/*
 * Copyright (C) 2011-2019 Swift Navigation Inc.
 * Author: Awesome Register Script Engine (ARSE)
 *
 * This source is subject to the license found in the file 'LICENSE' which must
 * be be distributed together with this source. All other rights reserved.
 *
 * THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND,
 * EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR PURPOSE.
 */

/* SwiftNAP v4.15.0 register map */

#ifndef SWIFTNAP_H
#define SWIFTNAP_H

#include <swiftnav/common.h>

/* Version */
#define NAP_VERSION (0x040f0000)

/* Number of tracking channels */
#define NAP_NUM_TRACKING_CHANNELS (69U)

/* Number of specific tracking channels */
#define NAP_NUM_GPS_L1_CHANNELS (15U)
#define NAP_NUM_SBAS_L1_CHANNELS (1U)
#define NAP_NUM_GPS_L2_CHANNELS (9U)
#define NAP_NUM_GPS_L5_CHANNELS (6U)
#define NAP_NUM_GLO_G1_CHANNELS (6U)
#define NAP_NUM_GLO_G2_CHANNELS (0U)
#define NAP_NUM_BDS_B1_CHANNELS (6U)
#define NAP_NUM_BDS_B2_CHANNELS (2U)
#define NAP_NUM_BDS_L5_CHANNELS (6U)
#define NAP_NUM_GAL_E1_CHANNELS (6U)
#define NAP_NUM_GAL_E7_CHANNELS (6U)
#define NAP_NUM_GAL_E5_CHANNELS (6U)
#define NAP_NUM_AUX_L1_CHANNELS (0U)

/* Index of first specific channel */
#define NAP_FIRST_GPS_L1_CHANNEL (0U)
#define NAP_FIRST_SBAS_L1_CHANNEL (15U)
#define NAP_FIRST_GPS_L2_CHANNEL (16U)
#define NAP_FIRST_GPS_L5_CHANNEL (25U)
#define NAP_FIRST_GLO_G1_CHANNEL (31U)
#define NAP_FIRST_BDS_B1_CHANNEL (37U)
#define NAP_FIRST_BDS_B2_CHANNEL (43U)
#define NAP_FIRST_BDS_L5_CHANNEL (45U)
#define NAP_FIRST_GAL_E1_CHANNEL (51U)
#define NAP_FIRST_GAL_E7_CHANNEL (57U)
#define NAP_FIRST_GAL_E5_CHANNEL (63U)

/* Number of readable tracking channel registers */
#define NAP_NUM_TRACKING_READABLE (3U)

/* Number of writeable tracking channel registers */
#define NAP_NUM_TRACKING_WRITEABLE (3U)

typedef enum {
  NAP_TRK_CODE_GPS_L1 = 0,
  NAP_TRK_CODE_SBAS_L1 = 1,
  NAP_TRK_CODE_GPS_L2 = 2,
  NAP_TRK_CODE_GPS_L5 = 3,
  NAP_TRK_CODE_GLO_G1 = 4,
  NAP_TRK_CODE_GLO_G2 = 5,
  NAP_TRK_CODE_BDS_B1 = 6,
  NAP_TRK_CODE_BDS_B2 = 7,
  NAP_TRK_CODE_BDS_L5 = 8,
  NAP_TRK_CODE_GAL_E1 = 9,
  NAP_TRK_CODE_GAL_E7 = 10,
  NAP_TRK_CODE_GAL_E5 = 11,
  NAP_TRK_CODE_AUX_L1 = 12,
} swiftnap_code_t;

static const swiftnap_code_t swiftnap_code_map[NAP_NUM_TRACKING_CHANNELS] = {
    [0] = NAP_TRK_CODE_GPS_L1,  [1] = NAP_TRK_CODE_GPS_L1,
    [2] = NAP_TRK_CODE_GPS_L1,  [3] = NAP_TRK_CODE_GPS_L1,
    [4] = NAP_TRK_CODE_GPS_L1,  [5] = NAP_TRK_CODE_GPS_L1,
    [6] = NAP_TRK_CODE_GPS_L1,  [7] = NAP_TRK_CODE_GPS_L1,
    [8] = NAP_TRK_CODE_GPS_L1,  [9] = NAP_TRK_CODE_GPS_L1,
    [10] = NAP_TRK_CODE_GPS_L1, [11] = NAP_TRK_CODE_GPS_L1,
    [12] = NAP_TRK_CODE_GPS_L1, [13] = NAP_TRK_CODE_GPS_L1,
    [14] = NAP_TRK_CODE_GPS_L1, [15] = NAP_TRK_CODE_SBAS_L1,
    [16] = NAP_TRK_CODE_GPS_L2, [17] = NAP_TRK_CODE_GPS_L2,
    [18] = NAP_TRK_CODE_GPS_L2, [19] = NAP_TRK_CODE_GPS_L2,
    [20] = NAP_TRK_CODE_GPS_L2, [21] = NAP_TRK_CODE_GPS_L2,
    [22] = NAP_TRK_CODE_GPS_L2, [23] = NAP_TRK_CODE_GPS_L2,
    [24] = NAP_TRK_CODE_GPS_L2, [25] = NAP_TRK_CODE_GPS_L5,
    [26] = NAP_TRK_CODE_GPS_L5, [27] = NAP_TRK_CODE_GPS_L5,
    [28] = NAP_TRK_CODE_GPS_L5, [29] = NAP_TRK_CODE_GPS_L5,
    [30] = NAP_TRK_CODE_GPS_L5, [31] = NAP_TRK_CODE_GLO_G1,
    [32] = NAP_TRK_CODE_GLO_G1, [33] = NAP_TRK_CODE_GLO_G1,
    [34] = NAP_TRK_CODE_GLO_G1, [35] = NAP_TRK_CODE_GLO_G1,
    [36] = NAP_TRK_CODE_GLO_G1, [37] = NAP_TRK_CODE_BDS_B1,
    [38] = NAP_TRK_CODE_BDS_B1, [39] = NAP_TRK_CODE_BDS_B1,
    [40] = NAP_TRK_CODE_BDS_B1, [41] = NAP_TRK_CODE_BDS_B1,
    [42] = NAP_TRK_CODE_BDS_B1, [43] = NAP_TRK_CODE_BDS_B2,
    [44] = NAP_TRK_CODE_BDS_B2, [45] = NAP_TRK_CODE_BDS_L5,
    [46] = NAP_TRK_CODE_BDS_L5, [47] = NAP_TRK_CODE_BDS_L5,
    [48] = NAP_TRK_CODE_BDS_L5, [49] = NAP_TRK_CODE_BDS_L5,
    [50] = NAP_TRK_CODE_BDS_L5, [51] = NAP_TRK_CODE_GAL_E1,
    [52] = NAP_TRK_CODE_GAL_E1, [53] = NAP_TRK_CODE_GAL_E1,
    [54] = NAP_TRK_CODE_GAL_E1, [55] = NAP_TRK_CODE_GAL_E1,
    [56] = NAP_TRK_CODE_GAL_E1, [57] = NAP_TRK_CODE_GAL_E7,
    [58] = NAP_TRK_CODE_GAL_E7, [59] = NAP_TRK_CODE_GAL_E7,
    [60] = NAP_TRK_CODE_GAL_E7, [61] = NAP_TRK_CODE_GAL_E7,
    [62] = NAP_TRK_CODE_GAL_E7, [63] = NAP_TRK_CODE_GAL_E5,
    [64] = NAP_TRK_CODE_GAL_E5, [65] = NAP_TRK_CODE_GAL_E5,
    [66] = NAP_TRK_CODE_GAL_E5, [67] = NAP_TRK_CODE_GAL_E5,
    [68] = NAP_TRK_CODE_GAL_E5};

/* Tracking channel readable register structure */
typedef struct {
  const volatile u32 STATUS;
  const volatile u32 TIMING_SNAPSHOT;
  const volatile u32 CORR;
} swiftnap_tracking_rd_t;

/* Tracking channel writeable register structure */
typedef struct {
  volatile u32 CORR_SET;
  volatile u32 CARR_PINC;
  volatile u32 CODE_PINC;
} swiftnap_tracking_wr_t;

/* SwiftNAP register structure */
typedef struct {
  const volatile u32 STATUS;
  volatile u32 CONTROL;
  volatile u32 AUTHENTICATION;
  const volatile u32 VERSION;
  const volatile u32 TIMING_COUNT;
  volatile u32 IRQS;
  volatile u32 IRQ_ERRORS;
  const volatile u32 AGC_STATUS;
  volatile u32 EVENT_TIMEOUT[3];
  const volatile u32 EVENT_TIMING_SNAPSHOT[3];
  volatile u32 PPS_CONTROL;
  volatile u32 PPS_TIMING_COMPARE;
  const volatile u32 RTC_TIMING_SNAPSHOT;
  volatile u32 RAW_CONTROL;
  const volatile u32 RAW_TIMING_SNAPSHOT;
  volatile u32 TRK_TIMING_COMPARE;
  volatile u32 TRK_CODE_LFSR0_INIT;
  volatile u32 TRK_CODE_LFSR0_RESET;
  volatile u32 TRK_CODE_LFSR0_LAST;
  volatile u32 TRK_CODE_LFSR1_INIT;
  volatile u32 TRK_CODE_LFSR1_RESET;
  volatile u32 TRK_CODE_LFSR1_LAST;
  volatile u32 TRK_SEC_CODE[4];
  const volatile u32 AES_KEY_A[8];
  const volatile u32 AES_KEY_B[8];
  const volatile u32 AES_KEY_C[8];
  const volatile u32 AES_KEY_D[8];
  volatile u32 AES_KEY_READ_ENABLE;
  volatile u32 TRK_GAL_E1_MEMCFG;
  const volatile u32 TRK_STATUS[3];
  volatile u32 TRK_CONTROL[3];
  volatile u32 TRK_IRQS[3];
  volatile u32 TRK_IRQ_ERRORS[3];
  swiftnap_tracking_rd_t TRK_CH_RD[NAP_NUM_TRACKING_CHANNELS];
  swiftnap_tracking_wr_t TRK_CH_WR[NAP_NUM_TRACKING_CHANNELS];
} swiftnap_t;

/* Register: NAP_STATUS */
#define NAP_STATUS_EXT_EVENT_EDGE0_Pos (0U)
#define NAP_STATUS_EXT_EVENT_EDGE0_Len (1U)
#define NAP_STATUS_EXT_EVENT_EDGE0_Rst (0x0U)
#define NAP_STATUS_EXT_EVENT_EDGE0_Msk (0x1U << NAP_STATUS_EXT_EVENT_EDGE0_Pos)
#define GET_NAP_STATUS_EXT_EVENT_EDGE0(REG) \
  (((REG)&NAP_STATUS_EXT_EVENT_EDGE0_Msk) >> NAP_STATUS_EXT_EVENT_EDGE0_Pos)

#define NAP_STATUS_EXT_EVENT_EDGE1_Pos (1U)
#define NAP_STATUS_EXT_EVENT_EDGE1_Len (1U)
#define NAP_STATUS_EXT_EVENT_EDGE1_Rst (0x0U)
#define NAP_STATUS_EXT_EVENT_EDGE1_Msk (0x1U << NAP_STATUS_EXT_EVENT_EDGE1_Pos)
#define GET_NAP_STATUS_EXT_EVENT_EDGE1(REG) \
  (((REG)&NAP_STATUS_EXT_EVENT_EDGE1_Msk) >> NAP_STATUS_EXT_EVENT_EDGE1_Pos)

#define NAP_STATUS_EXT_EVENT_EDGE2_Pos (2U)
#define NAP_STATUS_EXT_EVENT_EDGE2_Len (1U)
#define NAP_STATUS_EXT_EVENT_EDGE2_Rst (0x0U)
#define NAP_STATUS_EXT_EVENT_EDGE2_Msk (0x1U << NAP_STATUS_EXT_EVENT_EDGE2_Pos)
#define GET_NAP_STATUS_EXT_EVENT_EDGE2(REG) \
  (((REG)&NAP_STATUS_EXT_EVENT_EDGE2_Msk) >> NAP_STATUS_EXT_EVENT_EDGE2_Pos)

#define NAP_STATUS_PPS_TIMING_ARMED_Pos (3U)
#define NAP_STATUS_PPS_TIMING_ARMED_Len (1U)
#define NAP_STATUS_PPS_TIMING_ARMED_Rst (0x0U)
#define NAP_STATUS_PPS_TIMING_ARMED_Msk \
  (0x1U << NAP_STATUS_PPS_TIMING_ARMED_Pos)
#define GET_NAP_STATUS_PPS_TIMING_ARMED(REG) \
  (((REG)&NAP_STATUS_PPS_TIMING_ARMED_Msk) >> NAP_STATUS_PPS_TIMING_ARMED_Pos)

#define NAP_STATUS_RTC_COUNT_Pos (4U)
#define NAP_STATUS_RTC_COUNT_Len (15U)
#define NAP_STATUS_RTC_COUNT_Rst (0x0U)
#define NAP_STATUS_RTC_COUNT_Msk (0x7FFFU << NAP_STATUS_RTC_COUNT_Pos)
#define GET_NAP_STATUS_RTC_COUNT(REG) \
  (((REG)&NAP_STATUS_RTC_COUNT_Msk) >> NAP_STATUS_RTC_COUNT_Pos)

#define NAP_STATUS_LOCKED_Pos (19U)
#define NAP_STATUS_LOCKED_Len (1U)
#define NAP_STATUS_LOCKED_Rst (0x1U)
#define NAP_STATUS_LOCKED_Msk (0x1U << NAP_STATUS_LOCKED_Pos)
#define GET_NAP_STATUS_LOCKED(REG) \
  (((REG)&NAP_STATUS_LOCKED_Msk) >> NAP_STATUS_LOCKED_Pos)

#define NAP_STATUS_KEY0_LOCKED_Pos (20U)
#define NAP_STATUS_KEY0_LOCKED_Len (1U)
#define NAP_STATUS_KEY0_LOCKED_Rst (0x1U)
#define NAP_STATUS_KEY0_LOCKED_Msk (0x1U << NAP_STATUS_KEY0_LOCKED_Pos)
#define GET_NAP_STATUS_KEY0_LOCKED(REG) \
  (((REG)&NAP_STATUS_KEY0_LOCKED_Msk) >> NAP_STATUS_KEY0_LOCKED_Pos)

#define NAP_STATUS_KEY1_LOCKED_Pos (21U)
#define NAP_STATUS_KEY1_LOCKED_Len (1U)
#define NAP_STATUS_KEY1_LOCKED_Rst (0x1U)
#define NAP_STATUS_KEY1_LOCKED_Msk (0x1U << NAP_STATUS_KEY1_LOCKED_Pos)
#define GET_NAP_STATUS_KEY1_LOCKED(REG) \
  (((REG)&NAP_STATUS_KEY1_LOCKED_Msk) >> NAP_STATUS_KEY1_LOCKED_Pos)

#define NAP_STATUS_KEY2_LOCKED_Pos (22U)
#define NAP_STATUS_KEY2_LOCKED_Len (1U)
#define NAP_STATUS_KEY2_LOCKED_Rst (0x1U)
#define NAP_STATUS_KEY2_LOCKED_Msk (0x1U << NAP_STATUS_KEY2_LOCKED_Pos)
#define GET_NAP_STATUS_KEY2_LOCKED(REG) \
  (((REG)&NAP_STATUS_KEY2_LOCKED_Msk) >> NAP_STATUS_KEY2_LOCKED_Pos)

#define NAP_STATUS_AUTH_BUSY_Pos (23U)
#define NAP_STATUS_AUTH_BUSY_Len (1U)
#define NAP_STATUS_AUTH_BUSY_Rst (0x1U)
#define NAP_STATUS_AUTH_BUSY_Msk (0x1U << NAP_STATUS_AUTH_BUSY_Pos)
#define GET_NAP_STATUS_AUTH_BUSY(REG) \
  (((REG)&NAP_STATUS_AUTH_BUSY_Msk) >> NAP_STATUS_AUTH_BUSY_Pos)

#define NAP_STATUS_AUTH_BYTE_Pos (24U)
#define NAP_STATUS_AUTH_BYTE_Len (8U)
#define NAP_STATUS_AUTH_BYTE_Rst (0x0U)
#define NAP_STATUS_AUTH_BYTE_Msk (0xFFU << NAP_STATUS_AUTH_BYTE_Pos)
#define GET_NAP_STATUS_AUTH_BYTE(REG) \
  (((REG)&NAP_STATUS_AUTH_BYTE_Msk) >> NAP_STATUS_AUTH_BYTE_Pos)

/* Register: NAP_CONTROL */
#define NAP_CONTROL_VERSION_ADDR_Pos (0U)
#define NAP_CONTROL_VERSION_ADDR_Len (4U)
#define NAP_CONTROL_VERSION_ADDR_Rst (0x0U)
#define NAP_CONTROL_VERSION_ADDR_Msk (0xFU << NAP_CONTROL_VERSION_ADDR_Pos)
#define GET_NAP_CONTROL_VERSION_ADDR(REG) \
  (((REG)&NAP_CONTROL_VERSION_ADDR_Msk) >> NAP_CONTROL_VERSION_ADDR_Pos)
#define SET_NAP_CONTROL_VERSION_ADDR(REG, VAL) \
  (((REG) & ~NAP_CONTROL_VERSION_ADDR_Msk) |   \
   ((VAL) << NAP_CONTROL_VERSION_ADDR_Pos))

#define NAP_CONTROL_EXT_EVENT_EDGE0_Pos (4U)
#define NAP_CONTROL_EXT_EVENT_EDGE0_Len (2U)
#define NAP_CONTROL_EXT_EVENT_EDGE0_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_EDGE0_Msk \
  (0x3U << NAP_CONTROL_EXT_EVENT_EDGE0_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_EDGE0(REG) \
  (((REG)&NAP_CONTROL_EXT_EVENT_EDGE0_Msk) >> NAP_CONTROL_EXT_EVENT_EDGE0_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_EDGE0(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_EDGE0_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_EDGE0_Pos))

#define NAP_CONTROL_EXT_EVENT_EDGE1_Pos (6U)
#define NAP_CONTROL_EXT_EVENT_EDGE1_Len (2U)
#define NAP_CONTROL_EXT_EVENT_EDGE1_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_EDGE1_Msk \
  (0x3U << NAP_CONTROL_EXT_EVENT_EDGE1_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_EDGE1(REG) \
  (((REG)&NAP_CONTROL_EXT_EVENT_EDGE1_Msk) >> NAP_CONTROL_EXT_EVENT_EDGE1_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_EDGE1(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_EDGE1_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_EDGE1_Pos))

#define NAP_CONTROL_EXT_EVENT_EDGE2_Pos (8U)
#define NAP_CONTROL_EXT_EVENT_EDGE2_Len (2U)
#define NAP_CONTROL_EXT_EVENT_EDGE2_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_EDGE2_Msk \
  (0x3U << NAP_CONTROL_EXT_EVENT_EDGE2_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_EDGE2(REG) \
  (((REG)&NAP_CONTROL_EXT_EVENT_EDGE2_Msk) >> NAP_CONTROL_EXT_EVENT_EDGE2_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_EDGE2(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_EDGE2_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_EDGE2_Pos))

#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos (10U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Len (1U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT0_Msk \
  (0x1U << NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_TIMEOUT0(REG)  \
  (((REG)&NAP_CONTROL_EXT_EVENT_TIMEOUT0_Msk) >> \
   NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_TIMEOUT0(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_TIMEOUT0_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_TIMEOUT0_Pos))

#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos (11U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Len (1U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT1_Msk \
  (0x1U << NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_TIMEOUT1(REG)  \
  (((REG)&NAP_CONTROL_EXT_EVENT_TIMEOUT1_Msk) >> \
   NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_TIMEOUT1(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_TIMEOUT1_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_TIMEOUT1_Pos))

#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos (12U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Len (1U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Rst (0x0U)
#define NAP_CONTROL_EXT_EVENT_TIMEOUT2_Msk \
  (0x1U << NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos)
#define GET_NAP_CONTROL_EXT_EVENT_TIMEOUT2(REG)  \
  (((REG)&NAP_CONTROL_EXT_EVENT_TIMEOUT2_Msk) >> \
   NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos)
#define SET_NAP_CONTROL_EXT_EVENT_TIMEOUT2(REG, VAL) \
  (((REG) & ~NAP_CONTROL_EXT_EVENT_TIMEOUT2_Msk) |   \
   ((VAL) << NAP_CONTROL_EXT_EVENT_TIMEOUT2_Pos))

#define NAP_CONTROL_CAN_TERM_ENABLE_Pos (13U)
#define NAP_CONTROL_CAN_TERM_ENABLE_Len (1U)
#define NAP_CONTROL_CAN_TERM_ENABLE_Rst (0x0U)
#define NAP_CONTROL_CAN_TERM_ENABLE_Msk \
  (0x1U << NAP_CONTROL_CAN_TERM_ENABLE_Pos)
#define GET_NAP_CONTROL_CAN_TERM_ENABLE(REG) \
  (((REG)&NAP_CONTROL_CAN_TERM_ENABLE_Msk) >> NAP_CONTROL_CAN_TERM_ENABLE_Pos)
#define SET_NAP_CONTROL_CAN_TERM_ENABLE(REG, VAL) \
  (((REG) & ~NAP_CONTROL_CAN_TERM_ENABLE_Msk) |   \
   ((VAL) << NAP_CONTROL_CAN_TERM_ENABLE_Pos))

#define NAP_CONTROL_HARDWARE_IS_BASE_Pos (14U)
#define NAP_CONTROL_HARDWARE_IS_BASE_Len (1U)
#define NAP_CONTROL_HARDWARE_IS_BASE_Rst (0x0U)
#define NAP_CONTROL_HARDWARE_IS_BASE_Msk \
  (0x1U << NAP_CONTROL_HARDWARE_IS_BASE_Pos)
#define GET_NAP_CONTROL_HARDWARE_IS_BASE(REG) \
  (((REG)&NAP_CONTROL_HARDWARE_IS_BASE_Msk) >> NAP_CONTROL_HARDWARE_IS_BASE_Pos)
#define SET_NAP_CONTROL_HARDWARE_IS_BASE(REG, VAL) \
  (((REG) & ~NAP_CONTROL_HARDWARE_IS_BASE_Msk) |   \
   ((VAL) << NAP_CONTROL_HARDWARE_IS_BASE_Pos))

/* Register: NAP_AUTHENTICATION */
#define NAP_AUTHENTICATION_OPERATION_Pos (16U)
#define NAP_AUTHENTICATION_OPERATION_Len (2U)
#define NAP_AUTHENTICATION_OPERATION_Rst (0x0U)
#define NAP_AUTHENTICATION_OPERATION_Msk \
  (0x3U << NAP_AUTHENTICATION_OPERATION_Pos)
#define SET_NAP_AUTHENTICATION_OPERATION(REG, VAL) \
  (((REG) & ~NAP_AUTHENTICATION_OPERATION_Msk) |   \
   ((VAL) << NAP_AUTHENTICATION_OPERATION_Pos))

#define NAP_AUTHENTICATION_ADDR_Pos (18U)
#define NAP_AUTHENTICATION_ADDR_Len (6U)
#define NAP_AUTHENTICATION_ADDR_Rst (0x0U)
#define NAP_AUTHENTICATION_ADDR_Msk (0x3FU << NAP_AUTHENTICATION_ADDR_Pos)
#define SET_NAP_AUTHENTICATION_ADDR(REG, VAL) \
  (((REG) & ~NAP_AUTHENTICATION_ADDR_Msk) |   \
   ((VAL) << NAP_AUTHENTICATION_ADDR_Pos))

#define NAP_AUTHENTICATION_BYTE_Pos (24U)
#define NAP_AUTHENTICATION_BYTE_Len (8U)
#define NAP_AUTHENTICATION_BYTE_Rst (0x0U)
#define NAP_AUTHENTICATION_BYTE_Msk (0xFFU << NAP_AUTHENTICATION_BYTE_Pos)
#define SET_NAP_AUTHENTICATION_BYTE(REG, VAL) \
  (((REG) & ~NAP_AUTHENTICATION_BYTE_Msk) |   \
   ((VAL) << NAP_AUTHENTICATION_BYTE_Pos))

/* Register: NAP_VERSION */
#define NAP_VERSION_VALUE_Pos (0U)
#define NAP_VERSION_VALUE_Len (32U)
#define NAP_VERSION_VALUE_Rst (0x0U)
#define NAP_VERSION_VALUE_Msk (0xFFFFFFFFU << NAP_VERSION_VALUE_Pos)
#define GET_NAP_VERSION_VALUE(REG) \
  (((REG)&NAP_VERSION_VALUE_Msk) >> NAP_VERSION_VALUE_Pos)

/* Register: NAP_TIMING_COUNT */
#define NAP_TIMING_COUNT_VALUE_Pos (0U)
#define NAP_TIMING_COUNT_VALUE_Len (32U)
#define NAP_TIMING_COUNT_VALUE_Rst (0x0U)
#define NAP_TIMING_COUNT_VALUE_Msk (0xFFFFFFFFU << NAP_TIMING_COUNT_VALUE_Pos)
#define GET_NAP_TIMING_COUNT_VALUE(REG) \
  (((REG)&NAP_TIMING_COUNT_VALUE_Msk) >> NAP_TIMING_COUNT_VALUE_Pos)

/* Register: NAP_IRQS */
#define NAP_IRQS_EXT_EVENT0_Pos (0U)
#define NAP_IRQS_EXT_EVENT0_Len (1U)
#define NAP_IRQS_EXT_EVENT0_Rst (0x0U)
#define NAP_IRQS_EXT_EVENT0_Msk (0x1U << NAP_IRQS_EXT_EVENT0_Pos)
#define GET_NAP_IRQS_EXT_EVENT0(REG) \
  (((REG)&NAP_IRQS_EXT_EVENT0_Msk) >> NAP_IRQS_EXT_EVENT0_Pos)
#define SET_NAP_IRQS_EXT_EVENT0(REG, VAL) \
  (((REG) & ~NAP_IRQS_EXT_EVENT0_Msk) | ((VAL) << NAP_IRQS_EXT_EVENT0_Pos))

#define NAP_IRQS_EXT_EVENT1_Pos (1U)
#define NAP_IRQS_EXT_EVENT1_Len (1U)
#define NAP_IRQS_EXT_EVENT1_Rst (0x0U)
#define NAP_IRQS_EXT_EVENT1_Msk (0x1U << NAP_IRQS_EXT_EVENT1_Pos)
#define GET_NAP_IRQS_EXT_EVENT1(REG) \
  (((REG)&NAP_IRQS_EXT_EVENT1_Msk) >> NAP_IRQS_EXT_EVENT1_Pos)
#define SET_NAP_IRQS_EXT_EVENT1(REG, VAL) \
  (((REG) & ~NAP_IRQS_EXT_EVENT1_Msk) | ((VAL) << NAP_IRQS_EXT_EVENT1_Pos))

#define NAP_IRQS_EXT_EVENT2_Pos (2U)
#define NAP_IRQS_EXT_EVENT2_Len (1U)
#define NAP_IRQS_EXT_EVENT2_Rst (0x0U)
#define NAP_IRQS_EXT_EVENT2_Msk (0x1U << NAP_IRQS_EXT_EVENT2_Pos)
#define GET_NAP_IRQS_EXT_EVENT2(REG) \
  (((REG)&NAP_IRQS_EXT_EVENT2_Msk) >> NAP_IRQS_EXT_EVENT2_Pos)
#define SET_NAP_IRQS_EXT_EVENT2(REG, VAL) \
  (((REG) & ~NAP_IRQS_EXT_EVENT2_Msk) | ((VAL) << NAP_IRQS_EXT_EVENT2_Pos))

/* Register: NAP_IRQ_ERRORS */
#define NAP_IRQ_ERRORS_EXT_EVENT0_Pos (0U)
#define NAP_IRQ_ERRORS_EXT_EVENT0_Len (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT0_Rst (0x0U)
#define NAP_IRQ_ERRORS_EXT_EVENT0_Msk (0x1U << NAP_IRQ_ERRORS_EXT_EVENT0_Pos)
#define GET_NAP_IRQ_ERRORS_EXT_EVENT0(REG) \
  (((REG)&NAP_IRQ_ERRORS_EXT_EVENT0_Msk) >> NAP_IRQ_ERRORS_EXT_EVENT0_Pos)
#define SET_NAP_IRQ_ERRORS_EXT_EVENT0(REG, VAL) \
  (((REG) & ~NAP_IRQ_ERRORS_EXT_EVENT0_Msk) |   \
   ((VAL) << NAP_IRQ_ERRORS_EXT_EVENT0_Pos))

#define NAP_IRQ_ERRORS_EXT_EVENT1_Pos (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT1_Len (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT1_Rst (0x0U)
#define NAP_IRQ_ERRORS_EXT_EVENT1_Msk (0x1U << NAP_IRQ_ERRORS_EXT_EVENT1_Pos)
#define GET_NAP_IRQ_ERRORS_EXT_EVENT1(REG) \
  (((REG)&NAP_IRQ_ERRORS_EXT_EVENT1_Msk) >> NAP_IRQ_ERRORS_EXT_EVENT1_Pos)
#define SET_NAP_IRQ_ERRORS_EXT_EVENT1(REG, VAL) \
  (((REG) & ~NAP_IRQ_ERRORS_EXT_EVENT1_Msk) |   \
   ((VAL) << NAP_IRQ_ERRORS_EXT_EVENT1_Pos))

#define NAP_IRQ_ERRORS_EXT_EVENT2_Pos (2U)
#define NAP_IRQ_ERRORS_EXT_EVENT2_Len (1U)
#define NAP_IRQ_ERRORS_EXT_EVENT2_Rst (0x0U)
#define NAP_IRQ_ERRORS_EXT_EVENT2_Msk (0x1U << NAP_IRQ_ERRORS_EXT_EVENT2_Pos)
#define GET_NAP_IRQ_ERRORS_EXT_EVENT2(REG) \
  (((REG)&NAP_IRQ_ERRORS_EXT_EVENT2_Msk) >> NAP_IRQ_ERRORS_EXT_EVENT2_Pos)
#define SET_NAP_IRQ_ERRORS_EXT_EVENT2(REG, VAL) \
  (((REG) & ~NAP_IRQ_ERRORS_EXT_EVENT2_Msk) |   \
   ((VAL) << NAP_IRQ_ERRORS_EXT_EVENT2_Pos))

/* Register: NAP_AGC_STATUS */
#define NAP_AGC_STATUS_RF1A_Pos (0U)
#define NAP_AGC_STATUS_RF1A_Len (5U)
#define NAP_AGC_STATUS_RF1A_Rst (0x4U)
#define NAP_AGC_STATUS_RF1A_Msk (0x1FU << NAP_AGC_STATUS_RF1A_Pos)
#define GET_NAP_AGC_STATUS_RF1A(REG) \
  (((REG)&NAP_AGC_STATUS_RF1A_Msk) >> NAP_AGC_STATUS_RF1A_Pos)

#define NAP_AGC_STATUS_RF1B_Pos (5U)
#define NAP_AGC_STATUS_RF1B_Len (5U)
#define NAP_AGC_STATUS_RF1B_Rst (0x4U)
#define NAP_AGC_STATUS_RF1B_Msk (0x1FU << NAP_AGC_STATUS_RF1B_Pos)
#define GET_NAP_AGC_STATUS_RF1B(REG) \
  (((REG)&NAP_AGC_STATUS_RF1B_Msk) >> NAP_AGC_STATUS_RF1B_Pos)

#define NAP_AGC_STATUS_RF2A_Pos (10U)
#define NAP_AGC_STATUS_RF2A_Len (5U)
#define NAP_AGC_STATUS_RF2A_Rst (0x4U)
#define NAP_AGC_STATUS_RF2A_Msk (0x1FU << NAP_AGC_STATUS_RF2A_Pos)
#define GET_NAP_AGC_STATUS_RF2A(REG) \
  (((REG)&NAP_AGC_STATUS_RF2A_Msk) >> NAP_AGC_STATUS_RF2A_Pos)

#define NAP_AGC_STATUS_RF3A_Pos (15U)
#define NAP_AGC_STATUS_RF3A_Len (5U)
#define NAP_AGC_STATUS_RF3A_Rst (0x4U)
#define NAP_AGC_STATUS_RF3A_Msk (0x1FU << NAP_AGC_STATUS_RF3A_Pos)
#define GET_NAP_AGC_STATUS_RF3A(REG) \
  (((REG)&NAP_AGC_STATUS_RF3A_Msk) >> NAP_AGC_STATUS_RF3A_Pos)

#define NAP_AGC_STATUS_RF4A_Pos (20U)
#define NAP_AGC_STATUS_RF4A_Len (5U)
#define NAP_AGC_STATUS_RF4A_Rst (0x4U)
#define NAP_AGC_STATUS_RF4A_Msk (0x1FU << NAP_AGC_STATUS_RF4A_Pos)
#define GET_NAP_AGC_STATUS_RF4A(REG) \
  (((REG)&NAP_AGC_STATUS_RF4A_Msk) >> NAP_AGC_STATUS_RF4A_Pos)

#define NAP_AGC_STATUS_RF4B_Pos (25U)
#define NAP_AGC_STATUS_RF4B_Len (5U)
#define NAP_AGC_STATUS_RF4B_Rst (0x4U)
#define NAP_AGC_STATUS_RF4B_Msk (0x1FU << NAP_AGC_STATUS_RF4B_Pos)
#define GET_NAP_AGC_STATUS_RF4B(REG) \
  (((REG)&NAP_AGC_STATUS_RF4B_Msk) >> NAP_AGC_STATUS_RF4B_Pos)

/* Register: NAP_EVENT_TIMEOUT[N] */
#define NAP_EVENT_TIMEOUT_VALUE_Pos (0U)
#define NAP_EVENT_TIMEOUT_VALUE_Len (32U)
#define NAP_EVENT_TIMEOUT_VALUE_Rst (0x0U)
#define NAP_EVENT_TIMEOUT_VALUE_Msk (0xFFFFFFFFU << NAP_EVENT_TIMEOUT_VALUE_Pos)
#define SET_NAP_EVENT_TIMEOUT_VALUE(REG, VAL) \
  (((REG) & ~NAP_EVENT_TIMEOUT_VALUE_Msk) |   \
   ((VAL) << NAP_EVENT_TIMEOUT_VALUE_Pos))

/* Register: NAP_EVENT_TIMING_SNAPSHOT[N] */
#define NAP_EVENT_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_EVENT_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_EVENT_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_EVENT_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_EVENT_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_EVENT_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_EVENT_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_EVENT_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_PPS_CONTROL */
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos (0U)
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Len (1U)
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Rst (0x1U)
#define NAP_PPS_CONTROL_ACTIVE_LEVEL_Msk \
  (0x1U << NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos)
#define GET_NAP_PPS_CONTROL_ACTIVE_LEVEL(REG) \
  (((REG)&NAP_PPS_CONTROL_ACTIVE_LEVEL_Msk) >> NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos)
#define SET_NAP_PPS_CONTROL_ACTIVE_LEVEL(REG, VAL) \
  (((REG) & ~NAP_PPS_CONTROL_ACTIVE_LEVEL_Msk) |   \
   ((VAL) << NAP_PPS_CONTROL_ACTIVE_LEVEL_Pos))

#define NAP_PPS_CONTROL_PULSE_WIDTH_Pos (1U)
#define NAP_PPS_CONTROL_PULSE_WIDTH_Len (28U)
#define NAP_PPS_CONTROL_PULSE_WIDTH_Rst (0x64U)
#define NAP_PPS_CONTROL_PULSE_WIDTH_Msk \
  (0xFFFFFFFU << NAP_PPS_CONTROL_PULSE_WIDTH_Pos)
#define GET_NAP_PPS_CONTROL_PULSE_WIDTH(REG) \
  (((REG)&NAP_PPS_CONTROL_PULSE_WIDTH_Msk) >> NAP_PPS_CONTROL_PULSE_WIDTH_Pos)
#define SET_NAP_PPS_CONTROL_PULSE_WIDTH(REG, VAL) \
  (((REG) & ~NAP_PPS_CONTROL_PULSE_WIDTH_Msk) |   \
   ((VAL) << NAP_PPS_CONTROL_PULSE_WIDTH_Pos))

/* Register: NAP_PPS_TIMING_COMPARE */
#define NAP_PPS_TIMING_COMPARE_VALUE_Pos (0U)
#define NAP_PPS_TIMING_COMPARE_VALUE_Len (32U)
#define NAP_PPS_TIMING_COMPARE_VALUE_Rst (0x0U)
#define NAP_PPS_TIMING_COMPARE_VALUE_Msk \
  (0xFFFFFFFFU << NAP_PPS_TIMING_COMPARE_VALUE_Pos)
#define SET_NAP_PPS_TIMING_COMPARE_VALUE(REG, VAL) \
  (((REG) & ~NAP_PPS_TIMING_COMPARE_VALUE_Msk) |   \
   ((VAL) << NAP_PPS_TIMING_COMPARE_VALUE_Pos))

/* Register: NAP_RTC_TIMING_SNAPSHOT */
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_RTC_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_RTC_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_RTC_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_RTC_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_RTC_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_RAW_CONTROL */
#define NAP_RAW_CONTROL_RUN_Pos (0U)
#define NAP_RAW_CONTROL_RUN_Len (1U)
#define NAP_RAW_CONTROL_RUN_Rst (0x0U)
#define NAP_RAW_CONTROL_RUN_Msk (0x1U << NAP_RAW_CONTROL_RUN_Pos)
#define GET_NAP_RAW_CONTROL_RUN(REG) \
  (((REG)&NAP_RAW_CONTROL_RUN_Msk) >> NAP_RAW_CONTROL_RUN_Pos)
#define SET_NAP_RAW_CONTROL_RUN(REG, VAL) \
  (((REG) & ~NAP_RAW_CONTROL_RUN_Msk) | ((VAL) << NAP_RAW_CONTROL_RUN_Pos))

#define NAP_RAW_CONTROL_LENGTH_Pos (1U)
#define NAP_RAW_CONTROL_LENGTH_Len (24U)
#define NAP_RAW_CONTROL_LENGTH_Rst (0xFFFFFFU)
#define NAP_RAW_CONTROL_LENGTH_Msk (0xFFFFFFU << NAP_RAW_CONTROL_LENGTH_Pos)
#define GET_NAP_RAW_CONTROL_LENGTH(REG) \
  (((REG)&NAP_RAW_CONTROL_LENGTH_Msk) >> NAP_RAW_CONTROL_LENGTH_Pos)
#define SET_NAP_RAW_CONTROL_LENGTH(REG, VAL) \
  (((REG) & ~NAP_RAW_CONTROL_LENGTH_Msk) |   \
   ((VAL) << NAP_RAW_CONTROL_LENGTH_Pos))

/* Register: NAP_RAW_TIMING_SNAPSHOT */
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_RAW_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_RAW_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_RAW_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_RAW_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_RAW_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_TRK_TIMING_COMPARE */
#define NAP_TRK_TIMING_COMPARE_VALUE_Pos (0U)
#define NAP_TRK_TIMING_COMPARE_VALUE_Len (32U)
#define NAP_TRK_TIMING_COMPARE_VALUE_Rst (0x0U)
#define NAP_TRK_TIMING_COMPARE_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_TIMING_COMPARE_VALUE_Pos)
#define SET_NAP_TRK_TIMING_COMPARE_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_TIMING_COMPARE_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_TIMING_COMPARE_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR0_INIT */
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR0_INIT_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR0_INIT_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR0_INIT_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR0_INIT_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR0_INIT_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR0_RESET */
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR0_RESET_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR0_RESET_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR0_RESET_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR0_RESET_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR0_RESET_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR0_LAST */
#define NAP_TRK_CODE_LFSR0_LAST_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR0_LAST_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR0_LAST_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR0_LAST_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR0_LAST_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR0_LAST_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR0_LAST_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR0_LAST_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR1_INIT */
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR1_INIT_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR1_INIT_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR1_INIT_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR1_INIT_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR1_INIT_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR1_RESET */
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR1_RESET_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR1_RESET_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR1_RESET_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR1_RESET_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR1_RESET_VALUE_Pos))

/* Register: NAP_TRK_CODE_LFSR1_LAST */
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Pos (0U)
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Len (27U)
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Rst (0x7FFFFFFU)
#define NAP_TRK_CODE_LFSR1_LAST_VALUE_Msk \
  (0x7FFFFFFU << NAP_TRK_CODE_LFSR1_LAST_VALUE_Pos)
#define SET_NAP_TRK_CODE_LFSR1_LAST_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CODE_LFSR1_LAST_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CODE_LFSR1_LAST_VALUE_Pos))

/* Register: NAP_TRK_SEC_CODE[N] */
#define NAP_TRK_SEC_CODE_VALUE_Pos (0U)
#define NAP_TRK_SEC_CODE_VALUE_Len (32U)
#define NAP_TRK_SEC_CODE_VALUE_Rst (0x0U)
#define NAP_TRK_SEC_CODE_VALUE_Msk (0xFFFFFFFFU << NAP_TRK_SEC_CODE_VALUE_Pos)
#define SET_NAP_TRK_SEC_CODE_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_SEC_CODE_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_SEC_CODE_VALUE_Pos))

/* Register: NAP_AES_KEY_A[N] */
#define NAP_AES_KEY_A_VALUE_Pos (0U)
#define NAP_AES_KEY_A_VALUE_Len (32U)
#define NAP_AES_KEY_A_VALUE_Rst (0x0U)
#define NAP_AES_KEY_A_VALUE_Msk (0xFFFFFFFFU << NAP_AES_KEY_A_VALUE_Pos)
#define GET_NAP_AES_KEY_A_VALUE(REG) \
  (((REG)&NAP_AES_KEY_A_VALUE_Msk) >> NAP_AES_KEY_A_VALUE_Pos)

/* Register: NAP_AES_KEY_B[N] */
#define NAP_AES_KEY_B_VALUE_Pos (0U)
#define NAP_AES_KEY_B_VALUE_Len (32U)
#define NAP_AES_KEY_B_VALUE_Rst (0x0U)
#define NAP_AES_KEY_B_VALUE_Msk (0xFFFFFFFFU << NAP_AES_KEY_B_VALUE_Pos)
#define GET_NAP_AES_KEY_B_VALUE(REG) \
  (((REG)&NAP_AES_KEY_B_VALUE_Msk) >> NAP_AES_KEY_B_VALUE_Pos)

/* Register: NAP_AES_KEY_C[N] */
#define NAP_AES_KEY_C_VALUE_Pos (0U)
#define NAP_AES_KEY_C_VALUE_Len (32U)
#define NAP_AES_KEY_C_VALUE_Rst (0x0U)
#define NAP_AES_KEY_C_VALUE_Msk (0xFFFFFFFFU << NAP_AES_KEY_C_VALUE_Pos)
#define GET_NAP_AES_KEY_C_VALUE(REG) \
  (((REG)&NAP_AES_KEY_C_VALUE_Msk) >> NAP_AES_KEY_C_VALUE_Pos)

/* Register: NAP_AES_KEY_D[N] */
#define NAP_AES_KEY_D_VALUE_Pos (0U)
#define NAP_AES_KEY_D_VALUE_Len (32U)
#define NAP_AES_KEY_D_VALUE_Rst (0x0U)
#define NAP_AES_KEY_D_VALUE_Msk (0xFFFFFFFFU << NAP_AES_KEY_D_VALUE_Pos)
#define GET_NAP_AES_KEY_D_VALUE(REG) \
  (((REG)&NAP_AES_KEY_D_VALUE_Msk) >> NAP_AES_KEY_D_VALUE_Pos)

/* Register: NAP_AES_KEY_READ_ENABLE */
#define NAP_AES_KEY_READ_ENABLE_VALUE_Pos (0U)
#define NAP_AES_KEY_READ_ENABLE_VALUE_Len (1U)
#define NAP_AES_KEY_READ_ENABLE_VALUE_Rst (0x0U)
#define NAP_AES_KEY_READ_ENABLE_VALUE_Msk \
  (0x1U << NAP_AES_KEY_READ_ENABLE_VALUE_Pos)
#define SET_NAP_AES_KEY_READ_ENABLE_VALUE(REG, VAL) \
  (((REG) & ~NAP_AES_KEY_READ_ENABLE_VALUE_Msk) |   \
   ((VAL) << NAP_AES_KEY_READ_ENABLE_VALUE_Pos))

/* Register: NAP_TRK_GAL_E1_MEMCFG */
#define NAP_TRK_GAL_E1_MEMCFG_DATA_Pos (0U)
#define NAP_TRK_GAL_E1_MEMCFG_DATA_Len (8U)
#define NAP_TRK_GAL_E1_MEMCFG_DATA_Rst (0x0U)
#define NAP_TRK_GAL_E1_MEMCFG_DATA_Msk (0xFFU << NAP_TRK_GAL_E1_MEMCFG_DATA_Pos)
#define SET_NAP_TRK_GAL_E1_MEMCFG_DATA(REG, VAL) \
  (((REG) & ~NAP_TRK_GAL_E1_MEMCFG_DATA_Msk) |   \
   ((VAL) << NAP_TRK_GAL_E1_MEMCFG_DATA_Pos))

#define NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Pos (8U)
#define NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Len (9U)
#define NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Rst (0x0U)
#define NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Msk \
  (0x1FFU << NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Pos)
#define SET_NAP_TRK_GAL_E1_MEMCFG_DATA_IDX(REG, VAL) \
  (((REG) & ~NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Msk) |   \
   ((VAL) << NAP_TRK_GAL_E1_MEMCFG_DATA_IDX_Pos))

#define NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Pos (17U)
#define NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Len (1U)
#define NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Rst (0x0U)
#define NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Msk \
  (0x1U << NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Pos)
#define SET_NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT(REG, VAL) \
  (((REG) & ~NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Msk) |   \
   ((VAL) << NAP_TRK_GAL_E1_MEMCFG_IQ_SELECT_Pos))

#define NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Pos (18U)
#define NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Len (14U)
#define NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Rst (0x0U)
#define NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Msk \
  (0x3FFFU << NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Pos)
#define SET_NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR(REG, VAL) \
  (((REG) & ~NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Msk) |   \
   ((VAL) << NAP_TRK_GAL_E1_MEMCFG_CHANNEL_NR_Pos))

/* Register: NAP_TRK_STATUS0 */
#define NAP_TRK_STATUS0_CH0_RUNNING_Pos (0U)
#define NAP_TRK_STATUS0_CH0_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH0_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH0_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH0_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH0_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH0_RUNNING_Msk) >> NAP_TRK_STATUS0_CH0_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH1_RUNNING_Pos (1U)
#define NAP_TRK_STATUS0_CH1_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH1_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH1_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH1_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH1_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH1_RUNNING_Msk) >> NAP_TRK_STATUS0_CH1_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH2_RUNNING_Pos (2U)
#define NAP_TRK_STATUS0_CH2_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH2_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH2_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH2_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH2_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH2_RUNNING_Msk) >> NAP_TRK_STATUS0_CH2_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH3_RUNNING_Pos (3U)
#define NAP_TRK_STATUS0_CH3_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH3_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH3_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH3_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH3_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH3_RUNNING_Msk) >> NAP_TRK_STATUS0_CH3_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH4_RUNNING_Pos (4U)
#define NAP_TRK_STATUS0_CH4_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH4_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH4_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH4_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH4_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH4_RUNNING_Msk) >> NAP_TRK_STATUS0_CH4_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH5_RUNNING_Pos (5U)
#define NAP_TRK_STATUS0_CH5_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH5_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH5_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH5_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH5_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH5_RUNNING_Msk) >> NAP_TRK_STATUS0_CH5_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH6_RUNNING_Pos (6U)
#define NAP_TRK_STATUS0_CH6_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH6_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH6_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH6_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH6_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH6_RUNNING_Msk) >> NAP_TRK_STATUS0_CH6_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH7_RUNNING_Pos (7U)
#define NAP_TRK_STATUS0_CH7_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH7_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH7_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH7_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH7_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH7_RUNNING_Msk) >> NAP_TRK_STATUS0_CH7_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH8_RUNNING_Pos (8U)
#define NAP_TRK_STATUS0_CH8_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH8_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH8_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH8_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH8_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH8_RUNNING_Msk) >> NAP_TRK_STATUS0_CH8_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH9_RUNNING_Pos (9U)
#define NAP_TRK_STATUS0_CH9_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH9_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH9_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH9_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH9_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH9_RUNNING_Msk) >> NAP_TRK_STATUS0_CH9_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH10_RUNNING_Pos (10U)
#define NAP_TRK_STATUS0_CH10_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH10_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH10_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH10_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH10_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH10_RUNNING_Msk) >> NAP_TRK_STATUS0_CH10_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH11_RUNNING_Pos (11U)
#define NAP_TRK_STATUS0_CH11_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH11_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH11_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH11_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH11_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH11_RUNNING_Msk) >> NAP_TRK_STATUS0_CH11_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH12_RUNNING_Pos (12U)
#define NAP_TRK_STATUS0_CH12_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH12_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH12_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH12_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH12_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH12_RUNNING_Msk) >> NAP_TRK_STATUS0_CH12_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH13_RUNNING_Pos (13U)
#define NAP_TRK_STATUS0_CH13_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH13_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH13_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH13_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH13_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH13_RUNNING_Msk) >> NAP_TRK_STATUS0_CH13_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH14_RUNNING_Pos (14U)
#define NAP_TRK_STATUS0_CH14_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH14_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH14_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH14_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH14_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH14_RUNNING_Msk) >> NAP_TRK_STATUS0_CH14_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH15_RUNNING_Pos (15U)
#define NAP_TRK_STATUS0_CH15_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH15_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH15_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH15_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH15_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH15_RUNNING_Msk) >> NAP_TRK_STATUS0_CH15_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH16_RUNNING_Pos (16U)
#define NAP_TRK_STATUS0_CH16_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH16_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH16_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH16_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH16_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH16_RUNNING_Msk) >> NAP_TRK_STATUS0_CH16_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH17_RUNNING_Pos (17U)
#define NAP_TRK_STATUS0_CH17_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH17_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH17_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH17_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH17_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH17_RUNNING_Msk) >> NAP_TRK_STATUS0_CH17_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH18_RUNNING_Pos (18U)
#define NAP_TRK_STATUS0_CH18_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH18_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH18_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH18_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH18_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH18_RUNNING_Msk) >> NAP_TRK_STATUS0_CH18_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH19_RUNNING_Pos (19U)
#define NAP_TRK_STATUS0_CH19_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH19_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH19_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH19_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH19_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH19_RUNNING_Msk) >> NAP_TRK_STATUS0_CH19_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH20_RUNNING_Pos (20U)
#define NAP_TRK_STATUS0_CH20_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH20_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH20_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH20_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH20_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH20_RUNNING_Msk) >> NAP_TRK_STATUS0_CH20_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH21_RUNNING_Pos (21U)
#define NAP_TRK_STATUS0_CH21_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH21_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH21_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH21_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH21_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH21_RUNNING_Msk) >> NAP_TRK_STATUS0_CH21_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH22_RUNNING_Pos (22U)
#define NAP_TRK_STATUS0_CH22_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH22_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH22_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH22_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH22_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH22_RUNNING_Msk) >> NAP_TRK_STATUS0_CH22_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH23_RUNNING_Pos (23U)
#define NAP_TRK_STATUS0_CH23_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH23_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH23_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH23_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH23_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH23_RUNNING_Msk) >> NAP_TRK_STATUS0_CH23_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH24_RUNNING_Pos (24U)
#define NAP_TRK_STATUS0_CH24_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH24_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH24_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH24_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH24_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH24_RUNNING_Msk) >> NAP_TRK_STATUS0_CH24_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH25_RUNNING_Pos (25U)
#define NAP_TRK_STATUS0_CH25_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH25_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH25_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH25_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH25_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH25_RUNNING_Msk) >> NAP_TRK_STATUS0_CH25_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH26_RUNNING_Pos (26U)
#define NAP_TRK_STATUS0_CH26_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH26_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH26_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH26_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH26_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH26_RUNNING_Msk) >> NAP_TRK_STATUS0_CH26_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH27_RUNNING_Pos (27U)
#define NAP_TRK_STATUS0_CH27_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH27_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH27_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH27_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH27_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH27_RUNNING_Msk) >> NAP_TRK_STATUS0_CH27_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH28_RUNNING_Pos (28U)
#define NAP_TRK_STATUS0_CH28_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH28_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH28_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH28_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH28_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH28_RUNNING_Msk) >> NAP_TRK_STATUS0_CH28_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH29_RUNNING_Pos (29U)
#define NAP_TRK_STATUS0_CH29_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH29_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH29_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH29_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH29_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH29_RUNNING_Msk) >> NAP_TRK_STATUS0_CH29_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH30_RUNNING_Pos (30U)
#define NAP_TRK_STATUS0_CH30_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH30_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH30_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH30_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH30_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH30_RUNNING_Msk) >> NAP_TRK_STATUS0_CH30_RUNNING_Pos)

#define NAP_TRK_STATUS0_CH31_RUNNING_Pos (31U)
#define NAP_TRK_STATUS0_CH31_RUNNING_Len (1U)
#define NAP_TRK_STATUS0_CH31_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS0_CH31_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS0_CH31_RUNNING_Pos)
#define GET_NAP_TRK_STATUS0_CH31_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS0_CH31_RUNNING_Msk) >> NAP_TRK_STATUS0_CH31_RUNNING_Pos)

/* Register: NAP_TRK_STATUS1 */
#define NAP_TRK_STATUS1_CH32_RUNNING_Pos (0U)
#define NAP_TRK_STATUS1_CH32_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH32_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH32_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH32_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH32_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH32_RUNNING_Msk) >> NAP_TRK_STATUS1_CH32_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH33_RUNNING_Pos (1U)
#define NAP_TRK_STATUS1_CH33_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH33_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH33_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH33_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH33_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH33_RUNNING_Msk) >> NAP_TRK_STATUS1_CH33_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH34_RUNNING_Pos (2U)
#define NAP_TRK_STATUS1_CH34_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH34_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH34_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH34_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH34_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH34_RUNNING_Msk) >> NAP_TRK_STATUS1_CH34_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH35_RUNNING_Pos (3U)
#define NAP_TRK_STATUS1_CH35_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH35_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH35_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH35_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH35_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH35_RUNNING_Msk) >> NAP_TRK_STATUS1_CH35_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH36_RUNNING_Pos (4U)
#define NAP_TRK_STATUS1_CH36_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH36_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH36_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH36_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH36_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH36_RUNNING_Msk) >> NAP_TRK_STATUS1_CH36_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH37_RUNNING_Pos (5U)
#define NAP_TRK_STATUS1_CH37_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH37_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH37_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH37_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH37_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH37_RUNNING_Msk) >> NAP_TRK_STATUS1_CH37_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH38_RUNNING_Pos (6U)
#define NAP_TRK_STATUS1_CH38_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH38_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH38_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH38_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH38_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH38_RUNNING_Msk) >> NAP_TRK_STATUS1_CH38_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH39_RUNNING_Pos (7U)
#define NAP_TRK_STATUS1_CH39_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH39_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH39_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH39_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH39_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH39_RUNNING_Msk) >> NAP_TRK_STATUS1_CH39_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH40_RUNNING_Pos (8U)
#define NAP_TRK_STATUS1_CH40_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH40_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH40_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH40_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH40_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH40_RUNNING_Msk) >> NAP_TRK_STATUS1_CH40_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH41_RUNNING_Pos (9U)
#define NAP_TRK_STATUS1_CH41_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH41_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH41_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH41_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH41_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH41_RUNNING_Msk) >> NAP_TRK_STATUS1_CH41_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH42_RUNNING_Pos (10U)
#define NAP_TRK_STATUS1_CH42_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH42_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH42_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH42_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH42_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH42_RUNNING_Msk) >> NAP_TRK_STATUS1_CH42_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH43_RUNNING_Pos (11U)
#define NAP_TRK_STATUS1_CH43_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH43_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH43_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH43_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH43_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH43_RUNNING_Msk) >> NAP_TRK_STATUS1_CH43_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH44_RUNNING_Pos (12U)
#define NAP_TRK_STATUS1_CH44_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH44_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH44_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH44_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH44_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH44_RUNNING_Msk) >> NAP_TRK_STATUS1_CH44_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH45_RUNNING_Pos (13U)
#define NAP_TRK_STATUS1_CH45_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH45_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH45_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH45_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH45_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH45_RUNNING_Msk) >> NAP_TRK_STATUS1_CH45_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH46_RUNNING_Pos (14U)
#define NAP_TRK_STATUS1_CH46_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH46_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH46_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH46_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH46_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH46_RUNNING_Msk) >> NAP_TRK_STATUS1_CH46_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH47_RUNNING_Pos (15U)
#define NAP_TRK_STATUS1_CH47_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH47_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH47_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH47_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH47_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH47_RUNNING_Msk) >> NAP_TRK_STATUS1_CH47_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH48_RUNNING_Pos (16U)
#define NAP_TRK_STATUS1_CH48_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH48_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH48_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH48_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH48_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH48_RUNNING_Msk) >> NAP_TRK_STATUS1_CH48_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH49_RUNNING_Pos (17U)
#define NAP_TRK_STATUS1_CH49_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH49_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH49_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH49_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH49_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH49_RUNNING_Msk) >> NAP_TRK_STATUS1_CH49_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH50_RUNNING_Pos (18U)
#define NAP_TRK_STATUS1_CH50_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH50_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH50_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH50_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH50_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH50_RUNNING_Msk) >> NAP_TRK_STATUS1_CH50_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH51_RUNNING_Pos (19U)
#define NAP_TRK_STATUS1_CH51_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH51_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH51_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH51_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH51_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH51_RUNNING_Msk) >> NAP_TRK_STATUS1_CH51_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH52_RUNNING_Pos (20U)
#define NAP_TRK_STATUS1_CH52_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH52_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH52_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH52_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH52_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH52_RUNNING_Msk) >> NAP_TRK_STATUS1_CH52_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH53_RUNNING_Pos (21U)
#define NAP_TRK_STATUS1_CH53_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH53_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH53_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH53_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH53_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH53_RUNNING_Msk) >> NAP_TRK_STATUS1_CH53_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH54_RUNNING_Pos (22U)
#define NAP_TRK_STATUS1_CH54_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH54_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH54_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH54_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH54_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH54_RUNNING_Msk) >> NAP_TRK_STATUS1_CH54_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH55_RUNNING_Pos (23U)
#define NAP_TRK_STATUS1_CH55_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH55_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH55_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH55_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH55_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH55_RUNNING_Msk) >> NAP_TRK_STATUS1_CH55_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH56_RUNNING_Pos (24U)
#define NAP_TRK_STATUS1_CH56_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH56_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH56_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH56_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH56_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH56_RUNNING_Msk) >> NAP_TRK_STATUS1_CH56_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH57_RUNNING_Pos (25U)
#define NAP_TRK_STATUS1_CH57_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH57_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH57_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH57_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH57_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH57_RUNNING_Msk) >> NAP_TRK_STATUS1_CH57_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH58_RUNNING_Pos (26U)
#define NAP_TRK_STATUS1_CH58_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH58_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH58_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH58_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH58_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH58_RUNNING_Msk) >> NAP_TRK_STATUS1_CH58_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH59_RUNNING_Pos (27U)
#define NAP_TRK_STATUS1_CH59_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH59_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH59_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH59_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH59_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH59_RUNNING_Msk) >> NAP_TRK_STATUS1_CH59_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH60_RUNNING_Pos (28U)
#define NAP_TRK_STATUS1_CH60_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH60_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH60_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH60_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH60_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH60_RUNNING_Msk) >> NAP_TRK_STATUS1_CH60_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH61_RUNNING_Pos (29U)
#define NAP_TRK_STATUS1_CH61_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH61_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH61_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH61_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH61_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH61_RUNNING_Msk) >> NAP_TRK_STATUS1_CH61_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH62_RUNNING_Pos (30U)
#define NAP_TRK_STATUS1_CH62_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH62_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH62_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH62_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH62_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH62_RUNNING_Msk) >> NAP_TRK_STATUS1_CH62_RUNNING_Pos)

#define NAP_TRK_STATUS1_CH63_RUNNING_Pos (31U)
#define NAP_TRK_STATUS1_CH63_RUNNING_Len (1U)
#define NAP_TRK_STATUS1_CH63_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS1_CH63_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS1_CH63_RUNNING_Pos)
#define GET_NAP_TRK_STATUS1_CH63_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS1_CH63_RUNNING_Msk) >> NAP_TRK_STATUS1_CH63_RUNNING_Pos)

/* Register: NAP_TRK_STATUS2 */
#define NAP_TRK_STATUS2_CH64_RUNNING_Pos (0U)
#define NAP_TRK_STATUS2_CH64_RUNNING_Len (1U)
#define NAP_TRK_STATUS2_CH64_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS2_CH64_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS2_CH64_RUNNING_Pos)
#define GET_NAP_TRK_STATUS2_CH64_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS2_CH64_RUNNING_Msk) >> NAP_TRK_STATUS2_CH64_RUNNING_Pos)

#define NAP_TRK_STATUS2_CH65_RUNNING_Pos (1U)
#define NAP_TRK_STATUS2_CH65_RUNNING_Len (1U)
#define NAP_TRK_STATUS2_CH65_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS2_CH65_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS2_CH65_RUNNING_Pos)
#define GET_NAP_TRK_STATUS2_CH65_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS2_CH65_RUNNING_Msk) >> NAP_TRK_STATUS2_CH65_RUNNING_Pos)

#define NAP_TRK_STATUS2_CH66_RUNNING_Pos (2U)
#define NAP_TRK_STATUS2_CH66_RUNNING_Len (1U)
#define NAP_TRK_STATUS2_CH66_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS2_CH66_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS2_CH66_RUNNING_Pos)
#define GET_NAP_TRK_STATUS2_CH66_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS2_CH66_RUNNING_Msk) >> NAP_TRK_STATUS2_CH66_RUNNING_Pos)

#define NAP_TRK_STATUS2_CH67_RUNNING_Pos (3U)
#define NAP_TRK_STATUS2_CH67_RUNNING_Len (1U)
#define NAP_TRK_STATUS2_CH67_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS2_CH67_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS2_CH67_RUNNING_Pos)
#define GET_NAP_TRK_STATUS2_CH67_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS2_CH67_RUNNING_Msk) >> NAP_TRK_STATUS2_CH67_RUNNING_Pos)

#define NAP_TRK_STATUS2_CH68_RUNNING_Pos (4U)
#define NAP_TRK_STATUS2_CH68_RUNNING_Len (1U)
#define NAP_TRK_STATUS2_CH68_RUNNING_Rst (0x0U)
#define NAP_TRK_STATUS2_CH68_RUNNING_Msk \
  (0x1U << NAP_TRK_STATUS2_CH68_RUNNING_Pos)
#define GET_NAP_TRK_STATUS2_CH68_RUNNING(REG) \
  (((REG)&NAP_TRK_STATUS2_CH68_RUNNING_Msk) >> NAP_TRK_STATUS2_CH68_RUNNING_Pos)

/* Register: NAP_TRK_CONTROL0 */
#define NAP_TRK_CONTROL0_RUN_CH0_Pos (0U)
#define NAP_TRK_CONTROL0_RUN_CH0_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH0_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH0_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH0_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH0(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH0_Msk) >> NAP_TRK_CONTROL0_RUN_CH0_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH0(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH0_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH0_Pos))

#define NAP_TRK_CONTROL0_RUN_CH1_Pos (1U)
#define NAP_TRK_CONTROL0_RUN_CH1_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH1_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH1_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH1_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH1(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH1_Msk) >> NAP_TRK_CONTROL0_RUN_CH1_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH1(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH1_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH1_Pos))

#define NAP_TRK_CONTROL0_RUN_CH2_Pos (2U)
#define NAP_TRK_CONTROL0_RUN_CH2_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH2_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH2_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH2_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH2(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH2_Msk) >> NAP_TRK_CONTROL0_RUN_CH2_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH2(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH2_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH2_Pos))

#define NAP_TRK_CONTROL0_RUN_CH3_Pos (3U)
#define NAP_TRK_CONTROL0_RUN_CH3_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH3_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH3_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH3_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH3(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH3_Msk) >> NAP_TRK_CONTROL0_RUN_CH3_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH3(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH3_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH3_Pos))

#define NAP_TRK_CONTROL0_RUN_CH4_Pos (4U)
#define NAP_TRK_CONTROL0_RUN_CH4_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH4_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH4_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH4_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH4(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH4_Msk) >> NAP_TRK_CONTROL0_RUN_CH4_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH4(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH4_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH4_Pos))

#define NAP_TRK_CONTROL0_RUN_CH5_Pos (5U)
#define NAP_TRK_CONTROL0_RUN_CH5_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH5_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH5_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH5_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH5(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH5_Msk) >> NAP_TRK_CONTROL0_RUN_CH5_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH5(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH5_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH5_Pos))

#define NAP_TRK_CONTROL0_RUN_CH6_Pos (6U)
#define NAP_TRK_CONTROL0_RUN_CH6_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH6_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH6_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH6_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH6(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH6_Msk) >> NAP_TRK_CONTROL0_RUN_CH6_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH6(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH6_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH6_Pos))

#define NAP_TRK_CONTROL0_RUN_CH7_Pos (7U)
#define NAP_TRK_CONTROL0_RUN_CH7_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH7_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH7_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH7_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH7(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH7_Msk) >> NAP_TRK_CONTROL0_RUN_CH7_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH7(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH7_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH7_Pos))

#define NAP_TRK_CONTROL0_RUN_CH8_Pos (8U)
#define NAP_TRK_CONTROL0_RUN_CH8_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH8_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH8_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH8_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH8(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH8_Msk) >> NAP_TRK_CONTROL0_RUN_CH8_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH8(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH8_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH8_Pos))

#define NAP_TRK_CONTROL0_RUN_CH9_Pos (9U)
#define NAP_TRK_CONTROL0_RUN_CH9_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH9_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH9_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH9_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH9(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH9_Msk) >> NAP_TRK_CONTROL0_RUN_CH9_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH9(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH9_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH9_Pos))

#define NAP_TRK_CONTROL0_RUN_CH10_Pos (10U)
#define NAP_TRK_CONTROL0_RUN_CH10_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH10_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH10_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH10_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH10(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH10_Msk) >> NAP_TRK_CONTROL0_RUN_CH10_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH10(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH10_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH10_Pos))

#define NAP_TRK_CONTROL0_RUN_CH11_Pos (11U)
#define NAP_TRK_CONTROL0_RUN_CH11_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH11_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH11_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH11_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH11(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH11_Msk) >> NAP_TRK_CONTROL0_RUN_CH11_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH11(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH11_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH11_Pos))

#define NAP_TRK_CONTROL0_RUN_CH12_Pos (12U)
#define NAP_TRK_CONTROL0_RUN_CH12_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH12_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH12_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH12_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH12(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH12_Msk) >> NAP_TRK_CONTROL0_RUN_CH12_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH12(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH12_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH12_Pos))

#define NAP_TRK_CONTROL0_RUN_CH13_Pos (13U)
#define NAP_TRK_CONTROL0_RUN_CH13_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH13_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH13_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH13_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH13(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH13_Msk) >> NAP_TRK_CONTROL0_RUN_CH13_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH13(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH13_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH13_Pos))

#define NAP_TRK_CONTROL0_RUN_CH14_Pos (14U)
#define NAP_TRK_CONTROL0_RUN_CH14_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH14_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH14_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH14_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH14(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH14_Msk) >> NAP_TRK_CONTROL0_RUN_CH14_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH14(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH14_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH14_Pos))

#define NAP_TRK_CONTROL0_RUN_CH15_Pos (15U)
#define NAP_TRK_CONTROL0_RUN_CH15_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH15_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH15_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH15_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH15(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH15_Msk) >> NAP_TRK_CONTROL0_RUN_CH15_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH15(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH15_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH15_Pos))

#define NAP_TRK_CONTROL0_RUN_CH16_Pos (16U)
#define NAP_TRK_CONTROL0_RUN_CH16_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH16_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH16_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH16_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH16(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH16_Msk) >> NAP_TRK_CONTROL0_RUN_CH16_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH16(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH16_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH16_Pos))

#define NAP_TRK_CONTROL0_RUN_CH17_Pos (17U)
#define NAP_TRK_CONTROL0_RUN_CH17_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH17_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH17_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH17_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH17(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH17_Msk) >> NAP_TRK_CONTROL0_RUN_CH17_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH17(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH17_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH17_Pos))

#define NAP_TRK_CONTROL0_RUN_CH18_Pos (18U)
#define NAP_TRK_CONTROL0_RUN_CH18_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH18_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH18_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH18_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH18(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH18_Msk) >> NAP_TRK_CONTROL0_RUN_CH18_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH18(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH18_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH18_Pos))

#define NAP_TRK_CONTROL0_RUN_CH19_Pos (19U)
#define NAP_TRK_CONTROL0_RUN_CH19_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH19_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH19_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH19_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH19(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH19_Msk) >> NAP_TRK_CONTROL0_RUN_CH19_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH19(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH19_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH19_Pos))

#define NAP_TRK_CONTROL0_RUN_CH20_Pos (20U)
#define NAP_TRK_CONTROL0_RUN_CH20_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH20_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH20_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH20_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH20(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH20_Msk) >> NAP_TRK_CONTROL0_RUN_CH20_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH20(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH20_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH20_Pos))

#define NAP_TRK_CONTROL0_RUN_CH21_Pos (21U)
#define NAP_TRK_CONTROL0_RUN_CH21_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH21_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH21_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH21_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH21(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH21_Msk) >> NAP_TRK_CONTROL0_RUN_CH21_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH21(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH21_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH21_Pos))

#define NAP_TRK_CONTROL0_RUN_CH22_Pos (22U)
#define NAP_TRK_CONTROL0_RUN_CH22_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH22_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH22_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH22_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH22(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH22_Msk) >> NAP_TRK_CONTROL0_RUN_CH22_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH22(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH22_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH22_Pos))

#define NAP_TRK_CONTROL0_RUN_CH23_Pos (23U)
#define NAP_TRK_CONTROL0_RUN_CH23_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH23_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH23_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH23_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH23(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH23_Msk) >> NAP_TRK_CONTROL0_RUN_CH23_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH23(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH23_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH23_Pos))

#define NAP_TRK_CONTROL0_RUN_CH24_Pos (24U)
#define NAP_TRK_CONTROL0_RUN_CH24_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH24_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH24_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH24_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH24(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH24_Msk) >> NAP_TRK_CONTROL0_RUN_CH24_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH24(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH24_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH24_Pos))

#define NAP_TRK_CONTROL0_RUN_CH25_Pos (25U)
#define NAP_TRK_CONTROL0_RUN_CH25_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH25_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH25_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH25_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH25(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH25_Msk) >> NAP_TRK_CONTROL0_RUN_CH25_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH25(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH25_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH25_Pos))

#define NAP_TRK_CONTROL0_RUN_CH26_Pos (26U)
#define NAP_TRK_CONTROL0_RUN_CH26_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH26_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH26_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH26_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH26(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH26_Msk) >> NAP_TRK_CONTROL0_RUN_CH26_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH26(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH26_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH26_Pos))

#define NAP_TRK_CONTROL0_RUN_CH27_Pos (27U)
#define NAP_TRK_CONTROL0_RUN_CH27_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH27_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH27_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH27_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH27(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH27_Msk) >> NAP_TRK_CONTROL0_RUN_CH27_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH27(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH27_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH27_Pos))

#define NAP_TRK_CONTROL0_RUN_CH28_Pos (28U)
#define NAP_TRK_CONTROL0_RUN_CH28_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH28_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH28_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH28_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH28(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH28_Msk) >> NAP_TRK_CONTROL0_RUN_CH28_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH28(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH28_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH28_Pos))

#define NAP_TRK_CONTROL0_RUN_CH29_Pos (29U)
#define NAP_TRK_CONTROL0_RUN_CH29_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH29_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH29_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH29_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH29(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH29_Msk) >> NAP_TRK_CONTROL0_RUN_CH29_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH29(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH29_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH29_Pos))

#define NAP_TRK_CONTROL0_RUN_CH30_Pos (30U)
#define NAP_TRK_CONTROL0_RUN_CH30_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH30_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH30_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH30_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH30(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH30_Msk) >> NAP_TRK_CONTROL0_RUN_CH30_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH30(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH30_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH30_Pos))

#define NAP_TRK_CONTROL0_RUN_CH31_Pos (31U)
#define NAP_TRK_CONTROL0_RUN_CH31_Len (1U)
#define NAP_TRK_CONTROL0_RUN_CH31_Rst (0x0U)
#define NAP_TRK_CONTROL0_RUN_CH31_Msk (0x1U << NAP_TRK_CONTROL0_RUN_CH31_Pos)
#define GET_NAP_TRK_CONTROL0_RUN_CH31(REG) \
  (((REG)&NAP_TRK_CONTROL0_RUN_CH31_Msk) >> NAP_TRK_CONTROL0_RUN_CH31_Pos)
#define SET_NAP_TRK_CONTROL0_RUN_CH31(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL0_RUN_CH31_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL0_RUN_CH31_Pos))

/* Register: NAP_TRK_CONTROL1 */
#define NAP_TRK_CONTROL1_RUN_CH32_Pos (0U)
#define NAP_TRK_CONTROL1_RUN_CH32_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH32_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH32_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH32_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH32(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH32_Msk) >> NAP_TRK_CONTROL1_RUN_CH32_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH32(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH32_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH32_Pos))

#define NAP_TRK_CONTROL1_RUN_CH33_Pos (1U)
#define NAP_TRK_CONTROL1_RUN_CH33_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH33_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH33_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH33_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH33(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH33_Msk) >> NAP_TRK_CONTROL1_RUN_CH33_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH33(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH33_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH33_Pos))

#define NAP_TRK_CONTROL1_RUN_CH34_Pos (2U)
#define NAP_TRK_CONTROL1_RUN_CH34_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH34_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH34_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH34_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH34(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH34_Msk) >> NAP_TRK_CONTROL1_RUN_CH34_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH34(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH34_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH34_Pos))

#define NAP_TRK_CONTROL1_RUN_CH35_Pos (3U)
#define NAP_TRK_CONTROL1_RUN_CH35_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH35_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH35_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH35_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH35(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH35_Msk) >> NAP_TRK_CONTROL1_RUN_CH35_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH35(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH35_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH35_Pos))

#define NAP_TRK_CONTROL1_RUN_CH36_Pos (4U)
#define NAP_TRK_CONTROL1_RUN_CH36_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH36_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH36_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH36_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH36(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH36_Msk) >> NAP_TRK_CONTROL1_RUN_CH36_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH36(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH36_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH36_Pos))

#define NAP_TRK_CONTROL1_RUN_CH37_Pos (5U)
#define NAP_TRK_CONTROL1_RUN_CH37_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH37_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH37_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH37_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH37(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH37_Msk) >> NAP_TRK_CONTROL1_RUN_CH37_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH37(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH37_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH37_Pos))

#define NAP_TRK_CONTROL1_RUN_CH38_Pos (6U)
#define NAP_TRK_CONTROL1_RUN_CH38_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH38_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH38_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH38_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH38(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH38_Msk) >> NAP_TRK_CONTROL1_RUN_CH38_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH38(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH38_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH38_Pos))

#define NAP_TRK_CONTROL1_RUN_CH39_Pos (7U)
#define NAP_TRK_CONTROL1_RUN_CH39_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH39_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH39_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH39_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH39(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH39_Msk) >> NAP_TRK_CONTROL1_RUN_CH39_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH39(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH39_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH39_Pos))

#define NAP_TRK_CONTROL1_RUN_CH40_Pos (8U)
#define NAP_TRK_CONTROL1_RUN_CH40_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH40_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH40_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH40_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH40(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH40_Msk) >> NAP_TRK_CONTROL1_RUN_CH40_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH40(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH40_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH40_Pos))

#define NAP_TRK_CONTROL1_RUN_CH41_Pos (9U)
#define NAP_TRK_CONTROL1_RUN_CH41_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH41_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH41_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH41_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH41(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH41_Msk) >> NAP_TRK_CONTROL1_RUN_CH41_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH41(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH41_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH41_Pos))

#define NAP_TRK_CONTROL1_RUN_CH42_Pos (10U)
#define NAP_TRK_CONTROL1_RUN_CH42_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH42_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH42_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH42_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH42(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH42_Msk) >> NAP_TRK_CONTROL1_RUN_CH42_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH42(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH42_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH42_Pos))

#define NAP_TRK_CONTROL1_RUN_CH43_Pos (11U)
#define NAP_TRK_CONTROL1_RUN_CH43_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH43_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH43_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH43_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH43(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH43_Msk) >> NAP_TRK_CONTROL1_RUN_CH43_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH43(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH43_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH43_Pos))

#define NAP_TRK_CONTROL1_RUN_CH44_Pos (12U)
#define NAP_TRK_CONTROL1_RUN_CH44_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH44_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH44_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH44_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH44(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH44_Msk) >> NAP_TRK_CONTROL1_RUN_CH44_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH44(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH44_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH44_Pos))

#define NAP_TRK_CONTROL1_RUN_CH45_Pos (13U)
#define NAP_TRK_CONTROL1_RUN_CH45_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH45_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH45_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH45_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH45(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH45_Msk) >> NAP_TRK_CONTROL1_RUN_CH45_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH45(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH45_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH45_Pos))

#define NAP_TRK_CONTROL1_RUN_CH46_Pos (14U)
#define NAP_TRK_CONTROL1_RUN_CH46_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH46_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH46_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH46_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH46(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH46_Msk) >> NAP_TRK_CONTROL1_RUN_CH46_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH46(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH46_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH46_Pos))

#define NAP_TRK_CONTROL1_RUN_CH47_Pos (15U)
#define NAP_TRK_CONTROL1_RUN_CH47_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH47_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH47_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH47_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH47(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH47_Msk) >> NAP_TRK_CONTROL1_RUN_CH47_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH47(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH47_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH47_Pos))

#define NAP_TRK_CONTROL1_RUN_CH48_Pos (16U)
#define NAP_TRK_CONTROL1_RUN_CH48_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH48_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH48_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH48_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH48(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH48_Msk) >> NAP_TRK_CONTROL1_RUN_CH48_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH48(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH48_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH48_Pos))

#define NAP_TRK_CONTROL1_RUN_CH49_Pos (17U)
#define NAP_TRK_CONTROL1_RUN_CH49_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH49_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH49_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH49_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH49(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH49_Msk) >> NAP_TRK_CONTROL1_RUN_CH49_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH49(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH49_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH49_Pos))

#define NAP_TRK_CONTROL1_RUN_CH50_Pos (18U)
#define NAP_TRK_CONTROL1_RUN_CH50_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH50_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH50_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH50_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH50(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH50_Msk) >> NAP_TRK_CONTROL1_RUN_CH50_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH50(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH50_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH50_Pos))

#define NAP_TRK_CONTROL1_RUN_CH51_Pos (19U)
#define NAP_TRK_CONTROL1_RUN_CH51_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH51_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH51_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH51_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH51(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH51_Msk) >> NAP_TRK_CONTROL1_RUN_CH51_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH51(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH51_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH51_Pos))

#define NAP_TRK_CONTROL1_RUN_CH52_Pos (20U)
#define NAP_TRK_CONTROL1_RUN_CH52_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH52_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH52_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH52_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH52(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH52_Msk) >> NAP_TRK_CONTROL1_RUN_CH52_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH52(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH52_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH52_Pos))

#define NAP_TRK_CONTROL1_RUN_CH53_Pos (21U)
#define NAP_TRK_CONTROL1_RUN_CH53_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH53_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH53_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH53_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH53(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH53_Msk) >> NAP_TRK_CONTROL1_RUN_CH53_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH53(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH53_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH53_Pos))

#define NAP_TRK_CONTROL1_RUN_CH54_Pos (22U)
#define NAP_TRK_CONTROL1_RUN_CH54_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH54_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH54_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH54_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH54(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH54_Msk) >> NAP_TRK_CONTROL1_RUN_CH54_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH54(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH54_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH54_Pos))

#define NAP_TRK_CONTROL1_RUN_CH55_Pos (23U)
#define NAP_TRK_CONTROL1_RUN_CH55_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH55_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH55_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH55_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH55(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH55_Msk) >> NAP_TRK_CONTROL1_RUN_CH55_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH55(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH55_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH55_Pos))

#define NAP_TRK_CONTROL1_RUN_CH56_Pos (24U)
#define NAP_TRK_CONTROL1_RUN_CH56_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH56_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH56_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH56_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH56(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH56_Msk) >> NAP_TRK_CONTROL1_RUN_CH56_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH56(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH56_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH56_Pos))

#define NAP_TRK_CONTROL1_RUN_CH57_Pos (25U)
#define NAP_TRK_CONTROL1_RUN_CH57_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH57_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH57_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH57_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH57(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH57_Msk) >> NAP_TRK_CONTROL1_RUN_CH57_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH57(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH57_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH57_Pos))

#define NAP_TRK_CONTROL1_RUN_CH58_Pos (26U)
#define NAP_TRK_CONTROL1_RUN_CH58_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH58_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH58_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH58_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH58(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH58_Msk) >> NAP_TRK_CONTROL1_RUN_CH58_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH58(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH58_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH58_Pos))

#define NAP_TRK_CONTROL1_RUN_CH59_Pos (27U)
#define NAP_TRK_CONTROL1_RUN_CH59_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH59_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH59_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH59_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH59(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH59_Msk) >> NAP_TRK_CONTROL1_RUN_CH59_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH59(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH59_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH59_Pos))

#define NAP_TRK_CONTROL1_RUN_CH60_Pos (28U)
#define NAP_TRK_CONTROL1_RUN_CH60_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH60_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH60_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH60_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH60(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH60_Msk) >> NAP_TRK_CONTROL1_RUN_CH60_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH60(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH60_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH60_Pos))

#define NAP_TRK_CONTROL1_RUN_CH61_Pos (29U)
#define NAP_TRK_CONTROL1_RUN_CH61_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH61_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH61_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH61_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH61(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH61_Msk) >> NAP_TRK_CONTROL1_RUN_CH61_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH61(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH61_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH61_Pos))

#define NAP_TRK_CONTROL1_RUN_CH62_Pos (30U)
#define NAP_TRK_CONTROL1_RUN_CH62_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH62_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH62_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH62_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH62(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH62_Msk) >> NAP_TRK_CONTROL1_RUN_CH62_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH62(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH62_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH62_Pos))

#define NAP_TRK_CONTROL1_RUN_CH63_Pos (31U)
#define NAP_TRK_CONTROL1_RUN_CH63_Len (1U)
#define NAP_TRK_CONTROL1_RUN_CH63_Rst (0x0U)
#define NAP_TRK_CONTROL1_RUN_CH63_Msk (0x1U << NAP_TRK_CONTROL1_RUN_CH63_Pos)
#define GET_NAP_TRK_CONTROL1_RUN_CH63(REG) \
  (((REG)&NAP_TRK_CONTROL1_RUN_CH63_Msk) >> NAP_TRK_CONTROL1_RUN_CH63_Pos)
#define SET_NAP_TRK_CONTROL1_RUN_CH63(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL1_RUN_CH63_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL1_RUN_CH63_Pos))

/* Register: NAP_TRK_CONTROL2 */
#define NAP_TRK_CONTROL2_RUN_CH64_Pos (0U)
#define NAP_TRK_CONTROL2_RUN_CH64_Len (1U)
#define NAP_TRK_CONTROL2_RUN_CH64_Rst (0x0U)
#define NAP_TRK_CONTROL2_RUN_CH64_Msk (0x1U << NAP_TRK_CONTROL2_RUN_CH64_Pos)
#define GET_NAP_TRK_CONTROL2_RUN_CH64(REG) \
  (((REG)&NAP_TRK_CONTROL2_RUN_CH64_Msk) >> NAP_TRK_CONTROL2_RUN_CH64_Pos)
#define SET_NAP_TRK_CONTROL2_RUN_CH64(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL2_RUN_CH64_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL2_RUN_CH64_Pos))

#define NAP_TRK_CONTROL2_RUN_CH65_Pos (1U)
#define NAP_TRK_CONTROL2_RUN_CH65_Len (1U)
#define NAP_TRK_CONTROL2_RUN_CH65_Rst (0x0U)
#define NAP_TRK_CONTROL2_RUN_CH65_Msk (0x1U << NAP_TRK_CONTROL2_RUN_CH65_Pos)
#define GET_NAP_TRK_CONTROL2_RUN_CH65(REG) \
  (((REG)&NAP_TRK_CONTROL2_RUN_CH65_Msk) >> NAP_TRK_CONTROL2_RUN_CH65_Pos)
#define SET_NAP_TRK_CONTROL2_RUN_CH65(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL2_RUN_CH65_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL2_RUN_CH65_Pos))

#define NAP_TRK_CONTROL2_RUN_CH66_Pos (2U)
#define NAP_TRK_CONTROL2_RUN_CH66_Len (1U)
#define NAP_TRK_CONTROL2_RUN_CH66_Rst (0x0U)
#define NAP_TRK_CONTROL2_RUN_CH66_Msk (0x1U << NAP_TRK_CONTROL2_RUN_CH66_Pos)
#define GET_NAP_TRK_CONTROL2_RUN_CH66(REG) \
  (((REG)&NAP_TRK_CONTROL2_RUN_CH66_Msk) >> NAP_TRK_CONTROL2_RUN_CH66_Pos)
#define SET_NAP_TRK_CONTROL2_RUN_CH66(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL2_RUN_CH66_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL2_RUN_CH66_Pos))

#define NAP_TRK_CONTROL2_RUN_CH67_Pos (3U)
#define NAP_TRK_CONTROL2_RUN_CH67_Len (1U)
#define NAP_TRK_CONTROL2_RUN_CH67_Rst (0x0U)
#define NAP_TRK_CONTROL2_RUN_CH67_Msk (0x1U << NAP_TRK_CONTROL2_RUN_CH67_Pos)
#define GET_NAP_TRK_CONTROL2_RUN_CH67(REG) \
  (((REG)&NAP_TRK_CONTROL2_RUN_CH67_Msk) >> NAP_TRK_CONTROL2_RUN_CH67_Pos)
#define SET_NAP_TRK_CONTROL2_RUN_CH67(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL2_RUN_CH67_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL2_RUN_CH67_Pos))

#define NAP_TRK_CONTROL2_RUN_CH68_Pos (4U)
#define NAP_TRK_CONTROL2_RUN_CH68_Len (1U)
#define NAP_TRK_CONTROL2_RUN_CH68_Rst (0x0U)
#define NAP_TRK_CONTROL2_RUN_CH68_Msk (0x1U << NAP_TRK_CONTROL2_RUN_CH68_Pos)
#define GET_NAP_TRK_CONTROL2_RUN_CH68(REG) \
  (((REG)&NAP_TRK_CONTROL2_RUN_CH68_Msk) >> NAP_TRK_CONTROL2_RUN_CH68_Pos)
#define SET_NAP_TRK_CONTROL2_RUN_CH68(REG, VAL) \
  (((REG) & ~NAP_TRK_CONTROL2_RUN_CH68_Msk) |   \
   ((VAL) << NAP_TRK_CONTROL2_RUN_CH68_Pos))

/* Register: NAP_TRK_IRQS0 */
#define NAP_TRK_IRQS0_CH0_Pos (0U)
#define NAP_TRK_IRQS0_CH0_Len (1U)
#define NAP_TRK_IRQS0_CH0_Rst (0x0U)
#define NAP_TRK_IRQS0_CH0_Msk (0x1U << NAP_TRK_IRQS0_CH0_Pos)
#define GET_NAP_TRK_IRQS0_CH0(REG) \
  (((REG)&NAP_TRK_IRQS0_CH0_Msk) >> NAP_TRK_IRQS0_CH0_Pos)
#define SET_NAP_TRK_IRQS0_CH0(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH0_Msk) | ((VAL) << NAP_TRK_IRQS0_CH0_Pos))

#define NAP_TRK_IRQS0_CH1_Pos (1U)
#define NAP_TRK_IRQS0_CH1_Len (1U)
#define NAP_TRK_IRQS0_CH1_Rst (0x0U)
#define NAP_TRK_IRQS0_CH1_Msk (0x1U << NAP_TRK_IRQS0_CH1_Pos)
#define GET_NAP_TRK_IRQS0_CH1(REG) \
  (((REG)&NAP_TRK_IRQS0_CH1_Msk) >> NAP_TRK_IRQS0_CH1_Pos)
#define SET_NAP_TRK_IRQS0_CH1(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH1_Msk) | ((VAL) << NAP_TRK_IRQS0_CH1_Pos))

#define NAP_TRK_IRQS0_CH2_Pos (2U)
#define NAP_TRK_IRQS0_CH2_Len (1U)
#define NAP_TRK_IRQS0_CH2_Rst (0x0U)
#define NAP_TRK_IRQS0_CH2_Msk (0x1U << NAP_TRK_IRQS0_CH2_Pos)
#define GET_NAP_TRK_IRQS0_CH2(REG) \
  (((REG)&NAP_TRK_IRQS0_CH2_Msk) >> NAP_TRK_IRQS0_CH2_Pos)
#define SET_NAP_TRK_IRQS0_CH2(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH2_Msk) | ((VAL) << NAP_TRK_IRQS0_CH2_Pos))

#define NAP_TRK_IRQS0_CH3_Pos (3U)
#define NAP_TRK_IRQS0_CH3_Len (1U)
#define NAP_TRK_IRQS0_CH3_Rst (0x0U)
#define NAP_TRK_IRQS0_CH3_Msk (0x1U << NAP_TRK_IRQS0_CH3_Pos)
#define GET_NAP_TRK_IRQS0_CH3(REG) \
  (((REG)&NAP_TRK_IRQS0_CH3_Msk) >> NAP_TRK_IRQS0_CH3_Pos)
#define SET_NAP_TRK_IRQS0_CH3(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH3_Msk) | ((VAL) << NAP_TRK_IRQS0_CH3_Pos))

#define NAP_TRK_IRQS0_CH4_Pos (4U)
#define NAP_TRK_IRQS0_CH4_Len (1U)
#define NAP_TRK_IRQS0_CH4_Rst (0x0U)
#define NAP_TRK_IRQS0_CH4_Msk (0x1U << NAP_TRK_IRQS0_CH4_Pos)
#define GET_NAP_TRK_IRQS0_CH4(REG) \
  (((REG)&NAP_TRK_IRQS0_CH4_Msk) >> NAP_TRK_IRQS0_CH4_Pos)
#define SET_NAP_TRK_IRQS0_CH4(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH4_Msk) | ((VAL) << NAP_TRK_IRQS0_CH4_Pos))

#define NAP_TRK_IRQS0_CH5_Pos (5U)
#define NAP_TRK_IRQS0_CH5_Len (1U)
#define NAP_TRK_IRQS0_CH5_Rst (0x0U)
#define NAP_TRK_IRQS0_CH5_Msk (0x1U << NAP_TRK_IRQS0_CH5_Pos)
#define GET_NAP_TRK_IRQS0_CH5(REG) \
  (((REG)&NAP_TRK_IRQS0_CH5_Msk) >> NAP_TRK_IRQS0_CH5_Pos)
#define SET_NAP_TRK_IRQS0_CH5(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH5_Msk) | ((VAL) << NAP_TRK_IRQS0_CH5_Pos))

#define NAP_TRK_IRQS0_CH6_Pos (6U)
#define NAP_TRK_IRQS0_CH6_Len (1U)
#define NAP_TRK_IRQS0_CH6_Rst (0x0U)
#define NAP_TRK_IRQS0_CH6_Msk (0x1U << NAP_TRK_IRQS0_CH6_Pos)
#define GET_NAP_TRK_IRQS0_CH6(REG) \
  (((REG)&NAP_TRK_IRQS0_CH6_Msk) >> NAP_TRK_IRQS0_CH6_Pos)
#define SET_NAP_TRK_IRQS0_CH6(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH6_Msk) | ((VAL) << NAP_TRK_IRQS0_CH6_Pos))

#define NAP_TRK_IRQS0_CH7_Pos (7U)
#define NAP_TRK_IRQS0_CH7_Len (1U)
#define NAP_TRK_IRQS0_CH7_Rst (0x0U)
#define NAP_TRK_IRQS0_CH7_Msk (0x1U << NAP_TRK_IRQS0_CH7_Pos)
#define GET_NAP_TRK_IRQS0_CH7(REG) \
  (((REG)&NAP_TRK_IRQS0_CH7_Msk) >> NAP_TRK_IRQS0_CH7_Pos)
#define SET_NAP_TRK_IRQS0_CH7(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH7_Msk) | ((VAL) << NAP_TRK_IRQS0_CH7_Pos))

#define NAP_TRK_IRQS0_CH8_Pos (8U)
#define NAP_TRK_IRQS0_CH8_Len (1U)
#define NAP_TRK_IRQS0_CH8_Rst (0x0U)
#define NAP_TRK_IRQS0_CH8_Msk (0x1U << NAP_TRK_IRQS0_CH8_Pos)
#define GET_NAP_TRK_IRQS0_CH8(REG) \
  (((REG)&NAP_TRK_IRQS0_CH8_Msk) >> NAP_TRK_IRQS0_CH8_Pos)
#define SET_NAP_TRK_IRQS0_CH8(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH8_Msk) | ((VAL) << NAP_TRK_IRQS0_CH8_Pos))

#define NAP_TRK_IRQS0_CH9_Pos (9U)
#define NAP_TRK_IRQS0_CH9_Len (1U)
#define NAP_TRK_IRQS0_CH9_Rst (0x0U)
#define NAP_TRK_IRQS0_CH9_Msk (0x1U << NAP_TRK_IRQS0_CH9_Pos)
#define GET_NAP_TRK_IRQS0_CH9(REG) \
  (((REG)&NAP_TRK_IRQS0_CH9_Msk) >> NAP_TRK_IRQS0_CH9_Pos)
#define SET_NAP_TRK_IRQS0_CH9(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH9_Msk) | ((VAL) << NAP_TRK_IRQS0_CH9_Pos))

#define NAP_TRK_IRQS0_CH10_Pos (10U)
#define NAP_TRK_IRQS0_CH10_Len (1U)
#define NAP_TRK_IRQS0_CH10_Rst (0x0U)
#define NAP_TRK_IRQS0_CH10_Msk (0x1U << NAP_TRK_IRQS0_CH10_Pos)
#define GET_NAP_TRK_IRQS0_CH10(REG) \
  (((REG)&NAP_TRK_IRQS0_CH10_Msk) >> NAP_TRK_IRQS0_CH10_Pos)
#define SET_NAP_TRK_IRQS0_CH10(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH10_Msk) | ((VAL) << NAP_TRK_IRQS0_CH10_Pos))

#define NAP_TRK_IRQS0_CH11_Pos (11U)
#define NAP_TRK_IRQS0_CH11_Len (1U)
#define NAP_TRK_IRQS0_CH11_Rst (0x0U)
#define NAP_TRK_IRQS0_CH11_Msk (0x1U << NAP_TRK_IRQS0_CH11_Pos)
#define GET_NAP_TRK_IRQS0_CH11(REG) \
  (((REG)&NAP_TRK_IRQS0_CH11_Msk) >> NAP_TRK_IRQS0_CH11_Pos)
#define SET_NAP_TRK_IRQS0_CH11(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH11_Msk) | ((VAL) << NAP_TRK_IRQS0_CH11_Pos))

#define NAP_TRK_IRQS0_CH12_Pos (12U)
#define NAP_TRK_IRQS0_CH12_Len (1U)
#define NAP_TRK_IRQS0_CH12_Rst (0x0U)
#define NAP_TRK_IRQS0_CH12_Msk (0x1U << NAP_TRK_IRQS0_CH12_Pos)
#define GET_NAP_TRK_IRQS0_CH12(REG) \
  (((REG)&NAP_TRK_IRQS0_CH12_Msk) >> NAP_TRK_IRQS0_CH12_Pos)
#define SET_NAP_TRK_IRQS0_CH12(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH12_Msk) | ((VAL) << NAP_TRK_IRQS0_CH12_Pos))

#define NAP_TRK_IRQS0_CH13_Pos (13U)
#define NAP_TRK_IRQS0_CH13_Len (1U)
#define NAP_TRK_IRQS0_CH13_Rst (0x0U)
#define NAP_TRK_IRQS0_CH13_Msk (0x1U << NAP_TRK_IRQS0_CH13_Pos)
#define GET_NAP_TRK_IRQS0_CH13(REG) \
  (((REG)&NAP_TRK_IRQS0_CH13_Msk) >> NAP_TRK_IRQS0_CH13_Pos)
#define SET_NAP_TRK_IRQS0_CH13(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH13_Msk) | ((VAL) << NAP_TRK_IRQS0_CH13_Pos))

#define NAP_TRK_IRQS0_CH14_Pos (14U)
#define NAP_TRK_IRQS0_CH14_Len (1U)
#define NAP_TRK_IRQS0_CH14_Rst (0x0U)
#define NAP_TRK_IRQS0_CH14_Msk (0x1U << NAP_TRK_IRQS0_CH14_Pos)
#define GET_NAP_TRK_IRQS0_CH14(REG) \
  (((REG)&NAP_TRK_IRQS0_CH14_Msk) >> NAP_TRK_IRQS0_CH14_Pos)
#define SET_NAP_TRK_IRQS0_CH14(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH14_Msk) | ((VAL) << NAP_TRK_IRQS0_CH14_Pos))

#define NAP_TRK_IRQS0_CH15_Pos (15U)
#define NAP_TRK_IRQS0_CH15_Len (1U)
#define NAP_TRK_IRQS0_CH15_Rst (0x0U)
#define NAP_TRK_IRQS0_CH15_Msk (0x1U << NAP_TRK_IRQS0_CH15_Pos)
#define GET_NAP_TRK_IRQS0_CH15(REG) \
  (((REG)&NAP_TRK_IRQS0_CH15_Msk) >> NAP_TRK_IRQS0_CH15_Pos)
#define SET_NAP_TRK_IRQS0_CH15(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH15_Msk) | ((VAL) << NAP_TRK_IRQS0_CH15_Pos))

#define NAP_TRK_IRQS0_CH16_Pos (16U)
#define NAP_TRK_IRQS0_CH16_Len (1U)
#define NAP_TRK_IRQS0_CH16_Rst (0x0U)
#define NAP_TRK_IRQS0_CH16_Msk (0x1U << NAP_TRK_IRQS0_CH16_Pos)
#define GET_NAP_TRK_IRQS0_CH16(REG) \
  (((REG)&NAP_TRK_IRQS0_CH16_Msk) >> NAP_TRK_IRQS0_CH16_Pos)
#define SET_NAP_TRK_IRQS0_CH16(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH16_Msk) | ((VAL) << NAP_TRK_IRQS0_CH16_Pos))

#define NAP_TRK_IRQS0_CH17_Pos (17U)
#define NAP_TRK_IRQS0_CH17_Len (1U)
#define NAP_TRK_IRQS0_CH17_Rst (0x0U)
#define NAP_TRK_IRQS0_CH17_Msk (0x1U << NAP_TRK_IRQS0_CH17_Pos)
#define GET_NAP_TRK_IRQS0_CH17(REG) \
  (((REG)&NAP_TRK_IRQS0_CH17_Msk) >> NAP_TRK_IRQS0_CH17_Pos)
#define SET_NAP_TRK_IRQS0_CH17(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH17_Msk) | ((VAL) << NAP_TRK_IRQS0_CH17_Pos))

#define NAP_TRK_IRQS0_CH18_Pos (18U)
#define NAP_TRK_IRQS0_CH18_Len (1U)
#define NAP_TRK_IRQS0_CH18_Rst (0x0U)
#define NAP_TRK_IRQS0_CH18_Msk (0x1U << NAP_TRK_IRQS0_CH18_Pos)
#define GET_NAP_TRK_IRQS0_CH18(REG) \
  (((REG)&NAP_TRK_IRQS0_CH18_Msk) >> NAP_TRK_IRQS0_CH18_Pos)
#define SET_NAP_TRK_IRQS0_CH18(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH18_Msk) | ((VAL) << NAP_TRK_IRQS0_CH18_Pos))

#define NAP_TRK_IRQS0_CH19_Pos (19U)
#define NAP_TRK_IRQS0_CH19_Len (1U)
#define NAP_TRK_IRQS0_CH19_Rst (0x0U)
#define NAP_TRK_IRQS0_CH19_Msk (0x1U << NAP_TRK_IRQS0_CH19_Pos)
#define GET_NAP_TRK_IRQS0_CH19(REG) \
  (((REG)&NAP_TRK_IRQS0_CH19_Msk) >> NAP_TRK_IRQS0_CH19_Pos)
#define SET_NAP_TRK_IRQS0_CH19(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH19_Msk) | ((VAL) << NAP_TRK_IRQS0_CH19_Pos))

#define NAP_TRK_IRQS0_CH20_Pos (20U)
#define NAP_TRK_IRQS0_CH20_Len (1U)
#define NAP_TRK_IRQS0_CH20_Rst (0x0U)
#define NAP_TRK_IRQS0_CH20_Msk (0x1U << NAP_TRK_IRQS0_CH20_Pos)
#define GET_NAP_TRK_IRQS0_CH20(REG) \
  (((REG)&NAP_TRK_IRQS0_CH20_Msk) >> NAP_TRK_IRQS0_CH20_Pos)
#define SET_NAP_TRK_IRQS0_CH20(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH20_Msk) | ((VAL) << NAP_TRK_IRQS0_CH20_Pos))

#define NAP_TRK_IRQS0_CH21_Pos (21U)
#define NAP_TRK_IRQS0_CH21_Len (1U)
#define NAP_TRK_IRQS0_CH21_Rst (0x0U)
#define NAP_TRK_IRQS0_CH21_Msk (0x1U << NAP_TRK_IRQS0_CH21_Pos)
#define GET_NAP_TRK_IRQS0_CH21(REG) \
  (((REG)&NAP_TRK_IRQS0_CH21_Msk) >> NAP_TRK_IRQS0_CH21_Pos)
#define SET_NAP_TRK_IRQS0_CH21(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH21_Msk) | ((VAL) << NAP_TRK_IRQS0_CH21_Pos))

#define NAP_TRK_IRQS0_CH22_Pos (22U)
#define NAP_TRK_IRQS0_CH22_Len (1U)
#define NAP_TRK_IRQS0_CH22_Rst (0x0U)
#define NAP_TRK_IRQS0_CH22_Msk (0x1U << NAP_TRK_IRQS0_CH22_Pos)
#define GET_NAP_TRK_IRQS0_CH22(REG) \
  (((REG)&NAP_TRK_IRQS0_CH22_Msk) >> NAP_TRK_IRQS0_CH22_Pos)
#define SET_NAP_TRK_IRQS0_CH22(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH22_Msk) | ((VAL) << NAP_TRK_IRQS0_CH22_Pos))

#define NAP_TRK_IRQS0_CH23_Pos (23U)
#define NAP_TRK_IRQS0_CH23_Len (1U)
#define NAP_TRK_IRQS0_CH23_Rst (0x0U)
#define NAP_TRK_IRQS0_CH23_Msk (0x1U << NAP_TRK_IRQS0_CH23_Pos)
#define GET_NAP_TRK_IRQS0_CH23(REG) \
  (((REG)&NAP_TRK_IRQS0_CH23_Msk) >> NAP_TRK_IRQS0_CH23_Pos)
#define SET_NAP_TRK_IRQS0_CH23(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH23_Msk) | ((VAL) << NAP_TRK_IRQS0_CH23_Pos))

#define NAP_TRK_IRQS0_CH24_Pos (24U)
#define NAP_TRK_IRQS0_CH24_Len (1U)
#define NAP_TRK_IRQS0_CH24_Rst (0x0U)
#define NAP_TRK_IRQS0_CH24_Msk (0x1U << NAP_TRK_IRQS0_CH24_Pos)
#define GET_NAP_TRK_IRQS0_CH24(REG) \
  (((REG)&NAP_TRK_IRQS0_CH24_Msk) >> NAP_TRK_IRQS0_CH24_Pos)
#define SET_NAP_TRK_IRQS0_CH24(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH24_Msk) | ((VAL) << NAP_TRK_IRQS0_CH24_Pos))

#define NAP_TRK_IRQS0_CH25_Pos (25U)
#define NAP_TRK_IRQS0_CH25_Len (1U)
#define NAP_TRK_IRQS0_CH25_Rst (0x0U)
#define NAP_TRK_IRQS0_CH25_Msk (0x1U << NAP_TRK_IRQS0_CH25_Pos)
#define GET_NAP_TRK_IRQS0_CH25(REG) \
  (((REG)&NAP_TRK_IRQS0_CH25_Msk) >> NAP_TRK_IRQS0_CH25_Pos)
#define SET_NAP_TRK_IRQS0_CH25(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH25_Msk) | ((VAL) << NAP_TRK_IRQS0_CH25_Pos))

#define NAP_TRK_IRQS0_CH26_Pos (26U)
#define NAP_TRK_IRQS0_CH26_Len (1U)
#define NAP_TRK_IRQS0_CH26_Rst (0x0U)
#define NAP_TRK_IRQS0_CH26_Msk (0x1U << NAP_TRK_IRQS0_CH26_Pos)
#define GET_NAP_TRK_IRQS0_CH26(REG) \
  (((REG)&NAP_TRK_IRQS0_CH26_Msk) >> NAP_TRK_IRQS0_CH26_Pos)
#define SET_NAP_TRK_IRQS0_CH26(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH26_Msk) | ((VAL) << NAP_TRK_IRQS0_CH26_Pos))

#define NAP_TRK_IRQS0_CH27_Pos (27U)
#define NAP_TRK_IRQS0_CH27_Len (1U)
#define NAP_TRK_IRQS0_CH27_Rst (0x0U)
#define NAP_TRK_IRQS0_CH27_Msk (0x1U << NAP_TRK_IRQS0_CH27_Pos)
#define GET_NAP_TRK_IRQS0_CH27(REG) \
  (((REG)&NAP_TRK_IRQS0_CH27_Msk) >> NAP_TRK_IRQS0_CH27_Pos)
#define SET_NAP_TRK_IRQS0_CH27(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH27_Msk) | ((VAL) << NAP_TRK_IRQS0_CH27_Pos))

#define NAP_TRK_IRQS0_CH28_Pos (28U)
#define NAP_TRK_IRQS0_CH28_Len (1U)
#define NAP_TRK_IRQS0_CH28_Rst (0x0U)
#define NAP_TRK_IRQS0_CH28_Msk (0x1U << NAP_TRK_IRQS0_CH28_Pos)
#define GET_NAP_TRK_IRQS0_CH28(REG) \
  (((REG)&NAP_TRK_IRQS0_CH28_Msk) >> NAP_TRK_IRQS0_CH28_Pos)
#define SET_NAP_TRK_IRQS0_CH28(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH28_Msk) | ((VAL) << NAP_TRK_IRQS0_CH28_Pos))

#define NAP_TRK_IRQS0_CH29_Pos (29U)
#define NAP_TRK_IRQS0_CH29_Len (1U)
#define NAP_TRK_IRQS0_CH29_Rst (0x0U)
#define NAP_TRK_IRQS0_CH29_Msk (0x1U << NAP_TRK_IRQS0_CH29_Pos)
#define GET_NAP_TRK_IRQS0_CH29(REG) \
  (((REG)&NAP_TRK_IRQS0_CH29_Msk) >> NAP_TRK_IRQS0_CH29_Pos)
#define SET_NAP_TRK_IRQS0_CH29(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH29_Msk) | ((VAL) << NAP_TRK_IRQS0_CH29_Pos))

#define NAP_TRK_IRQS0_CH30_Pos (30U)
#define NAP_TRK_IRQS0_CH30_Len (1U)
#define NAP_TRK_IRQS0_CH30_Rst (0x0U)
#define NAP_TRK_IRQS0_CH30_Msk (0x1U << NAP_TRK_IRQS0_CH30_Pos)
#define GET_NAP_TRK_IRQS0_CH30(REG) \
  (((REG)&NAP_TRK_IRQS0_CH30_Msk) >> NAP_TRK_IRQS0_CH30_Pos)
#define SET_NAP_TRK_IRQS0_CH30(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH30_Msk) | ((VAL) << NAP_TRK_IRQS0_CH30_Pos))

#define NAP_TRK_IRQS0_CH31_Pos (31U)
#define NAP_TRK_IRQS0_CH31_Len (1U)
#define NAP_TRK_IRQS0_CH31_Rst (0x0U)
#define NAP_TRK_IRQS0_CH31_Msk (0x1U << NAP_TRK_IRQS0_CH31_Pos)
#define GET_NAP_TRK_IRQS0_CH31(REG) \
  (((REG)&NAP_TRK_IRQS0_CH31_Msk) >> NAP_TRK_IRQS0_CH31_Pos)
#define SET_NAP_TRK_IRQS0_CH31(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS0_CH31_Msk) | ((VAL) << NAP_TRK_IRQS0_CH31_Pos))

/* Register: NAP_TRK_IRQS1 */
#define NAP_TRK_IRQS1_CH32_Pos (0U)
#define NAP_TRK_IRQS1_CH32_Len (1U)
#define NAP_TRK_IRQS1_CH32_Rst (0x0U)
#define NAP_TRK_IRQS1_CH32_Msk (0x1U << NAP_TRK_IRQS1_CH32_Pos)
#define GET_NAP_TRK_IRQS1_CH32(REG) \
  (((REG)&NAP_TRK_IRQS1_CH32_Msk) >> NAP_TRK_IRQS1_CH32_Pos)
#define SET_NAP_TRK_IRQS1_CH32(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH32_Msk) | ((VAL) << NAP_TRK_IRQS1_CH32_Pos))

#define NAP_TRK_IRQS1_CH33_Pos (1U)
#define NAP_TRK_IRQS1_CH33_Len (1U)
#define NAP_TRK_IRQS1_CH33_Rst (0x0U)
#define NAP_TRK_IRQS1_CH33_Msk (0x1U << NAP_TRK_IRQS1_CH33_Pos)
#define GET_NAP_TRK_IRQS1_CH33(REG) \
  (((REG)&NAP_TRK_IRQS1_CH33_Msk) >> NAP_TRK_IRQS1_CH33_Pos)
#define SET_NAP_TRK_IRQS1_CH33(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH33_Msk) | ((VAL) << NAP_TRK_IRQS1_CH33_Pos))

#define NAP_TRK_IRQS1_CH34_Pos (2U)
#define NAP_TRK_IRQS1_CH34_Len (1U)
#define NAP_TRK_IRQS1_CH34_Rst (0x0U)
#define NAP_TRK_IRQS1_CH34_Msk (0x1U << NAP_TRK_IRQS1_CH34_Pos)
#define GET_NAP_TRK_IRQS1_CH34(REG) \
  (((REG)&NAP_TRK_IRQS1_CH34_Msk) >> NAP_TRK_IRQS1_CH34_Pos)
#define SET_NAP_TRK_IRQS1_CH34(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH34_Msk) | ((VAL) << NAP_TRK_IRQS1_CH34_Pos))

#define NAP_TRK_IRQS1_CH35_Pos (3U)
#define NAP_TRK_IRQS1_CH35_Len (1U)
#define NAP_TRK_IRQS1_CH35_Rst (0x0U)
#define NAP_TRK_IRQS1_CH35_Msk (0x1U << NAP_TRK_IRQS1_CH35_Pos)
#define GET_NAP_TRK_IRQS1_CH35(REG) \
  (((REG)&NAP_TRK_IRQS1_CH35_Msk) >> NAP_TRK_IRQS1_CH35_Pos)
#define SET_NAP_TRK_IRQS1_CH35(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH35_Msk) | ((VAL) << NAP_TRK_IRQS1_CH35_Pos))

#define NAP_TRK_IRQS1_CH36_Pos (4U)
#define NAP_TRK_IRQS1_CH36_Len (1U)
#define NAP_TRK_IRQS1_CH36_Rst (0x0U)
#define NAP_TRK_IRQS1_CH36_Msk (0x1U << NAP_TRK_IRQS1_CH36_Pos)
#define GET_NAP_TRK_IRQS1_CH36(REG) \
  (((REG)&NAP_TRK_IRQS1_CH36_Msk) >> NAP_TRK_IRQS1_CH36_Pos)
#define SET_NAP_TRK_IRQS1_CH36(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH36_Msk) | ((VAL) << NAP_TRK_IRQS1_CH36_Pos))

#define NAP_TRK_IRQS1_CH37_Pos (5U)
#define NAP_TRK_IRQS1_CH37_Len (1U)
#define NAP_TRK_IRQS1_CH37_Rst (0x0U)
#define NAP_TRK_IRQS1_CH37_Msk (0x1U << NAP_TRK_IRQS1_CH37_Pos)
#define GET_NAP_TRK_IRQS1_CH37(REG) \
  (((REG)&NAP_TRK_IRQS1_CH37_Msk) >> NAP_TRK_IRQS1_CH37_Pos)
#define SET_NAP_TRK_IRQS1_CH37(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH37_Msk) | ((VAL) << NAP_TRK_IRQS1_CH37_Pos))

#define NAP_TRK_IRQS1_CH38_Pos (6U)
#define NAP_TRK_IRQS1_CH38_Len (1U)
#define NAP_TRK_IRQS1_CH38_Rst (0x0U)
#define NAP_TRK_IRQS1_CH38_Msk (0x1U << NAP_TRK_IRQS1_CH38_Pos)
#define GET_NAP_TRK_IRQS1_CH38(REG) \
  (((REG)&NAP_TRK_IRQS1_CH38_Msk) >> NAP_TRK_IRQS1_CH38_Pos)
#define SET_NAP_TRK_IRQS1_CH38(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH38_Msk) | ((VAL) << NAP_TRK_IRQS1_CH38_Pos))

#define NAP_TRK_IRQS1_CH39_Pos (7U)
#define NAP_TRK_IRQS1_CH39_Len (1U)
#define NAP_TRK_IRQS1_CH39_Rst (0x0U)
#define NAP_TRK_IRQS1_CH39_Msk (0x1U << NAP_TRK_IRQS1_CH39_Pos)
#define GET_NAP_TRK_IRQS1_CH39(REG) \
  (((REG)&NAP_TRK_IRQS1_CH39_Msk) >> NAP_TRK_IRQS1_CH39_Pos)
#define SET_NAP_TRK_IRQS1_CH39(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH39_Msk) | ((VAL) << NAP_TRK_IRQS1_CH39_Pos))

#define NAP_TRK_IRQS1_CH40_Pos (8U)
#define NAP_TRK_IRQS1_CH40_Len (1U)
#define NAP_TRK_IRQS1_CH40_Rst (0x0U)
#define NAP_TRK_IRQS1_CH40_Msk (0x1U << NAP_TRK_IRQS1_CH40_Pos)
#define GET_NAP_TRK_IRQS1_CH40(REG) \
  (((REG)&NAP_TRK_IRQS1_CH40_Msk) >> NAP_TRK_IRQS1_CH40_Pos)
#define SET_NAP_TRK_IRQS1_CH40(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH40_Msk) | ((VAL) << NAP_TRK_IRQS1_CH40_Pos))

#define NAP_TRK_IRQS1_CH41_Pos (9U)
#define NAP_TRK_IRQS1_CH41_Len (1U)
#define NAP_TRK_IRQS1_CH41_Rst (0x0U)
#define NAP_TRK_IRQS1_CH41_Msk (0x1U << NAP_TRK_IRQS1_CH41_Pos)
#define GET_NAP_TRK_IRQS1_CH41(REG) \
  (((REG)&NAP_TRK_IRQS1_CH41_Msk) >> NAP_TRK_IRQS1_CH41_Pos)
#define SET_NAP_TRK_IRQS1_CH41(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH41_Msk) | ((VAL) << NAP_TRK_IRQS1_CH41_Pos))

#define NAP_TRK_IRQS1_CH42_Pos (10U)
#define NAP_TRK_IRQS1_CH42_Len (1U)
#define NAP_TRK_IRQS1_CH42_Rst (0x0U)
#define NAP_TRK_IRQS1_CH42_Msk (0x1U << NAP_TRK_IRQS1_CH42_Pos)
#define GET_NAP_TRK_IRQS1_CH42(REG) \
  (((REG)&NAP_TRK_IRQS1_CH42_Msk) >> NAP_TRK_IRQS1_CH42_Pos)
#define SET_NAP_TRK_IRQS1_CH42(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH42_Msk) | ((VAL) << NAP_TRK_IRQS1_CH42_Pos))

#define NAP_TRK_IRQS1_CH43_Pos (11U)
#define NAP_TRK_IRQS1_CH43_Len (1U)
#define NAP_TRK_IRQS1_CH43_Rst (0x0U)
#define NAP_TRK_IRQS1_CH43_Msk (0x1U << NAP_TRK_IRQS1_CH43_Pos)
#define GET_NAP_TRK_IRQS1_CH43(REG) \
  (((REG)&NAP_TRK_IRQS1_CH43_Msk) >> NAP_TRK_IRQS1_CH43_Pos)
#define SET_NAP_TRK_IRQS1_CH43(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH43_Msk) | ((VAL) << NAP_TRK_IRQS1_CH43_Pos))

#define NAP_TRK_IRQS1_CH44_Pos (12U)
#define NAP_TRK_IRQS1_CH44_Len (1U)
#define NAP_TRK_IRQS1_CH44_Rst (0x0U)
#define NAP_TRK_IRQS1_CH44_Msk (0x1U << NAP_TRK_IRQS1_CH44_Pos)
#define GET_NAP_TRK_IRQS1_CH44(REG) \
  (((REG)&NAP_TRK_IRQS1_CH44_Msk) >> NAP_TRK_IRQS1_CH44_Pos)
#define SET_NAP_TRK_IRQS1_CH44(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH44_Msk) | ((VAL) << NAP_TRK_IRQS1_CH44_Pos))

#define NAP_TRK_IRQS1_CH45_Pos (13U)
#define NAP_TRK_IRQS1_CH45_Len (1U)
#define NAP_TRK_IRQS1_CH45_Rst (0x0U)
#define NAP_TRK_IRQS1_CH45_Msk (0x1U << NAP_TRK_IRQS1_CH45_Pos)
#define GET_NAP_TRK_IRQS1_CH45(REG) \
  (((REG)&NAP_TRK_IRQS1_CH45_Msk) >> NAP_TRK_IRQS1_CH45_Pos)
#define SET_NAP_TRK_IRQS1_CH45(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH45_Msk) | ((VAL) << NAP_TRK_IRQS1_CH45_Pos))

#define NAP_TRK_IRQS1_CH46_Pos (14U)
#define NAP_TRK_IRQS1_CH46_Len (1U)
#define NAP_TRK_IRQS1_CH46_Rst (0x0U)
#define NAP_TRK_IRQS1_CH46_Msk (0x1U << NAP_TRK_IRQS1_CH46_Pos)
#define GET_NAP_TRK_IRQS1_CH46(REG) \
  (((REG)&NAP_TRK_IRQS1_CH46_Msk) >> NAP_TRK_IRQS1_CH46_Pos)
#define SET_NAP_TRK_IRQS1_CH46(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH46_Msk) | ((VAL) << NAP_TRK_IRQS1_CH46_Pos))

#define NAP_TRK_IRQS1_CH47_Pos (15U)
#define NAP_TRK_IRQS1_CH47_Len (1U)
#define NAP_TRK_IRQS1_CH47_Rst (0x0U)
#define NAP_TRK_IRQS1_CH47_Msk (0x1U << NAP_TRK_IRQS1_CH47_Pos)
#define GET_NAP_TRK_IRQS1_CH47(REG) \
  (((REG)&NAP_TRK_IRQS1_CH47_Msk) >> NAP_TRK_IRQS1_CH47_Pos)
#define SET_NAP_TRK_IRQS1_CH47(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH47_Msk) | ((VAL) << NAP_TRK_IRQS1_CH47_Pos))

#define NAP_TRK_IRQS1_CH48_Pos (16U)
#define NAP_TRK_IRQS1_CH48_Len (1U)
#define NAP_TRK_IRQS1_CH48_Rst (0x0U)
#define NAP_TRK_IRQS1_CH48_Msk (0x1U << NAP_TRK_IRQS1_CH48_Pos)
#define GET_NAP_TRK_IRQS1_CH48(REG) \
  (((REG)&NAP_TRK_IRQS1_CH48_Msk) >> NAP_TRK_IRQS1_CH48_Pos)
#define SET_NAP_TRK_IRQS1_CH48(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH48_Msk) | ((VAL) << NAP_TRK_IRQS1_CH48_Pos))

#define NAP_TRK_IRQS1_CH49_Pos (17U)
#define NAP_TRK_IRQS1_CH49_Len (1U)
#define NAP_TRK_IRQS1_CH49_Rst (0x0U)
#define NAP_TRK_IRQS1_CH49_Msk (0x1U << NAP_TRK_IRQS1_CH49_Pos)
#define GET_NAP_TRK_IRQS1_CH49(REG) \
  (((REG)&NAP_TRK_IRQS1_CH49_Msk) >> NAP_TRK_IRQS1_CH49_Pos)
#define SET_NAP_TRK_IRQS1_CH49(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH49_Msk) | ((VAL) << NAP_TRK_IRQS1_CH49_Pos))

#define NAP_TRK_IRQS1_CH50_Pos (18U)
#define NAP_TRK_IRQS1_CH50_Len (1U)
#define NAP_TRK_IRQS1_CH50_Rst (0x0U)
#define NAP_TRK_IRQS1_CH50_Msk (0x1U << NAP_TRK_IRQS1_CH50_Pos)
#define GET_NAP_TRK_IRQS1_CH50(REG) \
  (((REG)&NAP_TRK_IRQS1_CH50_Msk) >> NAP_TRK_IRQS1_CH50_Pos)
#define SET_NAP_TRK_IRQS1_CH50(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH50_Msk) | ((VAL) << NAP_TRK_IRQS1_CH50_Pos))

#define NAP_TRK_IRQS1_CH51_Pos (19U)
#define NAP_TRK_IRQS1_CH51_Len (1U)
#define NAP_TRK_IRQS1_CH51_Rst (0x0U)
#define NAP_TRK_IRQS1_CH51_Msk (0x1U << NAP_TRK_IRQS1_CH51_Pos)
#define GET_NAP_TRK_IRQS1_CH51(REG) \
  (((REG)&NAP_TRK_IRQS1_CH51_Msk) >> NAP_TRK_IRQS1_CH51_Pos)
#define SET_NAP_TRK_IRQS1_CH51(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH51_Msk) | ((VAL) << NAP_TRK_IRQS1_CH51_Pos))

#define NAP_TRK_IRQS1_CH52_Pos (20U)
#define NAP_TRK_IRQS1_CH52_Len (1U)
#define NAP_TRK_IRQS1_CH52_Rst (0x0U)
#define NAP_TRK_IRQS1_CH52_Msk (0x1U << NAP_TRK_IRQS1_CH52_Pos)
#define GET_NAP_TRK_IRQS1_CH52(REG) \
  (((REG)&NAP_TRK_IRQS1_CH52_Msk) >> NAP_TRK_IRQS1_CH52_Pos)
#define SET_NAP_TRK_IRQS1_CH52(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH52_Msk) | ((VAL) << NAP_TRK_IRQS1_CH52_Pos))

#define NAP_TRK_IRQS1_CH53_Pos (21U)
#define NAP_TRK_IRQS1_CH53_Len (1U)
#define NAP_TRK_IRQS1_CH53_Rst (0x0U)
#define NAP_TRK_IRQS1_CH53_Msk (0x1U << NAP_TRK_IRQS1_CH53_Pos)
#define GET_NAP_TRK_IRQS1_CH53(REG) \
  (((REG)&NAP_TRK_IRQS1_CH53_Msk) >> NAP_TRK_IRQS1_CH53_Pos)
#define SET_NAP_TRK_IRQS1_CH53(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH53_Msk) | ((VAL) << NAP_TRK_IRQS1_CH53_Pos))

#define NAP_TRK_IRQS1_CH54_Pos (22U)
#define NAP_TRK_IRQS1_CH54_Len (1U)
#define NAP_TRK_IRQS1_CH54_Rst (0x0U)
#define NAP_TRK_IRQS1_CH54_Msk (0x1U << NAP_TRK_IRQS1_CH54_Pos)
#define GET_NAP_TRK_IRQS1_CH54(REG) \
  (((REG)&NAP_TRK_IRQS1_CH54_Msk) >> NAP_TRK_IRQS1_CH54_Pos)
#define SET_NAP_TRK_IRQS1_CH54(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH54_Msk) | ((VAL) << NAP_TRK_IRQS1_CH54_Pos))

#define NAP_TRK_IRQS1_CH55_Pos (23U)
#define NAP_TRK_IRQS1_CH55_Len (1U)
#define NAP_TRK_IRQS1_CH55_Rst (0x0U)
#define NAP_TRK_IRQS1_CH55_Msk (0x1U << NAP_TRK_IRQS1_CH55_Pos)
#define GET_NAP_TRK_IRQS1_CH55(REG) \
  (((REG)&NAP_TRK_IRQS1_CH55_Msk) >> NAP_TRK_IRQS1_CH55_Pos)
#define SET_NAP_TRK_IRQS1_CH55(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH55_Msk) | ((VAL) << NAP_TRK_IRQS1_CH55_Pos))

#define NAP_TRK_IRQS1_CH56_Pos (24U)
#define NAP_TRK_IRQS1_CH56_Len (1U)
#define NAP_TRK_IRQS1_CH56_Rst (0x0U)
#define NAP_TRK_IRQS1_CH56_Msk (0x1U << NAP_TRK_IRQS1_CH56_Pos)
#define GET_NAP_TRK_IRQS1_CH56(REG) \
  (((REG)&NAP_TRK_IRQS1_CH56_Msk) >> NAP_TRK_IRQS1_CH56_Pos)
#define SET_NAP_TRK_IRQS1_CH56(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH56_Msk) | ((VAL) << NAP_TRK_IRQS1_CH56_Pos))

#define NAP_TRK_IRQS1_CH57_Pos (25U)
#define NAP_TRK_IRQS1_CH57_Len (1U)
#define NAP_TRK_IRQS1_CH57_Rst (0x0U)
#define NAP_TRK_IRQS1_CH57_Msk (0x1U << NAP_TRK_IRQS1_CH57_Pos)
#define GET_NAP_TRK_IRQS1_CH57(REG) \
  (((REG)&NAP_TRK_IRQS1_CH57_Msk) >> NAP_TRK_IRQS1_CH57_Pos)
#define SET_NAP_TRK_IRQS1_CH57(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH57_Msk) | ((VAL) << NAP_TRK_IRQS1_CH57_Pos))

#define NAP_TRK_IRQS1_CH58_Pos (26U)
#define NAP_TRK_IRQS1_CH58_Len (1U)
#define NAP_TRK_IRQS1_CH58_Rst (0x0U)
#define NAP_TRK_IRQS1_CH58_Msk (0x1U << NAP_TRK_IRQS1_CH58_Pos)
#define GET_NAP_TRK_IRQS1_CH58(REG) \
  (((REG)&NAP_TRK_IRQS1_CH58_Msk) >> NAP_TRK_IRQS1_CH58_Pos)
#define SET_NAP_TRK_IRQS1_CH58(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH58_Msk) | ((VAL) << NAP_TRK_IRQS1_CH58_Pos))

#define NAP_TRK_IRQS1_CH59_Pos (27U)
#define NAP_TRK_IRQS1_CH59_Len (1U)
#define NAP_TRK_IRQS1_CH59_Rst (0x0U)
#define NAP_TRK_IRQS1_CH59_Msk (0x1U << NAP_TRK_IRQS1_CH59_Pos)
#define GET_NAP_TRK_IRQS1_CH59(REG) \
  (((REG)&NAP_TRK_IRQS1_CH59_Msk) >> NAP_TRK_IRQS1_CH59_Pos)
#define SET_NAP_TRK_IRQS1_CH59(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH59_Msk) | ((VAL) << NAP_TRK_IRQS1_CH59_Pos))

#define NAP_TRK_IRQS1_CH60_Pos (28U)
#define NAP_TRK_IRQS1_CH60_Len (1U)
#define NAP_TRK_IRQS1_CH60_Rst (0x0U)
#define NAP_TRK_IRQS1_CH60_Msk (0x1U << NAP_TRK_IRQS1_CH60_Pos)
#define GET_NAP_TRK_IRQS1_CH60(REG) \
  (((REG)&NAP_TRK_IRQS1_CH60_Msk) >> NAP_TRK_IRQS1_CH60_Pos)
#define SET_NAP_TRK_IRQS1_CH60(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH60_Msk) | ((VAL) << NAP_TRK_IRQS1_CH60_Pos))

#define NAP_TRK_IRQS1_CH61_Pos (29U)
#define NAP_TRK_IRQS1_CH61_Len (1U)
#define NAP_TRK_IRQS1_CH61_Rst (0x0U)
#define NAP_TRK_IRQS1_CH61_Msk (0x1U << NAP_TRK_IRQS1_CH61_Pos)
#define GET_NAP_TRK_IRQS1_CH61(REG) \
  (((REG)&NAP_TRK_IRQS1_CH61_Msk) >> NAP_TRK_IRQS1_CH61_Pos)
#define SET_NAP_TRK_IRQS1_CH61(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH61_Msk) | ((VAL) << NAP_TRK_IRQS1_CH61_Pos))

#define NAP_TRK_IRQS1_CH62_Pos (30U)
#define NAP_TRK_IRQS1_CH62_Len (1U)
#define NAP_TRK_IRQS1_CH62_Rst (0x0U)
#define NAP_TRK_IRQS1_CH62_Msk (0x1U << NAP_TRK_IRQS1_CH62_Pos)
#define GET_NAP_TRK_IRQS1_CH62(REG) \
  (((REG)&NAP_TRK_IRQS1_CH62_Msk) >> NAP_TRK_IRQS1_CH62_Pos)
#define SET_NAP_TRK_IRQS1_CH62(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH62_Msk) | ((VAL) << NAP_TRK_IRQS1_CH62_Pos))

#define NAP_TRK_IRQS1_CH63_Pos (31U)
#define NAP_TRK_IRQS1_CH63_Len (1U)
#define NAP_TRK_IRQS1_CH63_Rst (0x0U)
#define NAP_TRK_IRQS1_CH63_Msk (0x1U << NAP_TRK_IRQS1_CH63_Pos)
#define GET_NAP_TRK_IRQS1_CH63(REG) \
  (((REG)&NAP_TRK_IRQS1_CH63_Msk) >> NAP_TRK_IRQS1_CH63_Pos)
#define SET_NAP_TRK_IRQS1_CH63(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS1_CH63_Msk) | ((VAL) << NAP_TRK_IRQS1_CH63_Pos))

/* Register: NAP_TRK_IRQS2 */
#define NAP_TRK_IRQS2_CH64_Pos (0U)
#define NAP_TRK_IRQS2_CH64_Len (1U)
#define NAP_TRK_IRQS2_CH64_Rst (0x0U)
#define NAP_TRK_IRQS2_CH64_Msk (0x1U << NAP_TRK_IRQS2_CH64_Pos)
#define GET_NAP_TRK_IRQS2_CH64(REG) \
  (((REG)&NAP_TRK_IRQS2_CH64_Msk) >> NAP_TRK_IRQS2_CH64_Pos)
#define SET_NAP_TRK_IRQS2_CH64(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS2_CH64_Msk) | ((VAL) << NAP_TRK_IRQS2_CH64_Pos))

#define NAP_TRK_IRQS2_CH65_Pos (1U)
#define NAP_TRK_IRQS2_CH65_Len (1U)
#define NAP_TRK_IRQS2_CH65_Rst (0x0U)
#define NAP_TRK_IRQS2_CH65_Msk (0x1U << NAP_TRK_IRQS2_CH65_Pos)
#define GET_NAP_TRK_IRQS2_CH65(REG) \
  (((REG)&NAP_TRK_IRQS2_CH65_Msk) >> NAP_TRK_IRQS2_CH65_Pos)
#define SET_NAP_TRK_IRQS2_CH65(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS2_CH65_Msk) | ((VAL) << NAP_TRK_IRQS2_CH65_Pos))

#define NAP_TRK_IRQS2_CH66_Pos (2U)
#define NAP_TRK_IRQS2_CH66_Len (1U)
#define NAP_TRK_IRQS2_CH66_Rst (0x0U)
#define NAP_TRK_IRQS2_CH66_Msk (0x1U << NAP_TRK_IRQS2_CH66_Pos)
#define GET_NAP_TRK_IRQS2_CH66(REG) \
  (((REG)&NAP_TRK_IRQS2_CH66_Msk) >> NAP_TRK_IRQS2_CH66_Pos)
#define SET_NAP_TRK_IRQS2_CH66(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS2_CH66_Msk) | ((VAL) << NAP_TRK_IRQS2_CH66_Pos))

#define NAP_TRK_IRQS2_CH67_Pos (3U)
#define NAP_TRK_IRQS2_CH67_Len (1U)
#define NAP_TRK_IRQS2_CH67_Rst (0x0U)
#define NAP_TRK_IRQS2_CH67_Msk (0x1U << NAP_TRK_IRQS2_CH67_Pos)
#define GET_NAP_TRK_IRQS2_CH67(REG) \
  (((REG)&NAP_TRK_IRQS2_CH67_Msk) >> NAP_TRK_IRQS2_CH67_Pos)
#define SET_NAP_TRK_IRQS2_CH67(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS2_CH67_Msk) | ((VAL) << NAP_TRK_IRQS2_CH67_Pos))

#define NAP_TRK_IRQS2_CH68_Pos (4U)
#define NAP_TRK_IRQS2_CH68_Len (1U)
#define NAP_TRK_IRQS2_CH68_Rst (0x0U)
#define NAP_TRK_IRQS2_CH68_Msk (0x1U << NAP_TRK_IRQS2_CH68_Pos)
#define GET_NAP_TRK_IRQS2_CH68(REG) \
  (((REG)&NAP_TRK_IRQS2_CH68_Msk) >> NAP_TRK_IRQS2_CH68_Pos)
#define SET_NAP_TRK_IRQS2_CH68(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQS2_CH68_Msk) | ((VAL) << NAP_TRK_IRQS2_CH68_Pos))

/* Register: NAP_TRK_IRQ_ERRORS0 */
#define NAP_TRK_IRQ_ERRORS0_CH0_Pos (0U)
#define NAP_TRK_IRQ_ERRORS0_CH0_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH0_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH0_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH0_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH0(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH0_Msk) >> NAP_TRK_IRQ_ERRORS0_CH0_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH0(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH0_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH0_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH1_Pos (1U)
#define NAP_TRK_IRQ_ERRORS0_CH1_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH1_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH1_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH1_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH1(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH1_Msk) >> NAP_TRK_IRQ_ERRORS0_CH1_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH1(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH1_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH1_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH2_Pos (2U)
#define NAP_TRK_IRQ_ERRORS0_CH2_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH2_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH2_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH2_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH2(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH2_Msk) >> NAP_TRK_IRQ_ERRORS0_CH2_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH2(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH2_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH2_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH3_Pos (3U)
#define NAP_TRK_IRQ_ERRORS0_CH3_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH3_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH3_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH3_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH3(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH3_Msk) >> NAP_TRK_IRQ_ERRORS0_CH3_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH3(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH3_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH3_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH4_Pos (4U)
#define NAP_TRK_IRQ_ERRORS0_CH4_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH4_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH4_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH4_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH4(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH4_Msk) >> NAP_TRK_IRQ_ERRORS0_CH4_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH4(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH4_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH4_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH5_Pos (5U)
#define NAP_TRK_IRQ_ERRORS0_CH5_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH5_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH5_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH5_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH5(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH5_Msk) >> NAP_TRK_IRQ_ERRORS0_CH5_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH5(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH5_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH5_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH6_Pos (6U)
#define NAP_TRK_IRQ_ERRORS0_CH6_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH6_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH6_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH6_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH6(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH6_Msk) >> NAP_TRK_IRQ_ERRORS0_CH6_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH6(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH6_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH6_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH7_Pos (7U)
#define NAP_TRK_IRQ_ERRORS0_CH7_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH7_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH7_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH7_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH7(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH7_Msk) >> NAP_TRK_IRQ_ERRORS0_CH7_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH7(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH7_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH7_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH8_Pos (8U)
#define NAP_TRK_IRQ_ERRORS0_CH8_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH8_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH8_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH8_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH8(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH8_Msk) >> NAP_TRK_IRQ_ERRORS0_CH8_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH8(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH8_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH8_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH9_Pos (9U)
#define NAP_TRK_IRQ_ERRORS0_CH9_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH9_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH9_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH9_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH9(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH9_Msk) >> NAP_TRK_IRQ_ERRORS0_CH9_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH9(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH9_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH9_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH10_Pos (10U)
#define NAP_TRK_IRQ_ERRORS0_CH10_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH10_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH10_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH10_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH10(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH10_Msk) >> NAP_TRK_IRQ_ERRORS0_CH10_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH10(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH10_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH10_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH11_Pos (11U)
#define NAP_TRK_IRQ_ERRORS0_CH11_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH11_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH11_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH11_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH11(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH11_Msk) >> NAP_TRK_IRQ_ERRORS0_CH11_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH11(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH11_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH11_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH12_Pos (12U)
#define NAP_TRK_IRQ_ERRORS0_CH12_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH12_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH12_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH12_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH12(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH12_Msk) >> NAP_TRK_IRQ_ERRORS0_CH12_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH12(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH12_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH12_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH13_Pos (13U)
#define NAP_TRK_IRQ_ERRORS0_CH13_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH13_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH13_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH13_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH13(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH13_Msk) >> NAP_TRK_IRQ_ERRORS0_CH13_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH13(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH13_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH13_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH14_Pos (14U)
#define NAP_TRK_IRQ_ERRORS0_CH14_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH14_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH14_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH14_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH14(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH14_Msk) >> NAP_TRK_IRQ_ERRORS0_CH14_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH14(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH14_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH14_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH15_Pos (15U)
#define NAP_TRK_IRQ_ERRORS0_CH15_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH15_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH15_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH15_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH15(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH15_Msk) >> NAP_TRK_IRQ_ERRORS0_CH15_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH15(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH15_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH15_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH16_Pos (16U)
#define NAP_TRK_IRQ_ERRORS0_CH16_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH16_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH16_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH16_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH16(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH16_Msk) >> NAP_TRK_IRQ_ERRORS0_CH16_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH16(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH16_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH16_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH17_Pos (17U)
#define NAP_TRK_IRQ_ERRORS0_CH17_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH17_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH17_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH17_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH17(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH17_Msk) >> NAP_TRK_IRQ_ERRORS0_CH17_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH17(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH17_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH17_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH18_Pos (18U)
#define NAP_TRK_IRQ_ERRORS0_CH18_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH18_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH18_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH18_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH18(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH18_Msk) >> NAP_TRK_IRQ_ERRORS0_CH18_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH18(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH18_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH18_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH19_Pos (19U)
#define NAP_TRK_IRQ_ERRORS0_CH19_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH19_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH19_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH19_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH19(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH19_Msk) >> NAP_TRK_IRQ_ERRORS0_CH19_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH19(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH19_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH19_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH20_Pos (20U)
#define NAP_TRK_IRQ_ERRORS0_CH20_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH20_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH20_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH20_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH20(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH20_Msk) >> NAP_TRK_IRQ_ERRORS0_CH20_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH20(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH20_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH20_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH21_Pos (21U)
#define NAP_TRK_IRQ_ERRORS0_CH21_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH21_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH21_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH21_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH21(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH21_Msk) >> NAP_TRK_IRQ_ERRORS0_CH21_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH21(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH21_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH21_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH22_Pos (22U)
#define NAP_TRK_IRQ_ERRORS0_CH22_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH22_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH22_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH22_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH22(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH22_Msk) >> NAP_TRK_IRQ_ERRORS0_CH22_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH22(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH22_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH22_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH23_Pos (23U)
#define NAP_TRK_IRQ_ERRORS0_CH23_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH23_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH23_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH23_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH23(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH23_Msk) >> NAP_TRK_IRQ_ERRORS0_CH23_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH23(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH23_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH23_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH24_Pos (24U)
#define NAP_TRK_IRQ_ERRORS0_CH24_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH24_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH24_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH24_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH24(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH24_Msk) >> NAP_TRK_IRQ_ERRORS0_CH24_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH24(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH24_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH24_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH25_Pos (25U)
#define NAP_TRK_IRQ_ERRORS0_CH25_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH25_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH25_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH25_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH25(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH25_Msk) >> NAP_TRK_IRQ_ERRORS0_CH25_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH25(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH25_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH25_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH26_Pos (26U)
#define NAP_TRK_IRQ_ERRORS0_CH26_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH26_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH26_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH26_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH26(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH26_Msk) >> NAP_TRK_IRQ_ERRORS0_CH26_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH26(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH26_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH26_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH27_Pos (27U)
#define NAP_TRK_IRQ_ERRORS0_CH27_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH27_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH27_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH27_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH27(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH27_Msk) >> NAP_TRK_IRQ_ERRORS0_CH27_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH27(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH27_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH27_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH28_Pos (28U)
#define NAP_TRK_IRQ_ERRORS0_CH28_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH28_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH28_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH28_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH28(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH28_Msk) >> NAP_TRK_IRQ_ERRORS0_CH28_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH28(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH28_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH28_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH29_Pos (29U)
#define NAP_TRK_IRQ_ERRORS0_CH29_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH29_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH29_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH29_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH29(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH29_Msk) >> NAP_TRK_IRQ_ERRORS0_CH29_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH29(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH29_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH29_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH30_Pos (30U)
#define NAP_TRK_IRQ_ERRORS0_CH30_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH30_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH30_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH30_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH30(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH30_Msk) >> NAP_TRK_IRQ_ERRORS0_CH30_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH30(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH30_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH30_Pos))

#define NAP_TRK_IRQ_ERRORS0_CH31_Pos (31U)
#define NAP_TRK_IRQ_ERRORS0_CH31_Len (1U)
#define NAP_TRK_IRQ_ERRORS0_CH31_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS0_CH31_Msk (0x1U << NAP_TRK_IRQ_ERRORS0_CH31_Pos)
#define GET_NAP_TRK_IRQ_ERRORS0_CH31(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS0_CH31_Msk) >> NAP_TRK_IRQ_ERRORS0_CH31_Pos)
#define SET_NAP_TRK_IRQ_ERRORS0_CH31(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS0_CH31_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS0_CH31_Pos))

/* Register: NAP_TRK_IRQ_ERRORS1 */
#define NAP_TRK_IRQ_ERRORS1_CH32_Pos (0U)
#define NAP_TRK_IRQ_ERRORS1_CH32_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH32_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH32_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH32_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH32(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH32_Msk) >> NAP_TRK_IRQ_ERRORS1_CH32_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH32(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH32_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH32_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH33_Pos (1U)
#define NAP_TRK_IRQ_ERRORS1_CH33_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH33_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH33_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH33_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH33(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH33_Msk) >> NAP_TRK_IRQ_ERRORS1_CH33_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH33(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH33_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH33_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH34_Pos (2U)
#define NAP_TRK_IRQ_ERRORS1_CH34_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH34_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH34_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH34_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH34(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH34_Msk) >> NAP_TRK_IRQ_ERRORS1_CH34_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH34(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH34_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH34_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH35_Pos (3U)
#define NAP_TRK_IRQ_ERRORS1_CH35_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH35_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH35_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH35_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH35(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH35_Msk) >> NAP_TRK_IRQ_ERRORS1_CH35_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH35(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH35_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH35_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH36_Pos (4U)
#define NAP_TRK_IRQ_ERRORS1_CH36_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH36_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH36_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH36_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH36(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH36_Msk) >> NAP_TRK_IRQ_ERRORS1_CH36_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH36(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH36_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH36_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH37_Pos (5U)
#define NAP_TRK_IRQ_ERRORS1_CH37_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH37_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH37_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH37_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH37(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH37_Msk) >> NAP_TRK_IRQ_ERRORS1_CH37_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH37(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH37_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH37_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH38_Pos (6U)
#define NAP_TRK_IRQ_ERRORS1_CH38_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH38_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH38_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH38_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH38(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH38_Msk) >> NAP_TRK_IRQ_ERRORS1_CH38_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH38(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH38_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH38_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH39_Pos (7U)
#define NAP_TRK_IRQ_ERRORS1_CH39_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH39_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH39_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH39_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH39(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH39_Msk) >> NAP_TRK_IRQ_ERRORS1_CH39_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH39(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH39_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH39_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH40_Pos (8U)
#define NAP_TRK_IRQ_ERRORS1_CH40_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH40_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH40_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH40_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH40(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH40_Msk) >> NAP_TRK_IRQ_ERRORS1_CH40_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH40(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH40_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH40_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH41_Pos (9U)
#define NAP_TRK_IRQ_ERRORS1_CH41_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH41_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH41_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH41_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH41(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH41_Msk) >> NAP_TRK_IRQ_ERRORS1_CH41_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH41(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH41_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH41_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH42_Pos (10U)
#define NAP_TRK_IRQ_ERRORS1_CH42_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH42_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH42_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH42_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH42(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH42_Msk) >> NAP_TRK_IRQ_ERRORS1_CH42_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH42(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH42_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH42_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH43_Pos (11U)
#define NAP_TRK_IRQ_ERRORS1_CH43_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH43_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH43_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH43_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH43(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH43_Msk) >> NAP_TRK_IRQ_ERRORS1_CH43_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH43(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH43_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH43_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH44_Pos (12U)
#define NAP_TRK_IRQ_ERRORS1_CH44_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH44_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH44_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH44_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH44(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH44_Msk) >> NAP_TRK_IRQ_ERRORS1_CH44_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH44(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH44_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH44_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH45_Pos (13U)
#define NAP_TRK_IRQ_ERRORS1_CH45_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH45_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH45_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH45_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH45(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH45_Msk) >> NAP_TRK_IRQ_ERRORS1_CH45_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH45(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH45_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH45_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH46_Pos (14U)
#define NAP_TRK_IRQ_ERRORS1_CH46_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH46_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH46_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH46_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH46(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH46_Msk) >> NAP_TRK_IRQ_ERRORS1_CH46_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH46(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH46_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH46_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH47_Pos (15U)
#define NAP_TRK_IRQ_ERRORS1_CH47_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH47_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH47_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH47_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH47(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH47_Msk) >> NAP_TRK_IRQ_ERRORS1_CH47_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH47(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH47_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH47_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH48_Pos (16U)
#define NAP_TRK_IRQ_ERRORS1_CH48_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH48_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH48_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH48_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH48(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH48_Msk) >> NAP_TRK_IRQ_ERRORS1_CH48_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH48(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH48_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH48_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH49_Pos (17U)
#define NAP_TRK_IRQ_ERRORS1_CH49_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH49_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH49_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH49_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH49(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH49_Msk) >> NAP_TRK_IRQ_ERRORS1_CH49_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH49(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH49_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH49_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH50_Pos (18U)
#define NAP_TRK_IRQ_ERRORS1_CH50_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH50_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH50_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH50_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH50(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH50_Msk) >> NAP_TRK_IRQ_ERRORS1_CH50_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH50(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH50_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH50_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH51_Pos (19U)
#define NAP_TRK_IRQ_ERRORS1_CH51_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH51_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH51_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH51_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH51(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH51_Msk) >> NAP_TRK_IRQ_ERRORS1_CH51_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH51(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH51_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH51_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH52_Pos (20U)
#define NAP_TRK_IRQ_ERRORS1_CH52_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH52_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH52_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH52_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH52(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH52_Msk) >> NAP_TRK_IRQ_ERRORS1_CH52_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH52(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH52_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH52_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH53_Pos (21U)
#define NAP_TRK_IRQ_ERRORS1_CH53_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH53_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH53_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH53_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH53(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH53_Msk) >> NAP_TRK_IRQ_ERRORS1_CH53_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH53(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH53_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH53_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH54_Pos (22U)
#define NAP_TRK_IRQ_ERRORS1_CH54_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH54_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH54_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH54_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH54(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH54_Msk) >> NAP_TRK_IRQ_ERRORS1_CH54_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH54(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH54_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH54_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH55_Pos (23U)
#define NAP_TRK_IRQ_ERRORS1_CH55_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH55_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH55_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH55_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH55(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH55_Msk) >> NAP_TRK_IRQ_ERRORS1_CH55_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH55(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH55_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH55_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH56_Pos (24U)
#define NAP_TRK_IRQ_ERRORS1_CH56_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH56_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH56_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH56_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH56(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH56_Msk) >> NAP_TRK_IRQ_ERRORS1_CH56_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH56(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH56_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH56_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH57_Pos (25U)
#define NAP_TRK_IRQ_ERRORS1_CH57_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH57_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH57_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH57_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH57(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH57_Msk) >> NAP_TRK_IRQ_ERRORS1_CH57_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH57(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH57_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH57_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH58_Pos (26U)
#define NAP_TRK_IRQ_ERRORS1_CH58_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH58_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH58_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH58_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH58(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH58_Msk) >> NAP_TRK_IRQ_ERRORS1_CH58_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH58(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH58_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH58_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH59_Pos (27U)
#define NAP_TRK_IRQ_ERRORS1_CH59_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH59_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH59_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH59_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH59(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH59_Msk) >> NAP_TRK_IRQ_ERRORS1_CH59_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH59(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH59_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH59_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH60_Pos (28U)
#define NAP_TRK_IRQ_ERRORS1_CH60_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH60_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH60_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH60_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH60(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH60_Msk) >> NAP_TRK_IRQ_ERRORS1_CH60_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH60(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH60_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH60_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH61_Pos (29U)
#define NAP_TRK_IRQ_ERRORS1_CH61_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH61_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH61_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH61_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH61(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH61_Msk) >> NAP_TRK_IRQ_ERRORS1_CH61_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH61(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH61_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH61_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH62_Pos (30U)
#define NAP_TRK_IRQ_ERRORS1_CH62_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH62_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH62_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH62_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH62(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH62_Msk) >> NAP_TRK_IRQ_ERRORS1_CH62_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH62(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH62_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH62_Pos))

#define NAP_TRK_IRQ_ERRORS1_CH63_Pos (31U)
#define NAP_TRK_IRQ_ERRORS1_CH63_Len (1U)
#define NAP_TRK_IRQ_ERRORS1_CH63_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS1_CH63_Msk (0x1U << NAP_TRK_IRQ_ERRORS1_CH63_Pos)
#define GET_NAP_TRK_IRQ_ERRORS1_CH63(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS1_CH63_Msk) >> NAP_TRK_IRQ_ERRORS1_CH63_Pos)
#define SET_NAP_TRK_IRQ_ERRORS1_CH63(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS1_CH63_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS1_CH63_Pos))

/* Register: NAP_TRK_IRQ_ERRORS2 */
#define NAP_TRK_IRQ_ERRORS2_CH64_Pos (0U)
#define NAP_TRK_IRQ_ERRORS2_CH64_Len (1U)
#define NAP_TRK_IRQ_ERRORS2_CH64_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS2_CH64_Msk (0x1U << NAP_TRK_IRQ_ERRORS2_CH64_Pos)
#define GET_NAP_TRK_IRQ_ERRORS2_CH64(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS2_CH64_Msk) >> NAP_TRK_IRQ_ERRORS2_CH64_Pos)
#define SET_NAP_TRK_IRQ_ERRORS2_CH64(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS2_CH64_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS2_CH64_Pos))

#define NAP_TRK_IRQ_ERRORS2_CH65_Pos (1U)
#define NAP_TRK_IRQ_ERRORS2_CH65_Len (1U)
#define NAP_TRK_IRQ_ERRORS2_CH65_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS2_CH65_Msk (0x1U << NAP_TRK_IRQ_ERRORS2_CH65_Pos)
#define GET_NAP_TRK_IRQ_ERRORS2_CH65(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS2_CH65_Msk) >> NAP_TRK_IRQ_ERRORS2_CH65_Pos)
#define SET_NAP_TRK_IRQ_ERRORS2_CH65(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS2_CH65_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS2_CH65_Pos))

#define NAP_TRK_IRQ_ERRORS2_CH66_Pos (2U)
#define NAP_TRK_IRQ_ERRORS2_CH66_Len (1U)
#define NAP_TRK_IRQ_ERRORS2_CH66_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS2_CH66_Msk (0x1U << NAP_TRK_IRQ_ERRORS2_CH66_Pos)
#define GET_NAP_TRK_IRQ_ERRORS2_CH66(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS2_CH66_Msk) >> NAP_TRK_IRQ_ERRORS2_CH66_Pos)
#define SET_NAP_TRK_IRQ_ERRORS2_CH66(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS2_CH66_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS2_CH66_Pos))

#define NAP_TRK_IRQ_ERRORS2_CH67_Pos (3U)
#define NAP_TRK_IRQ_ERRORS2_CH67_Len (1U)
#define NAP_TRK_IRQ_ERRORS2_CH67_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS2_CH67_Msk (0x1U << NAP_TRK_IRQ_ERRORS2_CH67_Pos)
#define GET_NAP_TRK_IRQ_ERRORS2_CH67(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS2_CH67_Msk) >> NAP_TRK_IRQ_ERRORS2_CH67_Pos)
#define SET_NAP_TRK_IRQ_ERRORS2_CH67(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS2_CH67_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS2_CH67_Pos))

#define NAP_TRK_IRQ_ERRORS2_CH68_Pos (4U)
#define NAP_TRK_IRQ_ERRORS2_CH68_Len (1U)
#define NAP_TRK_IRQ_ERRORS2_CH68_Rst (0x0U)
#define NAP_TRK_IRQ_ERRORS2_CH68_Msk (0x1U << NAP_TRK_IRQ_ERRORS2_CH68_Pos)
#define GET_NAP_TRK_IRQ_ERRORS2_CH68(REG) \
  (((REG)&NAP_TRK_IRQ_ERRORS2_CH68_Msk) >> NAP_TRK_IRQ_ERRORS2_CH68_Pos)
#define SET_NAP_TRK_IRQ_ERRORS2_CH68(REG, VAL) \
  (((REG) & ~NAP_TRK_IRQ_ERRORS2_CH68_Msk) |   \
   ((VAL) << NAP_TRK_IRQ_ERRORS2_CH68_Pos))

/* Register: NAP_TRK_CH_STATUS */
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Pos (0U)
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Len (1U)
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CORR_OVERFLOW_Msk \
  (0x1U << NAP_TRK_CH_STATUS_CORR_OVERFLOW_Pos)
#define GET_NAP_TRK_CH_STATUS_CORR_OVERFLOW(REG)  \
  (((REG)&NAP_TRK_CH_STATUS_CORR_OVERFLOW_Msk) >> \
   NAP_TRK_CH_STATUS_CORR_OVERFLOW_Pos)

#define NAP_TRK_CH_STATUS_CARR_PHASE_INT_Pos (1U)
#define NAP_TRK_CH_STATUS_CARR_PHASE_INT_Len (3U)
#define NAP_TRK_CH_STATUS_CARR_PHASE_INT_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CARR_PHASE_INT_Msk \
  (0x7U << NAP_TRK_CH_STATUS_CARR_PHASE_INT_Pos)
#define GET_NAP_TRK_CH_STATUS_CARR_PHASE_INT(REG)  \
  (((REG)&NAP_TRK_CH_STATUS_CARR_PHASE_INT_Msk) >> \
   NAP_TRK_CH_STATUS_CARR_PHASE_INT_Pos)

#define NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Pos (4U)
#define NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Len (3U)
#define NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Msk \
  (0x7U << NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Pos)
#define GET_NAP_TRK_CH_STATUS_CARR_PHASE_FRAC(REG)  \
  (((REG)&NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Msk) >> \
   NAP_TRK_CH_STATUS_CARR_PHASE_FRAC_Pos)

#define NAP_TRK_CH_STATUS_CODE_PHASE_INT_Pos (7U)
#define NAP_TRK_CH_STATUS_CODE_PHASE_INT_Len (3U)
#define NAP_TRK_CH_STATUS_CODE_PHASE_INT_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CODE_PHASE_INT_Msk \
  (0x7U << NAP_TRK_CH_STATUS_CODE_PHASE_INT_Pos)
#define GET_NAP_TRK_CH_STATUS_CODE_PHASE_INT(REG)  \
  (((REG)&NAP_TRK_CH_STATUS_CODE_PHASE_INT_Msk) >> \
   NAP_TRK_CH_STATUS_CODE_PHASE_INT_Pos)

#define NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Pos (10U)
#define NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Len (3U)
#define NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Rst (0x0U)
#define NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Msk \
  (0x7U << NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Pos)
#define GET_NAP_TRK_CH_STATUS_CODE_PHASE_FRAC(REG)  \
  (((REG)&NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Msk) >> \
   NAP_TRK_CH_STATUS_CODE_PHASE_FRAC_Pos)

/* Register: NAP_TRK_CH_TIMING_SNAPSHOT */
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Pos (0U)
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Len (32U)
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Rst (0x0U)
#define NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Pos)
#define GET_NAP_TRK_CH_TIMING_SNAPSHOT_VALUE(REG)  \
  (((REG)&NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Msk) >> \
   NAP_TRK_CH_TIMING_SNAPSHOT_VALUE_Pos)

/* Register: NAP_TRK_CH_CORR */
#define NAP_TRK_CH_CORR_I_Pos (0U)
#define NAP_TRK_CH_CORR_I_Len (16U)
#define NAP_TRK_CH_CORR_I_Rst (0x0U)
#define NAP_TRK_CH_CORR_I_Msk (0xFFFFU << NAP_TRK_CH_CORR_I_Pos)
#define GET_NAP_TRK_CH_CORR_I(REG) \
  (((REG)&NAP_TRK_CH_CORR_I_Msk) >> NAP_TRK_CH_CORR_I_Pos)

#define NAP_TRK_CH_CORR_Q_Pos (16U)
#define NAP_TRK_CH_CORR_Q_Len (16U)
#define NAP_TRK_CH_CORR_Q_Rst (0x0U)
#define NAP_TRK_CH_CORR_Q_Msk (0xFFFFU << NAP_TRK_CH_CORR_Q_Pos)
#define GET_NAP_TRK_CH_CORR_Q(REG) \
  (((REG)&NAP_TRK_CH_CORR_Q_Msk) >> NAP_TRK_CH_CORR_Q_Pos)

/* Register: NAP_TRK_CH_CORR_SET */
#define NAP_TRK_CH_CORR_SET_LENGTH_Pos (0U)
#define NAP_TRK_CH_CORR_SET_LENGTH_Len (20U)
#define NAP_TRK_CH_CORR_SET_LENGTH_Rst (0x64U)
#define NAP_TRK_CH_CORR_SET_LENGTH_Msk \
  (0xFFFFFU << NAP_TRK_CH_CORR_SET_LENGTH_Pos)
#define SET_NAP_TRK_CH_CORR_SET_LENGTH(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CORR_SET_LENGTH_Msk) |   \
   ((VAL) << NAP_TRK_CH_CORR_SET_LENGTH_Pos))

#define NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Pos (20U)
#define NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Len (1U)
#define NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Rst (0x0U)
#define NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Msk \
  (0x1U << NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Pos)
#define SET_NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Msk) |   \
   ((VAL) << NAP_TRK_CH_CORR_SET_SEC_CODE_ENABLE_Pos))

#define NAP_TRK_CH_CORR_SET_SPACING_Pos (21U)
#define NAP_TRK_CH_CORR_SET_SPACING_Len (5U)
#define NAP_TRK_CH_CORR_SET_SPACING_Rst (0x0U)
#define NAP_TRK_CH_CORR_SET_SPACING_Msk \
  (0x1FU << NAP_TRK_CH_CORR_SET_SPACING_Pos)
#define SET_NAP_TRK_CH_CORR_SET_SPACING(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CORR_SET_SPACING_Msk) |   \
   ((VAL) << NAP_TRK_CH_CORR_SET_SPACING_Pos))

/* Register: NAP_TRK_CH_CARR_PINC */
#define NAP_TRK_CH_CARR_PINC_VALUE_Pos (0U)
#define NAP_TRK_CH_CARR_PINC_VALUE_Len (32U)
#define NAP_TRK_CH_CARR_PINC_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CARR_PINC_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CARR_PINC_VALUE_Pos)
#define SET_NAP_TRK_CH_CARR_PINC_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CARR_PINC_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CH_CARR_PINC_VALUE_Pos))

/* Register: NAP_TRK_CH_CODE_PINC */
#define NAP_TRK_CH_CODE_PINC_VALUE_Pos (0U)
#define NAP_TRK_CH_CODE_PINC_VALUE_Len (32U)
#define NAP_TRK_CH_CODE_PINC_VALUE_Rst (0x0U)
#define NAP_TRK_CH_CODE_PINC_VALUE_Msk \
  (0xFFFFFFFFU << NAP_TRK_CH_CODE_PINC_VALUE_Pos)
#define SET_NAP_TRK_CH_CODE_PINC_VALUE(REG, VAL) \
  (((REG) & ~NAP_TRK_CH_CODE_PINC_VALUE_Msk) |   \
   ((VAL) << NAP_TRK_CH_CODE_PINC_VALUE_Pos))

#endif /* SWIFTNAP_H */
