Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 26 15:41:36 2017
| Host         : DESKTOP-762ICA2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file elock_control_sets_placed.rpt
| Design       : elock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------+-------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------+-------------------+------------------+----------------+
| ~Valid_BUFG      |                   | Reset_IBUF        |                1 |              1 |
| ~Check_IBUF_BUFG |                   |                   |                2 |              2 |
|  Valid_BUFG      |                   |                   |                3 |              4 |
|  Clk_IBUF_BUFG   |                   |                   |                7 |              9 |
| ~Valid_BUFG      |                   |                   |                7 |             28 |
|  Clk_IBUF_BUFG   | warn/A[0]_i_2_n_0 | warn/A[0]_i_1_n_0 |                8 |             32 |
+------------------+-------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


