

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Sun May  7 10:30:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.029 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        7|        7|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    306|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    127|    -|
|Register         |        -|    -|     205|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     205|    433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_356_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_306_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_325_p2      |         +|   0|  0|   39|          32|           1|
    |add_ln99_fu_291_p2     |         +|   0|  0|   11|           3|           1|
    |sub_ln229_fu_473_p2    |         -|   0|  0|   39|          32|          32|
    |ap_condition_398       |       and|   0|  0|    2|           1|           1|
    |ap_condition_402       |       and|   0|  0|    2|           1|           1|
    |ap_condition_405       |       and|   0|  0|    2|           1|           1|
    |icmp_ln1076_fu_468_p2  |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln13_fu_300_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln96_fu_285_p2    |      icmp|   0|  0|    8|           3|           3|
    |retVal_1_fu_366_p2     |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_444_p2    |        or|   0|  0|    9|           9|           9|
    |ret_2_fu_478_p3        |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |binVal_fu_490_p2       |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  306|         174|         154|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |aligned_word_1_fu_124               |   9|          2|    8|         16|
    |aligned_word_fu_120                 |   9|          2|    8|         16|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_val_reg_228    |  14|          3|    9|         27|
    |binIdx_fu_108                       |   9|          2|    3|          6|
    |empty_fu_104                        |  14|          3|    8|         24|
    |p_in72_fu_100                       |   9|          2|   31|         62|
    |ret_fu_112                          |   9|          2|   32|         64|
    |state_bstate_currIdx_11_fu_128      |   9|          2|   32|         64|
    |state_bstate_n_bits_held_11_fu_116  |   9|          2|    8|         16|
    |symbolVal_4_fu_96                   |   9|          2|   30|         60|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 127|         28|  172|        361|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |aligned_word_1_fu_124               |   8|   0|    8|          0|
    |aligned_word_fu_120                 |   8|   0|    8|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_val_reg_228    |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter2_val_reg_228    |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter3_val_reg_228    |   9|   0|    9|          0|
    |binIdx_fu_108                       |   3|   0|    3|          0|
    |empty_fu_104                        |   8|   0|    8|          0|
    |icmp_ln13_reg_621                   |   1|   0|    1|          0|
    |icmp_ln96_reg_612                   |   1|   0|    1|          0|
    |icmp_ln96_reg_612_pp0_iter2_reg     |   1|   0|    1|          0|
    |p_in72_fu_100                       |  31|   0|   31|          0|
    |p_load17_reg_616                    |   8|   0|    8|          0|
    |ret_fu_112                          |  32|   0|   32|          0|
    |state_bstate_currIdx_11_fu_128      |  32|   0|   32|          0|
    |state_bstate_n_bits_held_11_fu_116  |   8|   0|    8|          0|
    |symbolVal_4_fu_96                   |  30|   0|   30|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 205|   0|  205|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|         sao_top_Pipeline_VITIS_LOOP_96_1|  return value|
|state_bstate_currIdx_8_reload                 |   in|   32|     ap_none|            state_bstate_currIdx_8_reload|        scalar|
|state_bstate_n_bits_held_8_reload             |   in|    8|     ap_none|        state_bstate_n_bits_held_8_reload|        scalar|
|state_bstate_held_aligned_word_8_reload       |   in|    8|     ap_none|  state_bstate_held_aligned_word_8_reload|        scalar|
|state_ivlOffset_6_reload                      |   in|   32|     ap_none|                 state_ivlOffset_6_reload|        scalar|
|p_reload7                                     |   in|    8|     ap_none|                                p_reload7|        scalar|
|p_reload8                                     |   in|    8|     ap_none|                                p_reload8|        scalar|
|p_reload9                                     |   in|   31|     ap_none|                                p_reload9|        scalar|
|baeState_0_constprop_load                     |   in|   32|     ap_none|                baeState_0_constprop_load|        scalar|
|bStream_address0                              |  out|    3|   ap_memory|                                  bStream|         array|
|bStream_ce0                                   |  out|    1|   ap_memory|                                  bStream|         array|
|bStream_q0                                    |   in|    8|   ap_memory|                                  bStream|         array|
|state_bstate_currIdx_11_out                   |  out|   32|      ap_vld|              state_bstate_currIdx_11_out|       pointer|
|state_bstate_currIdx_11_out_ap_vld            |  out|    1|      ap_vld|              state_bstate_currIdx_11_out|       pointer|
|state_bstate_n_bits_held_11_out               |  out|    8|      ap_vld|          state_bstate_n_bits_held_11_out|       pointer|
|state_bstate_n_bits_held_11_out_ap_vld        |  out|    1|      ap_vld|          state_bstate_n_bits_held_11_out|       pointer|
|state_bstate_held_aligned_word_11_out         |  out|    8|      ap_vld|    state_bstate_held_aligned_word_11_out|       pointer|
|state_bstate_held_aligned_word_11_out_ap_vld  |  out|    1|      ap_vld|    state_bstate_held_aligned_word_11_out|       pointer|
|state_ivlOffset_8_out                         |  out|   32|      ap_vld|                    state_ivlOffset_8_out|       pointer|
|state_ivlOffset_8_out_ap_vld                  |  out|    1|      ap_vld|                    state_ivlOffset_8_out|       pointer|
|symbolVal_4_out                               |  out|    8|      ap_vld|                          symbolVal_4_out|       pointer|
|symbolVal_4_out_ap_vld                        |  out|    1|      ap_vld|                          symbolVal_4_out|       pointer|
+----------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%symbolVal_4 = alloca i32 1"   --->   Operation 6 'alloca' 'symbolVal_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_in72 = alloca i32 1"   --->   Operation 7 'alloca' 'p_in72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%binIdx = alloca i32 1"   --->   Operation 9 'alloca' 'binIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 10 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_11 = alloca i32 1"   --->   Operation 11 'alloca' 'state_bstate_n_bits_held_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%aligned_word = alloca i32 1"   --->   Operation 12 'alloca' 'aligned_word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%aligned_word_1 = alloca i32 1"   --->   Operation 13 'alloca' 'aligned_word_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11 = alloca i32 1"   --->   Operation 14 'alloca' 'state_bstate_currIdx_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baeState_0_constprop_load"   --->   Operation 15 'read' 'baeState_0_constprop_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_reload9_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_reload9"   --->   Operation 16 'read' 'p_reload9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_reload8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload8"   --->   Operation 17 'read' 'p_reload8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_reload7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload7"   --->   Operation 18 'read' 'p_reload7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_ivlOffset_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_ivlOffset_6_reload"   --->   Operation 19 'read' 'state_ivlOffset_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_8_reload"   --->   Operation 20 'read' 'state_bstate_held_aligned_word_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_8_reload"   --->   Operation 21 'read' 'state_bstate_n_bits_held_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_8_reload"   --->   Operation 22 'read' 'state_bstate_currIdx_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_bstate_currIdx_8_reload_read, i32 %state_bstate_currIdx_11"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_held_aligned_word_8_reload_read, i8 %aligned_word_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_reload7_read, i8 %aligned_word"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_n_bits_held_8_reload_read, i8 %state_bstate_n_bits_held_11"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_ivlOffset_6_reload_read, i32 %ret"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %binIdx"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln0 = store i8 %p_reload8_read, i8 %empty"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 %p_reload9_read, i31 %p_in72"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 0, i30 %symbolVal_4"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader17"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.24>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%binIdx_1 = load i3 %binIdx" [src/deBin.cpp:99]   --->   Operation 33 'load' 'binIdx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%icmp_ln96 = icmp_eq  i3 %binIdx_1, i3 5" [src/deBin.cpp:96]   --->   Operation 34 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln99 = add i3 %binIdx_1, i3 1" [src/deBin.cpp:99]   --->   Operation 35 'add' 'add_ln99' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split14, void %_Z10parseSAOBOR8_arith_tPhRj.exit.exitStub" [src/deBin.cpp:96]   --->   Operation 36 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_load17 = load i8 %empty" [src/utils.cpp:13]   --->   Operation 37 'load' 'p_load17' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %p_load17, i8 0" [src/utils.cpp:13]   --->   Operation 38 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln96)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge25" [src/utils.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %p_load17, i8 255" [src/utils.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln17 = store i8 %add_ln16, i8 %empty" [src/utils.cpp:17]   --->   Operation 41 'store' 'store_ln17' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11_load = load i32 %state_bstate_currIdx_11" [src/utils.cpp:6]   --->   Operation 42 'load' 'state_bstate_currIdx_11_load' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %state_bstate_currIdx_11_load" [src/utils.cpp:5]   --->   Operation 43 'zext' 'zext_ln5' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 44 'getelementptr' 'bStream_addr' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%retVal_3 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 45 'load' 'retVal_3' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_11_load, i32 1" [src/utils.cpp:6]   --->   Operation 46 'add' 'add_ln6' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_11" [src/utils.cpp:46]   --->   Operation 47 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.70ns)   --->   "%store_ln46 = store i8 7, i8 %empty" [src/utils.cpp:46]   --->   Operation 48 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln99 = store i3 %add_ln99, i3 %binIdx" [src/deBin.cpp:99]   --->   Operation 49 'store' 'store_ln99' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%aligned_word_load = load i8 %aligned_word" [src/utils.cpp:14]   --->   Operation 50 'load' 'aligned_word_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %p_load17" [src/utils.cpp:13]   --->   Operation 51 'zext' 'zext_ln13' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %aligned_word_load" [src/utils.cpp:14]   --->   Operation 52 'zext' 'zext_ln14' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 53 'add' 'add_ln14' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 54 'sext' 'sext_ln14' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%retVal_1 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 55 'lshr' 'retVal_1' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%retVal_2 = trunc i32 %retVal_1" [src/utils.cpp:11]   --->   Operation 56 'trunc' 'retVal_2' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_2" [src/utils.cpp:11]   --->   Operation 57 'zext' 'zext_ln11' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i130" [src/utils.cpp:17]   --->   Operation 58 'br' 'br_ln17' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%retVal_3 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 59 'load' 'retVal_3' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_3, i32 7" [src/utils.cpp:42]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 61 'zext' 'zext_ln42' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 62 'bitconcatenate' 'retVal' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_3, i8 %aligned_word_1" [src/utils.cpp:46]   --->   Operation 63 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_3, i8 %aligned_word" [src/utils.cpp:46]   --->   Operation 64 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i130" [src/utils.cpp:46]   --->   Operation 65 'br' 'br_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_load18 = load i8 %empty"   --->   Operation 66 'load' 'p_load18' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_load18, i8 %state_bstate_n_bits_held_11"   --->   Operation 67 'store' 'store_ln0' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%symbolVal_4_load = load i30 %symbolVal_4" [src/deBin.cpp:99]   --->   Operation 68 'load' 'symbolVal_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_43 = trunc i30 %symbolVal_4_load" [src/deBin.cpp:99]   --->   Operation 69 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 71 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_in72_load = load i31 %p_in72"   --->   Operation 72 'load' 'p_in72_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/deBin.cpp:91]   --->   Operation 73 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1543 = trunc i31 %p_in72_load"   --->   Operation 74 'trunc' 'trunc_ln1543' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1543_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1543_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge25, i9 %zext_ln11, void"   --->   Operation 76 'phi' 'val' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_in72_load_1 = load i31 %p_in72"   --->   Operation 77 'load' 'p_in72_load_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln1543_1, i9 %val"   --->   Operation 78 'or' 'or_ln1543' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %p_in72_load_1, i32 8, i32 30"   --->   Operation 79 'partselect' 'tmp_s' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 80 'bitconcatenate' 'ret_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret_1, i32 %baeState_0_constprop_load_read"   --->   Operation 81 'icmp' 'icmp_ln1076' <Predicate = (!icmp_ln96)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret_1, i32 %baeState_0_constprop_load_read"   --->   Operation 82 'sub' 'sub_ln229' <Predicate = (!icmp_ln96)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.69ns)   --->   "%ret_2 = select i1 %icmp_ln1076, i32 %ret_1, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 83 'select' 'ret_2' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %ret_2" [src/arith_dec.cpp:76]   --->   Operation 84 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%binVal = xor i1 %icmp_ln1076, i1 1" [src/arith_dec.cpp:76]   --->   Operation 85 'xor' 'binVal' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i30 %symbolVal_4_load" [src/deBin.cpp:99]   --->   Operation 86 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln_cast_cast = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %trunc_ln99, i1 %binVal" [src/deBin.cpp:99]   --->   Operation 87 'bitconcatenate' 'or_ln_cast_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln76 = store i32 %ret_2, i32 %ret" [src/arith_dec.cpp:76]   --->   Operation 88 'store' 'store_ln76' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln76 = store i31 %trunc_ln76, i31 %p_in72" [src/arith_dec.cpp:76]   --->   Operation 89 'store' 'store_ln76' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln99 = store i30 %or_ln_cast_cast, i30 %symbolVal_4" [src/deBin.cpp:99]   --->   Operation 90 'store' 'store_ln99' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader17"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 92 'load' 'ret_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_11_load = load i8 %state_bstate_n_bits_held_11"   --->   Operation 93 'load' 'state_bstate_n_bits_held_11_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%aligned_word_1_load = load i8 %aligned_word_1"   --->   Operation 94 'load' 'aligned_word_1_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11_load_1 = load i32 %state_bstate_currIdx_11"   --->   Operation 95 'load' 'state_bstate_currIdx_11_load_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_11_out, i32 %state_bstate_currIdx_11_load_1"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_11_out, i8 %state_bstate_n_bits_held_11_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_11_out, i8 %aligned_word_1_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_ivlOffset_8_out, i32 %ret_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %symbolVal_4_out, i8 %empty_43" [src/deBin.cpp:99]   --->   Operation 100 'write' 'write_ln99' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_bstate_currIdx_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_n_bits_held_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_held_aligned_word_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_ivlOffset_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ baeState_0_constprop_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_bstate_currIdx_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_n_bits_held_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_held_aligned_word_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_ivlOffset_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ symbolVal_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
symbolVal_4                                  (alloca           ) [ 01111]
p_in72                                       (alloca           ) [ 01111]
empty                                        (alloca           ) [ 01110]
binIdx                                       (alloca           ) [ 01100]
ret                                          (alloca           ) [ 01111]
state_bstate_n_bits_held_11                  (alloca           ) [ 01111]
aligned_word                                 (alloca           ) [ 01110]
aligned_word_1                               (alloca           ) [ 01111]
state_bstate_currIdx_11                      (alloca           ) [ 01111]
baeState_0_constprop_load_read               (read             ) [ 01111]
p_reload9_read                               (read             ) [ 00000]
p_reload8_read                               (read             ) [ 00000]
p_reload7_read                               (read             ) [ 00000]
state_ivlOffset_6_reload_read                (read             ) [ 00000]
state_bstate_held_aligned_word_8_reload_read (read             ) [ 00000]
state_bstate_n_bits_held_8_reload_read       (read             ) [ 00000]
state_bstate_currIdx_8_reload_read           (read             ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
br_ln0                                       (br               ) [ 00000]
binIdx_1                                     (load             ) [ 00000]
icmp_ln96                                    (icmp             ) [ 01111]
add_ln99                                     (add              ) [ 00000]
br_ln96                                      (br               ) [ 00000]
p_load17                                     (load             ) [ 01010]
icmp_ln13                                    (icmp             ) [ 01111]
br_ln13                                      (br               ) [ 00000]
add_ln16                                     (add              ) [ 00000]
store_ln17                                   (store            ) [ 00000]
state_bstate_currIdx_11_load                 (load             ) [ 00000]
zext_ln5                                     (zext             ) [ 00000]
bStream_addr                                 (getelementptr    ) [ 01010]
add_ln6                                      (add              ) [ 00000]
store_ln46                                   (store            ) [ 00000]
store_ln46                                   (store            ) [ 00000]
store_ln99                                   (store            ) [ 00000]
aligned_word_load                            (load             ) [ 00000]
zext_ln13                                    (zext             ) [ 00000]
zext_ln14                                    (zext             ) [ 00000]
add_ln14                                     (add              ) [ 00000]
sext_ln14                                    (sext             ) [ 00000]
retVal_1                                     (lshr             ) [ 00000]
retVal_2                                     (trunc            ) [ 00000]
zext_ln11                                    (zext             ) [ 01011]
br_ln17                                      (br               ) [ 01011]
retVal_3                                     (load             ) [ 00000]
tmp                                          (bitselect        ) [ 00000]
zext_ln42                                    (zext             ) [ 00000]
retVal                                       (bitconcatenate   ) [ 01011]
store_ln46                                   (store            ) [ 00000]
store_ln46                                   (store            ) [ 00000]
br_ln46                                      (br               ) [ 01011]
p_load18                                     (load             ) [ 00000]
store_ln0                                    (store            ) [ 00000]
symbolVal_4_load                             (load             ) [ 00000]
empty_43                                     (trunc            ) [ 00000]
specpipeline_ln0                             (specpipeline     ) [ 00000]
empty_44                                     (speclooptripcount) [ 00000]
p_in72_load                                  (load             ) [ 00000]
specloopname_ln91                            (specloopname     ) [ 00000]
trunc_ln1543                                 (trunc            ) [ 00000]
shl_ln1543_1                                 (bitconcatenate   ) [ 00000]
val                                          (phi              ) [ 01001]
p_in72_load_1                                (load             ) [ 00000]
or_ln1543                                    (or               ) [ 00000]
tmp_s                                        (partselect       ) [ 00000]
ret_1                                        (bitconcatenate   ) [ 00000]
icmp_ln1076                                  (icmp             ) [ 00000]
sub_ln229                                    (sub              ) [ 00000]
ret_2                                        (select           ) [ 00000]
trunc_ln76                                   (trunc            ) [ 00000]
binVal                                       (xor              ) [ 00000]
trunc_ln99                                   (trunc            ) [ 00000]
or_ln_cast_cast                              (bitconcatenate   ) [ 00000]
store_ln76                                   (store            ) [ 00000]
store_ln76                                   (store            ) [ 00000]
store_ln99                                   (store            ) [ 00000]
br_ln0                                       (br               ) [ 00000]
ret_load                                     (load             ) [ 00000]
state_bstate_n_bits_held_11_load             (load             ) [ 00000]
aligned_word_1_load                          (load             ) [ 00000]
state_bstate_currIdx_11_load_1               (load             ) [ 00000]
write_ln0                                    (write            ) [ 00000]
write_ln0                                    (write            ) [ 00000]
write_ln0                                    (write            ) [ 00000]
write_ln0                                    (write            ) [ 00000]
write_ln99                                   (write            ) [ 00000]
ret_ln0                                      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_bstate_currIdx_8_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_8_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_bstate_n_bits_held_8_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_8_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_bstate_held_aligned_word_8_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_8_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_ivlOffset_6_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_6_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_reload7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_reload8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_reload9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="baeState_0_constprop_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bStream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_bstate_currIdx_11_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_11_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_bstate_n_bits_held_11_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_11_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_bstate_held_aligned_word_11_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_11_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_ivlOffset_8_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_8_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="symbolVal_4_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbolVal_4_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="symbolVal_4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="symbolVal_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_in72_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_in72/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="binIdx_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="binIdx/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ret_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="state_bstate_n_bits_held_11_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_11/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="aligned_word_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aligned_word/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="aligned_word_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aligned_word_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_bstate_currIdx_11_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_11/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="baeState_0_constprop_load_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="baeState_0_constprop_load_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_reload9_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload9_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_reload8_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload8_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_reload7_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload7_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="state_ivlOffset_6_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_ivlOffset_6_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_bstate_held_aligned_word_8_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_held_aligned_word_8_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_bstate_n_bits_held_8_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_n_bits_held_8_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="state_bstate_currIdx_8_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_currIdx_8_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln0_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln99_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bStream_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bStream_addr/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retVal_3/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="val_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="230" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="val (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="val_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="30" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="binIdx_1_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="binIdx_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln96_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln99_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_load17_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load17/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln13_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln16_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln17_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="state_bstate_currIdx_11_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_11_load/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln46_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln46_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln99_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="aligned_word_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln13_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln14_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln14_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln14_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="retVal_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="retVal_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln11_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln42_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="retVal_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln46_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln46_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_load18_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln0_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="symbolVal_4_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="3"/>
<pin id="420" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="symbolVal_4_load/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="empty_43_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="30" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_in72_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="3"/>
<pin id="428" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_in72_load/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln1543_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="31" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln1543_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1543_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_in72_load_1_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="3"/>
<pin id="443" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_in72_load_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln1543_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_s_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="23" slack="0"/>
<pin id="452" dir="0" index="1" bw="31" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="ret_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="23" slack="0"/>
<pin id="463" dir="0" index="2" bw="9" slack="0"/>
<pin id="464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_1/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln1076_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="3"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln229_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="3"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_2/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln76_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="binVal_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="binVal/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln99_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="30" slack="0"/>
<pin id="498" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln_cast_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="30" slack="0"/>
<pin id="502" dir="0" index="1" bw="29" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_cast_cast/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln76_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="3"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln76_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="0"/>
<pin id="515" dir="0" index="1" bw="31" slack="3"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln99_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="30" slack="0"/>
<pin id="520" dir="0" index="1" bw="30" slack="3"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="ret_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="3"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="state_bstate_n_bits_held_11_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="3"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_11_load/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="aligned_word_1_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="3"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_1_load/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="state_bstate_currIdx_11_load_1_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_11_load_1/4 "/>
</bind>
</comp>

<comp id="539" class="1005" name="symbolVal_4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="30" slack="0"/>
<pin id="541" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="symbolVal_4 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_in72_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="p_in72 "/>
</bind>
</comp>

<comp id="554" class="1005" name="empty_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="563" class="1005" name="binIdx_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="binIdx "/>
</bind>
</comp>

<comp id="570" class="1005" name="ret_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="577" class="1005" name="state_bstate_n_bits_held_11_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_11 "/>
</bind>
</comp>

<comp id="584" class="1005" name="aligned_word_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="aligned_word "/>
</bind>
</comp>

<comp id="591" class="1005" name="aligned_word_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="aligned_word_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="state_bstate_currIdx_11_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_11 "/>
</bind>
</comp>

<comp id="606" class="1005" name="baeState_0_constprop_load_read_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="3"/>
<pin id="608" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="baeState_0_constprop_load_read "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln96_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="616" class="1005" name="p_load17_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_load17 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln13_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="625" class="1005" name="bStream_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="1"/>
<pin id="627" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bStream_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="zext_ln11_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="1"/>
<pin id="632" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="635" class="1005" name="retVal_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="1"/>
<pin id="637" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="retVal "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="94" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="94" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="94" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="174" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="162" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="150" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="168" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="156" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="144" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="138" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="297" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="329"><net_src comp="317" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="291" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="349" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="352" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="222" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="222" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="222" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="448"><net_src comp="433" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="231" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="441" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="82" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="450" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="444" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="460" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="468" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="460" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="468" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="88" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="418" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="90" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="478" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="486" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="500" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="542"><net_src comp="96" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="549"><net_src comp="100" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="557"><net_src comp="104" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="566"><net_src comp="108" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="573"><net_src comp="112" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="580"><net_src comp="116" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="587"><net_src comp="120" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="594"><net_src comp="124" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="601"><net_src comp="128" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="609"><net_src comp="132" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="615"><net_src comp="285" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="297" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="624"><net_src comp="300" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="215" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="633"><net_src comp="376" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="638"><net_src comp="392" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="231" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bStream | {}
	Port: state_bstate_currIdx_11_out | {4 }
	Port: state_bstate_n_bits_held_11_out | {4 }
	Port: state_bstate_held_aligned_word_11_out | {4 }
	Port: state_ivlOffset_8_out | {4 }
	Port: symbolVal_4_out | {4 }
 - Input state : 
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : state_bstate_currIdx_8_reload | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : state_bstate_n_bits_held_8_reload | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : state_bstate_held_aligned_word_8_reload | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : state_ivlOffset_6_reload | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : p_reload7 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : p_reload8 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : p_reload9 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : baeState_0_constprop_load | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_96_1 : bStream | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln96 : 1
		add_ln99 : 1
		br_ln96 : 2
		icmp_ln13 : 1
		br_ln13 : 2
		add_ln16 : 1
		store_ln17 : 2
		zext_ln5 : 1
		bStream_addr : 2
		retVal_3 : 3
		add_ln6 : 1
		store_ln46 : 2
		store_ln99 : 2
	State 3
		zext_ln14 : 1
		add_ln14 : 1
		sext_ln14 : 2
		retVal_1 : 3
		retVal_2 : 4
		zext_ln11 : 5
		tmp : 1
		zext_ln42 : 2
		retVal : 3
		store_ln46 : 1
		store_ln46 : 1
		store_ln0 : 1
	State 4
		empty_43 : 1
		trunc_ln1543 : 1
		shl_ln1543_1 : 2
		or_ln1543 : 3
		tmp_s : 1
		ret_1 : 3
		icmp_ln1076 : 4
		sub_ln229 : 4
		ret_2 : 5
		trunc_ln76 : 6
		binVal : 5
		trunc_ln99 : 1
		or_ln_cast_cast : 5
		store_ln76 : 6
		store_ln76 : 7
		store_ln99 : 6
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln99 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                     |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|
|          |                      add_ln99_fu_291                     |    0    |    11   |
|    add   |                      add_ln16_fu_306                     |    0    |    15   |
|          |                      add_ln6_fu_325                      |    0    |    39   |
|          |                      add_ln14_fu_356                     |    0    |    15   |
|----------|----------------------------------------------------------|---------|---------|
|    sub   |                     sub_ln229_fu_473                     |    0    |    39   |
|----------|----------------------------------------------------------|---------|---------|
|          |                     icmp_ln96_fu_285                     |    0    |    8    |
|   icmp   |                     icmp_ln13_fu_300                     |    0    |    11   |
|          |                    icmp_ln1076_fu_468                    |    0    |    18   |
|----------|----------------------------------------------------------|---------|---------|
|  select  |                       ret_2_fu_478                       |    0    |    32   |
|----------|----------------------------------------------------------|---------|---------|
|   lshr   |                      retVal_1_fu_366                     |    0    |    19   |
|----------|----------------------------------------------------------|---------|---------|
|    or    |                     or_ln1543_fu_444                     |    0    |    9    |
|----------|----------------------------------------------------------|---------|---------|
|    xor   |                       binVal_fu_490                      |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|
|          |        baeState_0_constprop_load_read_read_fu_132        |    0    |    0    |
|          |                p_reload9_read_read_fu_138                |    0    |    0    |
|          |                p_reload8_read_read_fu_144                |    0    |    0    |
|   read   |                p_reload7_read_read_fu_150                |    0    |    0    |
|          |         state_ivlOffset_6_reload_read_read_fu_156        |    0    |    0    |
|          | state_bstate_held_aligned_word_8_reload_read_read_fu_162 |    0    |    0    |
|          |    state_bstate_n_bits_held_8_reload_read_read_fu_168    |    0    |    0    |
|          |      state_bstate_currIdx_8_reload_read_read_fu_174      |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|          |                  write_ln0_write_fu_180                  |    0    |    0    |
|          |                  write_ln0_write_fu_187                  |    0    |    0    |
|   write  |                  write_ln0_write_fu_194                  |    0    |    0    |
|          |                  write_ln0_write_fu_201                  |    0    |    0    |
|          |                  write_ln99_write_fu_208                 |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|          |                      zext_ln5_fu_320                     |    0    |    0    |
|          |                     zext_ln13_fu_349                     |    0    |    0    |
|   zext   |                     zext_ln14_fu_352                     |    0    |    0    |
|          |                     zext_ln11_fu_376                     |    0    |    0    |
|          |                     zext_ln42_fu_388                     |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   sext   |                     sext_ln14_fu_362                     |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|          |                      retVal_2_fu_372                     |    0    |    0    |
|          |                      empty_43_fu_421                     |    0    |    0    |
|   trunc  |                    trunc_ln1543_fu_429                   |    0    |    0    |
|          |                     trunc_ln76_fu_486                    |    0    |    0    |
|          |                     trunc_ln99_fu_496                    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
| bitselect|                        tmp_fu_380                        |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|          |                       retVal_fu_392                      |    0    |    0    |
|bitconcatenate|                    shl_ln1543_1_fu_433                   |    0    |    0    |
|          |                       ret_1_fu_460                       |    0    |    0    |
|          |                  or_ln_cast_cast_fu_500                  |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|partselect|                       tmp_s_fu_450                       |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   Total  |                                                          |    0    |   218   |
|----------|----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|        aligned_word_1_reg_591        |    8   |
|         aligned_word_reg_584         |    8   |
|         bStream_addr_reg_625         |    3   |
|baeState_0_constprop_load_read_reg_606|   32   |
|            binIdx_reg_563            |    3   |
|             empty_reg_554            |    8   |
|           icmp_ln13_reg_621          |    1   |
|           icmp_ln96_reg_612          |    1   |
|            p_in72_reg_546            |   31   |
|           p_load17_reg_616           |    8   |
|            retVal_reg_635            |    9   |
|              ret_reg_570             |   32   |
|    state_bstate_currIdx_11_reg_598   |   32   |
|  state_bstate_n_bits_held_11_reg_577 |    8   |
|          symbolVal_4_reg_539         |   30   |
|              val_reg_228             |    9   |
|           zext_ln11_reg_630          |    9   |
+--------------------------------------+--------+
|                 Total                |   232  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_222 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   232  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   232  |   227  |
+-----------+--------+--------+--------+
