# Systolic Array for Applying Matrix Multiplication
This repository contains a parameterized SystemVerilog implementation of an N_SIZE x N_SIZE systolic array designed for efficient matrix multiplication, The design includes a configurable array size (`N_SIZE`) and data width (`DATAWIDTH`). The design supports configurable data widths and includes RTL code, a comprehensive testbench, and a detailed report with architecture diagrams, simulation waveforms, and logs. The architecture is scalable, synchronized with clock and reset signals, and optimized for high-performance applications such as AI accelerators.

---

## About

Language: `SystemVerilog`

Features: Scalable `N_SIZE`, configurable `data width`, clock/reset synchronization, pipelined architecture

Documentation: Includes a report with diagrams, waveforms, and logs

---

## ğŸ“ Directory Structure

```text
Systolic-Array-for-Applying-Matrix-Multiplication/
â”œâ”€â”€ README.md
â”œâ”€â”€ Doc/
â”‚   â”œâ”€â”€ file.log
â”‚   â””â”€â”€ Systolic Array for Applying Matrix Multiplication.pdf
â”œâ”€â”€ MATLAB Matrix Mul (NXN)/
â”‚   â””â”€â”€ matlabmatrixmul.m
â”œâ”€â”€ RTL/
â”‚   â”œâ”€â”€ Controller.sv
â”‚   â”œâ”€â”€ matrix_sep.sv
â”‚   â”œâ”€â”€ mux_out.sv
â”‚   â”œâ”€â”€ PE.sv
â”‚   â””â”€â”€ systolic_array.sv
â””â”€â”€ Testbench/
    â”œâ”€â”€ PE_tb.sv
    â””â”€â”€ systolic_array_tb.sv
