// Seed: 2766237312
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri id_6
);
  assign id_4 = id_5;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2
);
  logic id_4;
  localparam  id_5  =  1  ,  id_6  =  id_0  ,  id_7  =  -1  ,  id_8  =  -1  ,  id_9  =  id_8  ,  id_10  =  id_10  <->  -1 'b0 -  id_4  ;
  assign id_4 = 1;
  assign id_1 = -1;
  logic [7:0] id_11;
  logic id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always begin : LABEL_0
    id_13 <= -1 <-> {1'h0, -1};
  end
  assign id_13 = id_11[1];
endmodule
