The following files were generated for 's_fifo_w72_d16' in directory 
D:\telops\Common_HDL\CoreGen\:

s_fifo_w72_d16.asy:
   Graphical symbol information file. Used by the ISE tools and some
   third party tools to create a symbol representing the core.

s_fifo_w72_d16.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

s_fifo_w72_d16_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

s_fifo_w72_d16.vhd:
   VHDL wrapper file provided to support functional simulation. This
   file contains simulation model customization data that is passed to
   a parameterized simulation model for the core.

s_fifo_w72_d16_readme.txt:
   Text file indicating the files generated and how they are used.

s_fifo_w72_d16.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

s_fifo_w72_d16.sym:
   Please see the core data sheet.

s_fifo_w72_d16.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

