;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	ADD 270, 60
	CMP @121, 576
	SUB -207, <-120
	SUB @-127, 100
	SUB @121, 576
	CMP @121, 576
	SUB 200, 40
	SUB @0, @72
	SUB 0, 2
	ADD 270, 60
	CMP @121, 576
	ADD 200, 40
	SLT 200, 40
	SUB 200, 40
	ADD <270, 60
	SUB 200, 40
	SUB @0, @72
	SUB -207, <-120
	CMP @121, 576
	JMP -1, @-20
	SUB @-127, 100
	DJN <130, 9
	SPL 0, <-24
	SUB #72, @201
	SUB @-127, 100
	CMP -277, <-120
	SUB @-127, 100
	ADD <270, 60
	ADD 270, 60
	ADD <270, 60
	SLT 210, 30
	SLT 210, 30
	SUB @0, @72
	SLT 210, 30
	SUB @0, @72
	SLT 210, 30
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-54
	SUB 200, 40
	SUB 0, 2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB 0, -0
