#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2730300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2730ad0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x27643f0 .functor NOT 1, L_0x2767800, C4<0>, C4<0>, C4<0>;
L_0x2767560 .functor XOR 4, L_0x2767420, L_0x27674c0, C4<0000>, C4<0000>;
L_0x27676f0 .functor XOR 4, L_0x2767560, L_0x2767620, C4<0000>, C4<0000>;
v0x2763580_0 .net *"_ivl_10", 3 0, L_0x2767620;  1 drivers
v0x2763680_0 .net *"_ivl_12", 3 0, L_0x27676f0;  1 drivers
v0x2763760_0 .net *"_ivl_2", 3 0, L_0x2767380;  1 drivers
v0x2763820_0 .net *"_ivl_4", 3 0, L_0x2767420;  1 drivers
v0x2763900_0 .net *"_ivl_6", 3 0, L_0x27674c0;  1 drivers
v0x27639e0_0 .net *"_ivl_8", 3 0, L_0x2767560;  1 drivers
v0x2763ac0_0 .net "c", 0 0, v0x275ba20_0;  1 drivers
v0x2763b60_0 .var "clk", 0 0;
v0x2763c00_0 .net "d", 0 0, v0x275bb60_0;  1 drivers
v0x2763ca0_0 .net "mux_in_dut", 3 0, L_0x2766f60;  1 drivers
v0x2763d70_0 .net "mux_in_ref", 3 0, L_0x2764650;  1 drivers
v0x2763e40_0 .var/2u "stats1", 159 0;
v0x2763f00_0 .var/2u "strobe", 0 0;
v0x2763fc0_0 .net "tb_match", 0 0, L_0x2767800;  1 drivers
v0x2764080_0 .net "tb_mismatch", 0 0, L_0x27643f0;  1 drivers
v0x2764140_0 .net "wavedrom_enable", 0 0, v0x275bc00_0;  1 drivers
v0x2764210_0 .net "wavedrom_title", 511 0, v0x275bca0_0;  1 drivers
L_0x2767380 .concat [ 4 0 0 0], L_0x2764650;
L_0x2767420 .concat [ 4 0 0 0], L_0x2764650;
L_0x27674c0 .concat [ 4 0 0 0], L_0x2766f60;
L_0x2767620 .concat [ 4 0 0 0], L_0x2764650;
L_0x2767800 .cmp/eeq 4, L_0x2767380, L_0x27676f0;
S_0x2731400 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x2730ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x27644c0 .functor OR 1, v0x275ba20_0, v0x275bb60_0, C4<0>, C4<0>;
L_0x2764590 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x2764810 .functor AND 1, v0x275ba20_0, v0x275bb60_0, C4<1>, C4<1>;
v0x2731ea0_0 .net *"_ivl_10", 0 0, L_0x2764590;  1 drivers
v0x273dd10_0 .net *"_ivl_15", 0 0, L_0x2764810;  1 drivers
v0x2715360_0 .net *"_ivl_2", 0 0, L_0x27644c0;  1 drivers
L_0x7f5b72690018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2715670_0 .net/2s *"_ivl_6", 0 0, L_0x7f5b72690018;  1 drivers
v0x27159b0_0 .net "c", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x2715cf0_0 .net "d", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x275b580_0 .net "mux_in", 3 0, L_0x2764650;  alias, 1 drivers
L_0x2764650 .concat8 [ 1 1 1 1], L_0x27644c0, L_0x7f5b72690018, L_0x2764590, L_0x2764810;
S_0x2733bc0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x2730ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x275ba20_0 .var "c", 0 0;
v0x275bac0_0 .net "clk", 0 0, v0x2763b60_0;  1 drivers
v0x275bb60_0 .var "d", 0 0;
v0x275bc00_0 .var "wavedrom_enable", 0 0;
v0x275bca0_0 .var "wavedrom_title", 511 0;
E_0x271d760/0 .event negedge, v0x275bac0_0;
E_0x271d760/1 .event posedge, v0x275bac0_0;
E_0x271d760 .event/or E_0x271d760/0, E_0x271d760/1;
E_0x271da50 .event negedge, v0x275bac0_0;
E_0x271d7a0 .event posedge, v0x275bac0_0;
S_0x27344c0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x2733bc0;
 .timescale -12 -12;
v0x275b8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2736890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x2733bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2738750 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2730ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x2764960 .functor NOT 1, v0x275ba20_0, C4<0>, C4<0>, C4<0>;
L_0x2764a40 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x2764bb0 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x2765120 .functor NOT 1, v0x275ba20_0, C4<0>, C4<0>, C4<0>;
L_0x27652a0 .functor NOT 1, v0x275ba20_0, C4<0>, C4<0>, C4<0>;
L_0x2765570 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x2765b90 .functor NOT 1, v0x275ba20_0, C4<0>, C4<0>, C4<0>;
L_0x2765d00 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x27661f0 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x2766390 .functor NOT 1, v0x275ba20_0, C4<0>, C4<0>, C4<0>;
L_0x27664b0 .functor NOT 1, v0x275bb60_0, C4<0>, C4<0>, C4<0>;
L_0x27665d0 .functor NOT 1, v0x275ba20_0, C4<0>, C4<0>, C4<0>;
L_0x7f5b72690060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2762590_0 .net *"_ivl_11", 2 0, L_0x7f5b72690060;  1 drivers
L_0x7f5b726900a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2762690_0 .net *"_ivl_24", 2 0, L_0x7f5b726900a8;  1 drivers
L_0x7f5b726900f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2762770_0 .net *"_ivl_35", 2 0, L_0x7f5b726900f0;  1 drivers
L_0x7f5b72690138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2762830_0 .net *"_ivl_51", 2 0, L_0x7f5b72690138;  1 drivers
v0x2762910_0 .net "c", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x2762b10_0 .net "d", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x2762cc0_0 .net "mux_in", 3 0, L_0x2766f60;  alias, 1 drivers
RS_0x7f5b726d9408 .resolv tri, L_0x27648d0, L_0x27650b0, L_0x2765a90, L_0x2766180;
v0x2762da0_0 .net8 "w1", 0 0, RS_0x7f5b726d9408;  4 drivers
RS_0x7f5b726d9648 .resolv tri, L_0x2764b20, L_0x2765230, L_0x2765b00, L_0x27662d0;
v0x2762f50_0 .net8 "w2", 0 0, RS_0x7f5b726d9648;  4 drivers
RS_0x7f5b726d9738 .resolv tri, L_0x2764c90, L_0x2765690, L_0x2765c70, L_0x2766540;
v0x2763100_0 .net8 "w3", 0 0, RS_0x7f5b726d9738;  4 drivers
RS_0x7f5b726d9828 .resolv tri, L_0x2764dd0, L_0x27657d0, L_0x2765ec0, L_0x2766bd0;
v0x27632b0_0 .net8 "w4", 0 0, RS_0x7f5b726d9828;  4 drivers
L_0x2764f50 .concat [ 1 3 0 0], RS_0x7f5b726d9828, L_0x7f5b72690060;
L_0x2765950 .concat [ 1 3 0 0], RS_0x7f5b726d9828, L_0x7f5b726900a8;
L_0x2766040 .concat [ 1 3 0 0], RS_0x7f5b726d9828, L_0x7f5b726900f0;
L_0x2766f60 .concat8 [ 1 1 1 1], L_0x2764eb0, L_0x27658b0, L_0x2765fa0, L_0x2766ec0;
L_0x27671f0 .concat [ 1 3 0 0], RS_0x7f5b726d9828, L_0x7f5b72690138;
S_0x2730800 .scope module, "u1" "andGate" 4 10, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x27648d0 .functor AND 1, L_0x2764960, L_0x2764a40, C4<1>, C4<1>;
v0x275bf30_0 .net "x", 0 0, L_0x2764960;  1 drivers
v0x275c010_0 .net "y", 0 0, L_0x2764a40;  1 drivers
v0x275c0d0_0 .net8 "z", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
S_0x275c1f0 .scope module, "u10" "anDecoder" 4 21, 4 48 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 4 "x";
v0x275c420_0 .net "x", 3 0, L_0x2765950;  1 drivers
v0x275c520_0 .net "z", 0 0, L_0x27658b0;  1 drivers
L_0x27658b0 .part L_0x2765950, 0, 1;
S_0x275c640 .scope module, "u11" "andGate" 4 24, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2765a90 .functor AND 1, v0x275ba20_0, v0x275bb60_0, C4<1>, C4<1>;
v0x275c850_0 .net "x", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x275c940_0 .net "y", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x275ca50_0 .net8 "z", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
S_0x275cb10 .scope module, "u12" "andGate" 4 25, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2765b00 .functor AND 1, L_0x2765b90, v0x275bb60_0, C4<1>, C4<1>;
v0x275ccf0_0 .net "x", 0 0, L_0x2765b90;  1 drivers
v0x275cdd0_0 .net "y", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x275ce90_0 .net8 "z", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
S_0x275cfc0 .scope module, "u13" "andGate" 4 26, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2765c70 .functor AND 1, v0x275ba20_0, L_0x2765d00, C4<1>, C4<1>;
v0x275d1f0_0 .net "x", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x275d2b0_0 .net "y", 0 0, L_0x2765d00;  1 drivers
v0x275d370_0 .net8 "z", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
S_0x275d490 .scope module, "u14" "orGate" 4 27, 4 43 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "w";
L_0x2765e30 .functor OR 1, RS_0x7f5b726d9408, RS_0x7f5b726d9648, C4<0>, C4<0>;
L_0x2765ec0 .functor OR 1, L_0x2765e30, RS_0x7f5b726d9738, C4<0>, C4<0>;
v0x275d6a0_0 .net *"_ivl_0", 0 0, L_0x2765e30;  1 drivers
v0x275d780_0 .net8 "w", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
v0x275d870_0 .net8 "x", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
v0x275d990_0 .net8 "y", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
v0x275da30_0 .net8 "z", 0 0, RS_0x7f5b726d9828;  alias, 4 drivers
S_0x275db40 .scope module, "u15" "anDecoder" 4 28, 4 48 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 4 "x";
v0x275dd90_0 .net "x", 3 0, L_0x2766040;  1 drivers
v0x275de90_0 .net "z", 0 0, L_0x2765fa0;  1 drivers
L_0x2765fa0 .part L_0x2766040, 0, 1;
S_0x275dfb0 .scope module, "u16" "andGate" 4 31, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2766180 .functor AND 1, v0x275ba20_0, L_0x27661f0, C4<1>, C4<1>;
v0x275e190_0 .net "x", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x275e2e0_0 .net "y", 0 0, L_0x27661f0;  1 drivers
v0x275e3a0_0 .net8 "z", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
S_0x275e4a0 .scope module, "u17" "andGate" 4 32, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x27662d0 .functor AND 1, L_0x2766390, L_0x27664b0, C4<1>, C4<1>;
v0x275e730_0 .net "x", 0 0, L_0x2766390;  1 drivers
v0x275e810_0 .net "y", 0 0, L_0x27664b0;  1 drivers
v0x275e8d0_0 .net8 "z", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
S_0x275ea00 .scope module, "u18" "andGate" 4 33, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2766540 .functor AND 1, L_0x27665d0, v0x275bb60_0, C4<1>, C4<1>;
v0x275ec50_0 .net "x", 0 0, L_0x27665d0;  1 drivers
v0x275ed30_0 .net "y", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x275ee80_0 .net8 "z", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
S_0x275ef60 .scope module, "u19" "orGate" 4 34, 4 43 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "w";
L_0x2766720 .functor OR 1, RS_0x7f5b726d9408, RS_0x7f5b726d9648, C4<0>, C4<0>;
L_0x2766bd0 .functor OR 1, L_0x2766720, RS_0x7f5b726d9738, C4<0>, C4<0>;
v0x275f1d0_0 .net *"_ivl_0", 0 0, L_0x2766720;  1 drivers
v0x275f2b0_0 .net8 "w", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
v0x275f370_0 .net8 "x", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
v0x275f4d0_0 .net8 "y", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
v0x275f570_0 .net8 "z", 0 0, RS_0x7f5b726d9828;  alias, 4 drivers
S_0x275f660 .scope module, "u2" "andGate" 4 11, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2764b20 .functor AND 1, v0x275ba20_0, L_0x2764bb0, C4<1>, C4<1>;
v0x275f8d0_0 .net "x", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x275f990_0 .net "y", 0 0, L_0x2764bb0;  1 drivers
v0x275fa50_0 .net8 "z", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
S_0x275fbe0 .scope module, "u20" "anDecoder" 4 35, 4 48 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 4 "x";
v0x275fdc0_0 .net "x", 3 0, L_0x27671f0;  1 drivers
v0x275fec0_0 .net "z", 0 0, L_0x2766ec0;  1 drivers
L_0x2766ec0 .part L_0x27671f0, 0, 1;
S_0x275ffe0 .scope module, "u3" "andGate" 4 12, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2764c90 .functor AND 1, v0x275ba20_0, v0x275bb60_0, C4<1>, C4<1>;
v0x2760230_0 .net "x", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x27602f0_0 .net "y", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x27603b0_0 .net8 "z", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
S_0x2760550 .scope module, "u4" "orGate" 4 13, 4 43 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "w";
L_0x2764d40 .functor OR 1, RS_0x7f5b726d9408, RS_0x7f5b726d9648, C4<0>, C4<0>;
L_0x2764dd0 .functor OR 1, L_0x2764d40, RS_0x7f5b726d9738, C4<0>, C4<0>;
v0x27607a0_0 .net *"_ivl_0", 0 0, L_0x2764d40;  1 drivers
v0x2760880_0 .net8 "w", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
v0x2760940_0 .net8 "x", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
v0x2760a10_0 .net8 "y", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
v0x2760ab0_0 .net8 "z", 0 0, RS_0x7f5b726d9828;  alias, 4 drivers
S_0x2760c30 .scope module, "u5" "anDecoder" 4 14, 4 48 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 4 "x";
v0x2760e80_0 .net "x", 3 0, L_0x2764f50;  1 drivers
v0x2760f80_0 .net "z", 0 0, L_0x2764eb0;  1 drivers
L_0x2764eb0 .part L_0x2764f50, 0, 1;
S_0x27610a0 .scope module, "u6" "andGate" 4 17, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x27650b0 .functor AND 1, L_0x2765120, v0x275bb60_0, C4<1>, C4<1>;
v0x27612f0_0 .net "x", 0 0, L_0x2765120;  1 drivers
v0x27613d0_0 .net "y", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x2761490_0 .net8 "z", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
S_0x2761570 .scope module, "u7" "andGate" 4 18, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2765230 .functor AND 1, L_0x27652a0, L_0x2765570, C4<1>, C4<1>;
v0x27617c0_0 .net "x", 0 0, L_0x27652a0;  1 drivers
v0x27618a0_0 .net "y", 0 0, L_0x2765570;  1 drivers
v0x2761960_0 .net8 "z", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
S_0x2761a60 .scope module, "u8" "andGate" 4 19, 4 38 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x2765690 .functor AND 1, v0x275ba20_0, v0x275bb60_0, C4<1>, C4<1>;
v0x2761cb0_0 .net "x", 0 0, v0x275ba20_0;  alias, 1 drivers
v0x2761d70_0 .net "y", 0 0, v0x275bb60_0;  alias, 1 drivers
v0x2761e30_0 .net8 "z", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
S_0x2761f40 .scope module, "u9" "orGate" 4 20, 4 43 0, S_0x2738750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "w";
L_0x2765740 .functor OR 1, RS_0x7f5b726d9408, RS_0x7f5b726d9648, C4<0>, C4<0>;
L_0x27657d0 .functor OR 1, L_0x2765740, RS_0x7f5b726d9738, C4<0>, C4<0>;
v0x2762150_0 .net *"_ivl_0", 0 0, L_0x2765740;  1 drivers
v0x2762230_0 .net8 "w", 0 0, RS_0x7f5b726d9738;  alias, 4 drivers
v0x27622f0_0 .net8 "x", 0 0, RS_0x7f5b726d9408;  alias, 4 drivers
v0x27623c0_0 .net8 "y", 0 0, RS_0x7f5b726d9648;  alias, 4 drivers
v0x2762460_0 .net8 "z", 0 0, RS_0x7f5b726d9828;  alias, 4 drivers
S_0x27633d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x2730ad0;
 .timescale -12 -12;
E_0x27029f0 .event anyedge, v0x2763f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2763f00_0;
    %nor/r;
    %assign/vec4 v0x2763f00_0, 0;
    %wait E_0x27029f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2733bc0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x275bb60_0, 0;
    %assign/vec4 v0x275ba20_0, 0;
    %wait E_0x271da50;
    %wait E_0x271d7a0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x275bb60_0, 0;
    %assign/vec4 v0x275ba20_0, 0;
    %wait E_0x271d7a0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x275bb60_0, 0;
    %assign/vec4 v0x275ba20_0, 0;
    %wait E_0x271d7a0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x275bb60_0, 0;
    %assign/vec4 v0x275ba20_0, 0;
    %wait E_0x271d7a0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x275bb60_0, 0;
    %assign/vec4 v0x275ba20_0, 0;
    %wait E_0x271da50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2736890;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x271d760;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x275bb60_0, 0;
    %assign/vec4 v0x275ba20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2730ad0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2763b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2763f00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2730ad0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2763b60_0;
    %inv;
    %store/vec4 v0x2763b60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2730ad0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x275bac0_0, v0x2764080_0, v0x2763ac0_0, v0x2763c00_0, v0x2763d70_0, v0x2763ca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2730ad0;
T_7 ;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2730ad0;
T_8 ;
    %wait E_0x271d760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2763e40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2763e40_0, 4, 32;
    %load/vec4 v0x2763fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2763e40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2763e40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2763e40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2763d70_0;
    %load/vec4 v0x2763d70_0;
    %load/vec4 v0x2763ca0_0;
    %xor;
    %load/vec4 v0x2763d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2763e40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2763e40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2763e40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2014_q3/iter0/response27/top_module.sv";
