{
  "id": "48",
  "stream": "instrumentation-engineering",
  "packet": "2021",
  "year": "2021",
  "type": "NAT",
  "key": "100 \nSol.\n \nRectifier type digital meter reads average value of signal. By default we consider full wave rectifier\nin\nV\nm\nV\nOutput W/f of rectifier,\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n44\n\n0\nV\n100V\nt\n\u0006\n\u2234\n Voltage read = 100 V. \nQuestion 49  \n \n \n \n \nMicroprocessor (MCQ)\nA 16-bit microprocessor has twenty address lines \n0\n19\n(\nto\n)\nA\nA\n and 16 data lines. The higher eight\nsignificant lines of the data bus of the processor are tied to the 8 data lines of a 16 Kbyte memory that can \nstore 1-byte in each of its 16 K address location. The memory chip should map onto contiguous memory \nlocations and occupy only 16 Kbyte of memory space. Which of the following statement(s) is/are correct \nwith respect to the above design?  \n \n \n \n \n[1 Mark]\n(A) If the 16 Kbyte of memory chip is mapped with a starting address of 80000H, then the ending address \nwill be 83FFFH.\n(B) The active high chip-select needed to map 16 Kbyte memory with starting address at F0000H is given \nby the logic expression (\n19\n18\n17\n16\n.\n.\n.\nA A A A\n ).\n(C) The 16 Kbyte memory cannot be mapped with continuous address location with a starting address as \n0F000H using only \n19\nA\n  to \n14\nA\n  for generating chip select.\n(D) The above chip cannot be interfaced as the width of the data bus of the processor and memory chip \ndiffers.\n \n A, B, C \nSol.\n \n16 kB memory \n4\n2\n8\nk\n=\n\u00d7\n4\n10\n2\n10\n8\n=\n\u00d7\n\u00d7\n14\n2\n8\n=\n\u00d7\n  \n \n\u2234\n 14 address lines and 8 data lines are required. \n \nSince, 8 data lines of processor is available for memory. So connection is possible.  \n \nSo, option (D) is wrong\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0 0000H\n\n\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1 3FFFH\nOffset = 3FFFH \u2013 0000H =3FFFH \n \nNow if starting address is 80000H, then  \n \nEnding address = Starting address + Offset  \n \n \n \n \n80000\n3\nH\nFFFH\n=\n+\n83\nFFFH\n=\nSo, option (A) is correct. \n \nGiven in option (B) active high chip select (Cs) is needed.\nIf \n19\n18\n17\n16\n.\n.\n.\nA A A A\n  is the input to CS then to enable chip this function should be 1. Now starting address is\nF0000H and ending address will be (F0000H + 3FFFH = F3FFFFH)\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n45\n\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\n19\n18\n17\n16\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\n1\n1\n1\n1\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n1\n1\n1\n1\n0\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nNow, for given address \n10\n18\n17\n16\n.\n.\n.\n1\nA A A A\n =\n  (always). Hence this expression can be used for chip select.\nSo, option (B) is correct. \n \nIf starting address is 0F000H, then ending address \n0F000H\n=\n + 3 FFFH \n12 FFFH\n=\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\n16\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\n0\n0\n1\n1\n1\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n\n\n1\n0\n0\n1\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nFor the given address range we need \n0\nA\n  to \n15\nA\n  address lines. Remaining address lines only can be used\nfor chip select.  \n \nHence, option (C) is also correct. \n \nHence, the correct options are (A), (B) & (C). \nQuestion 50  \n \n \n \n \nMeasurement (NAT)\nA bar primary current transformer of rating \n1000 \nA\n1\n. 5 VA, UPF has 995 secondary turns. It exhibits zero\nratio error and phase error of 30 minutes at 1000 A with rated burden. The watt loss component of the \nprimary excitation current in ampere is ______ (rounded off to one decimal place).  \n[2 Marks] \n \n5 \nSol. \nGiven :\n \n \n1\np\nN\n =\nR\n =\n True ratio \n1000\n1\n=\nk\n =\nNominal ratio \n?\n=\n  \n \nR\nk\n=\n \n \ncos\nUPF\n1\n\u03c6 =\n=\n995\ns\nN\n =\nRatio error \n0\n=\n \n \nPhase error = 30 min \n \n0\n\u03b4 =\n \n \ncos\n1\n\u03b4 =\n  \n \nsin\n0\n\u03b4 =\nN\nn\nN\n=\ns\np\nPercentage ratio\nMeasured value\nTrue value 100\nTrue value\n\u2212\n=\n\u00d7\n100\nk\nR\nR\n\u2212\n=\n\u00d7\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n46\n\nWhere, \nk\n =\nNominal ratio, \nR\n =\n True ratio, Ratio error \n0\nrr\ne\n=\n.\n1000\nk\nR\n=\n=\ns\nI k\np\nI\nw\nI\nI\n\u03bc\n\n\u03bc\n\u03b4 +\n\u03b4\n\uf0e9\n\uf0f9\n=\n+\n \uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\ncos\nsin\nw\nI\nI\nR\nn\nI\ns\nN\nI\nN\nI\n\uf0e9\n\uf0f9\n=\n+\n+\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n1000\n0\ns\nw\np\ns\n995\n1000\n1\nw\nI\n=\n+\n5A\nw\nI\n =",
  "question_text": "Question 48 \n \n \n \n \nMeasurement (NAT)\nA 3\u00bd digit rectifier type digital meter is set to read in its 2000 V range. A symmetrical square wave of \nfrequency 50 Hz and amplitude \n\u00b1\n 100 V is measured using the meter. The meter will read _______.\n[2 Marks]",
  "answer_text": "100 \nSol.\n \nRectifier type digital meter reads average value of signal. By default we consider full wave rectifier\nin\nV\nm\nV\nOutput W/f of rectifier,\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n44\n\n0\nV\n100V\nt\n\u0006\n\u2234\n Voltage read = 100 V. \nQuestion 49  \n \n \n \n \nMicroprocessor (MCQ)\nA 16-bit microprocessor has twenty address lines \n0\n19\n(\nto\n)\nA\nA\n and 16 data lines. The higher eight\nsignificant lines of the data bus of the processor are tied to the 8 data lines of a 16 Kbyte memory that can \nstore 1-byte in each of its 16 K address location. The memory chip should map onto contiguous memory \nlocations and occupy only 16 Kbyte of memory space. Which of the following statement(s) is/are correct \nwith respect to the above design?  \n \n \n \n \n[1 Mark]\n(A) If the 16 Kbyte of memory chip is mapped with a starting address of 80000H, then the ending address \nwill be 83FFFH.\n(B) The active high chip-select needed to map 16 Kbyte memory with starting address at F0000H is given \nby the logic expression (\n19\n18\n17\n16\n.\n.\n.\nA A A A\n ).\n(C) The 16 Kbyte memory cannot be mapped with continuous address location with a starting address as \n0F000H using only \n19\nA\n  to \n14\nA\n  for generating chip select.\n(D) The above chip cannot be interfaced as the width of the data bus of the processor and memory chip \ndiffers.\n \n A, B, C \nSol.\n \n16 kB memory \n4\n2\n8\nk\n=\n\u00d7\n4\n10\n2\n10\n8\n=\n\u00d7\n\u00d7\n14\n2\n8\n=\n\u00d7\n  \n \n\u2234\n 14 address lines and 8 data lines are required. \n \nSince, 8 data lines of processor is available for memory. So connection is possible.  \n \nSo, option (D) is wrong\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0 0000H\n\n\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1 3FFFH\nOffset = 3FFFH \u2013 0000H =3FFFH \n \nNow if starting address is 80000H, then  \n \nEnding address = Starting address + Offset  \n \n \n \n \n80000\n3\nH\nFFFH\n=\n+\n83\nFFFH\n=\nSo, option (A) is correct. \n \nGiven in option (B) active high chip select (Cs) is needed.\nIf \n19\n18\n17\n16\n.\n.\n.\nA A A A\n  is the input to CS then to enable chip this function should be 1. Now starting address is\nF0000H and ending address will be (F0000H + 3FFFH = F3FFFFH)\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n45\n\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\n19\n18\n17\n16\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\n1\n1\n1\n1\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n1\n1\n1\n1\n0\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nNow, for given address \n10\n18\n17\n16\n.\n.\n.\n1\nA A A A\n =\n  (always). Hence this expression can be used for chip select.\nSo, option (B) is correct. \n \nIf starting address is 0F000H, then ending address \n0F000H\n=\n + 3 FFFH \n12 FFFH\n=\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\nA\n16\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\n0\n0\n1\n1\n1\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n\n\n1\n0\n0\n1\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nFor the given address range we need \n0\nA\n  to \n15\nA\n  address lines. Remaining address lines only can be used\nfor chip select.  \n \nHence, option (C) is also correct. \n \nHence, the correct options are (A), (B) & (C). \nQuestion 50  \n \n \n \n \nMeasurement (NAT)\nA bar primary current transformer of rating \n1000 \nA\n1\n. 5 VA, UPF has 995 secondary turns. It exhibits zero\nratio error and phase error of 30 minutes at 1000 A with rated burden. The watt loss component of the \nprimary excitation current in ampere is ______ (rounded off to one decimal place).  \n[2 Marks] \n \n5 \nSol. \nGiven :\n \n \n1\np\nN\n =\nR\n =\n True ratio \n1000\n1\n=\nk\n =\nNominal ratio \n?\n=\n  \n \nR\nk\n=\n \n \ncos\nUPF\n1\n\u03c6 =\n=\n995\ns\nN\n =\nRatio error \n0\n=\n \n \nPhase error = 30 min \n \n0\n\u03b4 =\n \n \ncos\n1\n\u03b4 =\n  \n \nsin\n0\n\u03b4 =\nN\nn\nN\n=\ns\np\nPercentage ratio\nMeasured value\nTrue value 100\nTrue value\n\u2212\n=\n\u00d7\n100\nk\nR\nR\n\u2212\n=\n\u00d7\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n46\n\nWhere, \nk\n =\nNominal ratio, \nR\n =\n True ratio, Ratio error \n0\nrr\ne\n=\n.\n1000\nk\nR\n=\n=\ns\nI k\np\nI\nw\nI\nI\n\u03bc\n\n\u03bc\n\u03b4 +\n\u03b4\n\uf0e9\n\uf0f9\n=\n+\n \uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\ncos\nsin\nw\nI\nI\nR\nn\nI\ns\nN\nI\nN\nI\n\uf0e9\n\uf0f9\n=\n+\n+\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n1000\n0\ns\nw\np\ns\n995\n1000\n1\nw\nI\n=\n+\n5A\nw\nI\n =",
  "explanation_text": ""
}