# Digital-Stopwatch-Using-VHDL
A digital stopwatch implemented using VHDL and synthesized for FPGA deployment. This project demonstrates the use of VLSI design techniques to measure elapsed time in seconds and milliseconds.
