<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>XCoreGenRegisterInfo.inc source code [llvm/build/lib/Target/XCore/XCoreGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::XCore::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/XCore/XCoreGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>XCore</a>/<a href='XCoreGenRegisterInfo.inc.html'>XCoreGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h.html#19" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h.html#19" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::XCoreMCRegisterClasses" title='llvm::XCoreMCRegisterClasses' data-ref="llvm::XCoreMCRegisterClasses" data-ref-filename="llvm..XCoreMCRegisterClasses">XCoreMCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">XCore</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::XCore::NoRegister" title='llvm::XCore::NoRegister' data-ref="llvm::XCore::NoRegister" data-ref-filename="llvm..XCore..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::XCore::CP" title='llvm::XCore::CP' data-ref="llvm::XCore::CP" data-ref-filename="llvm..XCore..CP">CP</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::XCore::DP" title='llvm::XCore::DP' data-ref="llvm::XCore::DP" data-ref-filename="llvm..XCore..DP">DP</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::XCore::LR" title='llvm::XCore::LR' data-ref="llvm::XCore::LR" data-ref-filename="llvm..XCore..LR">LR</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::XCore::SP" title='llvm::XCore::SP' data-ref="llvm::XCore::SP" data-ref-filename="llvm..XCore..SP">SP</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::XCore::R0" title='llvm::XCore::R0' data-ref="llvm::XCore::R0" data-ref-filename="llvm..XCore..R0">R0</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::XCore::R1" title='llvm::XCore::R1' data-ref="llvm::XCore::R1" data-ref-filename="llvm..XCore..R1">R1</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::XCore::R2" title='llvm::XCore::R2' data-ref="llvm::XCore::R2" data-ref-filename="llvm..XCore..R2">R2</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::XCore::R3" title='llvm::XCore::R3' data-ref="llvm::XCore::R3" data-ref-filename="llvm..XCore..R3">R3</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::XCore::R4" title='llvm::XCore::R4' data-ref="llvm::XCore::R4" data-ref-filename="llvm..XCore..R4">R4</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::XCore::R5" title='llvm::XCore::R5' data-ref="llvm::XCore::R5" data-ref-filename="llvm..XCore..R5">R5</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::XCore::R6" title='llvm::XCore::R6' data-ref="llvm::XCore::R6" data-ref-filename="llvm..XCore..R6">R6</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::XCore::R7" title='llvm::XCore::R7' data-ref="llvm::XCore::R7" data-ref-filename="llvm..XCore..R7">R7</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::XCore::R8" title='llvm::XCore::R8' data-ref="llvm::XCore::R8" data-ref-filename="llvm..XCore..R8">R8</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::XCore::R9" title='llvm::XCore::R9' data-ref="llvm::XCore::R9" data-ref-filename="llvm..XCore..R9">R9</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::XCore::R10" title='llvm::XCore::R10' data-ref="llvm::XCore::R10" data-ref-filename="llvm..XCore..R10">R10</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::XCore::R11" title='llvm::XCore::R11' data-ref="llvm::XCore::R11" data-ref-filename="llvm..XCore..R11">R11</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::XCore::NUM_TARGET_REGS" title='llvm::XCore::NUM_TARGET_REGS' data-ref="llvm::XCore::NUM_TARGET_REGS" data-ref-filename="llvm..XCore..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 17</i></td></tr>
<tr><th id="38">38</th><td>};</td></tr>
<tr><th id="39">39</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>// Register classes</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>namespace</b> <span class="namespace">XCore</span> {</td></tr>
<tr><th id="44">44</th><td><b>enum</b> {</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::XCore::RRegsRegClassID" title='llvm::XCore::RRegsRegClassID' data-ref="llvm::XCore::RRegsRegClassID" data-ref-filename="llvm..XCore..RRegsRegClassID">RRegsRegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::XCore::GRRegsRegClassID" title='llvm::XCore::GRRegsRegClassID' data-ref="llvm::XCore::GRRegsRegClassID" data-ref-filename="llvm..XCore..GRRegsRegClassID">GRRegsRegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="52">52</th><td><b>namespace</b> <span class="namespace">XCore</span> {</td></tr>
<tr><th id="53">53</th><td><b>enum</b> <dfn class="type def" id="llvm::XCore::RegisterPressureSets" title='llvm::XCore::RegisterPressureSets' data-ref="llvm::XCore::RegisterPressureSets" data-ref-filename="llvm..XCore..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::XCore::GRRegs" title='llvm::XCore::GRRegs' data-ref="llvm::XCore::GRRegs" data-ref-filename="llvm..XCore..GRRegs">GRRegs</dfn> = <var>0</var>,</td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="63">63</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="64">64</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="65">65</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="66">66</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="67">67</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="68">68</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#<span data-ppcond="71">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="72">72</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>extern</b> <em>const</em> MCPhysReg XCoreRegDiffLists[] = {</td></tr>
<tr><th id="77">77</th><td>  <i>/* 0 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="78">78</th><td>};</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>extern</b> <em>const</em> LaneBitmask XCoreLaneMaskLists[] = {</td></tr>
<tr><th id="81">81</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="82">82</th><td>};</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>extern</b> <em>const</em> uint16_t XCoreSubRegIdxLists[] = {</td></tr>
<tr><th id="85">85</th><td>  <i>/* 0 */</i> <var>0</var>,</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits XCoreSubRegIdxRanges[] = {</td></tr>
<tr><th id="89">89</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="94">94</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="95">95</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="96">96</th><td><u>#endif</u></td></tr>
<tr><th id="97">97</th><td><b>extern</b> <em>const</em> <em>char</em> XCoreRegStrings[] = {</td></tr>
<tr><th id="98">98</th><td>  <i>/* 0 */</i> <q>"R10\0"</q></td></tr>
<tr><th id="99">99</th><td>  <i>/* 4 */</i> <q>"R0\0"</q></td></tr>
<tr><th id="100">100</th><td>  <i>/* 7 */</i> <q>"R11\0"</q></td></tr>
<tr><th id="101">101</th><td>  <i>/* 11 */</i> <q>"R1\0"</q></td></tr>
<tr><th id="102">102</th><td>  <i>/* 14 */</i> <q>"R2\0"</q></td></tr>
<tr><th id="103">103</th><td>  <i>/* 17 */</i> <q>"R3\0"</q></td></tr>
<tr><th id="104">104</th><td>  <i>/* 20 */</i> <q>"R4\0"</q></td></tr>
<tr><th id="105">105</th><td>  <i>/* 23 */</i> <q>"R5\0"</q></td></tr>
<tr><th id="106">106</th><td>  <i>/* 26 */</i> <q>"R6\0"</q></td></tr>
<tr><th id="107">107</th><td>  <i>/* 29 */</i> <q>"R7\0"</q></td></tr>
<tr><th id="108">108</th><td>  <i>/* 32 */</i> <q>"R8\0"</q></td></tr>
<tr><th id="109">109</th><td>  <i>/* 35 */</i> <q>"R9\0"</q></td></tr>
<tr><th id="110">110</th><td>  <i>/* 38 */</i> <q>"CP\0"</q></td></tr>
<tr><th id="111">111</th><td>  <i>/* 41 */</i> <q>"DP\0"</q></td></tr>
<tr><th id="112">112</th><td>  <i>/* 44 */</i> <q>"SP\0"</q></td></tr>
<tr><th id="113">113</th><td>  <i>/* 47 */</i> <q>"LR\0"</q></td></tr>
<tr><th id="114">114</th><td>};</td></tr>
<tr><th id="115">115</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="116">116</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="117">117</th><td><u>#endif</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>extern</b> <em>const</em> MCRegisterDesc XCoreRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="120">120</th><td>  { <var>3</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="121">121</th><td>  { <var>38</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="122">122</th><td>  { <var>41</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="123">123</th><td>  { <var>47</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="124">124</th><td>  { <var>44</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="125">125</th><td>  { <var>4</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="126">126</th><td>  { <var>11</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="127">127</th><td>  { <var>14</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="128">128</th><td>  { <var>17</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="129">129</th><td>  { <var>20</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="130">130</th><td>  { <var>23</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="131">131</th><td>  { <var>26</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="132">132</th><td>  { <var>29</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="133">133</th><td>  { <var>32</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="134">134</th><td>  { <var>35</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="135">135</th><td>  { <var>0</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="136">136</th><td>  { <var>7</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="137">137</th><td>};</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><b>extern</b> <em>const</em> MCPhysReg XCoreRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="140">140</th><td>  { XCore::CP },</td></tr>
<tr><th id="141">141</th><td>  { XCore::DP },</td></tr>
<tr><th id="142">142</th><td>  { XCore::LR },</td></tr>
<tr><th id="143">143</th><td>  { XCore::SP },</td></tr>
<tr><th id="144">144</th><td>  { XCore::R0 },</td></tr>
<tr><th id="145">145</th><td>  { XCore::R1 },</td></tr>
<tr><th id="146">146</th><td>  { XCore::R2 },</td></tr>
<tr><th id="147">147</th><td>  { XCore::R3 },</td></tr>
<tr><th id="148">148</th><td>  { XCore::R4 },</td></tr>
<tr><th id="149">149</th><td>  { XCore::R5 },</td></tr>
<tr><th id="150">150</th><td>  { XCore::R6 },</td></tr>
<tr><th id="151">151</th><td>  { XCore::R7 },</td></tr>
<tr><th id="152">152</th><td>  { XCore::R8 },</td></tr>
<tr><th id="153">153</th><td>  { XCore::R9 },</td></tr>
<tr><th id="154">154</th><td>  { XCore::R10 },</td></tr>
<tr><th id="155">155</th><td>  { XCore::R11 },</td></tr>
<tr><th id="156">156</th><td>};</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="159">159</th><td>  <i>// RRegs Register Class...</i></td></tr>
<tr><th id="160">160</th><td>  <em>const</em> MCPhysReg RRegs[] = {</td></tr>
<tr><th id="161">161</th><td>    XCore::R0, XCore::R1, XCore::R2, XCore::R3, XCore::R4, XCore::R5, XCore::R6, XCore::R7, XCore::R8, XCore::R9, XCore::R10, XCore::R11, XCore::CP, XCore::DP, XCore::SP, XCore::LR, </td></tr>
<tr><th id="162">162</th><td>  };</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// RRegs Bit set.</i></td></tr>
<tr><th id="165">165</th><td>  <em>const</em> uint8_t RRegsBits[] = {</td></tr>
<tr><th id="166">166</th><td>    <var>0xfe</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="167">167</th><td>  };</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// GRRegs Register Class...</i></td></tr>
<tr><th id="170">170</th><td>  <em>const</em> MCPhysReg GRRegs[] = {</td></tr>
<tr><th id="171">171</th><td>    XCore::R0, XCore::R1, XCore::R2, XCore::R3, XCore::R4, XCore::R5, XCore::R6, XCore::R7, XCore::R8, XCore::R9, XCore::R10, XCore::R11, </td></tr>
<tr><th id="172">172</th><td>  };</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i>// GRRegs Bit set.</i></td></tr>
<tr><th id="175">175</th><td>  <em>const</em> uint8_t GRRegsBits[] = {</td></tr>
<tr><th id="176">176</th><td>    <var>0xe0</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="177">177</th><td>  };</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="183">183</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="184">184</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="185">185</th><td><u>#endif</u></td></tr>
<tr><th id="186">186</th><td><b>extern</b> <em>const</em> <em>char</em> XCoreRegClassStrings[] = {</td></tr>
<tr><th id="187">187</th><td>  <i>/* 0 */</i> <q>"GRRegs\0"</q></td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="190">190</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="191">191</th><td><u>#endif</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><b>extern</b> <em>const</em> MCRegisterClass XCoreMCRegisterClasses[] = {</td></tr>
<tr><th id="194">194</th><td>  { RRegs, RRegsBits, <var>1</var>, <var>16</var>, <b>sizeof</b>(RRegsBits), XCore::RRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="195">195</th><td>  { GRRegs, GRRegsBits, <var>0</var>, <var>12</var>, <b>sizeof</b>(GRRegsBits), XCore::GRRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="196">196</th><td>};</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>// XCore Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="199">199</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreDwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="200">200</th><td>  { <var>0U</var>, XCore::R0 },</td></tr>
<tr><th id="201">201</th><td>  { <var>1U</var>, XCore::R1 },</td></tr>
<tr><th id="202">202</th><td>  { <var>2U</var>, XCore::R2 },</td></tr>
<tr><th id="203">203</th><td>  { <var>3U</var>, XCore::R3 },</td></tr>
<tr><th id="204">204</th><td>  { <var>4U</var>, XCore::R4 },</td></tr>
<tr><th id="205">205</th><td>  { <var>5U</var>, XCore::R5 },</td></tr>
<tr><th id="206">206</th><td>  { <var>6U</var>, XCore::R6 },</td></tr>
<tr><th id="207">207</th><td>  { <var>7U</var>, XCore::R7 },</td></tr>
<tr><th id="208">208</th><td>  { <var>8U</var>, XCore::R8 },</td></tr>
<tr><th id="209">209</th><td>  { <var>9U</var>, XCore::R9 },</td></tr>
<tr><th id="210">210</th><td>  { <var>10U</var>, XCore::R10 },</td></tr>
<tr><th id="211">211</th><td>  { <var>11U</var>, XCore::R11 },</td></tr>
<tr><th id="212">212</th><td>  { <var>12U</var>, XCore::CP },</td></tr>
<tr><th id="213">213</th><td>  { <var>13U</var>, XCore::DP },</td></tr>
<tr><th id="214">214</th><td>  { <var>14U</var>, XCore::SP },</td></tr>
<tr><th id="215">215</th><td>  { <var>15U</var>, XCore::LR },</td></tr>
<tr><th id="216">216</th><td>};</td></tr>
<tr><th id="217">217</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreDwarfFlavour0Dwarf2LSize = array_lengthof(XCoreDwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreEHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="220">220</th><td>  { <var>0U</var>, XCore::R0 },</td></tr>
<tr><th id="221">221</th><td>  { <var>1U</var>, XCore::R1 },</td></tr>
<tr><th id="222">222</th><td>  { <var>2U</var>, XCore::R2 },</td></tr>
<tr><th id="223">223</th><td>  { <var>3U</var>, XCore::R3 },</td></tr>
<tr><th id="224">224</th><td>  { <var>4U</var>, XCore::R4 },</td></tr>
<tr><th id="225">225</th><td>  { <var>5U</var>, XCore::R5 },</td></tr>
<tr><th id="226">226</th><td>  { <var>6U</var>, XCore::R6 },</td></tr>
<tr><th id="227">227</th><td>  { <var>7U</var>, XCore::R7 },</td></tr>
<tr><th id="228">228</th><td>  { <var>8U</var>, XCore::R8 },</td></tr>
<tr><th id="229">229</th><td>  { <var>9U</var>, XCore::R9 },</td></tr>
<tr><th id="230">230</th><td>  { <var>10U</var>, XCore::R10 },</td></tr>
<tr><th id="231">231</th><td>  { <var>11U</var>, XCore::R11 },</td></tr>
<tr><th id="232">232</th><td>  { <var>12U</var>, XCore::CP },</td></tr>
<tr><th id="233">233</th><td>  { <var>13U</var>, XCore::DP },</td></tr>
<tr><th id="234">234</th><td>  { <var>14U</var>, XCore::SP },</td></tr>
<tr><th id="235">235</th><td>  { <var>15U</var>, XCore::LR },</td></tr>
<tr><th id="236">236</th><td>};</td></tr>
<tr><th id="237">237</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreEHFlavour0Dwarf2LSize = array_lengthof(XCoreEHFlavour0Dwarf2L);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreDwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="240">240</th><td>  { XCore::CP, <var>12U</var> },</td></tr>
<tr><th id="241">241</th><td>  { XCore::DP, <var>13U</var> },</td></tr>
<tr><th id="242">242</th><td>  { XCore::LR, <var>15U</var> },</td></tr>
<tr><th id="243">243</th><td>  { XCore::SP, <var>14U</var> },</td></tr>
<tr><th id="244">244</th><td>  { XCore::R0, <var>0U</var> },</td></tr>
<tr><th id="245">245</th><td>  { XCore::R1, <var>1U</var> },</td></tr>
<tr><th id="246">246</th><td>  { XCore::R2, <var>2U</var> },</td></tr>
<tr><th id="247">247</th><td>  { XCore::R3, <var>3U</var> },</td></tr>
<tr><th id="248">248</th><td>  { XCore::R4, <var>4U</var> },</td></tr>
<tr><th id="249">249</th><td>  { XCore::R5, <var>5U</var> },</td></tr>
<tr><th id="250">250</th><td>  { XCore::R6, <var>6U</var> },</td></tr>
<tr><th id="251">251</th><td>  { XCore::R7, <var>7U</var> },</td></tr>
<tr><th id="252">252</th><td>  { XCore::R8, <var>8U</var> },</td></tr>
<tr><th id="253">253</th><td>  { XCore::R9, <var>9U</var> },</td></tr>
<tr><th id="254">254</th><td>  { XCore::R10, <var>10U</var> },</td></tr>
<tr><th id="255">255</th><td>  { XCore::R11, <var>11U</var> },</td></tr>
<tr><th id="256">256</th><td>};</td></tr>
<tr><th id="257">257</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreDwarfFlavour0L2DwarfSize = array_lengthof(XCoreDwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreEHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="260">260</th><td>  { XCore::CP, <var>12U</var> },</td></tr>
<tr><th id="261">261</th><td>  { XCore::DP, <var>13U</var> },</td></tr>
<tr><th id="262">262</th><td>  { XCore::LR, <var>15U</var> },</td></tr>
<tr><th id="263">263</th><td>  { XCore::SP, <var>14U</var> },</td></tr>
<tr><th id="264">264</th><td>  { XCore::R0, <var>0U</var> },</td></tr>
<tr><th id="265">265</th><td>  { XCore::R1, <var>1U</var> },</td></tr>
<tr><th id="266">266</th><td>  { XCore::R2, <var>2U</var> },</td></tr>
<tr><th id="267">267</th><td>  { XCore::R3, <var>3U</var> },</td></tr>
<tr><th id="268">268</th><td>  { XCore::R4, <var>4U</var> },</td></tr>
<tr><th id="269">269</th><td>  { XCore::R5, <var>5U</var> },</td></tr>
<tr><th id="270">270</th><td>  { XCore::R6, <var>6U</var> },</td></tr>
<tr><th id="271">271</th><td>  { XCore::R7, <var>7U</var> },</td></tr>
<tr><th id="272">272</th><td>  { XCore::R8, <var>8U</var> },</td></tr>
<tr><th id="273">273</th><td>  { XCore::R9, <var>9U</var> },</td></tr>
<tr><th id="274">274</th><td>  { XCore::R10, <var>10U</var> },</td></tr>
<tr><th id="275">275</th><td>  { XCore::R11, <var>11U</var> },</td></tr>
<tr><th id="276">276</th><td>};</td></tr>
<tr><th id="277">277</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreEHFlavour0L2DwarfSize = array_lengthof(XCoreEHFlavour0L2Dwarf);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><b>extern</b> <em>const</em> uint16_t XCoreRegEncodingTable[] = {</td></tr>
<tr><th id="280">280</th><td>  <var>0</var>,</td></tr>
<tr><th id="281">281</th><td>  <var>0</var>,</td></tr>
<tr><th id="282">282</th><td>  <var>0</var>,</td></tr>
<tr><th id="283">283</th><td>  <var>0</var>,</td></tr>
<tr><th id="284">284</th><td>  <var>0</var>,</td></tr>
<tr><th id="285">285</th><td>  <var>0</var>,</td></tr>
<tr><th id="286">286</th><td>  <var>0</var>,</td></tr>
<tr><th id="287">287</th><td>  <var>0</var>,</td></tr>
<tr><th id="288">288</th><td>  <var>0</var>,</td></tr>
<tr><th id="289">289</th><td>  <var>0</var>,</td></tr>
<tr><th id="290">290</th><td>  <var>0</var>,</td></tr>
<tr><th id="291">291</th><td>  <var>0</var>,</td></tr>
<tr><th id="292">292</th><td>  <var>0</var>,</td></tr>
<tr><th id="293">293</th><td>  <var>0</var>,</td></tr>
<tr><th id="294">294</th><td>  <var>0</var>,</td></tr>
<tr><th id="295">295</th><td>  <var>0</var>,</td></tr>
<tr><th id="296">296</th><td>  <var>0</var>,</td></tr>
<tr><th id="297">297</th><td>};</td></tr>
<tr><th id="298">298</th><td><em>static</em> <b>inline</b> <em>void</em> InitXCoreMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="299">299</th><td>  RI-&gt;InitMCRegisterInfo(XCoreRegDesc, <var>17</var>, RA, PC, XCoreMCRegisterClasses, <var>2</var>, XCoreRegUnitRoots, <var>16</var>, XCoreRegDiffLists, XCoreLaneMaskLists, XCoreRegStrings, XCoreRegClassStrings, XCoreSubRegIdxLists, <var>1</var>,</td></tr>
<tr><th id="300">300</th><td>XCoreSubRegIdxRanges, XCoreRegEncodingTable);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="303">303</th><td>  <b>default</b>:</td></tr>
<tr><th id="304">304</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="306">306</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(XCoreDwarfFlavour0Dwarf2L, XCoreDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="307">307</th><td>    <b>break</b>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="310">310</th><td>  <b>default</b>:</td></tr>
<tr><th id="311">311</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="313">313</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(XCoreEHFlavour0Dwarf2L, XCoreEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="314">314</th><td>    <b>break</b>;</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="317">317</th><td>  <b>default</b>:</td></tr>
<tr><th id="318">318</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="320">320</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(XCoreDwarfFlavour0L2Dwarf, XCoreDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="321">321</th><td>    <b>break</b>;</td></tr>
<tr><th id="322">322</th><td>  }</td></tr>
<tr><th id="323">323</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="324">324</th><td>  <b>default</b>:</td></tr>
<tr><th id="325">325</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="326">326</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="327">327</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(XCoreEHFlavour0L2Dwarf, XCoreEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="328">328</th><td>    <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td>}</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#<span data-ppcond="71">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="337">337</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="338">338</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="339">339</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="340">340</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="341">341</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="342">342</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#<span data-ppcond="345">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="346">346</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><b>class</b> XCoreFrameLowering;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><b>struct</b> XCoreGenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="355">355</th><td>  <b>explicit</b> XCoreGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="356">356</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="357">357</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="358">358</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="359">359</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="360">360</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="361">361</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="362">362</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="363">363</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="364">364</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="365">365</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="366">366</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="367">367</th><td>  <em>static</em> <em>const</em> XCoreFrameLowering *getFrameLowering(</td></tr>
<tr><th id="368">368</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="369">369</th><td>};</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><b>namespace</b> XCore { <i>// Register classes</i></td></tr>
<tr><th id="372">372</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass RRegsRegClass;</td></tr>
<tr><th id="373">373</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GRRegsRegClass;</td></tr>
<tr><th id="374">374</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#<span data-ppcond="345">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="381">381</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="382">382</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="383">383</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="384">384</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="385">385</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="386">386</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><u>#<span data-ppcond="389">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="390">390</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><b>extern</b> <em>const</em> MCRegisterClass XCoreMCRegisterClasses[];</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="397">397</th><td>  <i>/* 0 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="398">398</th><td>};</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>""</q> };</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="404">404</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="405">405</th><td> };</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="410">410</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="411">411</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// RRegs</i></td></tr>
<tr><th id="412">412</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GRRegs</i></td></tr>
<tr><th id="413">413</th><td>};</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><em>static</em> <em>const</em> uint32_t RRegsSubClassMask[] = {</td></tr>
<tr><th id="418">418</th><td>  <var>0x00000003</var>, </td></tr>
<tr><th id="419">419</th><td>};</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>static</em> <em>const</em> uint32_t GRRegsSubClassMask[] = {</td></tr>
<tr><th id="422">422</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="423">423</th><td>};</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="426">426</th><td>  <i>/* 0 */</i> <var>0</var>,</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GRRegsSuperclasses[] = {</td></tr>
<tr><th id="430">430</th><td>  &amp;XCore::RRegsRegClass,</td></tr>
<tr><th id="431">431</th><td>  <b>nullptr</b></td></tr>
<tr><th id="432">432</th><td>};</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><b>namespace</b> XCore {   <i>// Register class instances</i></td></tr>
<tr><th id="436">436</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass RRegsRegClass = {</td></tr>
<tr><th id="437">437</th><td>    &amp;XCoreMCRegisterClasses[RRegsRegClassID],</td></tr>
<tr><th id="438">438</th><td>    RRegsSubClassMask,</td></tr>
<tr><th id="439">439</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="440">440</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="441">441</th><td>    <var>0</var>,</td></tr>
<tr><th id="442">442</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="443">443</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="444">444</th><td>    NullRegClasses,</td></tr>
<tr><th id="445">445</th><td>    <b>nullptr</b></td></tr>
<tr><th id="446">446</th><td>  };</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GRRegsRegClass = {</td></tr>
<tr><th id="449">449</th><td>    &amp;XCoreMCRegisterClasses[GRRegsRegClassID],</td></tr>
<tr><th id="450">450</th><td>    GRRegsSubClassMask,</td></tr>
<tr><th id="451">451</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="452">452</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="453">453</th><td>    <var>0</var>,</td></tr>
<tr><th id="454">454</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="455">455</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="456">456</th><td>    GRRegsSuperclasses,</td></tr>
<tr><th id="457">457</th><td>    <b>nullptr</b></td></tr>
<tr><th id="458">458</th><td>  };</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>} <i>// end namespace XCore</i></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><b>namespace</b> {</td></tr>
<tr><th id="463">463</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="464">464</th><td>    &amp;XCore::RRegsRegClass,</td></tr>
<tr><th id="465">465</th><td>    &amp;XCore::GRRegsRegClass,</td></tr>
<tr><th id="466">466</th><td>  };</td></tr>
<tr><th id="467">467</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc XCoreRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="470">470</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="471">471</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="472">472</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="473">473</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="474">474</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="475">475</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="476">476</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="477">477</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="478">478</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="479">479</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="480">480</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="481">481</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="482">482</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="483">483</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="484">484</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="485">485</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="486">486</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="487">487</th><td>};</td></tr>
<tr><th id="488">488</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="489">489</th><td><em>const</em> RegClassWeight &amp;XCoreGenRegisterInfo::</td></tr>
<tr><th id="490">490</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="491">491</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="492">492</th><td>    {<var>0</var>, <var>12</var>},  	<i>// RRegs</i></td></tr>
<tr><th id="493">493</th><td>    {<var>1</var>, <var>12</var>},  	<i>// GRRegs</i></td></tr>
<tr><th id="494">494</th><td>  };</td></tr>
<tr><th id="495">495</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="499">499</th><td><em>unsigned</em> XCoreGenRegisterInfo::</td></tr>
<tr><th id="500">500</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="501">501</th><td>  assert(RegUnit &lt; <var>16</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="502">502</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="503">503</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="508">508</th><td><em>unsigned</em> XCoreGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="509">509</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="510">510</th><td>}</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="513">513</th><td><em>const</em> <em>char</em> *XCoreGenRegisterInfo::</td></tr>
<tr><th id="514">514</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="515">515</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="516">516</th><td>    <q>"GRRegs"</q>,</td></tr>
<tr><th id="517">517</th><td>  };</td></tr>
<tr><th id="518">518</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="522">522</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="523">523</th><td><em>unsigned</em> XCoreGenRegisterInfo::</td></tr>
<tr><th id="524">524</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="526">526</th><td>    <var>12</var>,  	<i>// 0: GRRegs</i></td></tr>
<tr><th id="527">527</th><td>  };</td></tr>
<tr><th id="528">528</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="529">529</th><td>}</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="532">532</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="533">533</th><td>  <i>/* 0 */</i> <var>0</var>, -<var>1</var>,</td></tr>
<tr><th id="534">534</th><td>};</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="538">538</th><td><em>const</em> <em>int</em> *XCoreGenRegisterInfo::</td></tr>
<tr><th id="539">539</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="540">540</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="541">541</th><td>    <var>1</var>,<var>0</var>,};</td></tr>
<tr><th id="542">542</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="547">547</th><td><em>const</em> <em>int</em> *XCoreGenRegisterInfo::</td></tr>
<tr><th id="548">548</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="549">549</th><td>  assert(RegUnit &lt; <var>16</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="550">550</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="551">551</th><td>    <var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,};</td></tr>
<tr><th id="552">552</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><b>extern</b> <em>const</em> MCRegisterDesc XCoreRegDesc[];</td></tr>
<tr><th id="556">556</th><td><b>extern</b> <em>const</em> MCPhysReg XCoreRegDiffLists[];</td></tr>
<tr><th id="557">557</th><td><b>extern</b> <em>const</em> LaneBitmask XCoreLaneMaskLists[];</td></tr>
<tr><th id="558">558</th><td><b>extern</b> <em>const</em> <em>char</em> XCoreRegStrings[];</td></tr>
<tr><th id="559">559</th><td><b>extern</b> <em>const</em> <em>char</em> XCoreRegClassStrings[];</td></tr>
<tr><th id="560">560</th><td><b>extern</b> <em>const</em> MCPhysReg XCoreRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="561">561</th><td><b>extern</b> <em>const</em> uint16_t XCoreSubRegIdxLists[];</td></tr>
<tr><th id="562">562</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits XCoreSubRegIdxRanges[];</td></tr>
<tr><th id="563">563</th><td><b>extern</b> <em>const</em> uint16_t XCoreRegEncodingTable[];</td></tr>
<tr><th id="564">564</th><td><i>// XCore Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="565">565</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreDwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="566">566</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreDwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreEHFlavour0Dwarf2L[];</td></tr>
<tr><th id="569">569</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreEHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreDwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="572">572</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreDwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair XCoreEHFlavour0L2Dwarf[];</td></tr>
<tr><th id="575">575</th><td><b>extern</b> <em>const</em> <em>unsigned</em> XCoreEHFlavour0L2DwarfSize;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>XCoreGenRegisterInfo::</td></tr>
<tr><th id="578">578</th><td>XCoreGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="579">579</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="580">580</th><td>  : TargetRegisterInfo(XCoreRegInfoDesc, RegisterClasses, RegisterClasses+<var>2</var>,</td></tr>
<tr><th id="581">581</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="582">582</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="583">583</th><td>  InitMCRegisterInfo(XCoreRegDesc, <var>17</var>, RA, PC,</td></tr>
<tr><th id="584">584</th><td>                     XCoreMCRegisterClasses, <var>2</var>,</td></tr>
<tr><th id="585">585</th><td>                     XCoreRegUnitRoots,</td></tr>
<tr><th id="586">586</th><td>                     <var>16</var>,</td></tr>
<tr><th id="587">587</th><td>                     XCoreRegDiffLists,</td></tr>
<tr><th id="588">588</th><td>                     XCoreLaneMaskLists,</td></tr>
<tr><th id="589">589</th><td>                     XCoreRegStrings,</td></tr>
<tr><th id="590">590</th><td>                     XCoreRegClassStrings,</td></tr>
<tr><th id="591">591</th><td>                     XCoreSubRegIdxLists,</td></tr>
<tr><th id="592">592</th><td>                     <var>1</var>,</td></tr>
<tr><th id="593">593</th><td>                     XCoreSubRegIdxRanges,</td></tr>
<tr><th id="594">594</th><td>                     XCoreRegEncodingTable);</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="597">597</th><td>  <b>default</b>:</td></tr>
<tr><th id="598">598</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="599">599</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="600">600</th><td>    mapDwarfRegsToLLVMRegs(XCoreDwarfFlavour0Dwarf2L, XCoreDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="601">601</th><td>    <b>break</b>;</td></tr>
<tr><th id="602">602</th><td>  }</td></tr>
<tr><th id="603">603</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="604">604</th><td>  <b>default</b>:</td></tr>
<tr><th id="605">605</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="607">607</th><td>    mapDwarfRegsToLLVMRegs(XCoreEHFlavour0Dwarf2L, XCoreEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="608">608</th><td>    <b>break</b>;</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="611">611</th><td>  <b>default</b>:</td></tr>
<tr><th id="612">612</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="614">614</th><td>    mapLLVMRegsToDwarfRegs(XCoreDwarfFlavour0L2Dwarf, XCoreDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="615">615</th><td>    <b>break</b>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="618">618</th><td>  <b>default</b>:</td></tr>
<tr><th id="619">619</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="621">621</th><td>    mapLLVMRegsToDwarfRegs(XCoreEHFlavour0L2Dwarf, XCoreEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="622">622</th><td>    <b>break</b>;</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; XCoreGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="629">629</th><td>  <b>return</b> None;</td></tr>
<tr><th id="630">630</th><td>}</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; XCoreGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="633">633</th><td>  <b>return</b> None;</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><em>const</em> XCoreFrameLowering *</td></tr>
<tr><th id="637">637</th><td>XCoreGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="638">638</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> XCoreFrameLowering *&gt;(</td></tr>
<tr><th id="639">639</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><u>#<span data-ppcond="389">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp.html'>llvm/llvm/lib/Target/XCore/Disassembler/XCoreDisassembler.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>