module project01_testbench();
	reg [4:0] A;
	reg [4:0] B;
	
	wire [3:0] O;
	wire [1:0] OUT;
	
	project01_test(A, B, O, OUT);
	
initial begin 
		A=5'b00000;  B=5'b00001;
#20;  A=5'b00001;  B=5'b00000;
#20;  A=5'b00000   B=5'b00000;
#20;  A=5'b01101   B=5'b00000;
#20;  A=5'b00001;  B=5'b00000;
#20;  A=5'b00001;  B=5'b00000;