# Flattened-Priority-Framework
1. The source code for the conference paper: "Zonghui Li, Hai Wan, Yangdong Deng, Ming Gu; Work-in-Progress: A Flattened Priority Framework for Mixed-Criticality Real-time Systems; In Proceedings of the 24th IEE Real-Time and Embedded Technology and Applications Symposium, 2018 (RTASâ€™18); pp.85-88."

2. The resouce cost of our implementation for f-iSLIP/p-iSLIP/op-iSLIP is evaluated in the Xilinx Virtex-7 XC7VX485T FPGA by using the Vivado 2016.1 Integrated Design Environment.
