vhdl work "../../repository/emulation/gip_system/macros/brw.vhd"
vhdl work "../../repository/emulation/gip_system/macros/boot_rom.vhd"
verilog work "../../repository/emulation/gip_system/macros/rf_1r_1w_16_32.v"
verilog work "../../repository/emulation/gip_system/macros/rf_1r_1w_16_4.v"
verilog work "../../repository/emulation/gip_system/macros/memory_s_sp_2048_x_8.v"
verilog work "../../repository/emulation/gip_system/macros/memory_s_sp_2048_x_32.v"
verilog work "../../repository/emulation/gip_system/macros/boot_rom_wrapper.v"
verilog work "../../repository/emulation/gip_system/macros/memory_s_sp_4096_x_8.v"
verilog work "../../repository/emulation/gip_system/macros/memory_s_sp_4096_x_4b8.v"
verilog work "../../repository/emulation/gip_system/macros/memory_s_dp_2048_x_32.v"
verilog work "../../repository/emulation/gip_system/src/fpga_wrapper.v"
verilog work "../../repository/emulation/gip_system/src/clock_generator.v"
verilog work "../../repository/emulation/gip_system/macros/rf_2r_1w_32_32.v"
verilog work "../../repository/emulation/gip_system/macros/rf_1r_1w_32_32.v"
verilog work "../../build/emulation/linux/gip_rf.v"
verilog work "../../build/emulation/linux/gip_alu_barrel_shift.v"
verilog work "../../build/emulation/linux/gip_alu_logical_op.v"
verilog work "../../build/emulation/linux/gip_alu_arith_op.v"
verilog work "../../build/emulation/linux/gip_alu.v"
verilog work "../../build/emulation/linux/gip_memory.v"
verilog work "../../build/emulation/linux/gip_scheduler.v"
verilog work "../../build/emulation/linux/gip_decode_arm.v"
verilog work "../../build/emulation/linux/gip_decode_native.v"
verilog work "../../build/emulation/linux/gip_decode.v"
verilog work "../../build/emulation/linux/gip_postbus.v"
verilog work "../../build/emulation/linux/gip_special.v"
verilog work "../../build/emulation/linux/gip_core.v"
verilog work "../../build/emulation/linux/gip_prefetch.v"
verilog work "../../build/emulation/linux/gip_data_ram.v"
verilog work "../../build/emulation/linux/gip_periph_apb.v"
verilog work "../../build/emulation/linux/gip_core_plus.v"
verilog work "../../build/emulation/linux/ddr_dram_as_sram.v"
verilog work "../../build/emulation/linux/apb_uart_sync_fifo.v"
verilog work "../../build/emulation/linux/apb_target_uart.v"
verilog work "../../build/emulation/linux/apb_target_ext_bus_master.v"
verilog work "../../build/emulation/linux/apb_target_gpio.v"
verilog work "../../build/emulation/linux/apb_target_timer.v"
verilog work "../../build/emulation/linux/io_uart.v"
verilog work "../../build/emulation/linux/apb_devices.v"
verilog work "../../build/emulation/linux/io_ingress_control.v"
verilog work "../../build/emulation/linux/io_ingress_fifos.v"
verilog work "../../build/emulation/linux/io_cmd_fifo_timer.v"
verilog work "../../build/emulation/linux/io_egress_control_cmd_fsm.v"
verilog work "../../build/emulation/linux/io_egress_control.v"
verilog work "../../build/emulation/linux/io_egress_fifos.v"
verilog work "../../build/emulation/linux/io_baud_rate_generator.v"
verilog work "../../build/emulation/linux/io_postbus_target.v"
verilog work "../../build/emulation/linux/io_postbus_event_manager.v"
verilog work "../../build/emulation/linux/io_postbus_source.v"
verilog work "../../build/emulation/linux/io_postbus.v"
verilog work "../../build/emulation/linux/io_block.v"
verilog work "../../build/emulation/linux/io_ethernet_tx.v"
verilog work "../../build/emulation/linux/io_ethernet_rx.v"
verilog work "../../build/emulation/linux/io_slot_head.v"
verilog work "../../build/emulation/linux/io_sync_serial.v"
verilog work "../../build/emulation/linux/io_parallel.v"
verilog work "../../build/emulation/linux/io_slots_eth_ss_par.v"
verilog work "../../build/emulation/linux/analyzer.v"
verilog work "../../build/emulation/linux/gip_system.v"
