module demux(
input i,
input [1:0]s,
output reg [3:0]y);

always@(*) 
  begin
    case(s)
      0:y[0] = i;
      1:y[1] =i;
      2:y[2] =i;
      3:y[3] =i;
    endcase
  end 
endmodule
