--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HLi/FPGA_Inputs/FPGA_Inputs - AVR2FPGA - Trigger/FPGA_Inputs/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml FPGA_Inputs.twx FPGA_Inputs.ncd -o
FPGA_Inputs.twr FPGA_Inputs.pcf -ucf Pins.ucf

Design file:              FPGA_Inputs.ncd
Physical constraint file: FPGA_Inputs.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_In
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Enable      |   -0.625(R)|      FAST  |    1.933(R)|      SLOW  |Clk_In_BUFGP      |   0.000|
Next_Round  |    0.959(R)|      SLOW  |    2.549(R)|      SLOW  |Clk_In_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
UART_TX     |         8.200(R)|      SLOW  |         4.376(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Clk_In to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
DRV_Down_Out      |        11.141(R)|      SLOW  |         5.917(R)|      FAST  |Clk_In_BUFGP      |   0.000|
DRV_Up_Out        |        11.294(R)|      SLOW  |         5.999(R)|      FAST  |Clk_In_BUFGP      |   0.000|
PSG_BackL_Down_Out|        11.990(R)|      SLOW  |         6.536(R)|      FAST  |Clk_In_BUFGP      |   0.000|
PSG_BackL_Up_Out  |        11.255(R)|      SLOW  |         5.982(R)|      FAST  |Clk_In_BUFGP      |   0.000|
PSG_BackR_Down_Out|        12.198(R)|      SLOW  |         6.647(R)|      FAST  |Clk_In_BUFGP      |   0.000|
PSG_BackR_Up_Out  |        11.107(R)|      SLOW  |         5.901(R)|      FAST  |Clk_In_BUFGP      |   0.000|
PSG_Front_Down_Out|        12.426(R)|      SLOW  |         6.790(R)|      FAST  |Clk_In_BUFGP      |   0.000|
PSG_Front_Up_Out  |        11.226(R)|      SLOW  |         5.956(R)|      FAST  |Clk_In_BUFGP      |   0.000|
currentsense_0_Out|        10.779(R)|      SLOW  |         5.628(R)|      FAST  |Clk_In_BUFGP      |   0.000|
currentsense_1_Out|        11.502(R)|      SLOW  |         6.071(R)|      FAST  |Clk_In_BUFGP      |   0.000|
endofrange_Out    |        11.051(R)|      SLOW  |         5.806(R)|      FAST  |Clk_In_BUFGP      |   0.000|
ready_Out         |        11.100(R)|      SLOW  |         6.284(R)|      FAST  |Clk_In_BUFGP      |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.202|         |         |         |
Clk_In         |    4.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_In
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    0.666|         |         |         |
Clk_In         |    5.831|         |         |         |
Reset          |    5.144|    5.144|         |         |
TimeStamp      |    0.469|    2.537|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_In         |         |         |    1.324|         |
Reset          |         |         |    0.513|    0.513|
TimeStamp      |         |         |   -1.015|   -1.015|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TimeStamp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_In         |         |         |    1.324|         |
Reset          |         |         |    2.305|    2.305|
TimeStamp      |         |         |    0.417|    0.417|
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 10 11:20:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



