library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mem(
	port( addr: in std_logic_vector(15 downto 0);
	 state: in std_logic_vector(5 downto 0);
	 data_1: in std_ 