{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 17:58:22 2021 " "Info: Processing started: Fri Mar 26 17:58:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "ProvidedComponents/Instr_Reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "ProvidedComponents/Instr_Reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file providedcomponents/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "providedcomponents/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file providedcomponents/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxalusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxalusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxalusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxalusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxamtsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxamtsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAmtSrc " "Info: Found entity 1: MuxAmtSrc" {  } { { "Muxes/MuxAmtSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxAmtSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxcomparatorsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxcomparatorsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxComparatorSrc " "Info: Found entity 1: MuxComparatorSrc" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxexceptionaddress.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxexceptionaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxExceptionAddress " "Info: Found entity 1: MuxExceptionAddress" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxhi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxhi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHI " "Info: Found entity 1: MuxHI" {  } { { "Muxes/MuxHI.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxHI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxhilo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxhilo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHILO " "Info: Found entity 1: MuxHILO" {  } { { "Muxes/MuxHILO.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxHILO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxlo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxlo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLO " "Info: Found entity 1: MuxLO" {  } { { "Muxes/MuxLO.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxLO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxmemadd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxmemadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemAdd " "Info: Found entity 1: MuxMemAdd" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxpcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxpcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "Muxes/MuxPCSource.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxPCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxregdata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxregdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegData " "Info: Found entity 1: MuxRegData" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxregdest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDest " "Info: Found entity 1: MuxRegDest" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/muxshiftsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxes/muxshiftsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "Muxes/MuxShiftSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxShiftSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divisor.v(21) " "Warning (10268): Verilog HDL information at divisor.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Multiplier/divisor.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/divisor.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/divisor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier/divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Info: Found entity 1: divisor" {  } { { "Multiplier/divisor.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/divisor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Info: Found entity 1: multiplier" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadsize " "Info: Found entity 1: loadsize" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 storesize " "Info: Found entity 1: storesize" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Negativo CPU.v(161) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(161): created implicit net for \"Negativo\"" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MFH CPU.v(215) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for \"MFH\"" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hi packed multiplier.v(10) " "Warning (10227): Verilog HDL Port Declaration warning at multiplier.v(10): data type declaration for \"hi\" declares packed dimensions but the port declaration declaration does not" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hi multiplier.v(6) " "Info (10499): HDL info at multiplier.v(6): see declaration for object \"hi\"" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "lo packed multiplier.v(11) " "Warning (10227): Verilog HDL Port Declaration warning at multiplier.v(11): data type declaration for \"lo\" declares packed dimensions but the port declaration declaration does not" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lo multiplier.v(7) " "Info (10499): HDL info at multiplier.v(7): see declaration for object \"lo\"" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:A\"" {  } { { "CPU.v" "A" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:banco_registradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:banco_registradores\"" {  } { { "CPU.v" "banco_registradores" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:registrador_instrucoes " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:registrador_instrucoes\"" {  } { { "CPU.v" "registrador_instrucoes" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "CPU.v" "Memoria" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "ProvidedComponents/Memoria.vhd" "MEM" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 142 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "D:/Projetos/cin/projeto-hardware/src/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jpedroh/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 32 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ProvidedComponents/Memoria.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Memoria.vhd" 140 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:registrador_deslocamento " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:registrador_deslocamento\"" {  } { { "CPU.v" "registrador_deslocamento" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(128) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(128): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProvidedComponents/RegDesloc.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/RegDesloc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:Alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:Alu\"" {  } { { "CPU.v" "Alu" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:MuxALUSrcA " "Info: Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:MuxALUSrcA\"" {  } { { "CPU.v" "MuxALUSrcA" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcA.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcA.v(9): incomplete case statement has no default case item" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxALUSrcAOut MuxALUSrcA.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcA.v(9): inferring latch(es) for variable \"MuxALUSrcAOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[0\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[0\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[1\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[1\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[2\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[2\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[3\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[3\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[4\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[4\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[5\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[5\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[6\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[6\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[7\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[7\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[8\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[8\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[9\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[9\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[10\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[10\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[11\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[11\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[12\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[12\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[13\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[13\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[14\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[14\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[15\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[15\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[16\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[16\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[17\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[17\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[18\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[18\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[19\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[19\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[20\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[20\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[21\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[21\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[22\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[22\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[23\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[23\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[24\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[24\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[25\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[25\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[26\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[26\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[27\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[27\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[28\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[28\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[29\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[29\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[30\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[30\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcAOut\[31\] MuxALUSrcA.v(9) " "Info (10041): Inferred latch for \"MuxALUSrcAOut\[31\]\" at MuxALUSrcA.v(9)" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:MuxALUSrcB " "Info: Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:MuxALUSrcB\"" {  } { { "CPU.v" "MuxALUSrcB" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcB.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.v(12): incomplete case statement has no default case item" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxALUSrcBOut MuxALUSrcB.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.v(12): inferring latch(es) for variable \"MuxALUSrcBOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[0\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[0\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[1\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[1\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[2\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[2\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[3\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[3\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[4\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[4\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[5\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[5\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[6\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[6\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[7\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[7\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[8\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[8\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[9\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[9\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[10\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[10\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[11\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[11\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[12\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[12\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[13\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[13\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[14\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[14\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[15\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[15\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[16\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[16\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[17\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[17\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[18\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[18\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[19\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[19\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[20\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[20\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[21\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[21\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[22\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[22\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[23\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[23\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[24\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[24\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[25\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[25\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[26\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[26\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[27\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[27\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[28\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[28\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[29\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[29\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[30\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[30\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxALUSrcBOut\[31\] MuxALUSrcB.v(12) " "Info (10041): Inferred latch for \"MuxALUSrcBOut\[31\]\" at MuxALUSrcB.v(12)" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAmtSrc MuxAmtSrc:MuxAmtSrc " "Info: Elaborating entity \"MuxAmtSrc\" for hierarchy \"MuxAmtSrc:MuxAmtSrc\"" {  } { { "CPU.v" "MuxAmtSrc" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxComparatorSrc MuxComparatorSrc:MuxComparatorSrc " "Info: Elaborating entity \"MuxComparatorSrc\" for hierarchy \"MuxComparatorSrc:MuxComparatorSrc\"" {  } { { "CPU.v" "MuxComparatorSrc" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxComparatorSrc.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxComparatorSrc.v(9): incomplete case statement has no default case item" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxComparatorSrcOut MuxComparatorSrc.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxComparatorSrc.v(9): inferring latch(es) for variable \"MuxComparatorSrcOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxComparatorSrcOut MuxComparatorSrc.v(9) " "Info (10041): Inferred latch for \"MuxComparatorSrcOut\" at MuxComparatorSrc.v(9)" {  } { { "Muxes/MuxComparatorSrc.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxComparatorSrc.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxExceptionAddress MuxExceptionAddress:MuxExceptionAddress " "Info: Elaborating entity \"MuxExceptionAddress\" for hierarchy \"MuxExceptionAddress:MuxExceptionAddress\"" {  } { { "CPU.v" "MuxExceptionAddress" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxExceptionAddress.v(6) " "Warning (10270): Verilog HDL Case Statement warning at MuxExceptionAddress.v(6): incomplete case statement has no default case item" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxExceptionAddressOut MuxExceptionAddress.v(6) " "Warning (10240): Verilog HDL Always Construct warning at MuxExceptionAddress.v(6): inferring latch(es) for variable \"MuxExceptionAddressOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[0\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[0\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[1\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[1\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[2\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[2\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[3\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[3\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[4\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[4\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[5\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[5\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[6\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[6\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[7\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[7\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[8\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[8\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[9\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[9\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[10\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[10\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[11\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[11\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[12\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[12\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[13\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[13\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[14\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[14\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[15\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[15\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[16\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[16\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[17\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[17\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[18\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[18\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[19\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[19\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[20\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[20\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[21\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[21\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[22\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[22\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[23\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[23\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[24\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[24\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[25\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[25\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[26\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[26\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[27\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[27\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[28\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[28\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[29\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[29\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[30\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[30\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionAddressOut\[31\] MuxExceptionAddress.v(6) " "Info (10041): Inferred latch for \"MuxExceptionAddressOut\[31\]\" at MuxExceptionAddress.v(6)" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHI MuxHI:MuxHI " "Info: Elaborating entity \"MuxHI\" for hierarchy \"MuxHI:MuxHI\"" {  } { { "CPU.v" "MuxHI" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLO MuxLO:MuxLO " "Info: Elaborating entity \"MuxLO\" for hierarchy \"MuxLO:MuxLO\"" {  } { { "CPU.v" "MuxLO" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHILO MuxHILO:MuxHILO " "Info: Elaborating entity \"MuxHILO\" for hierarchy \"MuxHILO:MuxHILO\"" {  } { { "CPU.v" "MuxHILO" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemAdd MuxMemAdd:MuxMemAdd " "Info: Elaborating entity \"MuxMemAdd\" for hierarchy \"MuxMemAdd:MuxMemAdd\"" {  } { { "CPU.v" "MuxMemAdd" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemAdd.v(11) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemAdd.v(11): incomplete case statement has no default case item" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxMemAddOut MuxMemAdd.v(11) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemAdd.v(11): inferring latch(es) for variable \"MuxMemAddOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[0\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[0\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[1\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[1\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[2\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[2\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[3\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[3\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[4\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[4\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[5\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[5\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[6\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[6\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[7\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[7\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[8\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[8\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[9\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[9\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[10\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[10\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[11\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[11\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[12\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[12\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[13\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[13\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[14\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[14\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[15\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[15\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[16\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[16\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[17\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[17\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[18\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[18\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[19\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[19\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[20\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[20\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[21\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[21\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[22\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[22\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[23\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[23\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[24\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[24\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[25\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[25\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[26\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[26\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[27\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[27\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[28\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[28\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[29\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[29\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[30\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[30\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemAddOut\[31\] MuxMemAdd.v(11) " "Info (10041): Inferred latch for \"MuxMemAddOut\[31\]\" at MuxMemAdd.v(11)" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.v" "MuxPCSource" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegData MuxRegData:MuxRegData " "Info: Elaborating entity \"MuxRegData\" for hierarchy \"MuxRegData:MuxRegData\"" {  } { { "CPU.v" "MuxRegData" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegData.v(15) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegData.v(15): incomplete case statement has no default case item" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxRegDataOut MuxRegData.v(15) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegData.v(15): inferring latch(es) for variable \"MuxRegDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[0\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[0\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[1\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[1\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[2\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[2\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[3\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[3\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[4\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[4\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[5\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[5\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[6\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[6\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[7\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[7\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[8\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[8\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[9\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[9\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[10\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[10\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[11\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[11\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[12\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[12\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[13\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[13\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[14\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[14\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[15\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[15\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[16\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[16\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[17\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[17\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[18\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[18\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[19\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[19\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[20\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[20\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[21\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[21\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[22\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[22\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[23\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[23\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[24\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[24\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[25\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[25\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[26\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[26\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[27\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[27\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[28\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[28\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[29\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[29\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[30\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[30\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDataOut\[31\] MuxRegData.v(15) " "Info (10041): Inferred latch for \"MuxRegDataOut\[31\]\" at MuxRegData.v(15)" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDest MuxRegDest:MuxRegDest " "Info: Elaborating entity \"MuxRegDest\" for hierarchy \"MuxRegDest:MuxRegDest\"" {  } { { "CPU.v" "MuxRegDest" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegDest.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegDest.v(9): incomplete case statement has no default case item" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxRegDestOut MuxRegDest.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegDest.v(9): inferring latch(es) for variable \"MuxRegDestOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[0\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[0\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[1\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[1\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[2\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[2\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[3\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[3\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDestOut\[4\] MuxRegDest.v(9) " "Info (10041): Inferred latch for \"MuxRegDestOut\[4\]\" at MuxRegDest.v(9)" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.v" "MuxShiftSrc" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:divisor " "Info: Elaborating entity \"divisor\" for hierarchy \"divisor:divisor\"" {  } { { "CPU.v" "divisor" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multiplier " "Info: Elaborating entity \"multiplier\" for hierarchy \"multiplier:multiplier\"" {  } { { "CPU.v" "multiplier" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplier.v(37) " "Info (10264): Verilog HDL Case Statement information at multiplier.v(37): all case item expressions in this case statement are onehot" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 multiplier.v(44) " "Warning (10230): Verilog HDL assignment warning at multiplier.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadsize loadsize:loadsize " "Info: Elaborating entity \"loadsize\" for hierarchy \"loadsize:loadsize\"" {  } { { "CPU.v" "loadsize" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida loadsize.v(8) " "Warning (10240): Verilog HDL Always Construct warning at loadsize.v(8): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[0\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[1\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[2\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[3\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[4\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[5\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[6\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[7\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[8\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[9\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[10\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[11\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[12\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[13\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[14\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[15\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[16\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[17\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[18\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[19\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[20\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[21\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[22\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[23\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[24\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[25\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[26\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[27\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[28\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[29\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[30\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] loadsize.v(14) " "Info (10041): Inferred latch for \"saida\[31\]\" at loadsize.v(14)" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storesize storesize:storesize " "Info: Elaborating entity \"storesize\" for hierarchy \"storesize:storesize\"" {  } { { "CPU.v" "storesize" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida storesize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at storesize.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[0\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[1\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[2\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[3\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[4\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[5\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[6\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[7\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[8\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[9\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[10\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[11\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[12\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[13\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[14\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[15\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[16\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[17\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[18\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[19\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[20\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[21\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[22\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[23\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[24\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[25\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[26\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[27\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[28\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[29\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[30\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] storesize.v(15) " "Info (10041): Inferred latch for \"saida\[31\]\" at storesize.v(15)" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:Controle\"" {  } { { "CPU.v" "Controle" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(137) " "Warning (10230): Verilog HDL assignment warning at Controle.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(167) " "Warning (10230): Verilog HDL assignment warning at Controle.v(167): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(197) " "Warning (10230): Verilog HDL assignment warning at Controle.v(197): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(225) " "Warning (10230): Verilog HDL assignment warning at Controle.v(225): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(253) " "Warning (10230): Verilog HDL assignment warning at Controle.v(253): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(281) " "Warning (10230): Verilog HDL assignment warning at Controle.v(281): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(312) " "Warning (10230): Verilog HDL assignment warning at Controle.v(312): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(339) " "Warning (10230): Verilog HDL assignment warning at Controle.v(339): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(366) " "Warning (10230): Verilog HDL assignment warning at Controle.v(366): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(421) " "Warning (10230): Verilog HDL assignment warning at Controle.v(421): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(448) " "Warning (10230): Verilog HDL assignment warning at Controle.v(448): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(460) " "Warning (10230): Verilog HDL assignment warning at Controle.v(460): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(542) " "Warning (10230): Verilog HDL assignment warning at Controle.v(542): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(570) " "Warning (10230): Verilog HDL assignment warning at Controle.v(570): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(599) " "Warning (10230): Verilog HDL assignment warning at Controle.v(599): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(629) " "Warning (10230): Verilog HDL assignment warning at Controle.v(629): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(658) " "Warning (10230): Verilog HDL assignment warning at Controle.v(658): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(688) " "Warning (10230): Verilog HDL assignment warning at Controle.v(688): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(717) " "Warning (10230): Verilog HDL assignment warning at Controle.v(717): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(773) " "Warning (10230): Verilog HDL assignment warning at Controle.v(773): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(801) " "Warning (10230): Verilog HDL assignment warning at Controle.v(801): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(827) " "Warning (10230): Verilog HDL assignment warning at Controle.v(827): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(853) " "Warning (10230): Verilog HDL assignment warning at Controle.v(853): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(879) " "Warning (10230): Verilog HDL assignment warning at Controle.v(879): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(905) " "Warning (10230): Verilog HDL assignment warning at Controle.v(905): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(932) " "Warning (10230): Verilog HDL assignment warning at Controle.v(932): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(984) " "Warning (10230): Verilog HDL assignment warning at Controle.v(984): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1010) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1010): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1036) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1036): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1062) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1062): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1088) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1088): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1115) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1115): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1143) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1143): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1172) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1172): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1195) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1195): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1271) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1271): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1278) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1278): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1293) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1293): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1319) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1319): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1327) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1327): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1339) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1339): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1341) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1341): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1348) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1348): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1579) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1579): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1605) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1605): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1631) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1631): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1657) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1657): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1683) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1683): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1739) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1739): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1767) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1767): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1823) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1823): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1851) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1851): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1907) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1907): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1935) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1935): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1991) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1991): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2019) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2019): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2047) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2047): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2074) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2074): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2103) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2103): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2132) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2132): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2160) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2160): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2189) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2189): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2218) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2218): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2247) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2247): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2277) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2277): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2307) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2307): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2339) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2339): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2368) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2368): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2397) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2397): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(2400) " "Warning (10230): Verilog HDL assignment warning at Controle.v(2400): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 2400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Controle.v(1525) " "Warning (10272): Verilog HDL Case Statement warning at Controle.v(1525): case item expression covers a value already covered by a previous case item" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 1525 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] " "Warning: Latch MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcA\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Latch MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ALUSrcB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[3\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Latch MuxRegData:MuxRegData\|MuxRegDataOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegData\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Latch MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|RegDest\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] " "Warning: Latch MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|MemADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|MemADD\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[8\] " "Warning: Latch storesize:storesize\|saida\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[9\] " "Warning: Latch storesize:storesize\|saida\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[10\] " "Warning: Latch storesize:storesize\|saida\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[11\] " "Warning: Latch storesize:storesize\|saida\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[12\] " "Warning: Latch storesize:storesize\|saida\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[13\] " "Warning: Latch storesize:storesize\|saida\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[14\] " "Warning: Latch storesize:storesize\|saida\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[15\] " "Warning: Latch storesize:storesize\|saida\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[16\] " "Warning: Latch storesize:storesize\|saida\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[17\] " "Warning: Latch storesize:storesize\|saida\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[18\] " "Warning: Latch storesize:storesize\|saida\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[19\] " "Warning: Latch storesize:storesize\|saida\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[20\] " "Warning: Latch storesize:storesize\|saida\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[21\] " "Warning: Latch storesize:storesize\|saida\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[22\] " "Warning: Latch storesize:storesize\|saida\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[23\] " "Warning: Latch storesize:storesize\|saida\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[24\] " "Warning: Latch storesize:storesize\|saida\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[25\] " "Warning: Latch storesize:storesize\|saida\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[26\] " "Warning: Latch storesize:storesize\|saida\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[27\] " "Warning: Latch storesize:storesize\|saida\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[28\] " "Warning: Latch storesize:storesize\|saida\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[29\] " "Warning: Latch storesize:storesize\|saida\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[30\] " "Warning: Latch storesize:storesize\|saida\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "storesize:storesize\|saida\[31\] " "Warning: Latch storesize:storesize\|saida\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|SSControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|SSControl\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[8\] " "Warning: Latch loadsize:loadsize\|saida\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[9\] " "Warning: Latch loadsize:loadsize\|saida\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[10\] " "Warning: Latch loadsize:loadsize\|saida\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[11\] " "Warning: Latch loadsize:loadsize\|saida\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[12\] " "Warning: Latch loadsize:loadsize\|saida\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[13\] " "Warning: Latch loadsize:loadsize\|saida\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[14\] " "Warning: Latch loadsize:loadsize\|saida\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[15\] " "Warning: Latch loadsize:loadsize\|saida\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[16\] " "Warning: Latch loadsize:loadsize\|saida\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[17\] " "Warning: Latch loadsize:loadsize\|saida\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[18\] " "Warning: Latch loadsize:loadsize\|saida\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[19\] " "Warning: Latch loadsize:loadsize\|saida\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[20\] " "Warning: Latch loadsize:loadsize\|saida\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[21\] " "Warning: Latch loadsize:loadsize\|saida\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[22\] " "Warning: Latch loadsize:loadsize\|saida\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[23\] " "Warning: Latch loadsize:loadsize\|saida\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[24\] " "Warning: Latch loadsize:loadsize\|saida\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[25\] " "Warning: Latch loadsize:loadsize\|saida\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[26\] " "Warning: Latch loadsize:loadsize\|saida\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[27\] " "Warning: Latch loadsize:loadsize\|saida\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[28\] " "Warning: Latch loadsize:loadsize\|saida\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[29\] " "Warning: Latch loadsize:loadsize\|saida\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[30\] " "Warning: Latch loadsize:loadsize\|saida\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "loadsize:loadsize\|saida\[31\] " "Warning: Latch loadsize:loadsize\|saida\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controle:Controle\|LSControl\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Controle:Controle\|LSControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] " "Warning: Latch MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ExceptionAddress\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ExceptionAddress\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] " "Warning: Latch MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Controle\|ExceptionAddress\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:Controle\|ExceptionAddress\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos/cin/projeto-hardware/src/CPU.map.smsg " "Info: Generated suppressed messages file D:/Projetos/cin/projeto-hardware/src/CPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4233 " "Info: Implemented 4233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "314 " "Info: Implemented 314 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3885 " "Info: Implemented 3885 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 461 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 461 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 17:58:35 2021 " "Info: Processing ended: Fri Mar 26 17:58:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
