

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_LOOP_LOAD_WTS'
================================================================
* Date:           Fri Dec 13 13:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_LOAD_WTS  |        2|        2|         1|          1|          1|     2|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m_V_2 = alloca i32 1"   --->   Operation 4 'alloca' 'm_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_2_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wt_word_buffer_V_0_2_reload"   --->   Operation 5 'read' 'wt_word_buffer_V_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_2_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wt_word_buffer_V_1_2_reload"   --->   Operation 6 'read' 'wt_word_buffer_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_0_0_1"   --->   Operation 7 'read' 'conv_params_V_0_0_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_0_1_1"   --->   Operation 8 'read' 'conv_params_V_0_0_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_1_0_1"   --->   Operation 9 'read' 'conv_params_V_0_1_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_1_1_1"   --->   Operation 10 'read' 'conv_params_V_0_1_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_2_0_1"   --->   Operation 11 'read' 'conv_params_V_0_2_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_2_1_1"   --->   Operation 12 'read' 'conv_params_V_0_2_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_0_0_1"   --->   Operation 13 'read' 'conv_params_V_1_0_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_0_1_1"   --->   Operation 14 'read' 'conv_params_V_1_0_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_1_0_1"   --->   Operation 15 'read' 'conv_params_V_1_1_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_1_1_1"   --->   Operation 16 'read' 'conv_params_V_1_1_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_2_0_1"   --->   Operation 17 'read' 'conv_params_V_1_2_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_2_1_1"   --->   Operation 18 'read' 'conv_params_V_1_2_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_0_0_1"   --->   Operation 19 'read' 'conv_params_V_2_0_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_0_1_1"   --->   Operation 20 'read' 'conv_params_V_2_0_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_1_0_1"   --->   Operation 21 'read' 'conv_params_V_2_1_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_1_1_1"   --->   Operation 22 'read' 'conv_params_V_2_1_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_2_0_1"   --->   Operation 23 'read' 'conv_params_V_2_2_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_2_1_1"   --->   Operation 24 'read' 'conv_params_V_2_2_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_300_4"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_1_2 = phi i1 %conv_params_V_2_2_1_1_read, void %newFuncRoot, i1 %conv_params_V_2_2_1, void %VITIS_LOOP_300_4.split"   --->   Operation 27 'phi' 'conv_params_V_2_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_0_2 = phi i1 %conv_params_V_2_2_0_1_read, void %newFuncRoot, i1 %conv_params_V_2_2_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 28 'phi' 'conv_params_V_2_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_1_2 = phi i1 %conv_params_V_2_1_1_1_read, void %newFuncRoot, i1 %conv_params_V_2_1_1, void %VITIS_LOOP_300_4.split"   --->   Operation 29 'phi' 'conv_params_V_2_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_0_2 = phi i1 %conv_params_V_2_1_0_1_read, void %newFuncRoot, i1 %conv_params_V_2_1_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 30 'phi' 'conv_params_V_2_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_1_2 = phi i1 %conv_params_V_2_0_1_1_read, void %newFuncRoot, i1 %conv_params_V_2_0_1, void %VITIS_LOOP_300_4.split"   --->   Operation 31 'phi' 'conv_params_V_2_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_0_2 = phi i1 %conv_params_V_2_0_0_1_read, void %newFuncRoot, i1 %conv_params_V_2_0_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 32 'phi' 'conv_params_V_2_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_1_2 = phi i1 %conv_params_V_1_2_1_1_read, void %newFuncRoot, i1 %conv_params_V_1_2_1, void %VITIS_LOOP_300_4.split"   --->   Operation 33 'phi' 'conv_params_V_1_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_0_2 = phi i1 %conv_params_V_1_2_0_1_read, void %newFuncRoot, i1 %conv_params_V_1_2_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 34 'phi' 'conv_params_V_1_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_1_2 = phi i1 %conv_params_V_1_1_1_1_read, void %newFuncRoot, i1 %conv_params_V_1_1_1, void %VITIS_LOOP_300_4.split"   --->   Operation 35 'phi' 'conv_params_V_1_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_0_2 = phi i1 %conv_params_V_1_1_0_1_read, void %newFuncRoot, i1 %conv_params_V_1_1_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 36 'phi' 'conv_params_V_1_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_1_2 = phi i1 %conv_params_V_1_0_1_1_read, void %newFuncRoot, i1 %conv_params_V_1_0_1, void %VITIS_LOOP_300_4.split"   --->   Operation 37 'phi' 'conv_params_V_1_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_0_2 = phi i1 %conv_params_V_1_0_0_1_read, void %newFuncRoot, i1 %conv_params_V_1_0_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 38 'phi' 'conv_params_V_1_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_1_2 = phi i1 %conv_params_V_0_2_1_1_read, void %newFuncRoot, i1 %conv_params_V_0_2_1, void %VITIS_LOOP_300_4.split"   --->   Operation 39 'phi' 'conv_params_V_0_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_0_2 = phi i1 %conv_params_V_0_2_0_1_read, void %newFuncRoot, i1 %conv_params_V_0_2_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 40 'phi' 'conv_params_V_0_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_1_2 = phi i1 %conv_params_V_0_1_1_1_read, void %newFuncRoot, i1 %conv_params_V_0_1_1, void %VITIS_LOOP_300_4.split"   --->   Operation 41 'phi' 'conv_params_V_0_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_0_2 = phi i1 %conv_params_V_0_1_0_1_read, void %newFuncRoot, i1 %conv_params_V_0_1_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 42 'phi' 'conv_params_V_0_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_1_2 = phi i1 %conv_params_V_0_0_1_1_read, void %newFuncRoot, i1 %conv_params_V_0_0_1, void %VITIS_LOOP_300_4.split"   --->   Operation 43 'phi' 'conv_params_V_0_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_0_2 = phi i1 %conv_params_V_0_0_0_1_read, void %newFuncRoot, i1 %conv_params_V_0_0_1_4, void %VITIS_LOOP_300_4.split"   --->   Operation 44 'phi' 'conv_params_V_0_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m_V = load i2 %m_V_2"   --->   Operation 45 'load' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.34ns)   --->   "%icmp_ln1027 = icmp_eq  i2 %m_V, i2 2"   --->   Operation 47 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V, i2 1"   --->   Operation 49 'add' 'add_ln840' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln1027, void %VITIS_LOOP_300_4.split, void %if.end230.loopexit.exitStub" [Accel.cpp:299]   --->   Operation 50 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Accel.cpp:299]   --->   Operation 51 'specloopname' 'specloopname_ln299' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = trunc i2 %m_V"   --->   Operation 52 'trunc' 'empty' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.30ns)   --->   "%p_Val2_s = select i1 %empty, i9 %wt_word_buffer_V_1_2_reload_read, i9 %wt_word_buffer_V_0_2_reload_read"   --->   Operation 53 'select' 'p_Val2_s' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i9 %p_Val2_s"   --->   Operation 54 'zext' 'zext_ln779' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 0"   --->   Operation 55 'bitselect' 'conv_params_V_0_0_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.27ns)   --->   "%conv_params_V_0_0_1 = select i1 %empty, i1 %conv_params_V_0_0_1_5, i1 %conv_params_V_0_0_1_2" [Accel.cpp:302]   --->   Operation 56 'select' 'conv_params_V_0_0_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.27ns)   --->   "%conv_params_V_0_0_1_4 = select i1 %empty, i1 %conv_params_V_0_0_0_2, i1 %conv_params_V_0_0_1_5" [Accel.cpp:302]   --->   Operation 57 'select' 'conv_params_V_0_0_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 1"   --->   Operation 58 'bitselect' 'conv_params_V_0_1_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.27ns)   --->   "%conv_params_V_0_1_1 = select i1 %empty, i1 %conv_params_V_0_1_1_5, i1 %conv_params_V_0_1_1_2" [Accel.cpp:302]   --->   Operation 59 'select' 'conv_params_V_0_1_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.27ns)   --->   "%conv_params_V_0_1_1_4 = select i1 %empty, i1 %conv_params_V_0_1_0_2, i1 %conv_params_V_0_1_1_5" [Accel.cpp:302]   --->   Operation 60 'select' 'conv_params_V_0_1_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 2"   --->   Operation 61 'bitselect' 'conv_params_V_0_2_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.27ns)   --->   "%conv_params_V_0_2_1 = select i1 %empty, i1 %conv_params_V_0_2_1_5, i1 %conv_params_V_0_2_1_2" [Accel.cpp:302]   --->   Operation 62 'select' 'conv_params_V_0_2_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.27ns)   --->   "%conv_params_V_0_2_1_4 = select i1 %empty, i1 %conv_params_V_0_2_0_2, i1 %conv_params_V_0_2_1_5" [Accel.cpp:302]   --->   Operation 63 'select' 'conv_params_V_0_2_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 3"   --->   Operation 64 'bitselect' 'conv_params_V_1_0_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.27ns)   --->   "%conv_params_V_1_0_1 = select i1 %empty, i1 %conv_params_V_1_0_1_5, i1 %conv_params_V_1_0_1_2" [Accel.cpp:302]   --->   Operation 65 'select' 'conv_params_V_1_0_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.27ns)   --->   "%conv_params_V_1_0_1_4 = select i1 %empty, i1 %conv_params_V_1_0_0_2, i1 %conv_params_V_1_0_1_5" [Accel.cpp:302]   --->   Operation 66 'select' 'conv_params_V_1_0_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 4"   --->   Operation 67 'bitselect' 'conv_params_V_1_1_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.27ns)   --->   "%conv_params_V_1_1_1 = select i1 %empty, i1 %conv_params_V_1_1_1_5, i1 %conv_params_V_1_1_1_2" [Accel.cpp:302]   --->   Operation 68 'select' 'conv_params_V_1_1_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns)   --->   "%conv_params_V_1_1_1_4 = select i1 %empty, i1 %conv_params_V_1_1_0_2, i1 %conv_params_V_1_1_1_5" [Accel.cpp:302]   --->   Operation 69 'select' 'conv_params_V_1_1_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 5"   --->   Operation 70 'bitselect' 'conv_params_V_1_2_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.27ns)   --->   "%conv_params_V_1_2_1 = select i1 %empty, i1 %conv_params_V_1_2_1_5, i1 %conv_params_V_1_2_1_2" [Accel.cpp:302]   --->   Operation 71 'select' 'conv_params_V_1_2_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.27ns)   --->   "%conv_params_V_1_2_1_4 = select i1 %empty, i1 %conv_params_V_1_2_0_2, i1 %conv_params_V_1_2_1_5" [Accel.cpp:302]   --->   Operation 72 'select' 'conv_params_V_1_2_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 6"   --->   Operation 73 'bitselect' 'conv_params_V_2_0_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.27ns)   --->   "%conv_params_V_2_0_1 = select i1 %empty, i1 %conv_params_V_2_0_1_5, i1 %conv_params_V_2_0_1_2" [Accel.cpp:302]   --->   Operation 74 'select' 'conv_params_V_2_0_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.27ns)   --->   "%conv_params_V_2_0_1_4 = select i1 %empty, i1 %conv_params_V_2_0_0_2, i1 %conv_params_V_2_0_1_5" [Accel.cpp:302]   --->   Operation 75 'select' 'conv_params_V_2_0_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 7"   --->   Operation 76 'bitselect' 'conv_params_V_2_1_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.27ns)   --->   "%conv_params_V_2_1_1 = select i1 %empty, i1 %conv_params_V_2_1_1_5, i1 %conv_params_V_2_1_1_2" [Accel.cpp:302]   --->   Operation 77 'select' 'conv_params_V_2_1_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.27ns)   --->   "%conv_params_V_2_1_1_4 = select i1 %empty, i1 %conv_params_V_2_1_0_2, i1 %conv_params_V_2_1_1_5" [Accel.cpp:302]   --->   Operation 78 'select' 'conv_params_V_2_1_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 8"   --->   Operation 79 'bitselect' 'conv_params_V_2_2_1_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.27ns)   --->   "%conv_params_V_2_2_1 = select i1 %empty, i1 %conv_params_V_2_2_1_5, i1 %conv_params_V_2_2_1_2" [Accel.cpp:302]   --->   Operation 80 'select' 'conv_params_V_2_2_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.27ns)   --->   "%conv_params_V_2_2_1_4 = select i1 %empty, i1 %conv_params_V_2_2_0_2, i1 %conv_params_V_2_2_1_5" [Accel.cpp:302]   --->   Operation 81 'select' 'conv_params_V_2_2_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln299 = store i2 %add_ln840, i2 %m_V_2" [Accel.cpp:299]   --->   Operation 82 'store' 'store_ln299' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln299 = br void %VITIS_LOOP_300_4" [Accel.cpp:299]   --->   Operation 83 'br' 'br_ln299' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_2_2_1_2, i1 %conv_params_V_2_2_1_2_out" [Accel.cpp:302]   --->   Operation 84 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_2_2_0_2, i1 %conv_params_V_2_2_0_2_out" [Accel.cpp:302]   --->   Operation 85 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_2_1_1_2, i1 %conv_params_V_2_1_1_2_out" [Accel.cpp:302]   --->   Operation 86 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_2_1_0_2, i1 %conv_params_V_2_1_0_2_out" [Accel.cpp:302]   --->   Operation 87 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_2_0_1_2, i1 %conv_params_V_2_0_1_2_out" [Accel.cpp:302]   --->   Operation 88 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_2_0_0_2, i1 %conv_params_V_2_0_0_2_out" [Accel.cpp:302]   --->   Operation 89 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_1_2_1_2, i1 %conv_params_V_1_2_1_2_out" [Accel.cpp:302]   --->   Operation 90 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_1_2_0_2, i1 %conv_params_V_1_2_0_2_out" [Accel.cpp:302]   --->   Operation 91 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_1_1_1_2, i1 %conv_params_V_1_1_1_2_out" [Accel.cpp:302]   --->   Operation 92 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_1_1_0_2, i1 %conv_params_V_1_1_0_2_out" [Accel.cpp:302]   --->   Operation 93 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_1_0_1_2, i1 %conv_params_V_1_0_1_2_out" [Accel.cpp:302]   --->   Operation 94 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_1_0_0_2, i1 %conv_params_V_1_0_0_2_out" [Accel.cpp:302]   --->   Operation 95 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_0_2_1_2, i1 %conv_params_V_0_2_1_2_out" [Accel.cpp:302]   --->   Operation 96 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_0_2_0_2, i1 %conv_params_V_0_2_0_2_out" [Accel.cpp:302]   --->   Operation 97 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_0_1_1_2, i1 %conv_params_V_0_1_1_2_out" [Accel.cpp:302]   --->   Operation 98 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_0_1_0_2, i1 %conv_params_V_0_1_0_2_out" [Accel.cpp:302]   --->   Operation 99 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_0_0_1_2, i1 %conv_params_V_0_0_1_2_out" [Accel.cpp:302]   --->   Operation 100 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln302 = store i1 %conv_params_V_0_0_0_2, i1 %conv_params_V_0_0_0_2_out" [Accel.cpp:302]   --->   Operation 101 'store' 'store_ln302' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.823ns
The critical path consists of the following:
	'alloca' operation ('m.V') [39]  (0 ns)
	'load' operation ('m.V') on local variable 'm.V' [81]  (0 ns)
	'add' operation ('add_ln840') [85]  (0.436 ns)
	'store' operation ('store_ln299', Accel.cpp:299) of variable 'add_ln840' on local variable 'm.V' [119]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
