// Seed: 35983605
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  type_5 id_3 (
      .id_0(id_0),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_0 > "" - id_0),
      .id_4(id_1),
      .id_5(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
endmodule
