xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_20180708.srcs/sources_1/ip/clk_wiz_1"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_20180708.srcs/sources_1/ip/clk_wiz_1"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_20180708.srcs/sources_1/ip/clk_wiz_1"
clk_wiz_1_sim_netlist.v,verilog,xil_defaultlib,../../../../project_20180708.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v,incdir="../../../../project_20180708.srcs/sources_1/ip/clk_wiz_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
