Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep 15 12:44:23 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proto_timing_summary_routed.rpt -pb Proto_timing_summary_routed.pb -rpx Proto_timing_summary_routed.rpx -warn_on_violation
| Design       : Proto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCH-2     Warning   Same min and max delay values on IO port                                                               35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.137        0.000                      0                  558        0.062        0.000                      0                  558        3.000        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)               Period(ns)      Frequency(MHz)
-----        ------------               ----------      --------------
sys_clk_pin  {0.000 5.000}              10.000          100.000         
  CLKFBIN    {0.000 5.000}              10.000          100.000         
  CLKOUT_48  {0.000 10.417}             20.833          48.000          
uart_clk     {0.000 52083.498}          104166.997      0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  CLKOUT_48         0.137        0.000                      0                  556        0.062        0.000                      0                  556        9.917        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT_48          CLKOUT_48               16.802        0.000                      0                    2        0.893        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        uart_clk      CLKOUT_48     
(none)        CLKOUT_48     uart_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.654ns  (logic 7.485ns (36.239%)  route 13.169ns (63.761%))
  Logic Levels:           27  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 26.581 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.691     8.582    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.152     8.734 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          1.008     9.742    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.348    10.090 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.964    11.055    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.605 r  bldcUart/msgBuffer_reg[4][3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.605    bldcUart/msgBuffer_reg[4][3]_i_197_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 f  bldcUart/msgBuffer_reg[4][3]_i_179/CO[3]
                         net (fo=38, routed)          1.215    12.936    bldcUart/msgBuffer_reg[4][3]_i_179_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.148    13.084 r  bldcUart/msgBuffer[4][3]_i_210/O
                         net (fo=2, routed)           0.627    13.712    bldcUart/msgBuffer[4][3]_i_210_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.301 r  bldcUart/msgBuffer_reg[4][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.301    bldcUart/msgBuffer_reg[4][3]_i_185_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.415 r  bldcUart/msgBuffer_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.415    bldcUart/msgBuffer_reg[4][3]_i_169_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.529    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.842 r  bldcUart/msgBuffer_reg[4][3]_i_133/O[3]
                         net (fo=10, routed)          0.970    15.812    bldcUart/msgBuffer_reg[4][3]_i_133_n_4
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.306    16.118 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=2, routed)           0.521    16.639    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.035 r  bldcUart/msgBuffer_reg[4][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    17.035    bldcUart/msgBuffer_reg[4][3]_i_136_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.254 r  bldcUart/msgBuffer_reg[4][3]_i_168/O[0]
                         net (fo=2, routed)           0.584    17.837    bldcUart/msgBuffer_reg[4][3]_i_168_n_7
    SLICE_X47Y63         LUT4 (Prop_lut4_I2_O)        0.295    18.132 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    18.132    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.380 r  bldcUart/msgBuffer_reg[4][3]_i_106/O[2]
                         net (fo=1, routed)           0.308    18.688    bldcUart/msgBuffer_reg[4][3]_i_106_n_5
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.302    18.990 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.990    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.568 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.836    20.404    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X41Y63         LUT4 (Prop_lut4_I3_O)        0.301    20.705 r  bldcUart/msgBuffer[4][3]_i_132/O
                         net (fo=33, routed)          0.660    21.365    bldcUart/msgBuffer[4][3]_i_132_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.124    21.489 f  bldcUart/msgBuffer[4][3]_i_117/O
                         net (fo=32, routed)          1.192    22.681    bldcUart/msgBuffer[4][3]_i_117_n_0
    SLICE_X41Y55         LUT2 (Prop_lut2_I0_O)        0.124    22.805 r  bldcUart/msgBuffer[4][2]_i_159/O
                         net (fo=1, routed)           0.000    22.805    bldcUart/msgBuffer[4][2]_i_159_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.355 r  bldcUart/msgBuffer_reg[4][2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    23.355    bldcUart/msgBuffer_reg[4][2]_i_120_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.469 r  bldcUart/msgBuffer_reg[4][2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.469    bldcUart/msgBuffer_reg[4][2]_i_79_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.583 r  bldcUart/msgBuffer_reg[4][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.583    bldcUart/msgBuffer_reg[4][2]_i_40_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.811 f  bldcUart/msgBuffer_reg[4][2]_i_17/CO[2]
                         net (fo=1, routed)           1.035    24.846    bldcUart/p_63_in
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.313    25.159 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.860    26.019    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.124    26.143 f  bldcUart/msgBuffer[4][1]_i_3/O
                         net (fo=1, routed)           0.493    26.636    bldcUart/msgBuffer[4][1]_i_3_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    26.760 r  bldcUart/msgBuffer[4][1]_i_1/O
                         net (fo=1, routed)           0.000    26.760    bldcUart/msgBuffer[1]
    SLICE_X38Y65         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.429    26.581    bldcUart/clk_48mhz
    SLICE_X38Y65         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C
                         clock pessimism              0.310    26.891    
                         clock uncertainty           -0.075    26.817    
    SLICE_X38Y65         FDRE (Setup_fdre_C_D)        0.081    26.898    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         26.898    
                         arrival time                         -26.760    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.487ns  (logic 7.697ns (37.569%)  route 12.790ns (62.431%))
  Logic Levels:           26  (CARRY4=13 LUT3=3 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 26.593 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.858     8.749    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X47Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.873 r  bldcUart/msgBuffer[4][3]_i_134/O
                         net (fo=89, routed)          0.845     9.719    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=6, routed)           1.080    10.922    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.046 r  bldcUart/msgBuffer[2][1]_i_314/O
                         net (fo=1, routed)           0.000    11.046    bldcUart/msgBuffer[2][1]_i_314_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.578 r  bldcUart/msgBuffer_reg[2][1]_i_277/CO[3]
                         net (fo=1, routed)           0.000    11.578    bldcUart/msgBuffer_reg[2][1]_i_277_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  bldcUart/msgBuffer_reg[2][1]_i_255/O[0]
                         net (fo=2, routed)           1.029    12.830    bldcUart/msgBuffer_reg[2][1]_i_255_n_7
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.324    13.154 r  bldcUart/msgBuffer[2][1]_i_230/O
                         net (fo=2, routed)           0.652    13.806    bldcUart/msgBuffer[2][1]_i_230_n_0
    SLICE_X49Y71         LUT4 (Prop_lut4_I3_O)        0.332    14.138 r  bldcUart/msgBuffer[2][1]_i_234/O
                         net (fo=1, routed)           0.000    14.138    bldcUart/msgBuffer[2][1]_i_234_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.670 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.670    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.909 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           1.157    16.066    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.331    16.397 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    17.071    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X56Y64         LUT4 (Prop_lut4_I3_O)        0.331    17.402 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    17.402    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.778 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.778    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.101 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.588    18.689    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.419 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.540    19.959    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.303    20.262 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    20.262    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.663 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.663    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.885 f  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.839    21.725    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.299    22.024 r  bldcUart/msgBuffer[2][1]_i_13/O
                         net (fo=117, routed)         1.181    23.205    bldcUart/msgBuffer[2][1]_i_13_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.609 r  bldcUart/msgBuffer_reg[2][1]_i_102/CO[3]
                         net (fo=1, routed)           0.000    23.609    bldcUart/msgBuffer_reg[2][1]_i_102_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.726 r  bldcUart/msgBuffer_reg[2][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.726    bldcUart/msgBuffer_reg[2][1]_i_64_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.843 r  bldcUart/msgBuffer_reg[2][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.843    bldcUart/msgBuffer_reg[2][1]_i_33_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.960 r  bldcUart/msgBuffer_reg[2][1]_i_10/CO[3]
                         net (fo=2, routed)           1.320    25.280    bldcUart/p_6_in
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  bldcUart/msgBuffer[2][0]_i_4/O
                         net (fo=1, routed)           0.820    26.224    bldcUart/msgBuffer[2][0]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.348 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    26.348    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X48Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    26.593 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    26.593    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X48Y55         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.441    26.593    bldcUart/clk_48mhz
    SLICE_X48Y55         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C
                         clock pessimism              0.324    26.917    
                         clock uncertainty           -0.075    26.843    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.064    26.907    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         26.907    
                         arrival time                         -26.593    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.087ns  (logic 7.973ns (39.692%)  route 12.114ns (60.308%))
  Logic Levels:           26  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 26.591 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.858     8.749    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X47Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.873 r  bldcUart/msgBuffer[4][3]_i_134/O
                         net (fo=89, routed)          0.845     9.719    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=6, routed)           1.080    10.922    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.046 r  bldcUart/msgBuffer[2][1]_i_314/O
                         net (fo=1, routed)           0.000    11.046    bldcUart/msgBuffer[2][1]_i_314_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.578 r  bldcUart/msgBuffer_reg[2][1]_i_277/CO[3]
                         net (fo=1, routed)           0.000    11.578    bldcUart/msgBuffer_reg[2][1]_i_277_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  bldcUart/msgBuffer_reg[2][1]_i_255/O[0]
                         net (fo=2, routed)           1.029    12.830    bldcUart/msgBuffer_reg[2][1]_i_255_n_7
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.324    13.154 r  bldcUart/msgBuffer[2][1]_i_230/O
                         net (fo=2, routed)           0.652    13.806    bldcUart/msgBuffer[2][1]_i_230_n_0
    SLICE_X49Y71         LUT4 (Prop_lut4_I3_O)        0.332    14.138 r  bldcUart/msgBuffer[2][1]_i_234/O
                         net (fo=1, routed)           0.000    14.138    bldcUart/msgBuffer[2][1]_i_234_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.670 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.670    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.909 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           1.157    16.066    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.331    16.397 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    17.071    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X56Y64         LUT4 (Prop_lut4_I3_O)        0.331    17.402 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    17.402    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.778 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.778    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.101 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.588    18.689    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.419 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.540    19.959    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.303    20.262 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    20.262    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.663 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.663    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.885 f  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.839    21.725    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.299    22.024 r  bldcUart/msgBuffer[2][1]_i_13/O
                         net (fo=117, routed)         1.001    23.024    bldcUart/msgBuffer[2][1]_i_13_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.531 r  bldcUart/msgBuffer_reg[2][2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.531    bldcUart/msgBuffer_reg[2][2]_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.645 r  bldcUart/msgBuffer_reg[2][2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.645    bldcUart/msgBuffer_reg[2][2]_i_50_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  bldcUart/msgBuffer_reg[2][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    bldcUart/msgBuffer_reg[2][2]_i_21_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.987 f  bldcUart/msgBuffer_reg[2][2]_i_7/CO[2]
                         net (fo=1, routed)           1.026    25.013    bldcUart/p_9_in
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.313    25.326 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.454    25.780    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.124    25.904 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.165    26.069    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124    26.193 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    26.193    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.439    26.591    bldcUart/clk_48mhz
    SLICE_X52Y61         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C
                         clock pessimism              0.310    26.901    
                         clock uncertainty           -0.075    26.827    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)        0.077    26.904    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         26.904    
                         arrival time                         -26.193    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.075ns  (logic 6.911ns (34.425%)  route 13.164ns (65.575%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 26.581 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.691     8.582    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.152     8.734 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          1.008     9.742    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.348    10.090 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.964    11.055    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.605 r  bldcUart/msgBuffer_reg[4][3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.605    bldcUart/msgBuffer_reg[4][3]_i_197_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 f  bldcUart/msgBuffer_reg[4][3]_i_179/CO[3]
                         net (fo=38, routed)          1.215    12.936    bldcUart/msgBuffer_reg[4][3]_i_179_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.148    13.084 r  bldcUart/msgBuffer[4][3]_i_210/O
                         net (fo=2, routed)           0.627    13.712    bldcUart/msgBuffer[4][3]_i_210_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.301 r  bldcUart/msgBuffer_reg[4][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.301    bldcUart/msgBuffer_reg[4][3]_i_185_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.415 r  bldcUart/msgBuffer_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.415    bldcUart/msgBuffer_reg[4][3]_i_169_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.529    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.842 r  bldcUart/msgBuffer_reg[4][3]_i_133/O[3]
                         net (fo=10, routed)          0.970    15.812    bldcUart/msgBuffer_reg[4][3]_i_133_n_4
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.306    16.118 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=2, routed)           0.521    16.639    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.035 r  bldcUart/msgBuffer_reg[4][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    17.035    bldcUart/msgBuffer_reg[4][3]_i_136_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.254 r  bldcUart/msgBuffer_reg[4][3]_i_168/O[0]
                         net (fo=2, routed)           0.584    17.837    bldcUart/msgBuffer_reg[4][3]_i_168_n_7
    SLICE_X47Y63         LUT4 (Prop_lut4_I2_O)        0.295    18.132 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    18.132    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.380 r  bldcUart/msgBuffer_reg[4][3]_i_106/O[2]
                         net (fo=1, routed)           0.308    18.688    bldcUart/msgBuffer_reg[4][3]_i_106_n_5
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.302    18.990 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.990    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.568 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.830    20.398    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.301    20.699 r  bldcUart/msgBuffer[4][3]_i_66/O
                         net (fo=26, routed)          0.231    20.930    bldcUart/msgBuffer[4][3]_i_66_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124    21.054 r  bldcUart/msgBuffer[4][3]_i_36/O
                         net (fo=112, routed)         0.594    21.649    bldcUart/msgBuffer[4][3]_i_36_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.773 r  bldcUart/msgBuffer[4][3]_i_10/O
                         net (fo=90, routed)          1.170    22.943    bldcUart/msgBuffer[4][3]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.450 r  bldcUart/msgBuffer_reg[4][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.450    bldcUart/msgBuffer_reg[4][1]_i_22_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.564 r  bldcUart/msgBuffer_reg[4][1]_i_8/CO[3]
                         net (fo=2, routed)           1.473    25.037    bldcUart/p_61_in
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.161 f  bldcUart/msgBuffer[4][0]_i_4/O
                         net (fo=1, routed)           0.466    25.627    bldcUart/msgBuffer[4][0]_i_4_n_0
    SLICE_X38Y64         LUT5 (Prop_lut5_I4_O)        0.124    25.751 r  bldcUart/msgBuffer[4][0]_i_2/O
                         net (fo=1, routed)           0.306    26.057    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I1_O)        0.124    26.181 r  bldcUart/msgBuffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000    26.181    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.429    26.581    bldcUart/clk_48mhz
    SLICE_X38Y65         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C
                         clock pessimism              0.310    26.891    
                         clock uncertainty           -0.075    26.817    
    SLICE_X38Y65         FDRE (Setup_fdre_C_D)        0.077    26.894    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         26.894    
                         arrival time                         -26.181    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.079ns  (logic 8.079ns (40.236%)  route 12.000ns (59.764%))
  Logic Levels:           25  (CARRY4=13 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 26.592 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.858     8.749    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X47Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.873 r  bldcUart/msgBuffer[4][3]_i_134/O
                         net (fo=89, routed)          0.845     9.719    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=6, routed)           1.080    10.922    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.046 r  bldcUart/msgBuffer[2][1]_i_314/O
                         net (fo=1, routed)           0.000    11.046    bldcUart/msgBuffer[2][1]_i_314_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.578 r  bldcUart/msgBuffer_reg[2][1]_i_277/CO[3]
                         net (fo=1, routed)           0.000    11.578    bldcUart/msgBuffer_reg[2][1]_i_277_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  bldcUart/msgBuffer_reg[2][1]_i_255/O[0]
                         net (fo=2, routed)           1.029    12.830    bldcUart/msgBuffer_reg[2][1]_i_255_n_7
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.324    13.154 r  bldcUart/msgBuffer[2][1]_i_230/O
                         net (fo=2, routed)           0.652    13.806    bldcUart/msgBuffer[2][1]_i_230_n_0
    SLICE_X49Y71         LUT4 (Prop_lut4_I3_O)        0.332    14.138 r  bldcUart/msgBuffer[2][1]_i_234/O
                         net (fo=1, routed)           0.000    14.138    bldcUart/msgBuffer[2][1]_i_234_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.670 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.670    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.909 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           1.157    16.066    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.331    16.397 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    17.071    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X56Y64         LUT4 (Prop_lut4_I3_O)        0.331    17.402 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    17.402    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.778 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.778    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.101 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.588    18.689    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.419 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.540    19.959    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.303    20.262 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    20.262    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.663 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.663    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.885 f  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.839    21.725    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.299    22.024 r  bldcUart/msgBuffer[2][1]_i_13/O
                         net (fo=117, routed)         1.050    23.074    bldcUart/msgBuffer[2][1]_i_13_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.581 r  bldcUart/msgBuffer_reg[2][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.581    bldcUart/msgBuffer_reg[2][3]_i_46_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.695 r  bldcUart/msgBuffer_reg[2][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.695    bldcUart/msgBuffer_reg[2][3]_i_26_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.809 r  bldcUart/msgBuffer_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.809    bldcUart/msgBuffer_reg[2][3]_i_7_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.037 r  bldcUart/msgBuffer_reg[2][3]_i_3/CO[2]
                         net (fo=2, routed)           0.999    25.036    bldcUart/p_21_in
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.339    25.375 f  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.482    25.857    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.328    26.185 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000    26.185    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.440    26.592    bldcUart/clk_48mhz
    SLICE_X50Y60         FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C
                         clock pessimism              0.310    26.902    
                         clock uncertainty           -0.075    26.828    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.079    26.907    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         26.907    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.963ns  (logic 7.849ns (39.318%)  route 12.114ns (60.682%))
  Logic Levels:           25  (CARRY4=13 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 26.592 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.858     8.749    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X47Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.873 r  bldcUart/msgBuffer[4][3]_i_134/O
                         net (fo=89, routed)          0.845     9.719    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  bldcUart/msgBuffer[2][1]_i_191/O
                         net (fo=6, routed)           1.080    10.922    bldcUart/msgBuffer[2][1]_i_191_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.124    11.046 r  bldcUart/msgBuffer[2][1]_i_314/O
                         net (fo=1, routed)           0.000    11.046    bldcUart/msgBuffer[2][1]_i_314_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.578 r  bldcUart/msgBuffer_reg[2][1]_i_277/CO[3]
                         net (fo=1, routed)           0.000    11.578    bldcUart/msgBuffer_reg[2][1]_i_277_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.800 r  bldcUart/msgBuffer_reg[2][1]_i_255/O[0]
                         net (fo=2, routed)           1.029    12.830    bldcUart/msgBuffer_reg[2][1]_i_255_n_7
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.324    13.154 r  bldcUart/msgBuffer[2][1]_i_230/O
                         net (fo=2, routed)           0.652    13.806    bldcUart/msgBuffer[2][1]_i_230_n_0
    SLICE_X49Y71         LUT4 (Prop_lut4_I3_O)        0.332    14.138 r  bldcUart/msgBuffer[2][1]_i_234/O
                         net (fo=1, routed)           0.000    14.138    bldcUart/msgBuffer[2][1]_i_234_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.670 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.670    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.909 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           1.157    16.066    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.331    16.397 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    17.071    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X56Y64         LUT4 (Prop_lut4_I3_O)        0.331    17.402 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    17.402    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.778 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.778    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.101 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.588    18.689    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.419 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.540    19.959    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.303    20.262 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    20.262    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.663 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.663    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.885 f  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.839    21.725    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X59Y65         LUT6 (Prop_lut6_I3_O)        0.299    22.024 r  bldcUart/msgBuffer[2][1]_i_13/O
                         net (fo=117, routed)         1.001    23.024    bldcUart/msgBuffer[2][1]_i_13_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.531 r  bldcUart/msgBuffer_reg[2][2]_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.531    bldcUart/msgBuffer_reg[2][2]_i_80_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.645 r  bldcUart/msgBuffer_reg[2][2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.645    bldcUart/msgBuffer_reg[2][2]_i_50_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.759 r  bldcUart/msgBuffer_reg[2][2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.759    bldcUart/msgBuffer_reg[2][2]_i_21_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.987 r  bldcUart/msgBuffer_reg[2][2]_i_7/CO[2]
                         net (fo=1, routed)           1.026    25.013    bldcUart/p_9_in
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.313    25.326 r  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.619    25.945    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    26.069 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    26.069    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.440    26.592    bldcUart/clk_48mhz
    SLICE_X50Y60         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C
                         clock pessimism              0.310    26.902    
                         clock uncertainty           -0.075    26.828    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.081    26.909    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         26.909    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.853ns  (logic 7.443ns (37.490%)  route 12.410ns (62.510%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 26.584 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.691     8.582    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.152     8.734 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          1.008     9.742    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.348    10.090 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.964    11.055    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.605 r  bldcUart/msgBuffer_reg[4][3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.605    bldcUart/msgBuffer_reg[4][3]_i_197_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 f  bldcUart/msgBuffer_reg[4][3]_i_179/CO[3]
                         net (fo=38, routed)          1.215    12.936    bldcUart/msgBuffer_reg[4][3]_i_179_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.148    13.084 r  bldcUart/msgBuffer[4][3]_i_210/O
                         net (fo=2, routed)           0.627    13.712    bldcUart/msgBuffer[4][3]_i_210_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.301 r  bldcUart/msgBuffer_reg[4][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.301    bldcUart/msgBuffer_reg[4][3]_i_185_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.415 r  bldcUart/msgBuffer_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.415    bldcUart/msgBuffer_reg[4][3]_i_169_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.529    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.842 r  bldcUart/msgBuffer_reg[4][3]_i_133/O[3]
                         net (fo=10, routed)          0.970    15.812    bldcUart/msgBuffer_reg[4][3]_i_133_n_4
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.306    16.118 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=2, routed)           0.521    16.639    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.035 r  bldcUart/msgBuffer_reg[4][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    17.035    bldcUart/msgBuffer_reg[4][3]_i_136_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.254 r  bldcUart/msgBuffer_reg[4][3]_i_168/O[0]
                         net (fo=2, routed)           0.584    17.837    bldcUart/msgBuffer_reg[4][3]_i_168_n_7
    SLICE_X47Y63         LUT4 (Prop_lut4_I2_O)        0.295    18.132 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    18.132    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.380 r  bldcUart/msgBuffer_reg[4][3]_i_106/O[2]
                         net (fo=1, routed)           0.308    18.688    bldcUart/msgBuffer_reg[4][3]_i_106_n_5
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.302    18.990 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.990    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.568 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.836    20.404    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X41Y63         LUT4 (Prop_lut4_I3_O)        0.301    20.705 r  bldcUart/msgBuffer[4][3]_i_132/O
                         net (fo=33, routed)          0.595    21.300    bldcUart/msgBuffer[4][3]_i_132_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124    21.424 r  bldcUart/msgBuffer[4][3]_i_130/O
                         net (fo=24, routed)          0.848    22.272    bldcUart/msgBuffer[4][3]_i_130_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.396 r  bldcUart/msgBuffer[4][3]_i_116/O
                         net (fo=2, routed)           0.485    22.880    bldcUart/msgBuffer[4][3]_i_116_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    23.278 r  bldcUart/msgBuffer_reg[4][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.278    bldcUart/msgBuffer_reg[4][3]_i_73_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.392 r  bldcUart/msgBuffer_reg[4][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.392    bldcUart/msgBuffer_reg[4][3]_i_44_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.506 r  bldcUart/msgBuffer_reg[4][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.506    bldcUart/msgBuffer_reg[4][3]_i_20_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.734 f  bldcUart/msgBuffer_reg[4][3]_i_7/CO[2]
                         net (fo=3, routed)           1.131    24.865    bldcUart/p_75_in
    SLICE_X41Y64         LUT5 (Prop_lut5_I1_O)        0.339    25.204 r  bldcUart/msgBuffer[4][2]_i_5/O
                         net (fo=2, routed)           0.423    25.627    bldcUart/msgBuffer[4][2]_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.332    25.959 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    25.959    bldcUart/msgBuffer[2]
    SLICE_X41Y64         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.432    26.584    bldcUart/clk_48mhz
    SLICE_X41Y64         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C
                         clock pessimism              0.310    26.894    
                         clock uncertainty           -0.075    26.820    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)        0.029    26.849    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -25.959    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.925ns  (logic 6.719ns (35.503%)  route 12.206ns (64.497%))
  Logic Levels:           27  (CARRY4=14 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 26.576 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.858     8.749    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X47Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.873 r  bldcUart/msgBuffer[4][3]_i_134/O
                         net (fo=89, routed)          1.099     9.972    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I1_O)        0.150    10.122 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.554    10.676    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.263 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    11.263    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.377 r  bldcUart/msgBuffer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    11.377    bldcUart/msgBuffer_reg[3][3]_i_299_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.599 r  bldcUart/msgBuffer_reg[3][3]_i_266/O[0]
                         net (fo=2, routed)           1.103    12.702    bldcUart/msgBuffer_reg[3][3]_i_266_n_7
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.323    13.025 r  bldcUart/msgBuffer[3][3]_i_256/O
                         net (fo=2, routed)           0.857    13.882    bldcUart/msgBuffer[3][3]_i_256_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.328    14.210 r  bldcUart/msgBuffer[3][3]_i_260/O
                         net (fo=1, routed)           0.000    14.210    bldcUart/msgBuffer[3][3]_i_260_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.743 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.743    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.860 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.860    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.977 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.977    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.094 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.094    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.409 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.828    16.237    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.307    16.544 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    16.544    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.791 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.681    17.472    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.299    17.771 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    17.771    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.349 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.622    18.971    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.301    19.272 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.909    20.181    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    20.305 r  bldcUart/msgBuffer[3][3]_i_158/O
                         net (fo=32, routed)          1.000    21.305    bldcUart/msgBuffer[3][3]_i_158_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I1_O)        0.124    21.429 r  bldcUart/msgBuffer[3][2]_i_239/O
                         net (fo=1, routed)           0.000    21.429    bldcUart/msgBuffer[3][2]_i_239_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.827 r  bldcUart/msgBuffer_reg[3][2]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.827    bldcUart/msgBuffer_reg[3][2]_i_182_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.941 r  bldcUart/msgBuffer_reg[3][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    21.941    bldcUart/msgBuffer_reg[3][2]_i_110_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  bldcUart/msgBuffer_reg[3][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.055    bldcUart/msgBuffer_reg[3][2]_i_48_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.169 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.428    23.597    bldcUart/p_43_in
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.721 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.460    24.181    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124    24.305 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.602    24.907    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    25.031 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    25.031    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.424    26.576    bldcUart/clk_48mhz
    SLICE_X45Y72         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C
                         clock pessimism              0.310    26.886    
                         clock uncertainty           -0.075    26.812    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)        0.031    26.843    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         26.843    
                         arrival time                         -25.031    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 6.719ns (35.593%)  route 12.158ns (64.407%))
  Logic Levels:           27  (CARRY4=14 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 26.575 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.858     8.749    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X47Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.873 r  bldcUart/msgBuffer[4][3]_i_134/O
                         net (fo=89, routed)          1.099     9.972    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I1_O)        0.150    10.122 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.554    10.676    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.263 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    11.263    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.377 r  bldcUart/msgBuffer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    11.377    bldcUart/msgBuffer_reg[3][3]_i_299_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.599 r  bldcUart/msgBuffer_reg[3][3]_i_266/O[0]
                         net (fo=2, routed)           1.103    12.702    bldcUart/msgBuffer_reg[3][3]_i_266_n_7
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.323    13.025 r  bldcUart/msgBuffer[3][3]_i_256/O
                         net (fo=2, routed)           0.857    13.882    bldcUart/msgBuffer[3][3]_i_256_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.328    14.210 r  bldcUart/msgBuffer[3][3]_i_260/O
                         net (fo=1, routed)           0.000    14.210    bldcUart/msgBuffer[3][3]_i_260_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.743 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.743    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.860 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.860    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.977 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.977    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.094 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.094    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.409 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.828    16.237    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.307    16.544 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    16.544    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.791 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.681    17.472    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.299    17.771 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    17.771    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.349 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.622    18.971    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.301    19.272 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.909    20.181    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.124    20.305 r  bldcUart/msgBuffer[3][3]_i_158/O
                         net (fo=32, routed)          1.200    21.504    bldcUart/msgBuffer[3][3]_i_158_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I1_O)        0.124    21.628 r  bldcUart/msgBuffer[3][1]_i_124/O
                         net (fo=1, routed)           0.000    21.628    bldcUart/msgBuffer[3][1]_i_124_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.026 r  bldcUart/msgBuffer_reg[3][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.026    bldcUart/msgBuffer_reg[3][1]_i_86_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  bldcUart/msgBuffer_reg[3][1]_i_50/CO[3]
                         net (fo=1, routed)           0.009    22.149    bldcUart/msgBuffer_reg[3][1]_i_50_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.263 r  bldcUart/msgBuffer_reg[3][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.263    bldcUart/msgBuffer_reg[3][1]_i_15_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.377 f  bldcUart/msgBuffer_reg[3][1]_i_6/CO[3]
                         net (fo=2, routed)           1.322    23.699    bldcUart/p_31_in
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    23.823 f  bldcUart/msgBuffer[3][0]_i_4/O
                         net (fo=1, routed)           0.758    24.581    bldcUart/msgBuffer[3][0]_i_4_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    24.705 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.154    24.859    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    24.983 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    24.983    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.423    26.575    bldcUart/clk_48mhz
    SLICE_X39Y71         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C
                         clock pessimism              0.310    26.885    
                         clock uncertainty           -0.075    26.811    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)        0.029    26.840    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         26.840    
                         arrival time                         -24.983    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 7.085ns (37.959%)  route 11.580ns (62.041%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 26.583 - 20.833 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X48Y61         FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.206     7.767    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  bldcUart/msgBuffer[4][3]_i_105/O
                         net (fo=11, routed)          0.691     8.582    bldcUart/msgBuffer[4][3]_i_105_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.152     8.734 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          1.008     9.742    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.348    10.090 r  bldcUart/msgBuffer[2][1]_i_215/O
                         net (fo=3, routed)           0.964    11.055    bldcUart/msgBuffer[2][1]_i_215_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.605 r  bldcUart/msgBuffer_reg[4][3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    11.605    bldcUart/msgBuffer_reg[4][3]_i_197_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 f  bldcUart/msgBuffer_reg[4][3]_i_179/CO[3]
                         net (fo=38, routed)          1.215    12.936    bldcUart/msgBuffer_reg[4][3]_i_179_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.148    13.084 r  bldcUart/msgBuffer[4][3]_i_210/O
                         net (fo=2, routed)           0.627    13.712    bldcUart/msgBuffer[4][3]_i_210_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.301 r  bldcUart/msgBuffer_reg[4][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.301    bldcUart/msgBuffer_reg[4][3]_i_185_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.415 r  bldcUart/msgBuffer_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.415    bldcUart/msgBuffer_reg[4][3]_i_169_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.529    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.842 r  bldcUart/msgBuffer_reg[4][3]_i_133/O[3]
                         net (fo=10, routed)          0.970    15.812    bldcUart/msgBuffer_reg[4][3]_i_133_n_4
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.306    16.118 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=2, routed)           0.521    16.639    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.035 r  bldcUart/msgBuffer_reg[4][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    17.035    bldcUart/msgBuffer_reg[4][3]_i_136_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.254 r  bldcUart/msgBuffer_reg[4][3]_i_168/O[0]
                         net (fo=2, routed)           0.584    17.837    bldcUart/msgBuffer_reg[4][3]_i_168_n_7
    SLICE_X47Y63         LUT4 (Prop_lut4_I2_O)        0.295    18.132 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    18.132    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.380 r  bldcUart/msgBuffer_reg[4][3]_i_106/O[2]
                         net (fo=1, routed)           0.308    18.688    bldcUart/msgBuffer_reg[4][3]_i_106_n_5
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.302    18.990 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.990    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.568 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.836    20.404    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X41Y63         LUT4 (Prop_lut4_I3_O)        0.301    20.705 r  bldcUart/msgBuffer[4][3]_i_132/O
                         net (fo=33, routed)          0.595    21.300    bldcUart/msgBuffer[4][3]_i_132_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124    21.424 r  bldcUart/msgBuffer[4][3]_i_130/O
                         net (fo=24, routed)          0.848    22.272    bldcUart/msgBuffer[4][3]_i_130_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.396 r  bldcUart/msgBuffer[4][3]_i_116/O
                         net (fo=2, routed)           0.485    22.880    bldcUart/msgBuffer[4][3]_i_116_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    23.278 r  bldcUart/msgBuffer_reg[4][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.278    bldcUart/msgBuffer_reg[4][3]_i_73_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.392 r  bldcUart/msgBuffer_reg[4][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.392    bldcUart/msgBuffer_reg[4][3]_i_44_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.506 r  bldcUart/msgBuffer_reg[4][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.506    bldcUart/msgBuffer_reg[4][3]_i_20_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.734 r  bldcUart/msgBuffer_reg[4][3]_i_7/CO[2]
                         net (fo=3, routed)           0.723    24.458    bldcUart/p_75_in
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.313    24.771 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    24.771    bldcUart/msgBuffer[3]
    SLICE_X39Y62         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.431    26.583    bldcUart/clk_48mhz
    SLICE_X39Y62         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C
                         clock pessimism              0.310    26.893    
                         clock uncertainty           -0.075    26.819    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    26.848    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         26.848    
                         arrival time                         -24.771    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.564     1.807    bldcUart/clk_48mhz
    SLICE_X48Y53         FDRE                                         r  bldcUart/buffer_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  bldcUart/buffer_reg[0][1]/Q
                         net (fo=4, routed)           0.254     2.202    bldcUart/buffer_reg[0][1]
    SLICE_X50Y49         FDRE                                         r  bldcUart/buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.838     2.360    bldcUart/clk_48mhz
    SLICE_X50Y49         FDRE                                         r  bldcUart/buffer_reg[1][1]/C
                         clock pessimism             -0.279     2.081    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.059     2.140    bldcUart/buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.189ns (39.542%)  route 0.289ns (60.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.565     1.808    bldcUart/clk_48mhz
    SLICE_X47Y49         FDRE                                         r  bldcUart/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.949 r  bldcUart/buffer_reg[0][5]/Q
                         net (fo=5, routed)           0.289     2.238    bldcUart/buffer_reg[0][5]
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.048     2.286 r  bldcUart/msgBuffer[2][5]_i_1/O
                         net (fo=1, routed)           0.000     2.286    bldcUart/msgBuffer[2][5]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  bldcUart/msgBuffer_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.831     2.354    bldcUart/clk_48mhz
    SLICE_X47Y54         FDRE                                         r  bldcUart/msgBuffer_reg[2][5]/C
                         clock pessimism             -0.279     2.075    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.105     2.180    bldcUart/msgBuffer_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[1][5]/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.264%)  route 0.296ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.565     1.808    bldcUart/clk_48mhz
    SLICE_X47Y49         FDRE                                         r  bldcUart/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.949 r  bldcUart/buffer_reg[0][5]/Q
                         net (fo=5, routed)           0.296     2.245    bldcUart/buffer_reg[0][5]
    SLICE_X46Y50         FDSE                                         r  bldcUart/buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.833     2.355    bldcUart/clk_48mhz
    SLICE_X46Y50         FDSE                                         r  bldcUart/buffer_reg[1][5]/C
                         clock pessimism             -0.279     2.076    
    SLICE_X46Y50         FDSE (Hold_fdse_C_D)         0.059     2.135    bldcUart/buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bldcUart/msgBuffer_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.587%)  route 0.522ns (71.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.805    bldcUart/clk_48mhz
    SLICE_X46Y54         FDRE                                         r  bldcUart/msgBuffer_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     1.969 r  bldcUart/msgBuffer_reg[1][0]/Q
                         net (fo=1, routed)           0.135     2.104    bldcUart/msgBuffer_reg[1][0]
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.149 r  bldcUart/outData[0]_INST_0/O
                         net (fo=1, routed)           0.387     2.536    uout/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB18_X1Y18         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.878     2.401    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y18         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.279     2.122    
    RAMB18_X1Y18         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.418    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/asciiVal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.254ns (51.875%)  route 0.236ns (48.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.567     1.810    bldcUart/clk_48mhz
    SLICE_X50Y49         FDRE                                         r  bldcUart/buffer_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.974 r  bldcUart/buffer_reg[1][1]/Q
                         net (fo=2, routed)           0.095     2.069    bldcUart/buffer_reg[1][1]
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.114 r  bldcUart/asciiVal[1]_i_2/O
                         net (fo=1, routed)           0.140     2.255    bldcUart/asciiVal[1]_i_2_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.045     2.300 r  bldcUart/asciiVal[1]_i_1/O
                         net (fo=1, routed)           0.000     2.300    bldcUart/buffer[1]
    SLICE_X51Y50         FDRE                                         r  bldcUart/asciiVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.835     2.358    bldcUart/clk_48mhz
    SLICE_X51Y50         FDRE                                         r  bldcUart/asciiVal_reg[1]/C
                         clock pessimism             -0.279     2.079    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.091     2.170    bldcUart/asciiVal_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uout/FSM_onehot_reqState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.894%)  route 0.305ns (62.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.567     1.810    uout/clk_48mhz
    SLICE_X48Y48         FDRE                                         r  uout/FSM_onehot_reqState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.951 f  uout/FSM_onehot_reqState_reg[2]/Q
                         net (fo=4, routed)           0.305     2.256    uout/FSM_onehot_reqState_reg_n_0_[2]
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.045     2.301 r  uout/ack_i_1/O
                         net (fo=1, routed)           0.000     2.301    uout/ack_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  uout/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.833     2.355    uout/clk_48mhz
    SLICE_X44Y51         FDRE                                         r  uout/ack_reg/C
                         clock pessimism             -0.279     2.076    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092     2.168    uout/ack_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[3][5]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.455%)  route 0.324ns (63.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.567     1.810    bldcUart/clk_48mhz
    SLICE_X48Y49         FDSE                                         r  bldcUart/buffer_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDSE (Prop_fdse_C_Q)         0.141     1.951 r  bldcUart/buffer_reg[3][5]/Q
                         net (fo=4, routed)           0.324     2.275    bldcUart/buffer_reg[3][5]
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.045     2.320 r  bldcUart/msgBuffer[0][5]_i_1/O
                         net (fo=1, routed)           0.000     2.320    bldcUart/msgBuffer[0][5]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  bldcUart/msgBuffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.833     2.356    bldcUart/clk_48mhz
    SLICE_X48Y54         FDRE                                         r  bldcUart/msgBuffer_reg[0][5]/C
                         clock pessimism             -0.279     2.077    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092     2.169    bldcUart/msgBuffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uin/FSM_onehot_reqState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.805    uin/clk_48mhz
    SLICE_X36Y52         FDRE                                         r  uin/FSM_onehot_reqState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.946 f  uin/FSM_onehot_reqState_reg[2]/Q
                         net (fo=4, routed)           0.076     2.022    uin/FSM_onehot_reqState_reg_n_0_[2]
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.045     2.067 r  uin/ack_i_1/O
                         net (fo=1, routed)           0.000     2.067    uin/ack_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  uin/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.830     2.353    uin/clk_48mhz
    SLICE_X37Y52         FDRE                                         r  uin/ack_reg/C
                         clock pessimism             -0.535     1.818    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.092     1.910    uin/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.563%)  route 0.143ns (50.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.565     1.808    bldcUart/clk_48mhz
    SLICE_X48Y50         FDRE                                         r  bldcUart/buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.949 r  bldcUart/buffer_reg[0][0]/Q
                         net (fo=4, routed)           0.143     2.093    bldcUart/buffer_reg[0][0]
    SLICE_X51Y51         FDRE                                         r  bldcUart/buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.835     2.358    bldcUart/clk_48mhz
    SLICE_X51Y51         FDRE                                         r  bldcUart/buffer_reg[1][0]/C
                         clock pessimism             -0.513     1.845    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.070     1.915    bldcUart/buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uin/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.564     1.807    uin/clk_48mhz
    SLICE_X42Y49         FDRE                                         r  uin/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.971 f  uin/counter_reg[0]/Q
                         net (fo=2, routed)           0.175     2.146    uin/counter_reg[0]
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.191 r  uin/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.191    uin/counter[0]_i_4_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.336 r  uin/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.337    uin/counter_reg[0]_i_2_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.390 r  uin/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.390    uin/counter_reg[4]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  uin/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.832     2.354    uin/clk_48mhz
    SLICE_X42Y50         FDRE                                         r  uin/counter_reg[4]/C
                         clock pessimism             -0.279     2.075    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     2.209    uin/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_48
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y20    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y20    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y18    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y18    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0   CLKOUT_48_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X1Y16     dbc/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X1Y14     segDisp/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X50Y57    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X50Y57    FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X60Y60    ampData_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X60Y60    ampData_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X50Y57    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X58Y57    ampData_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X60Y60    ampData_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X60Y60    ampData_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack       16.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.456ns (29.876%)  route 1.070ns (70.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 26.636 - 20.833 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.553     6.104    uin/clk_48mhz
    SLICE_X35Y52         FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     6.560 f  uin/RST_reg/Q
                         net (fo=1, routed)           1.070     7.630    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y20         FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.483    26.636    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y20         FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.239    26.874    
                         clock uncertainty           -0.075    26.800    
    RAMB18_X1Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.432    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                 16.802    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.600%)  route 0.943ns (67.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 26.646 - 20.833 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.570     6.121    uout/clk_48mhz
    SLICE_X48Y45         FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     6.577 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.943     7.520    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y18         FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.494    26.646    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y18         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.326    26.972    
                         clock uncertainty           -0.075    26.898    
    RAMB18_X1Y18         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    24.530    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.530    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 17.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.916%)  route 0.474ns (77.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.561     1.804    uin/clk_48mhz
    SLICE_X35Y52         FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.945 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.474     2.420    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y20         FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.877     2.400    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y20         FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.284     2.116    
    RAMB18_X1Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.527    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.935%)  route 0.474ns (77.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.566     1.809    uout/clk_48mhz
    SLICE_X48Y45         FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.950 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.474     2.424    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y18         FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.879     2.402    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y18         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.533     1.869    
    RAMB18_X1Y18         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.280    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.144    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk
  To Clock:  CLKOUT_48

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 1.704ns (24.724%)  route 5.189ns (75.276%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.294     5.850    uin/RsRx
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.974 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     6.237    uin/state[3]_i_6_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.361 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.632     6.993    uin/state[3]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.449     5.768    uin/clk_48mhz
    SLICE_X44Y49         FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 1.704ns (24.724%)  route 5.189ns (75.276%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.294     5.850    uin/RsRx
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.974 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     6.237    uin/state[3]_i_6_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.361 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.632     6.993    uin/state[3]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.449     5.768    uin/clk_48mhz
    SLICE_X44Y49         FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.883ns  (logic 1.704ns (24.760%)  route 5.179ns (75.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.294     5.850    uin/RsRx
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.974 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     6.237    uin/state[3]_i_6_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.361 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.622     6.983    uin/state[3]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.448     5.767    uin/clk_48mhz
    SLICE_X43Y49         FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.883ns  (logic 1.704ns (24.760%)  route 5.179ns (75.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.294     5.850    uin/RsRx
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.974 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     6.237    uin/state[3]_i_6_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.361 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.622     6.983    uin/state[3]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.448     5.767    uin/clk_48mhz
    SLICE_X43Y49         FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/WREN_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.533ns  (logic 1.704ns (26.087%)  route 4.829ns (73.913%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.972     5.528    uin/RsRx
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.652 f  uin/WREN_i_3/O
                         net (fo=1, routed)           0.857     6.509    uin/WREN_i_3_n_0
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.633 r  uin/WREN_i_1/O
                         net (fo=1, routed)           0.000     6.633    uin/WREN_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  uin/WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.439     5.758    uin/clk_48mhz
    SLICE_X44Y51         FDRE                                         r  uin/WREN_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.456ns (26.626%)  route 4.013ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.013     5.569    uin/RsRx
    SLICE_X45Y51         FDRE                                         r  uin/DI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.439     5.758    uin/clk_48mhz
    SLICE_X45Y51         FDRE                                         r  uin/DI_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.419ns  (logic 1.456ns (26.873%)  route 3.963ns (73.127%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.963     5.519    uin/RsRx
    SLICE_X47Y50         FDRE                                         r  uin/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.439     5.758    uin/clk_48mhz
    SLICE_X47Y50         FDRE                                         r  uin/DI_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 1.575ns (29.473%)  route 3.769ns (70.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.551 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           3.769     5.320    dbc/raw[1]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     5.444 r  dbc/counterArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000     5.444    dbc/counterArray[1][2]_i_1_n_0
    SLICE_X53Y46         FDRE                                         r  dbc/counterArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.452     5.771    dbc/clk_48mhz
    SLICE_X53Y46         FDRE                                         r  dbc/counterArray_reg[1][2]/C

Slack:                    inf
  Source:                 btnD
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.327ns  (logic 1.576ns (29.594%)  route 3.750ns (70.406%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U17                                               0.000     0.100 r  btnD (IN)
                         net (fo=0)                   0.000     0.100    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.552 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           3.750     5.303    dbc/raw[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.124     5.427 r  dbc/counterArray[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.427    dbc/counterArray[0][1]_i_1_n_0
    SLICE_X52Y46         FDRE                                         r  dbc/counterArray_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.452     5.771    dbc/clk_48mhz
    SLICE_X52Y46         FDRE                                         r  dbc/counterArray_reg[0][1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 1.456ns (27.528%)  route 3.834ns (72.472%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.834     5.390    uin/RsRx
    SLICE_X44Y50         FDRE                                         r  uin/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.439     5.758    uin/clk_48mhz
    SLICE_X44Y50         FDRE                                         r  uin/DI_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.723ns  (logic 0.264ns (15.343%)  route 1.459ns (84.657%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.459     1.778    dbc/raw[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  dbc/counterArray[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    dbc/counterArray[2][0]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  dbc/counterArray_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X50Y45         FDRE                                         r  dbc/counterArray_reg[2][0]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.264ns (15.308%)  route 1.463ns (84.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.463     1.782    dbc/raw[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  dbc/counterArray[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    dbc/counterArray[2][1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  dbc/counterArray_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X50Y45         FDRE                                         r  dbc/counterArray_reg[2][1]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.267ns (15.028%)  route 1.509ns (84.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.831    dbc/raw[3]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.876 r  dbc/counterArray[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dbc/counterArray[3][0]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  dbc/counterArray_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X50Y46         FDRE                                         r  dbc/counterArray_reg[3][0]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.267ns (14.994%)  route 1.513ns (85.006%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           1.513     1.835    dbc/raw[3]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  dbc/counterArray[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dbc/counterArray[3][1]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  dbc/counterArray_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X50Y46         FDRE                                         r  dbc/counterArray_reg[3][1]/C

Slack:                    inf
  Source:                 btnD
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.266ns (14.835%)  route 1.525ns (85.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U17                                               0.000     0.100 r  btnD (IN)
                         net (fo=0)                   0.000     0.100    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.321 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           1.525     1.845    dbc/raw[0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  dbc/counterArray[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    dbc/counterArray[0][0]_i_1_n_0
    SLICE_X51Y46         FDRE                                         r  dbc/counterArray_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X51Y46         FDRE                                         r  dbc/counterArray_reg[0][0]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.264ns (14.588%)  route 1.547ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.547     1.867    dbc/raw[1]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.912 r  dbc/counterArray[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    dbc/counterArray[1][0]_i_1_n_0
    SLICE_X53Y46         FDRE                                         r  dbc/counterArray_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X53Y46         FDRE                                         r  dbc/counterArray_reg[1][0]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.264ns (14.580%)  route 1.548ns (85.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.548     1.868    dbc/raw[1]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  dbc/counterArray[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    dbc/counterArray[1][1]_i_1_n_0
    SLICE_X53Y46         FDRE                                         r  dbc/counterArray_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X53Y46         FDRE                                         r  dbc/counterArray_reg[1][1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.224ns (12.311%)  route 1.598ns (87.689%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.324 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          1.598     1.922    uin/RsRx
    SLICE_X43Y51         FDRE                                         r  uin/DI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.832     2.354    uin/clk_48mhz
    SLICE_X43Y51         FDRE                                         r  uin/DI_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.255ns (13.910%)  route 1.575ns (86.090%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.575     1.885    dbc/raw[4]
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.930 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.838     2.360    dbc/clk_48mhz
    SLICE_X50Y47         FDRE                                         r  dbc/counterArray_reg[4][2]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.264ns (14.411%)  route 1.570ns (85.589%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.890    dbc/raw[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.935 r  dbc/counterArray[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    dbc/counterArray[2][2]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  dbc/counterArray_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.837     2.359    dbc/clk_48mhz
    SLICE_X50Y45         FDRE                                         r  dbc/counterArray_reg[2][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT_48
  To Clock:  uart_clk

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[8]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.646ns  (logic 4.084ns (32.296%)  route 8.562ns (67.704%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          1.957     8.523    setType
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  led_OBUF[8]_inst_i_1/O
                         net (fo=98, routed)          6.605    15.251    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.755 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.755    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[11]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.314ns (37.523%)  route 7.183ns (62.477%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          1.971     8.537    setType
    SLICE_X59Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.689 r  led_OBUF[11]_inst_i_1/O
                         net (fo=105, routed)         5.212    13.900    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    17.606 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.606    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[9]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.878ns  (logic 4.318ns (39.697%)  route 6.560ns (60.303%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          1.957     8.523    setType
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.152     8.675 r  led_OBUF[9]_inst_i_1/O
                         net (fo=100, routed)         4.603    13.278    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    16.988 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.988    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[10]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.821ns  (logic 4.105ns (41.801%)  route 5.716ns (58.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          1.957     8.523    setType
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.647 r  led_OBUF[10]_inst_i_1/O
                         net (fo=58, routed)          3.759    12.406    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.931 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.931    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[15]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 4.337ns (48.944%)  route 4.525ns (51.056%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          1.956     8.522    setType
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.152     8.674 r  led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          2.569    11.242    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    14.972 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.972    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            RsTx
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 3.974ns (45.161%)  route 4.825ns (54.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.570     6.121    uout/clk_48mhz
    SLICE_X49Y45         FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.577 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           4.825    11.403    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.920 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.920    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[13]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 4.317ns (49.352%)  route 4.431ns (50.648%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          2.328     8.894    setType
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.152     9.046 r  led_OBUF[13]_inst_i_1/O
                         net (fo=26, routed)          2.103    11.149    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    14.858 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.858    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[12]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.526ns  (logic 4.098ns (48.066%)  route 4.428ns (51.934%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.559     6.110    bldcUart/clk_48mhz
    SLICE_X48Y52         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     6.566 r  bldcUart/setType_reg/Q
                         net (fo=40, routed)          2.328     8.894    setType
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.124     9.018 r  led_OBUF[12]_inst_i_1/O
                         net (fo=110, routed)         2.100    11.118    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.636 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.636    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 ampData_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 3.961ns (47.029%)  route 4.461ns (52.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.555     6.106    CLKOUT_48_BUFG
    SLICE_X44Y56         FDRE                                         r  ampData_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  ampData_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.461    11.023    ampData_reg[2]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.528 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.528    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 ampData_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[6]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 4.024ns (47.881%)  route 4.380ns (52.119%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         1.554     6.105    CLKOUT_48_BUFG
    SLICE_X46Y58         FDRE                                         r  ampData_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.518     6.623 r  ampData_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           4.380    11.003    ampData_reg[8]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.509 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.509    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segDisp/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.345ns (69.743%)  route 0.584ns (30.257%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.594     1.837    segDisp/clk_48mhz
    SLICE_X63Y50         FDSE                                         r  segDisp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDSE (Prop_fdse_C_Q)         0.141     1.978 r  segDisp/an_reg[0]/Q
                         net (fo=1, routed)           0.584     2.562    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.766 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.766    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.341ns (66.771%)  route 0.668ns (33.229%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.594     1.837    segDisp/clk_48mhz
    SLICE_X65Y51         FDSE                                         r  segDisp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.141     1.978 r  segDisp/an_reg[1]/Q
                         net (fo=1, routed)           0.668     2.646    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.846 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.846    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.365ns (67.351%)  route 0.662ns (32.649%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.594     1.837    segDisp/clk_48mhz
    SLICE_X63Y50         FDSE                                         r  segDisp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDSE (Prop_fdse_C_Q)         0.141     1.978 r  segDisp/an_reg[2]/Q
                         net (fo=1, routed)           0.662     2.640    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.864 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.864    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 rpmData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[12]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.405ns (66.316%)  route 0.714ns (33.684%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.587     1.830    CLKOUT_48_BUFG
    SLICE_X58Y66         FDRE                                         r  rpmData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  rpmData_reg[6]/Q
                         net (fo=1, routed)           0.173     2.144    rpmData__0[6]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.045     2.189 r  led_OBUF[12]_inst_i_1/O
                         net (fo=110, routed)         0.541     2.730    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.949 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.949    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.375ns (65.083%)  route 0.738ns (34.917%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.594     1.837    segDisp/clk_48mhz
    SLICE_X64Y51         FDRE                                         r  segDisp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     2.001 r  segDisp/an_reg[3]/Q
                         net (fo=1, routed)           0.738     2.739    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.951 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.951    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 rpmData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[14]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.402ns (65.744%)  route 0.731ns (34.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.591     1.834    CLKOUT_48_BUFG
    SLICE_X58Y59         FDRE                                         r  rpmData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  rpmData_reg[8]/Q
                         net (fo=1, routed)           0.218     2.193    rpmData__0[8]
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.238 r  led_OBUF[14]_inst_i_1/O
                         net (fo=60, routed)          0.513     2.751    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.967 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.967    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.353ns (63.120%)  route 0.790ns (36.880%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.593     1.836    segDisp/clk_48mhz
    SLICE_X63Y54         FDSE                                         r  segDisp/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDSE (Prop_fdse_C_Q)         0.141     1.977 r  segDisp/seg_reg[0]/Q
                         net (fo=1, routed)           0.790     2.768    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.979 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.979    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.394ns (63.689%)  route 0.795ns (36.311%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.593     1.836    segDisp/clk_48mhz
    SLICE_X64Y54         FDSE                                         r  segDisp/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDSE (Prop_fdse_C_Q)         0.164     2.000 r  segDisp/seg_reg[1]/Q
                         net (fo=1, routed)           0.795     2.795    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.025 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.025    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[6]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.373ns (62.197%)  route 0.835ns (37.803%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.594     1.837    segDisp/clk_48mhz
    SLICE_X63Y52         FDRE                                         r  segDisp/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  segDisp/seg_reg[6]/Q
                         net (fo=1, routed)           0.835     2.813    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.045 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.045    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 rpmData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[13]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.455ns (65.524%)  route 0.766ns (34.476%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=277, routed)         0.587     1.830    CLKOUT_48_BUFG
    SLICE_X58Y66         FDRE                                         r  rpmData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  rpmData_reg[7]/Q
                         net (fo=1, routed)           0.221     2.192    rpmData__0[7]
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.044     2.236 r  led_OBUF[13]_inst_i_1/O
                         net (fo=26, routed)          0.545     2.781    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.270     4.052 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.052    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.711    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





