[1] R. C. Baumann. Radiation-induced soft errors in advanced
semiconductor technologies. IEEE Transactions on Device
and Materials Reliability, 5(3):305–316, Sept 2005.
[2] A. Biswas, P. Racunas, R. Cheveresan, J. Emer, S. S.
Mukherjee, and R. Rangan. Computing architectural
vulnerability factors for address-based structures. In
Proceedings of the 32Nd Annual International Symposium
on Computer Architecture (ISCA), pages 532–543, 2005.
[3] T. Calin, M. Nicolaidis, and R. Velazco. Upset hardened
memory design for submicron CMOS technology. IEEE
Transactions on Nuclear Science, pages 2874–2878, 1996.

[4] T. E. Carlson, W. Heirman, S. Eyerman, I. Hur, and
L. Eeckhout. An evaluation of high-level mechanistic core
models. ACM Transactions on Architecture and Code
Optimization (TACO), 11(3):28, 2014.

[5] J. Chen and L. K. John. Eﬃcient program scheduling for
heterogeneous multi-core processors. In Proceedings of the
46th Annual Design Automation Conference (DAC), pages
927–930, 2009.

[6] N. Chitlur, G. Srinivasa, S. Hahn, P. K. Gupta, D. Reddy,
D. Koufaty, P. Brett, A. Prabhakaran, L. Zhao, N. Ijih,
S. Subhaschandra, S. Grover, X. Jiang, and R. Iyer.
Quickia: Exploring heterogeneous architectures on real
prototypes. In Proceedings of the High Performance
Computer Architecture (HPCA), pages 1–8, 2012.
[7] S. Eyerman and L. Eeckhout. System-level performance
metrics for multiprogram workloads. IEEE Micro,
28(3):42–53, 2008.


[8] P. Greenhalgh. Big.LITTLE processing with ARM
Cortex-A15 & Cortex-A7: Improving energy eﬃciency in
high-performance mobile platforms.
http://www.arm.com/files/downloads/big LITTLE Final Final.pdf,
September 2011.

[9] D. Koufaty, D. Reddy, and S. Hahn. Bias scheduling in
heterogeneous multi-core architectures. In Proceedings of
the 5th European Conference on Computer Systems, pages
125–138, 2010.
[10] R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and
D. M. Tullsen. Single-ISA heterogeneous multi-core
architectures: The potential for processor power reduction.
In 36th International Symposium on Microarchitecture
(MICRO), pages 81–92, 2003.
[11] R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi,
and K. I. Farkas. Single-ISA heterogeneous multi-core
architectures for multithreaded workload performance. In
Proceedings of the 31st Annual International Symposium
on Computer Architecture (ISCA), pages 64–75, 2004.
[12] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M.
Tullsen, and N. P. Jouppi. McPAT: An integrated power,
area, and timing modeling framework for multicore and
manycore architectures. In Proceedings of the IEEE/ACM
International Symposium on Microarchitecture (MICRO),
pages 469–480, December 2009.
[13] X. Li, S. V. Adve, P. Bose, and J. A. Rivers. Online
estimation of architectural vulnerability factor for soft
errors. In Proceedings of the 35th Annual International
Symposium on Computer Architecture (ISCA), pages
341–352, 2008.
[14] D. Lide, L. Bin, and P. Lu. Versatile prediction and fast
estimation of architectural vulnerability factor from
processor performance metrics. In Proceedings of the 15th
International Symposium on High Performance Computer
Architecture (HPCA), pages 129–140, 2009.
[15] A. Lukefahr, S. Padmanabha, R. Das, F. M. Sleiman,
R. Dreslinski, T. Wenisch, and S. Mahlke. Composite cores:
Pushing heterogeneity into a core. In Proceedings of the
ACM/IEEE International Symposium on Microarchitecture
(MICRO), pages 317–328, 2012.
[16] S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and
T. Austin. A systematic methodology to compute the
architectural vulnerability factors for a high-performance
microprocessor. In Proceedings of the 36th Annual

IEEE/ACM International Symposium on Microarchitecture
(MICRO), pages 29–40, 2003.
[17] T. S. Muthukaruppan, A. Pathania, and T. Mitra. Price
theory based power management for heterogeneous
multi-cores. In International Conference on Architectural
Support for Programming Languages and Operating
Systems (ASPLOS), pages 161–176, 2014.
[18] A. A. Nair, S. Eyerman, L. Eeckhout, and L. K. John. A
first-order mechanistic model for architectural vulnerability
factor. In Proceedings of the 39th Annual International
Symposium on Computer Architecture (ISCA), pages
273–284, 2012.
[19] A. A. Nair, L. K. John, and L. Eeckhout. AVF stressmark:
Towards an automated methodology for bounding the
worst-case vulnerability to soft errors. In Proceedings of the
43rd Annual International Symposium on
Microarchitecture (MICRO), pages 125–136, 2010.
[20] M. Nicolaidis. Design for soft error mitigation. IEEE
Transactions on Device and Materials Reliability,
5(3):405–418, 2005.
[21] NVidia. Variable SMP – a multi-core CPU architecture for
low power and high performance.
http://www.nvidia.com/content/PDF/tegra white papers/VariableSMP-A-Multi-Core-CPU-Architecture-for-Low-Power-andHigh-Performance.pdf,
2011.
[22] D. Shelepov, J. C. Saez Alcaide, S. Jeﬀery, A. Fedorova,
N. Perez, Z. F. Huang, S. Blagodurov, and V. Kumar. Hass:
a scheduler for heterogeneous multicore systems. ACM
SIGOPS Operating Systems Review, 43(2):66–75, 2009.
[23]

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder.
Automatically characterizing large scale program behavior.
In Proceedings of the 10th International Conference on
Architectural Support for Programming Languages and
Operating Systems (ASPLOS), pages 45–57, 2002.



[24] P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and
L. Alvisi. Modeling the eﬀect of technology trends on the
soft error rate of combinational logic. In Proceedings of the
International Conference on Dependable Systems and
Networks, pages 389–398, 2002.
[25] N. K. Soundararajan, A. Parashar, and
A. Sivasubramaniam. Mechanisms for bounding
vulnerabilities of processor structures. In Proceedings of the
34th Annual International Symposium on Computer
Architecture (ISCA), pages 506–515, 2007.
[26] V. Sridharan and D. R. Kaeli. Using hardware vulnerability
factors to enhance AVF analysis. In Proceedings of the 37th
Annual International Symposium on Computer
Architecture (ISCA), pages 461–472, 2010.
[27] R. Uma, V. Vijayan, M. Mohanapriya, and S. Paul. Area,
delay and power comparison of adder topologies.
International Journal of VLSI design & Communication
Systems (VLSICS), 3(1), 2012.
[28] K. Van Craeynest, A. Jaleel, L. Eeckhout, P. Narvaez, and
J. Emer. Scheduling heterogeneous multi-cores through
performance impact estimation (PIE). In Proceedings of the
39th Annual International Symposium on Computer
Architecture (ISCA), pages 213–224, 2012.
[29] K. R. Walcott, G. Humphreys, and S. Gurumurthi.
Dynamic prediction of architectural vulnerability from
microarchitectural state. In Proceedings of the 34th Annual
International Symposium on Computer Architecture
(ISCA), pages 516–527, 2007.
[30] C. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt.
Techniques to reduce the soft error rate of a
high-performance microprocessor. In Proceedings of the
31st Annual International Symposium on Computer
Architecture (ISCA), pages 264–275, 2004.
[31] Y. Zhu, M. Halpern, and V. J. Reddi. Event-based
scheduling for energy-eﬃcient QoS (eQoS) in mobile web
applications. In 21st International Symposium on High
Performance Computer Architecture (HPCA), pages
137–149, 2015.