{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1360967254360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1360967254362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:27:33 2013 " "Processing started: Fri Feb 15 17:27:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1360967254362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1360967254362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wddl_gates -c wddl_gates --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off wddl_gates -c wddl_gates --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1360967254363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1360967254681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddland.v 1 1 " "Found 1 design units, including 1 entities, in source file wddland.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddland " "Found entity 1: wddland" {  } { { "wddland.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddland.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precharge_input.v 1 1 " "Found 1 design units, including 1 entities, in source file precharge_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 precharge_input " "Found entity 1: precharge_input" {  } { { "precharge_input.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/precharge_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddland_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wddland_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddland_tb " "Found entity 1: wddland_tb" {  } { { "wddland_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddland_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflops.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflops.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflops.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/dflipflops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prechargeinput_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file prechargeinput_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 prechargeinput_tb " "Found entity 1: prechargeinput_tb" {  } { { "prechargeinput_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/prechargeinput_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_or.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_or " "Found entity 1: wddl_or" {  } { { "wddl_or.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_or_tb " "Found entity 1: wddl_or_tb" {  } { { "wddl_or_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_or_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_dflipflop " "Found entity 1: wddl_dflipflop" {  } { { "wddl_dflipflop.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_dflipflop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_dflipflop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_dflipflop_tb " "Found entity 1: wddl_dflipflop_tb" {  } { { "wddl_dflipflop_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967254881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967254881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wddl_dflipflop " "Elaborating entity \"wddl_dflipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1360967254990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "precharge_input precharge_input:input_d " "Elaborating entity \"precharge_input\" for hierarchy \"precharge_input:input_d\"" {  } { { "wddl_dflipflop.v" "input_d" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1360967254997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop dflipflop:flop1 " "Elaborating entity \"dflipflop\" for hierarchy \"dflipflop:flop1\"" {  } { { "wddl_dflipflop.v" "flop1" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1360967255002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1360967255115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:27:35 2013 " "Processing ended: Fri Feb 15 17:27:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1360967255115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1360967255115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1360967255115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1360967255115 ""}
