digraph "0_radare2_b35530fa0681b27eba084de5527037ebfb397422@pointer" {
"1000221" [label="(Call,opcode_desc->handler (anal, op, buf, len, &fail, cpu))"];
"1000101" [label="(MethodParameterIn,RAnal *anal)"];
"1000130" [label="(Call,memset (op, 0, sizeof (RAnalOp)))"];
"1000102" [label="(MethodParameterIn,RAnalOp *op)"];
"1000119" [label="(Call,(buf[1] << 8) | buf[0])"];
"1000120" [label="(Call,buf[1] << 8)"];
"1000104" [label="(MethodParameterIn,const ut8 *buf)"];
"1000110" [label="(Call,len < 2)"];
"1000105" [label="(MethodParameterIn,int len)"];
"1000106" [label="(MethodParameterIn,CPU_MODEL *cpu)"];
"1000226" [label="(Call,&fail)"];
"1000131" [label="(Identifier,op)"];
"1000117" [label="(Call,ins = (buf[1] << 8) | buf[0])"];
"1000223" [label="(Identifier,op)"];
"1000137" [label="(Identifier,op)"];
"1000221" [label="(Call,opcode_desc->handler (anal, op, buf, len, &fail, cpu))"];
"1000104" [label="(MethodParameterIn,const ut8 *buf)"];
"1000111" [label="(Identifier,len)"];
"1000102" [label="(MethodParameterIn,RAnalOp *op)"];
"1000118" [label="(Identifier,ins)"];
"1000175" [label="(Block,)"];
"1000120" [label="(Call,buf[1] << 8)"];
"1000106" [label="(MethodParameterIn,CPU_MODEL *cpu)"];
"1000101" [label="(MethodParameterIn,RAnal *anal)"];
"1000224" [label="(Identifier,buf)"];
"1000130" [label="(Call,memset (op, 0, sizeof (RAnalOp)))"];
"1000125" [label="(Call,buf[0])"];
"1000115" [label="(Identifier,NULL)"];
"1000121" [label="(Call,buf[1])"];
"1000132" [label="(Literal,0)"];
"1000126" [label="(Identifier,buf)"];
"1000222" [label="(Identifier,anal)"];
"1000110" [label="(Call,len < 2)"];
"1000230" [label="(Identifier,fail)"];
"1000109" [label="(ControlStructure,if (len < 2))"];
"1000105" [label="(MethodParameterIn,int len)"];
"1000133" [label="(Call,sizeof (RAnalOp))"];
"1000225" [label="(Identifier,len)"];
"1000228" [label="(Identifier,cpu)"];
"1000119" [label="(Call,(buf[1] << 8) | buf[0])"];
"1000112" [label="(Literal,2)"];
"1000107" [label="(Block,)"];
"1000360" [label="(MethodReturn,static OPCODE_DESC*)"];
"1000124" [label="(Literal,8)"];
"1000221" -> "1000175"  [label="AST: "];
"1000221" -> "1000228"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000223" -> "1000221"  [label="AST: "];
"1000224" -> "1000221"  [label="AST: "];
"1000225" -> "1000221"  [label="AST: "];
"1000226" -> "1000221"  [label="AST: "];
"1000228" -> "1000221"  [label="AST: "];
"1000230" -> "1000221"  [label="CFG: "];
"1000221" -> "1000360"  [label="DDG: len"];
"1000221" -> "1000360"  [label="DDG: opcode_desc->handler (anal, op, buf, len, &fail, cpu)"];
"1000221" -> "1000360"  [label="DDG: op"];
"1000221" -> "1000360"  [label="DDG: &fail"];
"1000221" -> "1000360"  [label="DDG: cpu"];
"1000221" -> "1000360"  [label="DDG: anal"];
"1000221" -> "1000360"  [label="DDG: buf"];
"1000101" -> "1000221"  [label="DDG: anal"];
"1000130" -> "1000221"  [label="DDG: op"];
"1000102" -> "1000221"  [label="DDG: op"];
"1000119" -> "1000221"  [label="DDG: buf[0]"];
"1000120" -> "1000221"  [label="DDG: buf[1]"];
"1000104" -> "1000221"  [label="DDG: buf"];
"1000110" -> "1000221"  [label="DDG: len"];
"1000105" -> "1000221"  [label="DDG: len"];
"1000106" -> "1000221"  [label="DDG: cpu"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000360"  [label="DDG: anal"];
"1000130" -> "1000107"  [label="AST: "];
"1000130" -> "1000133"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000133" -> "1000130"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000130" -> "1000360"  [label="DDG: memset (op, 0, sizeof (RAnalOp))"];
"1000130" -> "1000360"  [label="DDG: op"];
"1000102" -> "1000130"  [label="DDG: op"];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000360"  [label="DDG: op"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000125"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000125" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000119" -> "1000360"  [label="DDG: buf[0]"];
"1000119" -> "1000360"  [label="DDG: buf[1] << 8"];
"1000119" -> "1000117"  [label="DDG: buf[1] << 8"];
"1000119" -> "1000117"  [label="DDG: buf[0]"];
"1000120" -> "1000119"  [label="DDG: buf[1]"];
"1000120" -> "1000119"  [label="DDG: 8"];
"1000104" -> "1000119"  [label="DDG: buf"];
"1000120" -> "1000124"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000126" -> "1000120"  [label="CFG: "];
"1000120" -> "1000360"  [label="DDG: buf[1]"];
"1000104" -> "1000120"  [label="DDG: buf"];
"1000104" -> "1000100"  [label="AST: "];
"1000104" -> "1000360"  [label="DDG: buf"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000115" -> "1000110"  [label="CFG: "];
"1000118" -> "1000110"  [label="CFG: "];
"1000110" -> "1000360"  [label="DDG: len < 2"];
"1000110" -> "1000360"  [label="DDG: len"];
"1000105" -> "1000110"  [label="DDG: len"];
"1000105" -> "1000100"  [label="AST: "];
"1000105" -> "1000360"  [label="DDG: len"];
"1000106" -> "1000100"  [label="AST: "];
"1000106" -> "1000360"  [label="DDG: cpu"];
}
