// Seed: 641232681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_1 = id_6;
  reg id_6;
  always @(!id_6) begin
    id_6 <= id_6;
    id_6 = #id_7 1'h0;
  end
endmodule
