
pro_2_ultasonic_wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000344  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004d0  080004d0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004d0  080004d0  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004d0  080004d0  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004d0  080004d0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004d0  080004d0  000014d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004d4  080004d4  000014d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004d8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          0000022c  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000230  20000230  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ab6  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004eb  00000000  00000000  00002aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000120  00000000  00000000  00002fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c1  00000000  00000000  000030f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001272  00000000  00000000  000031b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000015aa  00000000  00000000  0000442b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000045dc  00000000  00000000  000059d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00009fb1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000314  00000000  00000000  00009ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0000a308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080004b8 	.word	0x080004b8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	080004b8 	.word	0x080004b8

080001cc <main>:

volatile uint32_t echo_state = 0;   // <-- WATCH THIS VARIABLE
volatile uint32_t trig_pulse = 0;   // OPTIONAL for debugging

int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
    Systick_Init();
 80001d0:	f000 f8b0 	bl	8000334 <Systick_Init>

    // Enable GPIOA clock
    RCC->AHB2ENR |= (1 << 0);
 80001d4:	4b29      	ldr	r3, [pc, #164]	@ (800027c <main+0xb0>)
 80001d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80001d8:	4a28      	ldr	r2, [pc, #160]	@ (800027c <main+0xb0>)
 80001da:	f043 0301 	orr.w	r3, r3, #1
 80001de:	6493      	str	r3, [r2, #72]	@ 0x48

    // PA5 = TRIG (output)
    GPIOA->MODER &= ~(3 << (5*2));
 80001e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80001ea:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80001ee:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1 << (5*2));
 80001f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80001fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001fe:	6013      	str	r3, [r2, #0]

    // PA6 = ECHO (input)
    GPIOA->MODER &= ~(3 << (6*2));  // input mode
 8000200:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800020a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800020e:	6013      	str	r3, [r2, #0]

    while(1)
    {
        // 1) Send TRIG pulse
        GPIOA->ODR &= ~(1 << 5);
 8000210:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000214:	695b      	ldr	r3, [r3, #20]
 8000216:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800021a:	f023 0320 	bic.w	r3, r3, #32
 800021e:	6153      	str	r3, [r2, #20]
        delay_us(2);
 8000220:	2002      	movs	r0, #2
 8000222:	f000 f8d1 	bl	80003c8 <delay_us>
        GPIOA->ODR |=  (1 << 5);
 8000226:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000230:	f043 0320 	orr.w	r3, r3, #32
 8000234:	6153      	str	r3, [r2, #20]
        delay_us(10);
 8000236:	200a      	movs	r0, #10
 8000238:	f000 f8c6 	bl	80003c8 <delay_us>
        GPIOA->ODR &= ~(1 << 5);
 800023c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000240:	695b      	ldr	r3, [r3, #20]
 8000242:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000246:	f023 0320 	bic.w	r3, r3, #32
 800024a:	6153      	str	r3, [r2, #20]

        trig_pulse++;  // just to see activity
 800024c:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <main+0xb4>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	3301      	adds	r3, #1
 8000252:	4a0b      	ldr	r2, [pc, #44]	@ (8000280 <main+0xb4>)
 8000254:	6013      	str	r3, [r2, #0]

        // 2) Read ECHO pin into variable
        echo_state = (GPIOA->IDR & (1 << 6)) ? 1 : 0;
 8000256:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800025a:	691b      	ldr	r3, [r3, #16]
 800025c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000260:	2b00      	cmp	r3, #0
 8000262:	bf14      	ite	ne
 8000264:	2301      	movne	r3, #1
 8000266:	2300      	moveq	r3, #0
 8000268:	b2db      	uxtb	r3, r3
 800026a:	461a      	mov	r2, r3
 800026c:	4b05      	ldr	r3, [pc, #20]	@ (8000284 <main+0xb8>)
 800026e:	601a      	str	r2, [r3, #0]

        delay_ms(5);  // avoid too fast running
 8000270:	2005      	movs	r0, #5
 8000272:	f000 f88f 	bl	8000394 <delay_ms>
        GPIOA->ODR &= ~(1 << 5);
 8000276:	bf00      	nop
 8000278:	e7ca      	b.n	8000210 <main+0x44>
 800027a:	bf00      	nop
 800027c:	40021000 	.word	0x40021000
 8000280:	20000024 	.word	0x20000024
 8000284:	20000020 	.word	0x20000020

08000288 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000288:	480d      	ldr	r0, [pc, #52]	@ (80002c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800028c:	f000 f826 	bl	80002dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000290:	480c      	ldr	r0, [pc, #48]	@ (80002c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000292:	490d      	ldr	r1, [pc, #52]	@ (80002c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000294:	4a0d      	ldr	r2, [pc, #52]	@ (80002cc <LoopForever+0xe>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000298:	e002      	b.n	80002a0 <LoopCopyDataInit>

0800029a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800029c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029e:	3304      	adds	r3, #4

080002a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a4:	d3f9      	bcc.n	800029a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	@ (80002d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a8:	4c0a      	ldr	r4, [pc, #40]	@ (80002d4 <LoopForever+0x16>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002ac:	e001      	b.n	80002b2 <LoopFillZerobss>

080002ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b0:	3204      	adds	r2, #4

080002b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b4:	d3fb      	bcc.n	80002ae <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002b6:	f000 f8db 	bl	8000470 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002ba:	f7ff ff87 	bl	80001cc <main>

080002be <LoopForever>:

LoopForever:
  b LoopForever
 80002be:	e7fe      	b.n	80002be <LoopForever>
  ldr   r0, =_estack
 80002c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80002c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80002cc:	080004d8 	.word	0x080004d8
  ldr r2, =_sbss
 80002d0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80002d4:	20000230 	.word	0x20000230

080002d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC1_2_IRQHandler>
	...

080002dc <SystemInit>:

/* Default MSI clock = 4 MHz */
uint32_t SystemCoreClock = 4000000UL;

void SystemInit(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
    /* Enable FPU (optional, but safe) */
    SCB->CPACR |= (0xF << 20);
 80002e0:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <SystemInit+0x20>)
 80002e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002e4:	4a05      	ldr	r2, [pc, #20]	@ (80002fc <SystemInit+0x20>)
 80002e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002ea:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Keep MSI ON (default at reset = 4 MHz) */

    /* Update global variable */
    SystemCoreClock = 4000000UL;
 80002ec:	4b04      	ldr	r3, [pc, #16]	@ (8000300 <SystemInit+0x24>)
 80002ee:	4a05      	ldr	r2, [pc, #20]	@ (8000304 <SystemInit+0x28>)
 80002f0:	601a      	str	r2, [r3, #0]
}
 80002f2:	bf00      	nop
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr
 80002fc:	e000ed00 	.word	0xe000ed00
 8000300:	20000000 	.word	0x20000000
 8000304:	003d0900 	.word	0x003d0900

08000308 <NVIC_SetPriority>:
/* ============================================================
   NVIC FUNCTIONS
   ============================================================ */

static inline void NVIC_SetPriority(int IRQn, uint32_t priority)
{
 8000308:	b480      	push	{r7}
 800030a:	b085      	sub	sp, #20
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	6039      	str	r1, [r7, #0]
    volatile uint32_t *ipr = (uint32_t*)(NVIC_IPR_BASE);
 8000312:	4b07      	ldr	r3, [pc, #28]	@ (8000330 <NVIC_SetPriority+0x28>)
 8000314:	60fb      	str	r3, [r7, #12]
    ipr[IRQn] = priority << 4;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4413      	add	r3, r2
 800031e:	683a      	ldr	r2, [r7, #0]
 8000320:	0112      	lsls	r2, r2, #4
 8000322:	601a      	str	r2, [r3, #0]
}
 8000324:	bf00      	nop
 8000326:	3714      	adds	r7, #20
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	e000e400 	.word	0xe000e400

08000334 <Systick_Init>:
   but to keep it simple and reliable in bare metal, we'll use a busy-wait loop calibrated with CPU cycles.
   For clarity: We'll implement a SysTick that increments ms_ticks each ms. delay_us uses a simple loop.
*/

void Systick_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0
    /* Configure SysTick for 1ms tick using system core clock */
    /* Assume SystemCoreClock is defined; fallback to 16000000 */
#ifdef SystemCoreClock
    uint32_t core = SystemCoreClock;
#else
    uint32_t core = 16000000U;
 800033a:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <Systick_Init+0x38>)
 800033c:	607b      	str	r3, [r7, #4]
#endif
    SysTick->LOAD = (core/1000U) - 1U;
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4a0b      	ldr	r2, [pc, #44]	@ (8000370 <Systick_Init+0x3c>)
 8000342:	fba2 2303 	umull	r2, r3, r2, r3
 8000346:	099b      	lsrs	r3, r3, #6
 8000348:	4a0a      	ldr	r2, [pc, #40]	@ (8000374 <Systick_Init+0x40>)
 800034a:	3b01      	subs	r3, #1
 800034c:	6053      	str	r3, [r2, #4]
    SysTick->VAL = 0;
 800034e:	4b09      	ldr	r3, [pc, #36]	@ (8000374 <Systick_Init+0x40>)
 8000350:	2200      	movs	r2, #0
 8000352:	609a      	str	r2, [r3, #8]
    SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 8000354:	4b07      	ldr	r3, [pc, #28]	@ (8000374 <Systick_Init+0x40>)
 8000356:	2207      	movs	r2, #7
 8000358:	601a      	str	r2, [r3, #0]
    /* enable SysTick IRQ in NVIC */
    NVIC_SetPriority(SysTick_IRQn, 3);
 800035a:	2103      	movs	r1, #3
 800035c:	f04f 30ff 	mov.w	r0, #4294967295
 8000360:	f7ff ffd2 	bl	8000308 <NVIC_SetPriority>
}
 8000364:	bf00      	nop
 8000366:	3708      	adds	r7, #8
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	00f42400 	.word	0x00f42400
 8000370:	10624dd3 	.word	0x10624dd3
 8000374:	e000e010 	.word	0xe000e010

08000378 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
    ms_ticks++;
 800037c:	4b04      	ldr	r3, [pc, #16]	@ (8000390 <SysTick_Handler+0x18>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	3301      	adds	r3, #1
 8000382:	4a03      	ldr	r2, [pc, #12]	@ (8000390 <SysTick_Handler+0x18>)
 8000384:	6013      	str	r3, [r2, #0]
}
 8000386:	bf00      	nop
 8000388:	46bd      	mov	sp, r7
 800038a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038e:	4770      	bx	lr
 8000390:	20000028 	.word	0x20000028

08000394 <delay_ms>:

void delay_ms(uint32_t ms)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
    uint32_t start = ms_ticks;
 800039c:	4b09      	ldr	r3, [pc, #36]	@ (80003c4 <delay_ms+0x30>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	60fb      	str	r3, [r7, #12]
    while((ms_ticks - start) < ms) { __WFI(); }
 80003a2:	e000      	b.n	80003a6 <delay_ms+0x12>
 80003a4:	bf30      	wfi
 80003a6:	4b07      	ldr	r3, [pc, #28]	@ (80003c4 <delay_ms+0x30>)
 80003a8:	681a      	ldr	r2, [r3, #0]
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	1ad3      	subs	r3, r2, r3
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	429a      	cmp	r2, r3
 80003b2:	d8f7      	bhi.n	80003a4 <delay_ms+0x10>
}
 80003b4:	bf00      	nop
 80003b6:	bf00      	nop
 80003b8:	3714      	adds	r7, #20
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop
 80003c4:	20000028 	.word	0x20000028

080003c8 <delay_us>:

/* simple microsecond delay using loop calibrated with rough cycles (approx). For better accuracy use DWT. */
void delay_us(uint32_t us)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b085      	sub	sp, #20
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
    /* approx NOP loops; tuned for 16MHz ~ 4 cycles per loop -> adjust if inaccurate */
    volatile uint32_t count = us * 16U / 5U;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	011b      	lsls	r3, r3, #4
 80003d4:	4a09      	ldr	r2, [pc, #36]	@ (80003fc <delay_us+0x34>)
 80003d6:	fba2 2303 	umull	r2, r3, r2, r3
 80003da:	089b      	lsrs	r3, r3, #2
 80003dc:	60fb      	str	r3, [r7, #12]
    while(count--) __asm volatile ("nop");
 80003de:	e000      	b.n	80003e2 <delay_us+0x1a>
 80003e0:	bf00      	nop
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	1e5a      	subs	r2, r3, #1
 80003e6:	60fa      	str	r2, [r7, #12]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d1f9      	bne.n	80003e0 <delay_us+0x18>
}
 80003ec:	bf00      	nop
 80003ee:	bf00      	nop
 80003f0:	3714      	adds	r7, #20
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	cccccccd 	.word	0xcccccccd

08000400 <USART2_IRQHandler>:

void USART2_FlushRX(void) { rx_head = rx_tail = 0; }

/* IRQ handler */
void USART2_IRQHandler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
    uint32_t sr = USART2->ISR;
 8000406:	4b16      	ldr	r3, [pc, #88]	@ (8000460 <USART2_IRQHandler+0x60>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	607b      	str	r3, [r7, #4]
    if(sr & USART_ISR_RXNE)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	f003 0320 	and.w	r3, r3, #32
 8000412:	2b00      	cmp	r3, #0
 8000414:	d01e      	beq.n	8000454 <USART2_IRQHandler+0x54>
    {
        uint8_t d = (uint8_t)(USART2->RDR & 0xFF);
 8000416:	4b12      	ldr	r3, [pc, #72]	@ (8000460 <USART2_IRQHandler+0x60>)
 8000418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800041a:	70fb      	strb	r3, [r7, #3]
        uint16_t next = (rx_head + 1) % RX_BUF_SIZE;
 800041c:	4b11      	ldr	r3, [pc, #68]	@ (8000464 <USART2_IRQHandler+0x64>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	b29b      	uxth	r3, r3
 8000422:	3301      	adds	r3, #1
 8000424:	425a      	negs	r2, r3
 8000426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800042a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800042e:	bf58      	it	pl
 8000430:	4253      	negpl	r3, r2
 8000432:	803b      	strh	r3, [r7, #0]
        if(next != rx_tail) { rx_buf[rx_head] = d; rx_head = next; } /* drop on overflow */
 8000434:	4b0c      	ldr	r3, [pc, #48]	@ (8000468 <USART2_IRQHandler+0x68>)
 8000436:	881b      	ldrh	r3, [r3, #0]
 8000438:	b29b      	uxth	r3, r3
 800043a:	883a      	ldrh	r2, [r7, #0]
 800043c:	429a      	cmp	r2, r3
 800043e:	d009      	beq.n	8000454 <USART2_IRQHandler+0x54>
 8000440:	4b08      	ldr	r3, [pc, #32]	@ (8000464 <USART2_IRQHandler+0x64>)
 8000442:	881b      	ldrh	r3, [r3, #0]
 8000444:	b29b      	uxth	r3, r3
 8000446:	4619      	mov	r1, r3
 8000448:	4a08      	ldr	r2, [pc, #32]	@ (800046c <USART2_IRQHandler+0x6c>)
 800044a:	78fb      	ldrb	r3, [r7, #3]
 800044c:	5453      	strb	r3, [r2, r1]
 800044e:	4a05      	ldr	r2, [pc, #20]	@ (8000464 <USART2_IRQHandler+0x64>)
 8000450:	883b      	ldrh	r3, [r7, #0]
 8000452:	8013      	strh	r3, [r2, #0]
    }
}
 8000454:	bf00      	nop
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr
 8000460:	40004400 	.word	0x40004400
 8000464:	2000022c 	.word	0x2000022c
 8000468:	2000022e 	.word	0x2000022e
 800046c:	2000002c 	.word	0x2000002c

08000470 <__libc_init_array>:
 8000470:	b570      	push	{r4, r5, r6, lr}
 8000472:	4d0d      	ldr	r5, [pc, #52]	@ (80004a8 <__libc_init_array+0x38>)
 8000474:	4c0d      	ldr	r4, [pc, #52]	@ (80004ac <__libc_init_array+0x3c>)
 8000476:	1b64      	subs	r4, r4, r5
 8000478:	10a4      	asrs	r4, r4, #2
 800047a:	2600      	movs	r6, #0
 800047c:	42a6      	cmp	r6, r4
 800047e:	d109      	bne.n	8000494 <__libc_init_array+0x24>
 8000480:	4d0b      	ldr	r5, [pc, #44]	@ (80004b0 <__libc_init_array+0x40>)
 8000482:	4c0c      	ldr	r4, [pc, #48]	@ (80004b4 <__libc_init_array+0x44>)
 8000484:	f000 f818 	bl	80004b8 <_init>
 8000488:	1b64      	subs	r4, r4, r5
 800048a:	10a4      	asrs	r4, r4, #2
 800048c:	2600      	movs	r6, #0
 800048e:	42a6      	cmp	r6, r4
 8000490:	d105      	bne.n	800049e <__libc_init_array+0x2e>
 8000492:	bd70      	pop	{r4, r5, r6, pc}
 8000494:	f855 3b04 	ldr.w	r3, [r5], #4
 8000498:	4798      	blx	r3
 800049a:	3601      	adds	r6, #1
 800049c:	e7ee      	b.n	800047c <__libc_init_array+0xc>
 800049e:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a2:	4798      	blx	r3
 80004a4:	3601      	adds	r6, #1
 80004a6:	e7f2      	b.n	800048e <__libc_init_array+0x1e>
 80004a8:	080004d0 	.word	0x080004d0
 80004ac:	080004d0 	.word	0x080004d0
 80004b0:	080004d0 	.word	0x080004d0
 80004b4:	080004d4 	.word	0x080004d4

080004b8 <_init>:
 80004b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ba:	bf00      	nop
 80004bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004be:	bc08      	pop	{r3}
 80004c0:	469e      	mov	lr, r3
 80004c2:	4770      	bx	lr

080004c4 <_fini>:
 80004c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c6:	bf00      	nop
 80004c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ca:	bc08      	pop	{r3}
 80004cc:	469e      	mov	lr, r3
 80004ce:	4770      	bx	lr
