# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_cpu_time_synth.v" \
"../../../../../cpu_pipeline.srcs/sim_1/imports/code/test_cpu.v" \

# Do not sort compile order
nosort
