#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-477-gc855b89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x23dd0f0 .scope module, "test4BitFullAdder" "test4BitFullAdder" 2 4;
 .timescale -9 -12;
v0x2404730_0 .var "a", 3 0;
v0x2404810_0 .var "b", 3 0;
v0x24048b0_0 .net "carryout", 0 0, L_0x2406d30;  1 drivers
v0x24049a0_0 .net "overflow", 0 0, L_0x24072c0;  1 drivers
v0x2404a40_0 .net "sum", 3 0, L_0x2406e90;  1 drivers
S_0x23db6a0 .scope module, "adder" "FullAdder4bit" 2 13, 3 39 0, S_0x23dd0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "a"
    .port_info 4 /INPUT 4 "b"
L_0x24072c0/d .functor XOR 1, L_0x24063e0, L_0x2406d30, C4<0>, C4<0>;
L_0x24072c0 .delay 1 (50000,50000,50000) L_0x24072c0/d;
v0x2403f60_0 .net "a", 3 0, v0x2404730_0;  1 drivers
v0x2404060_0 .net "b", 3 0, v0x2404810_0;  1 drivers
v0x2404140_0 .net "carryout", 0 0, L_0x2406d30;  alias, 1 drivers
v0x2404210_0 .net "carryout0", 0 0, L_0x2405160;  1 drivers
v0x2404300_0 .net "carryout1", 0 0, L_0x2405ad0;  1 drivers
v0x2404440_0 .net "carryout2", 0 0, L_0x24063e0;  1 drivers
v0x2404530_0 .net "overflow", 0 0, L_0x24072c0;  alias, 1 drivers
v0x24045d0_0 .net "sum", 3 0, L_0x2406e90;  alias, 1 drivers
L_0x2405310 .part v0x2404730_0, 0, 1;
L_0x2405470 .part v0x2404810_0, 0, 1;
L_0x2405c30 .part v0x2404730_0, 1, 1;
L_0x2405d90 .part v0x2404810_0, 1, 1;
L_0x2406540 .part v0x2404730_0, 2, 1;
L_0x2406730 .part v0x2404810_0, 2, 1;
L_0x2406e90 .concat8 [ 1 1 1 1], L_0x2404c50, L_0x24055d0, L_0x2405ee0, L_0x24068d0;
L_0x2407130 .part v0x2404730_0, 3, 1;
L_0x2407220 .part v0x2404810_0, 3, 1;
S_0x23d8560 .scope module, "a0" "structFullAdder" 3 52, 3 20 0, S_0x23db6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2404b30/d .functor XOR 1, L_0x2405310, L_0x2405470, C4<0>, C4<0>;
L_0x2404b30 .delay 1 (50000,50000,50000) L_0x2404b30/d;
L_0x7f45e4ccf018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2404c50/d .functor XOR 1, L_0x2404b30, L_0x7f45e4ccf018, C4<0>, C4<0>;
L_0x2404c50 .delay 1 (50000,50000,50000) L_0x2404c50/d;
L_0x2404e00/d .functor AND 1, L_0x2405310, L_0x2405470, C4<1>, C4<1>;
L_0x2404e00 .delay 1 (50000,50000,50000) L_0x2404e00/d;
L_0x2405000/d .functor AND 1, L_0x2404b30, L_0x7f45e4ccf018, C4<1>, C4<1>;
L_0x2405000 .delay 1 (50000,50000,50000) L_0x2405000/d;
L_0x2405160/d .functor OR 1, L_0x2405000, L_0x2404e00, C4<0>, C4<0>;
L_0x2405160 .delay 1 (50000,50000,50000) L_0x2405160/d;
v0x23db1b0_0 .net "AandB", 0 0, L_0x2404e00;  1 drivers
v0x2401cc0_0 .net "AxorB", 0 0, L_0x2404b30;  1 drivers
v0x2401d80_0 .net "AxorBandCarryIn", 0 0, L_0x2405000;  1 drivers
v0x2401e50_0 .net "a", 0 0, L_0x2405310;  1 drivers
v0x2401f10_0 .net "b", 0 0, L_0x2405470;  1 drivers
v0x2402020_0 .net "carryin", 0 0, L_0x7f45e4ccf018;  1 drivers
v0x24020e0_0 .net "carryout", 0 0, L_0x2405160;  alias, 1 drivers
v0x24021a0_0 .net "sum", 0 0, L_0x2404c50;  1 drivers
S_0x2402300 .scope module, "a1" "structFullAdder" 3 53, 3 20 0, S_0x23db6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2405560/d .functor XOR 1, L_0x2405c30, L_0x2405d90, C4<0>, C4<0>;
L_0x2405560 .delay 1 (50000,50000,50000) L_0x2405560/d;
L_0x24055d0/d .functor XOR 1, L_0x2405560, L_0x2405160, C4<0>, C4<0>;
L_0x24055d0 .delay 1 (50000,50000,50000) L_0x24055d0/d;
L_0x24057c0/d .functor AND 1, L_0x2405c30, L_0x2405d90, C4<1>, C4<1>;
L_0x24057c0 .delay 1 (50000,50000,50000) L_0x24057c0/d;
L_0x2405970/d .functor AND 1, L_0x2405560, L_0x2405160, C4<1>, C4<1>;
L_0x2405970 .delay 1 (50000,50000,50000) L_0x2405970/d;
L_0x2405ad0/d .functor OR 1, L_0x2405970, L_0x24057c0, C4<0>, C4<0>;
L_0x2405ad0 .delay 1 (50000,50000,50000) L_0x2405ad0/d;
v0x2402580_0 .net "AandB", 0 0, L_0x24057c0;  1 drivers
v0x2402640_0 .net "AxorB", 0 0, L_0x2405560;  1 drivers
v0x2402700_0 .net "AxorBandCarryIn", 0 0, L_0x2405970;  1 drivers
v0x24027d0_0 .net "a", 0 0, L_0x2405c30;  1 drivers
v0x2402890_0 .net "b", 0 0, L_0x2405d90;  1 drivers
v0x24029a0_0 .net "carryin", 0 0, L_0x2405160;  alias, 1 drivers
v0x2402a40_0 .net "carryout", 0 0, L_0x2405ad0;  alias, 1 drivers
v0x2402ae0_0 .net "sum", 0 0, L_0x24055d0;  1 drivers
S_0x2402c70 .scope module, "a2" "structFullAdder" 3 54, 3 20 0, S_0x23db6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2405cd0/d .functor XOR 1, L_0x2406540, L_0x2406730, C4<0>, C4<0>;
L_0x2405cd0 .delay 1 (50000,50000,50000) L_0x2405cd0/d;
L_0x2405ee0/d .functor XOR 1, L_0x2405cd0, L_0x2405ad0, C4<0>, C4<0>;
L_0x2405ee0 .delay 1 (50000,50000,50000) L_0x2405ee0/d;
L_0x24060d0/d .functor AND 1, L_0x2406540, L_0x2406730, C4<1>, C4<1>;
L_0x24060d0 .delay 1 (50000,50000,50000) L_0x24060d0/d;
L_0x2406280/d .functor AND 1, L_0x2405cd0, L_0x2405ad0, C4<1>, C4<1>;
L_0x2406280 .delay 1 (50000,50000,50000) L_0x2406280/d;
L_0x24063e0/d .functor OR 1, L_0x2406280, L_0x24060d0, C4<0>, C4<0>;
L_0x24063e0 .delay 1 (50000,50000,50000) L_0x24063e0/d;
v0x2402f00_0 .net "AandB", 0 0, L_0x24060d0;  1 drivers
v0x2402fc0_0 .net "AxorB", 0 0, L_0x2405cd0;  1 drivers
v0x2403080_0 .net "AxorBandCarryIn", 0 0, L_0x2406280;  1 drivers
v0x2403150_0 .net "a", 0 0, L_0x2406540;  1 drivers
v0x2403210_0 .net "b", 0 0, L_0x2406730;  1 drivers
v0x2403320_0 .net "carryin", 0 0, L_0x2405ad0;  alias, 1 drivers
v0x24033c0_0 .net "carryout", 0 0, L_0x24063e0;  alias, 1 drivers
v0x2403460_0 .net "sum", 0 0, L_0x2405ee0;  1 drivers
S_0x24035f0 .scope module, "a3" "structFullAdder" 3 55, 3 20 0, S_0x23db6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2406860/d .functor XOR 1, L_0x2407130, L_0x2407220, C4<0>, C4<0>;
L_0x2406860 .delay 1 (50000,50000,50000) L_0x2406860/d;
L_0x24068d0/d .functor XOR 1, L_0x2406860, L_0x24063e0, C4<0>, C4<0>;
L_0x24068d0 .delay 1 (50000,50000,50000) L_0x24068d0/d;
L_0x2406a20/d .functor AND 1, L_0x2407130, L_0x2407220, C4<1>, C4<1>;
L_0x2406a20 .delay 1 (50000,50000,50000) L_0x2406a20/d;
L_0x2406bd0/d .functor AND 1, L_0x2406860, L_0x24063e0, C4<1>, C4<1>;
L_0x2406bd0 .delay 1 (50000,50000,50000) L_0x2406bd0/d;
L_0x2406d30/d .functor OR 1, L_0x2406bd0, L_0x2406a20, C4<0>, C4<0>;
L_0x2406d30 .delay 1 (50000,50000,50000) L_0x2406d30/d;
v0x2403850_0 .net "AandB", 0 0, L_0x2406a20;  1 drivers
v0x2403930_0 .net "AxorB", 0 0, L_0x2406860;  1 drivers
v0x24039f0_0 .net "AxorBandCarryIn", 0 0, L_0x2406bd0;  1 drivers
v0x2403ac0_0 .net "a", 0 0, L_0x2407130;  1 drivers
v0x2403b80_0 .net "b", 0 0, L_0x2407220;  1 drivers
v0x2403c90_0 .net "carryin", 0 0, L_0x24063e0;  alias, 1 drivers
v0x2403d30_0 .net "carryout", 0 0, L_0x2406d30;  alias, 1 drivers
v0x2403dd0_0 .net "sum", 0 0, L_0x24068d0;  1 drivers
    .scope S_0x23dd0f0;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "fulladder.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v0x2404730_0, v0x2404810_0, v0x2404a40_0, v0x24048b0_0, v0x24049a0_0 {0 0 0};
    %vpi_call 2 19 "$display", " a  |  b  |  S  S3 |  COut  |  OverFlow" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 28 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 32 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 36 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 40 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 44 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 48 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x2404730_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x2404810_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x2404730_0;
    %load/vec4 v0x2404810_0;
    %load/vec4 v0x2404a40_0;
    %vpi_call 2 52 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, &PV<v0x2404a40_0, 3, 1>, v0x24048b0_0, v0x24049a0_0 {3 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
