<stg><name>dpu_func_Pipeline_FUNC_INTT_LOOP5</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_p4_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p4_31"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %this_p3_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p3_31"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %this_p2_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p2_16"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %this_p1_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p1_30"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
newFuncRoot:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1

]]></Node>
<StgValue><ssdm name="addr1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast

]]></Node>
<StgValue><ssdm name="itr_cast_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:9 %this_p4_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_30_reload

]]></Node>
<StgValue><ssdm name="this_p4_30_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:10 %this_p3_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_30_reload

]]></Node>
<StgValue><ssdm name="this_p3_30_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:11 %this_pMem_load_29_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_29

]]></Node>
<StgValue><ssdm name="this_pMem_load_29_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:12 %this_p1_29_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_29_reload

]]></Node>
<StgValue><ssdm name="this_p1_29_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8192 %this_p1_29_reload_read, i8192 %this_p1_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8192 %this_pMem_load_29_read, i8192 %this_p2_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i8192 %this_p3_30_reload_read, i8192 %this_p3_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i8192 %this_p4_30_reload_read, i8192 %this_p4_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body.i8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i8:0 %i_64 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_64"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i8:2 %icmp_ln377 = icmp_eq  i3 %i_64, i3 %itr_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i8:5 %br_ln377 = br i1 %icmp_ln377, void %for.body.i8.split, void %for.inc453.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="3">
<![CDATA[
for.body.i8.split:4 %zext_ln379_1 = zext i3 %i_64

]]></Node>
<StgValue><ssdm name="zext_ln379_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i8.split:5 %add_ln379 = add i7 %zext_ln379_1, i7 82

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
for.body.i8.split:6 %idxprom_i34 = zext i7 %add_ln379

]]></Node>
<StgValue><ssdm name="idxprom_i34"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i8.split:7 %this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i34

]]></Node>
<StgValue><ssdm name="this_pMem_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i8.split:8 %this_pMem_load = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i8.split:9 %add_ln380 = add i7 %zext_ln379_1, i7 76

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="7">
<![CDATA[
for.body.i8.split:10 %idxprom_i23 = zext i7 %add_ln380

]]></Node>
<StgValue><ssdm name="idxprom_i23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i8.split:11 %this_pMem_addr_19 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i23

]]></Node>
<StgValue><ssdm name="this_pMem_addr_19"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i8.split:12 %this_pMem_load_8 = load i8 %this_pMem_addr_19

]]></Node>
<StgValue><ssdm name="this_pMem_load_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i8:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i8:4 %i_65 = add i3 %i_64, i3 1

]]></Node>
<StgValue><ssdm name="i_65"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i8.split:0 %this_p4_31_load_1 = load i8192 %this_p4_31

]]></Node>
<StgValue><ssdm name="this_p4_31_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i8.split:1 %this_p3_31_load_1 = load i8192 %this_p3_31

]]></Node>
<StgValue><ssdm name="this_p3_31_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i8.split:8 %this_pMem_load = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i8.split:12 %this_pMem_load_8 = load i8 %this_pMem_addr_19

]]></Node>
<StgValue><ssdm name="this_pMem_load_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
for.body.i8.split:13 %call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_8, i8192 %this_p3_31_load_1, i8192 %this_p4_31_load_1, i8 1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.body.i8.split:20 %store_ln377 = store i8192 %this_pMem_load, i8192 %this_p1_30

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0">
<![CDATA[
for.body.i8.split:21 %store_ln377 = store i8192 %this_pMem_load_8, i8192 %this_p2_16

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i8.split:24 %store_ln377 = store i3 %i_65, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:0 %this_p4_31_load = load i8192 %this_p4_31

]]></Node>
<StgValue><ssdm name="this_p4_31_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:1 %this_p3_31_load = load i8192 %this_p3_31

]]></Node>
<StgValue><ssdm name="this_p3_31_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:2 %this_p2_16_load = load i8192 %this_p2_16

]]></Node>
<StgValue><ssdm name="this_p2_16_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:3 %this_p1_30_load = load i8192 %this_p1_30

]]></Node>
<StgValue><ssdm name="this_p1_30_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc453.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_30_out, i8192 %this_p1_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc453.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p2_16_out, i8192 %this_p2_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc453.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_31_out, i8192 %this_p3_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc453.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_31_out, i8192 %this_p4_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16384" op_0_bw="16384" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8">
<![CDATA[
for.body.i8.split:13 %call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_8, i8192 %this_p3_31_load_1, i8192 %this_p4_31_load_1, i8 1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8192" op_0_bw="16384">
<![CDATA[
for.body.i8.split:14 %this_p3_ret = extractvalue i16384 %call_ret

]]></Node>
<StgValue><ssdm name="this_p3_ret"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8192" op_0_bw="16384">
<![CDATA[
for.body.i8.split:15 %this_p4_ret = extractvalue i16384 %call_ret

]]></Node>
<StgValue><ssdm name="this_p4_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i8.split:2 %specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln377"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="3">
<![CDATA[
for.body.i8.split:3 %zext_ln379 = zext i3 %i_64

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i8.split:16 %add_ln382 = add i8 %zext_ln379, i8 %addr1_read

]]></Node>
<StgValue><ssdm name="add_ln382"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
for.body.i8.split:17 %idxprom2_i5 = zext i8 %add_ln382

]]></Node>
<StgValue><ssdm name="idxprom2_i5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i8.split:18 %this_pMem_addr_20 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i5

]]></Node>
<StgValue><ssdm name="this_pMem_addr_20"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.i8.split:19 %store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_20, i8192 %this_p3_ret, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i8.split:22 %store_ln377 = store i8192 %this_p3_ret, i8192 %this_p3_31

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i8.split:23 %store_ln377 = store i8192 %this_p4_ret, i8192 %this_p4_31

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.body.i8.split:25 %br_ln377 = br void %for.body.i8

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
