// Seed: 4134909697
module module_0 ();
  tri0 id_1;
  assign id_1 = -1 & 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_2 = 32'd21
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  output wire _id_1;
  logic [id_1 : id_2] id_3;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd8,
    parameter id_1 = 32'd87
) (
    input  tri  _id_0,
    output tri1 _id_1
);
  logic [id_0 : id_1] id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
  assign id_3 = -1;
endmodule
