- ðŸ‘‹ Hi, Iâ€™m Aniket Bhojane, a Digital Baseband Engineer
- ðŸ‘€ Iâ€™m interested in Front-End VLSI, Computer Architecture and Digital Signal Processing.
- ðŸŒ± Iâ€™m currently working on 5 Stage Pipelined RISC-V Processor
- ðŸ“« How to reach me ...

My Work/Projects:

1. RISC-V 32bit Processor RTL Design (Base Integer Instruction Set)
2. Router 1x3 RTL Design and Verification
3. UART Verification using UVM Methodology in SystemVerilog
4. AXI4 Verification using UVM Methodology in SystemVerilog
6. SoC Design using Cortex M3

Course Based Assignments:

1. Pipelining RISC V with Transaction level Verilog

Miscellaneous work 

1. RTL Design of Vending Machine FSM.
2. Perl Scripts


<!---
aniketb005/aniketb005 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
