{
    "BENCHMARKS": {
        "adder_tree": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/adder_tree/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "cordic_atan_iq": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/cordic_atan_iq/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "isqrt_dbd": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/isqrt_dbd/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "numbert_sort_device": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/numbert_sort_device/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}