/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[172] ? in_data[131] : in_data[176];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[163] : celloutsig_1_0z;
  assign celloutsig_0_13z = ~(celloutsig_0_9z[3] & celloutsig_0_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_6z[4] & celloutsig_1_2z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_0z | celloutsig_0_12z[3]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[9] | in_data[116]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= { in_data[15:14], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z } / { 1'h1, celloutsig_0_6z[3], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z } / { 1'h1, celloutsig_0_9z[3:1] };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, celloutsig_0_9z[5:1], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_3z = { celloutsig_1_2z[10:7], celloutsig_1_1z } == { celloutsig_1_2z[9:6], celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[90:86] >= { celloutsig_0_1z, _00_ };
  assign celloutsig_0_8z = { in_data[34:15], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z } || { in_data[21:14], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, _00_, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[46:42] || { in_data[71:68], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z[6:5], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } || celloutsig_1_2z[10:3];
  assign celloutsig_0_1z = in_data[95] & ~(celloutsig_0_0z);
  assign celloutsig_0_14z = celloutsig_0_7z & ~(celloutsig_0_1z);
  assign celloutsig_0_6z = - { in_data[19:13], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_4z[11:1], celloutsig_1_3z } | { celloutsig_1_7z[8:3], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_5z = | { _00_, celloutsig_0_4z };
  assign celloutsig_0_0z = ^ in_data[57:45];
  assign celloutsig_1_19z = ^ { celloutsig_1_7z[6:5], celloutsig_1_9z };
  assign celloutsig_0_7z = ^ { in_data[58:36], celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_2z[12:3], celloutsig_1_3z } >> { celloutsig_1_11z[10:1], celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[54:51], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } << { celloutsig_0_6z[6:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[112:98] << { in_data[116:106], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[148:134] << { celloutsig_1_2z[14:1], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z[12:4], celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[110], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_6z = { in_data[113:107], celloutsig_1_3z } ~^ { celloutsig_1_4z[14], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign { out_data[138:128], out_data[96], out_data[36:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
