

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1'
================================================================
* Date:           Wed Jan 14 09:26:52 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262151|   262151|  2.622 ms|  2.622 ms|  262151|  262151|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_i_j_k_0_i1_l_k1_l_j1  |   262149|   262149|         7|          1|          1|  262144|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 10 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 11 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 13 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten85 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten85"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten67"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mm1_stage.exit.preheader"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k1_1 = load i7 %k1" [kernel.cpp:49]   --->   Operation 21 'load' 'k1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i1_1 = load i7 %i1"   --->   Operation 22 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten85_load = load i19 %indvar_flatten85" [kernel.cpp:44]   --->   Operation 23 'load' 'indvar_flatten85_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i1_1"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [kernel.cpp:44]   --->   Operation 25 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k1_cast = zext i7 %k1_1" [kernel.cpp:49]   --->   Operation 26 'zext' 'k1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%empty_41 = add i12 %tmp_9_cast, i12 %k1_cast" [kernel.cpp:44]   --->   Operation 27 'add' 'empty_41' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.92ns)   --->   "%icmp_ln44 = icmp_eq  i19 %indvar_flatten85_load, i19 262144" [kernel.cpp:44]   --->   Operation 28 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i19 %indvar_flatten85_load, i19 1" [kernel.cpp:44]   --->   Operation 29 'add' 'add_ln44_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %mm1_stage.exit, void %mm2_stage.exit.exitStub" [kernel.cpp:44]   --->   Operation 30 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j1_load = load i7 %j1" [kernel.cpp:46]   --->   Operation 31 'load' 'j1_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i14 %indvar_flatten67" [kernel.cpp:45]   --->   Operation 32 'load' 'indvar_flatten67_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln44 = add i7 %i1_1, i7 1" [kernel.cpp:44]   --->   Operation 33 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp_eq  i14 %indvar_flatten67_load, i14 4096" [kernel.cpp:45]   --->   Operation 34 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i7 0, i7 %k1_1" [kernel.cpp:44]   --->   Operation 35 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%empty_43 = trunc i7 %add_ln44" [kernel.cpp:44]   --->   Operation 36 'trunc' 'empty_43' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_43, i6 0" [kernel.cpp:44]   --->   Operation 37 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.37ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i7 %add_ln44, i7 %i1_1" [kernel.cpp:44]   --->   Operation 38 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = trunc i7 %select_ln44_1" [kernel.cpp:44]   --->   Operation 39 'trunc' 'empty_44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_44, i6 0" [kernel.cpp:45]   --->   Operation 40 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i12 %tmp_10_cast, i12 %empty_41" [kernel.cpp:44]   --->   Operation 41 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [kernel.cpp:44]   --->   Operation 42 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_eq  i7 %j1_load, i7 64" [kernel.cpp:46]   --->   Operation 43 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln46, i1 %xor_ln44" [kernel.cpp:44]   --->   Operation 44 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%add_ln45 = add i7 %select_ln44, i7 1" [kernel.cpp:45]   --->   Operation 45 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [kernel.cpp:45]   --->   Operation 46 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i7 0, i7 %j1_load" [kernel.cpp:45]   --->   Operation 47 'select' 'select_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln45_cast = zext i7 %add_ln45" [kernel.cpp:45]   --->   Operation 48 'zext' 'add_ln45_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%empty_45 = add i12 %tmp_11_cast, i12 %add_ln45_cast" [kernel.cpp:45]   --->   Operation 49 'add' 'empty_45' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%trunc_ln49 = trunc i7 %add_ln45" [kernel.cpp:49]   --->   Operation 50 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%trunc_ln49_1 = trunc i7 %k1_1" [kernel.cpp:49]   --->   Operation 51 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln44_3 = select i1 %icmp_ln45, i6 0, i6 %trunc_ln49_1" [kernel.cpp:44]   --->   Operation 52 'select' 'select_ln44_3' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln45_1 = select i1 %and_ln44, i6 %trunc_ln49, i6 %select_ln44_3" [kernel.cpp:45]   --->   Operation 53 'select' 'select_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%tmp_12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln45_1, i6 0" [kernel.cpp:45]   --->   Operation 54 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln45_2 = select i1 %and_ln44, i12 %empty_45, i12 %select_ln44_2" [kernel.cpp:45]   --->   Operation 55 'select' 'select_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%select_ln45_2_cast = zext i12 %select_ln45_2" [kernel.cpp:45]   --->   Operation 56 'zext' 'select_ln45_2_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %select_ln45_2_cast" [kernel.cpp:45]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.29ns)   --->   "%C_load = load i12 %C_addr" [kernel.cpp:45]   --->   Operation 58 'load' 'C_load' <Predicate = (!icmp_ln44)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 59 [1/1] (0.37ns)   --->   "%select_ln45_3 = select i1 %and_ln44, i7 %add_ln45, i7 %select_ln44" [kernel.cpp:45]   --->   Operation 59 'select' 'select_ln45_3' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %select_ln45" [kernel.cpp:49]   --->   Operation 60 'zext' 'zext_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%add_ln49 = add i12 %tmp_12_cast, i12 %zext_ln49" [kernel.cpp:49]   --->   Operation 61 'add' 'add_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i12 %add_ln49" [kernel.cpp:49]   --->   Operation 62 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i32 %buf2, i64 0, i64 %zext_ln49_1" [kernel.cpp:49]   --->   Operation 63 'getelementptr' 'buf2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.99ns)   --->   "%add_ln51 = add i12 %tmp_11_cast, i12 %zext_ln49" [kernel.cpp:51]   --->   Operation 64 'add' 'add_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (1.29ns)   --->   "%v18 = load i12 %buf2_addr" [kernel.cpp:49]   --->   Operation 65 'load' 'v18' <Predicate = (!icmp_ln44)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 66 [1/1] (0.85ns)   --->   "%add_ln46 = add i7 %select_ln45, i7 1" [kernel.cpp:46]   --->   Operation 66 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.05ns)   --->   "%add_ln45_1 = add i14 %indvar_flatten67_load, i14 1" [kernel.cpp:45]   --->   Operation 67 'add' 'add_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.41ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45, i14 1, i14 %add_ln45_1" [kernel.cpp:45]   --->   Operation 68 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln44 = store i19 %add_ln44_1, i19 %indvar_flatten85" [kernel.cpp:44]   --->   Operation 69 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln44 = store i7 %select_ln44_1, i7 %i1" [kernel.cpp:44]   --->   Operation 70 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln45 = store i14 %select_ln45_4, i14 %indvar_flatten67" [kernel.cpp:45]   --->   Operation 71 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln45 = store i7 %select_ln45_3, i7 %k1" [kernel.cpp:45]   --->   Operation 72 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln46 = store i7 %add_ln46, i7 %j1" [kernel.cpp:46]   --->   Operation 73 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 74 [1/2] (1.29ns)   --->   "%C_load = load i12 %C_addr" [kernel.cpp:45]   --->   Operation 74 'load' 'C_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i12 %add_ln51" [kernel.cpp:51]   --->   Operation 75 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%E_addr = getelementptr i32 %E, i64 0, i64 %zext_ln51" [kernel.cpp:51]   --->   Operation 76 'getelementptr' 'E_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%v18 = load i12 %buf2_addr" [kernel.cpp:49]   --->   Operation 77 'load' 'v18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 78 [2/2] (5.91ns)   --->   "%v19 = fmul i32 %C_load, i32 %v18" [kernel.cpp:50]   --->   Operation 78 'fmul' 'v19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [2/2] (1.29ns)   --->   "%v20 = load i12 %E_addr" [kernel.cpp:51]   --->   Operation 79 'load' 'v20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.91>
ST_4 : Operation 80 [1/2] (5.91ns)   --->   "%v19 = fmul i32 %C_load, i32 %v18" [kernel.cpp:50]   --->   Operation 80 'fmul' 'v19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (1.29ns)   --->   "%v20 = load i12 %E_addr" [kernel.cpp:51]   --->   Operation 81 'load' 'v20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 82 [3/3] (7.29ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:52]   --->   Operation 82 'fadd' 'v21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 83 [2/3] (7.29ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:52]   --->   Operation 83 'fadd' 'v21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 84 [1/3] (7.29ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:52]   --->   Operation 84 'fadd' 'v21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_k_0_i1_l_k1_l_j1_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 86 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_k1_l_j1_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [kernel.cpp:46]   --->   Operation 88 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:46]   --->   Operation 89 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.29ns)   --->   "%store_ln53 = store i32 %v21, i12 %E_addr" [kernel.cpp:53]   --->   Operation 90 'store' 'store_ln53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mm1_stage.exit.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten85') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten85' [9]  (0.46 ns)

 <State 2>: 4.79ns
The critical path consists of the following:
	'load' operation ('indvar_flatten67_load', kernel.cpp:45) on local variable 'indvar_flatten67' [28]  (0 ns)
	'icmp' operation ('icmp_ln45', kernel.cpp:45) [32]  (0.89 ns)
	'select' operation ('select_ln44', kernel.cpp:44) [33]  (0.378 ns)
	'add' operation ('add_ln45', kernel.cpp:45) [43]  (0.856 ns)
	'add' operation ('empty_45', kernel.cpp:45) [48]  (0.996 ns)
	'select' operation ('select_ln45_2', kernel.cpp:45) [54]  (0.369 ns)
	'getelementptr' operation ('C_addr', kernel.cpp:45) [56]  (0 ns)
	'load' operation ('C_load', kernel.cpp:45) on array 'C' [57]  (1.3 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'load' operation ('C_load', kernel.cpp:45) on array 'C' [57]  (1.3 ns)
	'fmul' operation ('v19', kernel.cpp:50) [69]  (5.91 ns)

 <State 4>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('v19', kernel.cpp:50) [69]  (5.91 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [71]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [71]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [71]  (7.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln53', kernel.cpp:53) of variable 'v21', kernel.cpp:52 on array 'E' [72]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
