<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_0_t1.html" class="namet">riscv_top</A>.instr_decoder<BR>

<B>Type name: </B>instruction_decoder<BR>

<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range90to94"><A HREF="">92.68%</A></TD>
<TD class="range90to94"><A HREF="">93.16%&nbsp;(395/424)</A></TD>
<TD class="range95to99"><A HREF="#_Blockcov">95.65%&nbsp;(66/69)</A></TD>
<TD class="range80to84"><A HREF="#_Expressioncov">83.80%&nbsp;(119/142)</A></TD>
<TD class="range95to99"><A HREF="#_Togglecov">98.59%&nbsp;(210/213)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">instr_decoder</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>riscv_top.instr_decoder<BR>
<B>Type name: </B>instruction_decoder<BR>
<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR><B>Number of uncovered blocks: </B>3 of 69<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      27    268   a case item of       208    begin                          
0      48    490   a case item of       412    begin                          
0      68    757   a case item of       678    begin                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>riscv_top.instr_decoder<BR>
<B>Type name: </B>instruction_decoder<BR>
<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR><B>Number of uncovered expressions: </B>23 of 142<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 58.33% (14/24) | 74     | (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && (((((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b111)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7] 
1.5    | 50.00% (1/2)  | 74     | (instruction[15:13] == 3'b101)                     
3.1    | 64.29% (18/28) | 76     | ((instruction[1:0] == 2'b00) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b000))) ? instruction[4:2] : (((instruction[1:0] == 2'b01) && ((((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7]) 
3.6    | 50.00% (1/2)  | 76     | (instruction[15:13] == 3'b101)                     
5.1    | 75.00% (3/4)  | 79     | ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01)) ? instruction[15:10] : 6'd0 

<B>index: </B><B>1.1</B><B> grade: </B><B>58.33% (14/24)</B><B> line: </B><B>74</B><B> source: </B><B>assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];</B>

(((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && (((((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b111)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7]<BR>
   <B><</B>------<B>1</B>-------<B>></B>              <B><</B>------------<B>3</B>------------<B>></B>         <B><</B>-------------<B>4</B>--------------<B>></B>    <B><</B>-------------<B>5</B>--------------<B>></B>     <B><</B>-------------<B>6</B>--------------<B>></B>     <B><</B>-------------<B>7</B>--------------<B>></B>     <B><</B>-------------<B>8</B>--------------<B>></B>     <B><</B>----------<B>9</B>----------<B>></B>   <B><</B>------<B>10</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; &lt;4&gt; &lt;5&gt; &lt;6&gt; &lt;7&gt; &lt;8&gt; &lt;9&gt; &lt;10&gt; 
----------------------------------------------------------------
1.1.3     | 0     | 1    | 0   -   -   -   -   -   1   1   -    
1.1.4     | 0     | 1    | -   1   -   -   -   1   -   1   -    
1.1.5     | 0     | 1    | 0   -   -   -   -   1   -   1   -    
1.1.6     | 0     | 1    | -   1   -   -   1   -   -   1   -    
1.1.7     | 0     | 1    | -   1   -   1   -   -   -   1   -    
1.1.8     | 0     | 1    | 0   -   -   -   1   -   -   1   -    
1.1.17    | 0     | 0    | 0   -   -   -   -   1   -   0   -    
1.1.18    | 0     | 0    | -   1   -   -   1   -   -   0   -    
1.1.19    | 0     | 0    | -   1   -   1   -   -   -   0   -    
1.1.20    | 0     | 0    | 0   -   -   -   1   -   -   0   -    

<B>index: </B><B>1.5</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>74</B><B> source: </B><B>assign source_reg1 	= (((instruction[1:0] == 2'b00) || (instruction[1:0] == 2'b01)) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7];</B>

(instruction[15:13] == 3'b101)<BR>
 <B><</B>-------<B>17</B>-------<B>></B>    <B><</B>-<B>18</B>-<B>></B>

index     | hit   | &lt;17&gt; &lt;18&gt; 
-------------------------------- '=='
1.5.1     | 0     | lhs == rhs  

<B>index: </B><B>3.1</B><B> grade: </B><B>64.29% (18/28)</B><B> line: </B><B>76</B><B> source: </B><B>assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];</B>

((instruction[1:0] == 2'b00) && ((instruction[15:13] == 3'b010) || (instruction[15:13] == 3'b000))) ? instruction[4:2] : (((instruction[1:0] == 2'b01) && ((((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110)) || (instruction[15:13] == 3'b101)) || (instruction[15:13] == 3'b100))) ? {2'd0,instruction[9:7]} : instruction[11:7])<BR>
  <B><</B>------<B>1</B>-------<B>></B>               <B><</B>-------------<B>3</B>--------------<B>></B>     <B><</B>-------<B>4</B>--------<B>></B>                <B><</B>------<B>6</B>-------<B>></B>     <B><</B>------------<B>7</B>------------<B>></B>       <B><</B>-------------<B>8</B>--------------<B>></B>    <B><</B>-------------<B>9</B>--------------<B>></B>     <B><</B>-------------<B>10</B>-------------<B>></B>     <B><</B>-------------<B>11</B>-------------<B>></B>     <B><</B>---------<B>12</B>----------<B>></B>   <B><</B>------<B>13</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; &lt;4&gt; &lt;6&gt; &lt;7&gt; &lt;8&gt; &lt;9&gt; &lt;10&gt; &lt;11&gt; &lt;12&gt; &lt;13&gt; 
---------------------------------------------------------------------------
3.1.4     | 0     | 1    | -   0   1   -   1   -   -   1    -    1    -    
3.1.6     | 0     | 1    | -   0   1   -   1   -   1   -    -    1    -    
3.1.7     | 0     | 1    | 1   -   -   -   1   -   -   1    -    1    -    
3.1.9     | 0     | 1    | -   0   1   -   1   1   -   -    -    1    -    
3.1.11    | 0     | 1    | 1   -   -   -   1   -   1   -    -    1    -    
3.1.14    | 0     | 1    | 1   -   -   -   1   1   -   -    -    1    -    
3.1.18    | 0     | 0    | -   0   1   -   1   -   -   1    -    0    -    
3.1.20    | 0     | 0    | -   0   1   -   1   -   1   -    -    0    -    
3.1.21    | 0     | 0    | 1   -   -   -   1   -   -   1    -    0    -    
3.1.25    | 0     | 0    | 1   -   -   -   1   -   1   -    -    0    -    

<B>index: </B><B>3.6</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>76</B><B> source: </B><B>assign dest_reg	   	= ((instruction[1:0] == 2'b00) && (instruction[15:13] == 3'b010 || instruction[15:13] == 3'b000)) ? instruction[4:2] : ((instruction[1:0] == 2'b01) && ((instruction[15:13] == 3'b111) || (instruction[15:13] == 3'b110) || (instruction[15:13] == 3'b101) || (instruction[15:13] == 3'b100))) ?  {2'd0,instruction[9:7]}: instruction[11:7];</B>

(instruction[15:13] == 3'b101)<BR>
 <B><</B>-------<B>22</B>-------<B>></B>    <B><</B>-<B>23</B>-<B>></B>

index     | hit   | &lt;22&gt; &lt;23&gt; 
-------------------------------- '=='
3.6.1     | 0     | lhs == rhs  

<B>index: </B><B>5.1</B><B> grade: </B><B>75.00% (3/4)</B><B> line: </B><B>79</B><B> source: </B><B>assign func6        = ((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01) ) ? instruction[15:10] : 6'd0  ;</B>

((instruction[15:10] == 6'b100011) && (instruction[1:0] == 2'b01)) ? instruction[15:10] : 6'd0<BR>
 <B><</B>---------------<B>1</B>---------------<B>></B>    <B><</B>------------<B>2</B>------------<B>></B>    <B><</B>-------<B>3</B>--------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
5.1.2     | 0     | 0    | -   -   0   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>riscv_top.instr_decoder<BR>
<B>Type name: </B>instruction_decoder<BR>
<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR><B>Number of uncovered signal bits: </B>3 of 213<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>0 of 213<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 213<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          func6[4]                  
0          0          0          func6[3]                  
0          0          0          func6[2]                  

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>riscv_top.instr_decoder<BR>
<B>Type name: </B>instruction_decoder<BR>
<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>riscv_top.instr_decoder<BR>
<B>Type name: </B>instruction_decoder<BR>
<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>riscv_top.instr_decoder<BR>
<B>Type name: </B>instruction_decoder<BR>
<B>File name: </B><A HREF="/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv" TARGET="_blank">/home/vvtrainee42/Desktop/SUJANA/Compressed_ISA/RTL_6/instruction_decoder.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
