Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 28 11:11:01 2024
| Host         : ei-lan-399 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: periodical_send/SPI_INST/busy_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: send_trigger_reg_i_14/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: send_trigger_reg_i_4/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: send_trigger_reg_i_4/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: send_trigger_reg_i_4/O[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  99994.812        0.000                      0                  151        0.177        0.000                      0                  151    49999.492        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 49999.999}        99999.997       0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             99994.812        0.000                      0                  151        0.177        0.000                      0                  151    49999.492        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    99994.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    49999.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99994.812ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/ss_n_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.634ns (32.292%)  route 3.426ns (67.708%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.646     9.398    periodical_send/SPI_INST/busy1
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.310     9.708 r  periodical_send/SPI_INST/ss_n[0]_i_1/O
                         net (fo=2, routed)           0.661    10.368    periodical_send/SPI_INST/ss_n[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  periodical_send/SPI_INST/ss_n_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  periodical_send/SPI_INST/ss_n_reg[0]_lopt_replica/C
                         clock pessimism              0.259 100005.273    
                         clock uncertainty           -0.035 100005.234    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.058 100005.180    periodical_send/SPI_INST/ss_n_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                      100005.180    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                              99994.812    

Slack (MET) :             99994.859ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            mosi_top_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.664ns (34.541%)  route 3.154ns (65.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.646     9.398    periodical_send/SPI_INST/busy1
    SLICE_X0Y107         LUT5 (Prop_lut5_I2_O)        0.340     9.738 r  periodical_send/SPI_INST/mosi_top_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.388    10.126    periodical_send_n_5
    SLICE_X0Y107         FDRE                                         r  mosi_top_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588 100005.016    clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  mosi_top_OBUFT_inst_i_1/C
                         clock pessimism              0.259 100005.273    
                         clock uncertainty           -0.035 100005.234    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.250 100004.984    mosi_top_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                      100004.992    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                              99994.859    

Slack (MET) :             99994.969ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.662ns (35.452%)  route 3.026ns (64.548%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.524     9.276    periodical_send/SPI_INST/busy1
    SLICE_X1Y107         LUT4 (Prop_lut4_I0_O)        0.338     9.614 r  periodical_send/SPI_INST/assert_data_i_1/O
                         net (fo=1, routed)           0.383     9.996    periodical_send/SPI_INST/assert_data_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  periodical_send/SPI_INST/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  periodical_send/SPI_INST/assert_data_reg/C
                         clock pessimism              0.259 100005.273    
                         clock uncertainty           -0.035 100005.234    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.270 100004.961    periodical_send/SPI_INST/assert_data_reg
  -------------------------------------------------------------------
                         required time                      100004.969    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                              99994.969    

Slack (MET) :             99995.062ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.634ns (34.993%)  route 3.036ns (65.007%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.324     9.076    periodical_send/SPI_INST/busy1
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.310     9.386 r  periodical_send/SPI_INST/tx_buffer[10]_i_2/O
                         net (fo=10, routed)          0.592     9.978    periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[10]/C
                         clock pessimism              0.276 100005.289    
                         clock uncertainty           -0.035 100005.250    
    SLICE_X5Y107         FDRE (Setup_fdre_C_CE)      -0.205 100005.047    periodical_send/SPI_INST/tx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                      100005.039    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                              99995.062    

Slack (MET) :             99995.062ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.634ns (34.993%)  route 3.036ns (65.007%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.324     9.076    periodical_send/SPI_INST/busy1
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.310     9.386 r  periodical_send/SPI_INST/tx_buffer[10]_i_2/O
                         net (fo=10, routed)          0.592     9.978    periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[2]/C
                         clock pessimism              0.276 100005.289    
                         clock uncertainty           -0.035 100005.250    
    SLICE_X5Y107         FDRE (Setup_fdre_C_CE)      -0.205 100005.047    periodical_send/SPI_INST/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                      100005.039    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                              99995.062    

Slack (MET) :             99995.062ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.634ns (34.993%)  route 3.036ns (65.007%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.324     9.076    periodical_send/SPI_INST/busy1
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.310     9.386 r  periodical_send/SPI_INST/tx_buffer[10]_i_2/O
                         net (fo=10, routed)          0.592     9.978    periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[3]/C
                         clock pessimism              0.276 100005.289    
                         clock uncertainty           -0.035 100005.250    
    SLICE_X5Y107         FDSE (Setup_fdse_C_CE)      -0.205 100005.047    periodical_send/SPI_INST/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                      100005.039    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                              99995.062    

Slack (MET) :             99995.062ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.634ns (34.993%)  route 3.036ns (65.007%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.324     9.076    periodical_send/SPI_INST/busy1
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.310     9.386 r  periodical_send/SPI_INST/tx_buffer[10]_i_2/O
                         net (fo=10, routed)          0.592     9.978    periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[8]/C
                         clock pessimism              0.276 100005.289    
                         clock uncertainty           -0.035 100005.250    
    SLICE_X5Y107         FDRE (Setup_fdre_C_CE)      -0.205 100005.047    periodical_send/SPI_INST/tx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                      100005.039    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                              99995.062    

Slack (MET) :             99995.062ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.634ns (34.993%)  route 3.036ns (65.007%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.324     9.076    periodical_send/SPI_INST/busy1
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.310     9.386 r  periodical_send/SPI_INST/tx_buffer[10]_i_2/O
                         net (fo=10, routed)          0.592     9.978    periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[9]/C
                         clock pessimism              0.276 100005.289    
                         clock uncertainty           -0.035 100005.250    
    SLICE_X5Y107         FDSE (Setup_fdse_C_CE)      -0.205 100005.047    periodical_send/SPI_INST/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                      100005.039    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                              99995.062    

Slack (MET) :             99995.094ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.634ns (35.302%)  route 2.995ns (64.698%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 r  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.324     9.076    periodical_send/SPI_INST/busy1
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.310     9.386 r  periodical_send/SPI_INST/tx_buffer[10]_i_2/O
                         net (fo=10, routed)          0.551     9.937    periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0
    SLICE_X3Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[11]/C
                         clock pessimism              0.259 100005.273    
                         clock uncertainty           -0.035 100005.234    
    SLICE_X3Y107         FDSE (Setup_fdse_C_CE)      -0.205 100005.031    periodical_send/SPI_INST/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                      100005.031    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                              99995.094    

Slack (MET) :             99995.133ns  (required time - arrival time)
  Source:                 periodical_send/SPI_INST/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clk rise@100000.000ns - clk rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.634ns (34.306%)  route 3.129ns (65.694%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 100005.008 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.706     5.308    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  periodical_send/SPI_INST/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  periodical_send/SPI_INST/count_reg[20]/Q
                         net (fo=2, routed)           1.120     6.847    periodical_send/SPI_INST/count_reg_n_0_[20]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.296     7.143 r  periodical_send/SPI_INST/busy1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.143    periodical_send/SPI_INST/busy1_carry__0_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.523 r  periodical_send/SPI_INST/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.523    periodical_send/SPI_INST/busy1_carry__0_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.752 f  periodical_send/SPI_INST/busy1_carry__1/CO[2]
                         net (fo=41, routed)          1.524     9.276    periodical_send/SPI_INST/busy1
    SLICE_X1Y107         LUT4 (Prop_lut4_I1_O)        0.310     9.586 r  periodical_send/SPI_INST/state_i_1/O
                         net (fo=2, routed)           0.485    10.071    periodical_send/SPI_INST/state_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  periodical_send/SPI_INST/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 100001.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 100003.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 100003.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586 100005.016    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  periodical_send/SPI_INST/busy_reg/C
                         clock pessimism              0.276 100005.289    
                         clock uncertainty           -0.035 100005.250    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.047 100005.203    periodical_send/SPI_INST/busy_reg
  -------------------------------------------------------------------
                         required time                      100005.203    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                              99995.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X6Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDSE (Prop_fdse_C_Q)         0.164     1.679 r  periodical_send/SPI_INST/tx_buffer_reg[7]/Q
                         net (fo=1, routed)           0.101     1.780    periodical_send/SPI_INST/tx_buffer_reg_n_0_[7]
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.032    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[8]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.072     1.603    periodical_send/SPI_INST/tx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  periodical_send/SPI_INST/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.185     1.842    periodical_send/SPI_INST/tx_buffer_reg_n_0_[3]
    SLICE_X6Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.032    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[4]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y107         FDRE (Hold_fdre_C_D)         0.087     1.618    periodical_send/SPI_INST/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/clk_toggles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/clk_toggles_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.900%)  route 0.168ns (47.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  periodical_send/SPI_INST/clk_toggles_reg[1]/Q
                         net (fo=7, routed)           0.168     1.826    periodical_send/SPI_INST/clk_toggles[1]
    SLICE_X1Y106         LUT3 (Prop_lut3_I2_O)        0.048     1.874 r  periodical_send/SPI_INST/clk_toggles[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    periodical_send/SPI_INST/p_1_in[2]
    SLICE_X1Y106         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107     1.640    periodical_send/SPI_INST/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  periodical_send/SPI_INST/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.176     1.832    periodical_send/SPI_INST/tx_buffer_reg_n_0_[8]
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.032    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[9]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDSE (Hold_fdse_C_D)         0.075     1.590    periodical_send/SPI_INST/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/clk_toggles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.435%)  route 0.178ns (48.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  periodical_send/SPI_INST/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.178     1.837    periodical_send/SPI_INST/clk_toggles[0]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.048     1.885 r  periodical_send/SPI_INST/clk_toggles[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    periodical_send/SPI_INST/p_1_in[1]
    SLICE_X1Y107         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.637    periodical_send/SPI_INST/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.538%)  route 0.216ns (60.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  periodical_send/SPI_INST/tx_buffer_reg[10]/Q
                         net (fo=1, routed)           0.216     1.872    periodical_send/SPI_INST/tx_buffer_reg_n_0_[10]
    SLICE_X3Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[11]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y107         FDSE (Hold_fdse_C_D)         0.063     1.618    periodical_send/SPI_INST/tx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/clk_toggles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.598     1.517    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  periodical_send/SPI_INST/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.181     1.840    periodical_send/SPI_INST/clk_toggles[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I3_O)        0.043     1.883 r  periodical_send/SPI_INST/clk_toggles[4]_i_2/O
                         net (fo=1, routed)           0.000     1.883    periodical_send/SPI_INST/p_1_in[4]
    SLICE_X1Y106         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  periodical_send/SPI_INST/clk_toggles_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107     1.624    periodical_send/SPI_INST/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  periodical_send/SPI_INST/tx_buffer_reg[6]/Q
                         net (fo=1, routed)           0.190     1.870    periodical_send/SPI_INST/tx_buffer_reg_n_0_[6]
    SLICE_X6Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.032    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X6Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y107         FDSE (Hold_fdse_C_D)         0.086     1.601    periodical_send/SPI_INST/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/mosi_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.305%)  route 0.191ns (50.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  periodical_send/SPI_INST/tx_buffer_reg[11]/Q
                         net (fo=1, routed)           0.191     1.849    periodical_send/SPI_INST/tx_buffer_reg_n_0_[11]
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  periodical_send/SPI_INST/mosi_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     1.894    periodical_send/SPI_INST/mosi_tristate_oe_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  periodical_send/SPI_INST/mosi_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  periodical_send/SPI_INST/mosi_tristate_oe_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.091     1.623    periodical_send/SPI_INST/mosi_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 periodical_send/SPI_INST/tx_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            periodical_send/SPI_INST/tx_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  periodical_send/SPI_INST/tx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  periodical_send/SPI_INST/tx_buffer_reg[2]/Q
                         net (fo=1, routed)           0.200     1.856    periodical_send/SPI_INST/tx_buffer_reg_n_0_[2]
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.032    periodical_send/SPI_INST/clk_IBUF_BUFG
    SLICE_X5Y107         FDSE                                         r  periodical_send/SPI_INST/tx_buffer_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDSE (Hold_fdse_C_D)         0.070     1.585    periodical_send/SPI_INST/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50000.000 }
Period(ns):         100000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         99999.997   99997.844  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X0Y107    mosi_top_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X0Y107    periodical_send/SPI_INST/assert_data_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X4Y107    periodical_send/SPI_INST/busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X1Y106    periodical_send/SPI_INST/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X1Y107    periodical_send/SPI_INST/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X1Y106    periodical_send/SPI_INST/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X1Y106    periodical_send/SPI_INST/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X1Y106    periodical_send/SPI_INST/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         99999.997   99999.001  SLICE_X4Y108    periodical_send/SPI_INST/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X0Y107    mosi_top_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X0Y107    periodical_send/SPI_INST/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X1Y107    periodical_send/SPI_INST/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y111    periodical_send/SPI_INST/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y111    periodical_send/SPI_INST/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y111    periodical_send/SPI_INST/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y111    periodical_send/SPI_INST/count_reg[25]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         49999.995   49999.497  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.991   49999.493  SLICE_X0Y107    mosi_top_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.991   49999.493  SLICE_X0Y107    periodical_send/SPI_INST/assert_data_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.991   49999.493  SLICE_X1Y107    periodical_send/SPI_INST/clk_toggles_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         49999.991   49999.493  SLICE_X2Y107    periodical_send/SPI_INST/count_reg[7]/C



