*.bit
*.svf
*.json

# Sim files
*.lxt
*.vcd
*.sim
verilog/common/out/*
/sim/

# nMigen stuff
build/
__pycache__/
__init___/
__init___*/