<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472_NUC442_BSP: StdDriver/inc/spi.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC472_NUC442_BSP<span id="projectnumber">&#160;V3.03.003</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>NUC472/NUC442 SPI driver header file.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/da0/spi_8h__dep__incl.png" border="0" usemap="#a_std_driver_2inc_2spi_8hdep" alt=""/></div>
<map name="a_std_driver_2inc_2spi_8hdep" id="a_std_driver_2inc_2spi_8hdep">
<area shape="rect" title="NUC472/NUC442 SPI driver header file." alt="" coords="3603,5,3729,32"/>
<area shape="rect" href="../../da/d08/_n_u_c472__442_8h.html" title="NUC472/NUC442 peripheral access layer header file. This file contains all the peripheral register&#39;s d..." alt="" coords="3573,80,3759,121"/>
<area shape="rect" href="../../d6/d83/system___n_u_c472__442_8c.html" title="NUC472/NUC442 system clock init code and assert handler." alt="" coords="5,169,241,211"/>
<area shape="rect" href="../../d8/de4/sclib_8h.html" title="Smartcard library header file." alt="" coords="266,169,410,211"/>
<area shape="rect" href="../../d1/da9/i2s_8h.html" title=" " alt="" coords="435,177,561,203"/>
<area shape="rect" href="../../d8/d29/ps2_8h.html" title="NUC472/NUC442 PS2 Driver Header File." alt="" coords="586,177,717,203"/>
<area shape="rect" href="../../d8/db0/ps2_8c.html" title=" " alt="" coords="636,259,768,285"/>
<area shape="rect" href="../../d3/df1/acmp_8c.html" title="NUC472/NUC442 Analog Comparator(ACMP) driver source file." alt="" coords="792,177,935,203"/>
<area shape="rect" href="../../de/d01/adc_8c.html" title="NUC472/NUC442 ADC driver source file." alt="" coords="959,177,1091,203"/>
<area shape="rect" href="../../d0/dd7/can_8c.html" title="NUC472/NUC442 CAN driver source file." alt="" coords="1115,177,1247,203"/>
<area shape="rect" href="../../da/d9b/cap_8c.html" title="NUC472/NUC442 CAP driver source file." alt="" coords="1271,177,1403,203"/>
<area shape="rect" href="../../de/da0/clk_8c.html" title="NUC472/NUC442 CLK driver source file." alt="" coords="1427,177,1555,203"/>
<area shape="rect" href="../../d8/d13/crc_8c.html" title="NUC472/NUC442 CRC driver source file." alt="" coords="1580,177,1709,203"/>
<area shape="rect" href="../../df/dee/crypto_8c.html" title="Cryptographic Accelerator driver source file." alt="" coords="1734,177,1881,203"/>
<area shape="rect" href="../../d2/d01/eadc_8c.html" title="NUC472/NUC442 EADC driver source file." alt="" coords="1905,177,2043,203"/>
<area shape="rect" href="../../d1/d7e/ebi_8c.html" title="NUC472/NUC442 EBI driver source file." alt="" coords="2067,177,2195,203"/>
<area shape="rect" href="../../dc/def/emac_8c.html" title="NUC472/NUC442 EMAC driver source file." alt="" coords="2220,177,2363,203"/>
<area shape="rect" href="../../de/d46/epwm_8c.html" title="NUC472/NUC442 EPWM driver source file." alt="" coords="2387,177,2532,203"/>
<area shape="rect" href="../../d0/dbc/fmc_8c.html" title="NUC472/NUC442 FMC driver source file." alt="" coords="2556,177,2688,203"/>
<area shape="rect" href="../../d8/da0/gpio_8c.html" title="NUC472/NUC442 GPIO driver source file." alt="" coords="2712,177,2847,203"/>
<area shape="rect" href="../../d9/dcb/i2c_8c.html" title="NUC472/NUC442 I2C driver source file." alt="" coords="2871,177,2999,203"/>
<area shape="rect" href="../../d8/d6d/i2s_8c.html" title=" " alt="" coords="3023,177,3151,203"/>
<area shape="rect" href="../../d2/d14/pdma_8c.html" title="NUC472/NUC442 PDMA driver source file." alt="" coords="3176,177,3319,203"/>
<area shape="rect" href="../../de/d5c/pwm_8c.html" title="NUC472/NUC442 PWM driver source file." alt="" coords="3343,177,3482,203"/>
<area shape="rect" href="../../d3/d3d/retarget_8c.html" title="NUC472/NUC442 Debug Port and Semihost Setting Source File." alt="" coords="3506,177,3661,203"/>
<area shape="rect" href="../../d4/dcc/rtc_8c.html" title="NUC472/NUC442 RTC driver source file." alt="" coords="3685,177,3812,203"/>
<area shape="rect" href="../../df/d60/sc_8c.html" title="NUC472/NUC442 Smartcard(SC) driver source file." alt="" coords="3837,177,3962,203"/>
<area shape="rect" href="../../df/d4a/scuart_8c.html" title="NUC472/NUC442 Smartcard UART mode (SCUART) driver source file." alt="" coords="3986,177,4133,203"/>
<area shape="rect" href="../../df/d7c/sd_8c.html" title="NUC472/NUC442 SD driver source file." alt="" coords="4157,177,4282,203"/>
<area shape="rect" href="../../da/d00/spi_8c.html" title="NUC472/NUC442 SPI driver source file." alt="" coords="4306,177,4434,203"/>
<area shape="rect" href="../../d8/d91/sys_8c.html" title="NUC472/NUC442 SYS driver source file." alt="" coords="4459,177,4591,203"/>
<area shape="rect" href="../../df/d41/timer_8c.html" title="NUC472/NUC442 TIMER driver source file." alt="" coords="4615,177,4755,203"/>
<area shape="rect" href="../../d1/d87/uart_8c.html" title="NUC472/NUC442 UART driver source file." alt="" coords="4779,177,4913,203"/>
<area shape="rect" href="../../dc/dd9/usbd_8c.html" title="NUC472/NUC442 USBD driver source file." alt="" coords="4937,177,5075,203"/>
<area shape="rect" href="../../db/d1a/wdt_8c.html" title="NUC472/NUC442 WDT driver source file." alt="" coords="5099,177,5230,203"/>
<area shape="rect" href="../../d9/d90/wwdt_8c.html" title="NUC472/NUC442 WWDT driver source file." alt="" coords="5255,177,5395,203"/>
<area shape="rect" href="../../da/dca/uac__core_8c.html" title=" " alt="" coords="5419,169,5654,211"/>
<area shape="rect" href="../../da/dd9/uac__driver_8c.html" title="NUC472/NUC442 MCU USB Host Audio Class driver." alt="" coords="5678,169,5913,211"/>
<area shape="rect" href="../../dc/dea/uac__parser_8c.html" title="NUC472/NUC442 MCU USB Host Audio Class driver." alt="" coords="5937,169,6171,211"/>
<area shape="rect" href="../../de/d48/usbh__core_8c.html" title="NUC472/NUC442 MCU USB Host Library core." alt="" coords="6195,169,6374,211"/>
<area shape="rect" href="../../da/df8/usbh__debug_8c.html" title="NUC472/NUC442 MCU USB Host library." alt="" coords="6398,169,6577,211"/>
<area shape="rect" href="../../db/dee/usbh__hub_8c.html" title="NUC472/NUC442 MCU USB Host Library Hub class driver." alt="" coords="6601,169,6779,211"/>
<area shape="rect" href="../../d2/d1c/usbh__ohci_8c.html" title="NUC472/NUC442 MCU USB Host OHCI driver." alt="" coords="6803,169,6982,211"/>
<area shape="rect" href="../../d5/d7e/usbh__support_8c.html" title=" " alt="" coords="7006,169,7185,211"/>
<area shape="rect" href="../../d0/d8a/hid__core_8c.html" title="NUC472/NUC442 MCU USB Host HID library core." alt="" coords="7209,169,7379,211"/>
<area shape="rect" href="../../d3/d98/hid__driver_8c.html" title="NUC472/NUC442 MCU USB Host HID driver." alt="" coords="7403,169,7574,211"/>
<area shape="rect" href="../../d8/d4b/lw__umass_8c.html" title="Light&#45;weight USB mass storage class driver." alt="" coords="7599,169,7771,211"/>
<area shape="rect" href="../../d8/d25/lw__usbh_8c.html" title="Light&#45;Weight USB Host driver." alt="" coords="7795,169,7967,211"/>
<area shape="rect" href="../../d0/d4c/_umas_debug_8c.html" title="NUC472/NUC442 MCU USB Host Mass Storage Library." alt="" coords="7991,169,8199,211"/>
<area shape="rect" href="../../d8/d9e/_umas_driver_8c.html" title="NUC472/NUC442 MCU USB Host Mass Storage Library." alt="" coords="8223,169,8431,211"/>
</map>
</div>
</div>
<p><a href="../../da/d87/spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">SPI_MODE_0</a></td></tr>
<tr class="separator:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2af9f45539491c9753960535dc20fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">SPI_MODE_1</a></td></tr>
<tr class="separator:gaf2af9f45539491c9753960535dc20fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa3edd8616f8803490c93f09243a612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">SPI_MODE_2</a></td></tr>
<tr class="separator:ga8fa3edd8616f8803490c93f09243a612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a091da9f9011457fe28ab25f64c858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">SPI_MODE_3</a></td></tr>
<tr class="separator:ga6a091da9f9011457fe28ab25f64c858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">SPI_SLAVE</a></td></tr>
<tr class="separator:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a></td></tr>
<tr class="separator:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe542dc0f7fdc8caa52c330b6ea585b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabfe542dc0f7fdc8caa52c330b6ea585b">SPI_SS0</a></td></tr>
<tr class="separator:gabfe542dc0f7fdc8caa52c330b6ea585b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f77a0335ac3c591199383b5a245d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga38f77a0335ac3c591199383b5a245d12">SPI_SS1</a></td></tr>
<tr class="separator:ga38f77a0335ac3c591199383b5a245d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">SPI_SS_ACTIVE_HIGH</a></td></tr>
<tr class="separator:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a></td></tr>
<tr class="separator:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d29c391313dea9e2f5bb068783581b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48d29c391313dea9e2f5bb068783581b">SPI_UNITIEN_MASK</a></td></tr>
<tr class="separator:ga48d29c391313dea9e2f5bb068783581b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3c9371f86b320bec21789cef755df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ca3c9371f86b320bec21789cef755df">SPI_SSINAIEN_MASK</a></td></tr>
<tr class="separator:ga1ca3c9371f86b320bec21789cef755df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf372eae41370a48f7edd08af63e94837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf372eae41370a48f7edd08af63e94837">SPI_SSACTIEN_MASK</a></td></tr>
<tr class="separator:gaf372eae41370a48f7edd08af63e94837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7be206412f9548ed1ed78148414d082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7be206412f9548ed1ed78148414d082">SPI_SLVURIEN_MASK</a></td></tr>
<tr class="separator:gaf7be206412f9548ed1ed78148414d082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2826a8672fe68606a250b3f53f05ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9e2826a8672fe68606a250b3f53f05ec">SPI_SLVBEIEN_MASK</a></td></tr>
<tr class="separator:ga9e2826a8672fe68606a250b3f53f05ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eec2287dc8609cc0d40b7277a152492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2eec2287dc8609cc0d40b7277a152492">SPI_SLVTOIEN_MASK</a></td></tr>
<tr class="separator:ga2eec2287dc8609cc0d40b7277a152492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ba0fcc865545e409f403e5714905d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9ba0fcc865545e409f403e5714905d3">SPI_FIFO_TXTHIEN_MASK</a></td></tr>
<tr class="separator:gaf9ba0fcc865545e409f403e5714905d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38081044d17f2c68be090b60377e035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad38081044d17f2c68be090b60377e035">SPI_FIFO_RXTHIEN_MASK</a></td></tr>
<tr class="separator:gad38081044d17f2c68be090b60377e035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69163eedcdfbbef238817a14ee8b2522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69163eedcdfbbef238817a14ee8b2522">SPI_FIFO_RXOVIEN_MASK</a></td></tr>
<tr class="separator:ga69163eedcdfbbef238817a14ee8b2522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488226e8a842a2a711b2222b817652b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga488226e8a842a2a711b2222b817652b0">SPI_FIFO_TXUFIEN_MASK</a></td></tr>
<tr class="separator:ga488226e8a842a2a711b2222b817652b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa242f0b5fa49a68c60eb921c809cdecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa242f0b5fa49a68c60eb921c809cdecf">SPI_FIFO_RXTOIEN_MASK</a></td></tr>
<tr class="separator:gaa242f0b5fa49a68c60eb921c809cdecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6479b7bb95a586115626ae1ff5c9b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa6479b7bb95a586115626ae1ff5c9b8a">SPI_SET_SLAVE_TIMEOUT_PERIOD</a>(spi,  u32TimeoutPeriod)</td></tr>
<tr class="memdesc:gaa6479b7bb95a586115626ae1ff5c9b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set time out period for slave.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa6479b7bb95a586115626ae1ff5c9b8a">More...</a><br /></td></tr>
<tr class="separator:gaa6479b7bb95a586115626ae1ff5c9b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3746843588be2e44385ffabacefa629e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3746843588be2e44385ffabacefa629e">SPI_ENABLE_TIMEOUT_FIFO_CLEAR</a>(spi)</td></tr>
<tr class="memdesc:ga3746843588be2e44385ffabacefa629e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable time out clear function for FIFO mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3746843588be2e44385ffabacefa629e">More...</a><br /></td></tr>
<tr class="separator:ga3746843588be2e44385ffabacefa629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15db8690ecae12ec729cdb21d7a3971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf15db8690ecae12ec729cdb21d7a3971">SPI_DISABLE_TIMEOUT_FIFO_CLEAR</a>(spi)</td></tr>
<tr class="memdesc:gaf15db8690ecae12ec729cdb21d7a3971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable time out clear function for FIFO mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf15db8690ecae12ec729cdb21d7a3971">More...</a><br /></td></tr>
<tr class="separator:gaf15db8690ecae12ec729cdb21d7a3971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b4af89abb8646e5d6cf2456a2ce9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7b4af89abb8646e5d6cf2456a2ce9b8">SPI_SET_TX_UNDERRUN_DATA_LOW</a>(spi)</td></tr>
<tr class="memdesc:gae7b4af89abb8646e5d6cf2456a2ce9b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set data out signal to low (0) if transmit under-run occurs.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7b4af89abb8646e5d6cf2456a2ce9b8">More...</a><br /></td></tr>
<tr class="separator:gae7b4af89abb8646e5d6cf2456a2ce9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28273e506eba09d25a5ec7a9c77a1263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28273e506eba09d25a5ec7a9c77a1263">SPI_SET_TX_UNDERRUN_DATA_HIGH</a>(spi)</td></tr>
<tr class="memdesc:ga28273e506eba09d25a5ec7a9c77a1263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set data out signal to high (1) if transmit under-run occurs.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28273e506eba09d25a5ec7a9c77a1263">More...</a><br /></td></tr>
<tr class="separator:ga28273e506eba09d25a5ec7a9c77a1263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa427c018cf4653aed80691d5b180deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa427c018cf4653aed80691d5b180deb">SPI_GET_STATUS</a>(spi)</td></tr>
<tr class="memdesc:gafa427c018cf4653aed80691d5b180deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status flags.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa427c018cf4653aed80691d5b180deb">More...</a><br /></td></tr>
<tr class="separator:gafa427c018cf4653aed80691d5b180deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">SPI_DISABLE_3WIRE_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable slave 3-wire mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">More...</a><br /></td></tr>
<tr class="separator:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">SPI_ENABLE_3WIRE_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable slave 3-wire mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">More...</a><br /></td></tr>
<tr class="separator:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Rx FIFO empty flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx FIFO empty flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx FIFO full flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from R0 FIFO.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba43788d26efb956679d14396dafdfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba43788d26efb956679d14396dafdfa6">SPI_SET_SS0_HIGH</a>(spi)</td></tr>
<tr class="memdesc:gaba43788d26efb956679d14396dafdfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0 pin to high state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba43788d26efb956679d14396dafdfa6">More...</a><br /></td></tr>
<tr class="separator:gaba43788d26efb956679d14396dafdfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798c7c672fdce53fcb2c91e584599d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga798c7c672fdce53fcb2c91e584599d06">SPI_SET_SS0_LOW</a>(spi)</td></tr>
<tr class="memdesc:ga798c7c672fdce53fcb2c91e584599d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0 pin to low state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga798c7c672fdce53fcb2c91e584599d06">More...</a><br /></td></tr>
<tr class="separator:ga798c7c672fdce53fcb2c91e584599d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78502de4abd548279836b349074b385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga78502de4abd548279836b349074b385e">SPI_SET_SS1_HIGH</a>(spi)</td></tr>
<tr class="memdesc:ga78502de4abd548279836b349074b385e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS1 pin to high state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga78502de4abd548279836b349074b385e">More...</a><br /></td></tr>
<tr class="separator:ga78502de4abd548279836b349074b385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1eb6dbb4862fba3d9cb283154412f5bb">SPI_SET_SS1_LOW</a>(spi)</td></tr>
<tr class="memdesc:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS1 pin to low state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1eb6dbb4862fba3d9cb283154412f5bb">More...</a><br /></td></tr>
<tr class="separator:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable byte reorder function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable byte reorder function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3a8af4404dca3916553b91766d2adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b3a8af4404dca3916553b91766d2adf">SPI_TRIGGER</a>(spi)</td></tr>
<tr class="memdesc:ga3b3a8af4404dca3916553b91766d2adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPIEN bit to trigger SPI transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b3a8af4404dca3916553b91766d2adf">More...</a><br /></td></tr>
<tr class="separator:ga3b3a8af4404dca3916553b91766d2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPIEN bit to trigger SPI transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">SPI_DISABLE_DUAL_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Dual IO function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">More...</a><br /></td></tr>
<tr class="separator:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">SPI_ENABLE_DUAL_INPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga12ca66437b0ff94b2d52640fb9a02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual IO function and set SPI Dual IO direction to input.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">More...</a><br /></td></tr>
<tr class="separator:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">SPI_ENABLE_DUAL_OUTPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga40d97a086b74d7c7bd7ab88b92648352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual IO function and set SPI Dual IO direction to output.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">More...</a><br /></td></tr>
<tr class="separator:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">SPI_DISABLE_QUAD_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Dual IO function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">More...</a><br /></td></tr>
<tr class="separator:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">SPI_ENABLE_QUAD_INPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gaa0f7b05bc120059a4122fd89cc082dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Quad IO direction to input.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">More...</a><br /></td></tr>
<tr class="separator:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa042691227fbb23517dd243cee19afcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">SPI_ENABLE_QUAD_OUTPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gaa042691227fbb23517dd243cee19afcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Quad IO direction to output.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">More...</a><br /></td></tr>
<tr class="separator:gaa042691227fbb23517dd243cee19afcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9343d5c5d2dc525ab7fde1c399bd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaef9343d5c5d2dc525ab7fde1c399bd2c">SPI_TRIGGER_TXRX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:gaef9343d5c5d2dc525ab7fde1c399bd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX/RX PDMA transfer at the same time.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaef9343d5c5d2dc525ab7fde1c399bd2c">More...</a><br /></td></tr>
<tr class="separator:gaef9343d5c5d2dc525ab7fde1c399bd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">SPI_ENABLE_2BIT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 2-bit transfer mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">More...</a><br /></td></tr>
<tr class="separator:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312aec82fa602a0ac22d24b55b281333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">SPI_DISABLE_2BIT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga312aec82fa602a0ac22d24b55b281333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable 2-bit transfer mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">More...</a><br /></td></tr>
<tr class="separator:ga312aec82fa602a0ac22d24b55b281333"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1cace1d20930ddff812b308310ec7353"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cace1d20930ddff812b308310ec7353">SPI_SET_DATA_WIDTH</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Width)</td></tr>
<tr class="memdesc:ga1cace1d20930ddff812b308310ec7353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cace1d20930ddff812b308310ec7353">More...</a><br /></td></tr>
<tr class="separator:ga1cace1d20930ddff812b308310ec7353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB first and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the SPI clock divider setting will be 0.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI module and disable SPI peripheral clock.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Rx FIFO buffer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Tx FIFO buffer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave select function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave select function. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f9e339544bb0a301b05f135cace18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga151f9e339544bb0a301b05f135cace18">SPI_SetFIFOThreshold</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:ga151f9e339544bb0a301b05f135cace18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tx FIFO threshold and Rx FIFO threshold configurations.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga151f9e339544bb0a301b05f135cace18">More...</a><br /></td></tr>
<tr class="separator:ga151f9e339544bb0a301b05f135cace18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >NUC472/NUC442 SPI driver header file. </p>
<dl class="section version"><dt>Version</dt><dd>V1.00 </dd></dl>
<dl class="section rcs"><dt>Revision</dt><dd>21 </dd></dl>
<dl class="section rcs"><dt>Date</dt><dd>15/06/18 4:12p </dd></dl>
<dl class="section note"><dt>Note</dt><dd>SPDX-License-Identifier: Apache-2.0 Copyright (C) 2014 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jan 3 2022 12:39:47 for NUC472_NUC442_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
