

================================================================
== Vivado HLS Report for 'Loop_g1_proc'
================================================================
* Date:           Tue Jul 14 13:29:09 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114745|  114745|  114745|  114745|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+
        |                                |                      |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+
        |grp_goertzelInterno_simp_fu_79  |goertzelInterno_simp  |  14340|  14340|  14340|  14340|   none  |
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- g1      |  114744|  114744|     14343|          -|          -|     8|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     19|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    1161|   1176|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1210|   1282|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_goertzelInterno_simp_fu_79  |goertzelInterno_simp  |        0|     16|  1161|  1176|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        0|     16|  1161|  1176|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_97_p2        |     +    |      0|  0|  13|           4|           1|
    |start_write         |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_91_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  19|          10|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |aux_array_V_read  |   9|          2|    1|          2|
    |j_reg_67          |   9|          2|    4|          8|
    |real_start        |   9|          2|    1|          2|
    |y_V_blk_n         |   9|          2|    1|          2|
    |y_V_din           |  15|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             |  87|         18|   41|        117|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   4|   0|    4|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_reg_grp_goertzelInterno_simp_fu_79_ap_start  |   1|   0|    1|          0|
    |j_1_reg_115                                     |   4|   0|    4|          0|
    |j_reg_67                                        |   4|   0|    4|          0|
    |real_start_status_reg                           |   1|   0|    1|          0|
    |start_control_reg                               |   1|   0|    1|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |vectorAuxiliar_1_V_reg_120                      |  32|   0|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  49|   0|   49|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|start_out            | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|start_write          | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|aux_array_V_dout     |  in |   32|   ap_fifo  |  aux_array_V |    pointer   |
|aux_array_V_empty_n  |  in |    1|   ap_fifo  |  aux_array_V |    pointer   |
|aux_array_V_read     | out |    1|   ap_fifo  |  aux_array_V |    pointer   |
|y_V_din              | out |   32|   ap_fifo  |      y_V     |    pointer   |
|y_V_full_n           |  in |    1|   ap_fifo  |      y_V     |    pointer   |
|y_V_write            | out |    1|   ap_fifo  |      y_V     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_5 (5)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str88, i32 0, i32 0, [1 x i8]* @p_str89, [1 x i8]* @p_str90, [1 x i8]* @p_str91, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str92, [1 x i8]* @p_str93)

ST_1: StgValue_6 (6)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)

ST_1: StgValue_7 (7)  [1/1] 1.77ns  loc: axi_algorithm.cpp:108
newFuncRoot:2  br label %0


 <State 2>: 3.10ns
ST_2: j (9)  [1/1] 0.00ns
:0  %j = phi i4 [ 0, %newFuncRoot ], [ %j_1, %1 ]

ST_2: exitcond1 (10)  [1/1] 3.10ns  loc: axi_algorithm.cpp:108
:1  %exitcond1 = icmp eq i4 %j, -8

ST_2: empty (11)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: j_1 (12)  [1/1] 2.62ns  loc: axi_algorithm.cpp:108
:3  %j_1 = add i4 %j, 1

ST_2: StgValue_12 (13)  [1/1] 0.00ns  loc: axi_algorithm.cpp:108
:4  br i1 %exitcond1, label %.preheader.exitStub, label %1

ST_2: call_ret1 (16)  [2/2] 0.00ns  loc: axi_algorithm.cpp:111
:1  %call_ret1 = call fastcc { i32, i32 } @goertzelInterno_simp(i4 %j, i32* %aux_array_V)

ST_2: StgValue_14 (23)  [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 5.76ns
ST_3: call_ret1 (16)  [1/2] 3.44ns  loc: axi_algorithm.cpp:111
:1  %call_ret1 = call fastcc { i32, i32 } @goertzelInterno_simp(i4 %j, i32* %aux_array_V)

ST_3: vectorAuxiliar_0_V (17)  [1/1] 0.00ns  loc: axi_algorithm.cpp:111
:2  %vectorAuxiliar_0_V = extractvalue { i32, i32 } %call_ret1, 0

ST_3: vectorAuxiliar_1_V (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:111
:3  %vectorAuxiliar_1_V = extractvalue { i32, i32 } %call_ret1, 1

ST_3: StgValue_18 (19)  [1/1] 2.32ns  loc: axi_algorithm.cpp:112
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %y_V, i32 %vectorAuxiliar_0_V)


 <State 4>: 2.32ns
ST_4: StgValue_19 (15)  [1/1] 0.00ns  loc: axi_algorithm.cpp:109
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind

ST_4: StgValue_20 (20)  [1/1] 2.32ns  loc: axi_algorithm.cpp:113
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %y_V, i32 %vectorAuxiliar_1_V)

ST_4: StgValue_21 (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:108
:6  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aux_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ REAL_PARTE_W_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ IMAGINARIO_W_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5         (specinterface    ) [ 00000]
StgValue_6         (specinterface    ) [ 00000]
StgValue_7         (br               ) [ 01111]
j                  (phi              ) [ 00110]
exitcond1          (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
j_1                (add              ) [ 01111]
StgValue_12        (br               ) [ 00000]
StgValue_14        (ret              ) [ 00000]
call_ret1          (call             ) [ 00000]
vectorAuxiliar_0_V (extractvalue     ) [ 00000]
vectorAuxiliar_1_V (extractvalue     ) [ 00001]
StgValue_18        (write            ) [ 00000]
StgValue_19        (specloopname     ) [ 00000]
StgValue_20        (write            ) [ 00000]
StgValue_21        (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aux_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="REAL_PARTE_W_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="REAL_PARTE_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IMAGINARIO_W_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMAGINARIO_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="goertzelInterno_simp"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/3 StgValue_20/4 "/>
</bind>
</comp>

<comp id="67" class="1005" name="j_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="1"/>
<pin id="69" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="j_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_goertzelInterno_simp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="0" index="3" bw="30" slack="0"/>
<pin id="84" dir="0" index="4" bw="31" slack="0"/>
<pin id="85" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="exitcond1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="4" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="vectorAuxiliar_0_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="vectorAuxiliar_0_V/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="vectorAuxiliar_1_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="vectorAuxiliar_1_V/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="vectorAuxiliar_1_V_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vectorAuxiliar_1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="54" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="71" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="71" pin="4"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="79" pin=4"/></net>

<net id="95"><net_src comp="71" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="71" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="79" pin="5"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="111"><net_src comp="79" pin="5"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="97" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="123"><net_src comp="108" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {3 4 }
	Port: REAL_PARTE_W_V | {}
	Port: IMAGINARIO_W_V | {}
 - Input state : 
	Port: Loop_g1_proc : aux_array_V | {2 3 }
	Port: Loop_g1_proc : REAL_PARTE_W_V | {2 3 }
	Port: Loop_g1_proc : IMAGINARIO_W_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		j_1 : 1
		StgValue_12 : 2
		call_ret1 : 1
	State 3
		vectorAuxiliar_0_V : 1
		vectorAuxiliar_1_V : 1
		StgValue_18 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_goertzelInterno_simp_fu_79 |    16   | 10.8885 |   1628  |   1086  |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |            j_1_fu_97           |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |         exitcond1_fu_91        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_60        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|extractvalue|    vectorAuxiliar_0_V_fu_103   |    0    |    0    |    0    |    0    |
|          |    vectorAuxiliar_1_V_fu_108   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    16   | 10.8885 |   1628  |   1101  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        j_1_reg_115       |    4   |
|         j_reg_67         |    4   |
|vectorAuxiliar_1_V_reg_120|   32   |
+--------------------------+--------+
|           Total          |   40   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p2  |   2  |  32  |   64   ||    9    |
|     j_reg_67    |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   72   ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   10   |  1628  |  1101  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   40   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   14   |  1668  |  1119  |
+-----------+--------+--------+--------+--------+
