Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/luca/ISE_ws/FFD_edg/FFD_TB_isim_beh.exe -prj /home/luca/ISE_ws/FFD_edg/FFD_TB_beh.prj work.FFD_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/luca/ISE_ws/FFD_edg/nor_2_in.vhd" into library work
Parsing VHDL file "/home/luca/ISE_ws/FFD_edg/FFD_edg.vhd" into library work
Parsing VHDL file "/home/luca/ISE_ws/FFD_edg/FFD_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95964 KB
Fuse CPU Usage: 1190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture nor_2_in of entity nor_2_in [nor_2_in_default]
Compiling architecture structural of entity FFD_edg [ffd_edg_default]
Compiling architecture behavior of entity ffd_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/luca/ISE_ws/FFD_edg/FFD_TB_isim_beh.exe
Fuse Memory Usage: 399484 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 270 ms
