{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 10:41:12 2015 " "Info: Processing started: Tue Dec 08 10:41:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controlUnit:myCU\|oneSecClock:myClock\|clock " "Info: Detected ripple clock \"controlUnit:myCU\|oneSecClock:myClock\|clock\" as buffer" {  } { { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlUnit:myCU\|oneSecClock:myClock\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\] 137.32 MHz 7.282 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 137.32 MHz between source memory \"dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]\" (period= 7.282 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.972 ns + Longest memory register " "Info: + Longest memory to register delay is 6.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y26; Fanout = 8; MEM Node = 'dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a1 2 MEM M4K_X17_Y26 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y26; Fanout = 3; MEM Node = 'dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/db/altsyncram_ohd1.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.178 ns) 4.437 ns dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~6 3 COMB LCCOMB_X20_Y26_N4 2 " "Info: 3: + IC(0.885 ns) + CELL(0.178 ns) = 4.437 ns; Loc. = LCCOMB_X20_Y26_N4; Fanout = 2; COMB Node = 'dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.596 ns) 5.323 ns dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~8 4 COMB LCCOMB_X20_Y26_N14 2 " "Info: 4: + IC(0.290 ns) + CELL(0.596 ns) = 5.323 ns; Loc. = LCCOMB_X20_Y26_N14; Fanout = 2; COMB Node = 'dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.781 ns dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~10 5 COMB LCCOMB_X20_Y26_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.781 ns; Loc. = LCCOMB_X20_Y26_N16; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|addSub:addSubtractor\|Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.545 ns) 6.876 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]~2 6 COMB LCCOMB_X19_Y26_N28 1 " "Info: 6: + IC(0.550 ns) + CELL(0.545 ns) = 6.876 ns; Loc. = LCCOMB_X19_Y26_N28; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10 dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.972 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\] 7 REG LCFF_X19_Y26_N29 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.972 ns; Loc. = LCFF_X19_Y26_N29; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.247 ns ( 75.26 % ) " "Info: Total cell delay = 5.247 ns ( 75.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 24.74 % ) " "Info: Total interconnect delay = 1.725 ns ( 24.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10 dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10 {} dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.885ns 0.290ns 0.000ns 0.550ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.458ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.114 ns - Smallest " "Info: - Smallest clock skew is -0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\] 3 REG LCFF_X19_Y26_N29 5 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X19_Y26_N29; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.975 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.783 ns) 2.975 ns dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y26 8 " "Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y26; Fanout = 8; MEM Node = 'dataPath:myDP\|ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.81 % ) " "Info: Total cell delay = 1.809 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.166 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8 dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10 dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~6 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~8 {} dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~10 {} dataPath:myDP|dp3:DP3|register:regA|Output[2]~2 {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.885ns 0.290ns 0.000ns 0.550ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.458ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dataPath:myDP\|dp1:DP1\|register:IR\|Output\[7\] controlUnit:myCU\|state.load CLOCK_50 1.642 ns " "Info: Found hold time violation between source  pin or register \"dataPath:myDP\|dp1:DP1\|register:IR\|Output\[7\]\" and destination pin or register \"controlUnit:myCU\|state.load\" for clock \"CLOCK_50\" (Hold time is 1.642 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.479 ns + Largest " "Info: + Largest clock skew is 2.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.339 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.879 ns) 2.679 ns controlUnit:myCU\|oneSecClock:myClock\|clock 2 REG LCFF_X1_Y10_N5 2 " "Info: 2: + IC(0.774 ns) + CELL(0.879 ns) = 2.679 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.000 ns) 3.743 ns controlUnit:myCU\|oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G2 11 " "Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.743 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 5.339 ns controlUnit:myCU\|state.load 4 REG LCFF_X18_Y26_N19 9 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 5.339 ns; Loc. = LCFF_X18_Y26_N19; Fanout = 9; REG Node = 'controlUnit:myCU\|state.load'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.load } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 46.96 % ) " "Info: Total cell delay = 2.507 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.832 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.832 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.load } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} controlUnit:myCU|oneSecClock:myClock|clock~clkctrl {} controlUnit:myCU|state.load {} } { 0.000ns 0.000ns 0.774ns 1.064ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns dataPath:myDP\|dp1:DP1\|register:IR\|Output\[7\] 3 REG LCFF_X18_Y26_N21 8 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 8; REG Node = 'dataPath:myDP\|dp1:DP1\|register:IR\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLOCK_50~clkctrl dataPath:myDP|dp1:DP1|register:IR|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp1:DP1|register:IR|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp1:DP1|register:IR|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.load } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} controlUnit:myCU|oneSecClock:myClock|clock~clkctrl {} controlUnit:myCU|state.load {} } { 0.000ns 0.000ns 0.774ns 1.064ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp1:DP1|register:IR|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp1:DP1|register:IR|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.846 ns - Shortest register register " "Info: - Shortest register to register delay is 0.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:myDP\|dp1:DP1\|register:IR\|Output\[7\] 1 REG LCFF_X18_Y26_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 8; REG Node = 'dataPath:myDP\|dp1:DP1\|register:IR\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:myDP|dp1:DP1|register:IR|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.322 ns) 0.750 ns controlUnit:myCU\|n_state.load~0 2 COMB LCCOMB_X18_Y26_N18 1 " "Info: 2: + IC(0.428 ns) + CELL(0.322 ns) = 0.750 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 1; COMB Node = 'controlUnit:myCU\|n_state.load~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { dataPath:myDP|dp1:DP1|register:IR|Output[7] controlUnit:myCU|n_state.load~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.846 ns controlUnit:myCU\|state.load 3 REG LCFF_X18_Y26_N19 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.846 ns; Loc. = LCFF_X18_Y26_N19; Fanout = 9; REG Node = 'controlUnit:myCU\|state.load'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:myCU|n_state.load~0 controlUnit:myCU|state.load } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.418 ns ( 49.41 % ) " "Info: Total cell delay = 0.418 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.428 ns ( 50.59 % ) " "Info: Total interconnect delay = 0.428 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { dataPath:myDP|dp1:DP1|register:IR|Output[7] controlUnit:myCU|n_state.load~0 controlUnit:myCU|state.load } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.846 ns" { dataPath:myDP|dp1:DP1|register:IR|Output[7] {} controlUnit:myCU|n_state.load~0 {} controlUnit:myCU|state.load {} } { 0.000ns 0.428ns 0.000ns } { 0.000ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.load } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} controlUnit:myCU|oneSecClock:myClock|clock~clkctrl {} controlUnit:myCU|state.load {} } { 0.000ns 0.000ns 0.774ns 1.064ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp1:DP1|register:IR|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp1:DP1|register:IR|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { dataPath:myDP|dp1:DP1|register:IR|Output[7] controlUnit:myCU|n_state.load~0 controlUnit:myCU|state.load } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.846 ns" { dataPath:myDP|dp1:DP1|register:IR|Output[7] {} controlUnit:myCU|n_state.load~0 {} controlUnit:myCU|state.load {} } { 0.000ns 0.428ns 0.000ns } { 0.000ns 0.322ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\] Minput\[1\] CLOCK_50 4.424 ns register " "Info: tsu for register \"dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\]\" (data pin = \"Minput\[1\]\", clock pin = \"CLOCK_50\") is 4.424 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.323 ns + Longest pin register " "Info: + Longest pin to register delay is 7.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Minput\[1\] 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'Minput\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Minput[1] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.820 ns) + CELL(0.544 ns) 7.227 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\]~1 2 COMB LCCOMB_X19_Y26_N10 1 " "Info: 2: + IC(5.820 ns) + CELL(0.544 ns) = 7.227 ns; Loc. = LCCOMB_X19_Y26_N10; Fanout = 1; COMB Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.364 ns" { Minput[1] dataPath:myDP|dp3:DP3|register:regA|Output[1]~1 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.323 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\] 3 REG LCFF_X19_Y26_N11 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.323 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:myDP|dp3:DP3|register:regA|Output[1]~1 dataPath:myDP|dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 20.52 % ) " "Info: Total cell delay = 1.503 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.820 ns ( 79.48 % ) " "Info: Total interconnect delay = 5.820 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { Minput[1] dataPath:myDP|dp3:DP3|register:regA|Output[1]~1 dataPath:myDP|dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { Minput[1] {} Minput[1]~combout {} dataPath:myDP|dp3:DP3|register:regA|Output[1]~1 {} dataPath:myDP|dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 5.820ns 0.000ns } { 0.000ns 0.863ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\] 3 REG LCFF_X19_Y26_N11 5 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 5; REG Node = 'dataPath:myDP\|dp3:DP3\|register:regA\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { Minput[1] dataPath:myDP|dp3:DP3|register:regA|Output[1]~1 dataPath:myDP|dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { Minput[1] {} Minput[1]~combout {} dataPath:myDP|dp3:DP3|register:regA|Output[1]~1 {} dataPath:myDP|dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 5.820ns 0.000ns } { 0.000ns 0.863ns 0.544ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl dataPath:myDP|dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} dataPath:myDP|dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 DisplayState\[0\] controlUnit:myCU\|state.halt 14.169 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"DisplayState\[0\]\" through register \"controlUnit:myCU\|state.halt\" is 14.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.334 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.879 ns) 2.679 ns controlUnit:myCU\|oneSecClock:myClock\|clock 2 REG LCFF_X1_Y10_N5 2 " "Info: 2: + IC(0.774 ns) + CELL(0.879 ns) = 2.679 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.000 ns) 3.743 ns controlUnit:myCU\|oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G2 11 " "Info: 3: + IC(1.064 ns) + CELL(0.000 ns) = 3.743 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 5.334 ns controlUnit:myCU\|state.halt 4 REG LCFF_X16_Y26_N9 5 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 5.334 ns; Loc. = LCFF_X16_Y26_N9; Fanout = 5; REG Node = 'controlUnit:myCU\|state.halt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.halt } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 47.00 % ) " "Info: Total cell delay = 2.507 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.827 ns ( 53.00 % ) " "Info: Total interconnect delay = 2.827 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.halt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} controlUnit:myCU|oneSecClock:myClock|clock~clkctrl {} controlUnit:myCU|state.halt {} } { 0.000ns 0.000ns 0.774ns 1.064ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.558 ns + Longest register pin " "Info: + Longest register to pin delay is 8.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:myCU\|state.halt 1 REG LCFF_X16_Y26_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y26_N9; Fanout = 5; REG Node = 'controlUnit:myCU\|state.halt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:myCU|state.halt } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.177 ns) 1.645 ns controlUnit:myCU\|WideOr2~0 2 COMB LCCOMB_X19_Y26_N16 2 " "Info: 2: + IC(1.468 ns) + CELL(0.177 ns) = 1.645 ns; Loc. = LCCOMB_X19_Y26_N16; Fanout = 2; COMB Node = 'controlUnit:myCU\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { controlUnit:myCU|state.halt controlUnit:myCU|WideOr2~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.521 ns) 2.714 ns controlUnit:myCU\|WideOr3 3 COMB LCCOMB_X19_Y26_N18 1 " "Info: 3: + IC(0.548 ns) + CELL(0.521 ns) = 2.714 ns; Loc. = LCCOMB_X19_Y26_N18; Fanout = 1; COMB Node = 'controlUnit:myCU\|WideOr3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { controlUnit:myCU|WideOr2~0 controlUnit:myCU|WideOr3 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(2.996 ns) 8.558 ns DisplayState\[0\] 4 PIN PIN_AA9 0 " "Info: 4: + IC(2.848 ns) + CELL(2.996 ns) = 8.558 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'DisplayState\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { controlUnit:myCU|WideOr3 DisplayState[0] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.694 ns ( 43.16 % ) " "Info: Total cell delay = 3.694 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.864 ns ( 56.84 % ) " "Info: Total interconnect delay = 4.864 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { controlUnit:myCU|state.halt controlUnit:myCU|WideOr2~0 controlUnit:myCU|WideOr3 DisplayState[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { controlUnit:myCU|state.halt {} controlUnit:myCU|WideOr2~0 {} controlUnit:myCU|WideOr3 {} DisplayState[0] {} } { 0.000ns 1.468ns 0.548ns 2.848ns } { 0.000ns 0.177ns 0.521ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock controlUnit:myCU|oneSecClock:myClock|clock~clkctrl controlUnit:myCU|state.halt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} controlUnit:myCU|oneSecClock:myClock|clock~clkctrl {} controlUnit:myCU|state.halt {} } { 0.000ns 0.000ns 0.774ns 1.064ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.558 ns" { controlUnit:myCU|state.halt controlUnit:myCU|WideOr2~0 controlUnit:myCU|WideOr3 DisplayState[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.558 ns" { controlUnit:myCU|state.halt {} controlUnit:myCU|WideOr2~0 {} controlUnit:myCU|WideOr3 {} DisplayState[0] {} } { 0.000ns 1.468ns 0.548ns 2.848ns } { 0.000ns 0.177ns 0.521ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlUnit:myCU\|oneSecClock:myClock\|clock reset CLOCK_50 0.241 ns register " "Info: th for register \"controlUnit:myCU\|oneSecClock:myClock\|clock\" (data pin = \"reset\", clock pin = \"CLOCK_50\") is 0.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.402 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.402 ns controlUnit:myCU\|oneSecClock:myClock\|clock 2 REG LCFF_X1_Y10_N5 2 " "Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.402 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 67.78 % ) " "Info: Total cell delay = 1.628 ns ( 67.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 32.22 % ) " "Info: Total interconnect delay = 0.774 ns ( 32.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.447 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/Processor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.521 ns) 2.351 ns controlUnit:myCU\|oneSecClock:myClock\|clock~0 2 COMB LCCOMB_X1_Y10_N4 1 " "Info: 2: + IC(0.804 ns) + CELL(0.521 ns) = 2.351 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 1; COMB Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { reset controlUnit:myCU|oneSecClock:myClock|clock~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.447 ns controlUnit:myCU\|oneSecClock:myClock\|clock 3 REG LCFF_X1_Y10_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.447 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 2; REG Node = 'controlUnit:myCU\|oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlUnit:myCU|oneSecClock:myClock|clock~0 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/LoLo/Desktop/Lab2/Processor/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 67.14 % ) " "Info: Total cell delay = 1.643 ns ( 67.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 32.86 % ) " "Info: Total interconnect delay = 0.804 ns ( 32.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { reset controlUnit:myCU|oneSecClock:myClock|clock~0 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.447 ns" { reset {} reset~combout {} controlUnit:myCU|oneSecClock:myClock|clock~0 {} controlUnit:myCU|oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.804ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { CLOCK_50 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { CLOCK_50 {} CLOCK_50~combout {} controlUnit:myCU|oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { reset controlUnit:myCU|oneSecClock:myClock|clock~0 controlUnit:myCU|oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.447 ns" { reset {} reset~combout {} controlUnit:myCU|oneSecClock:myClock|clock~0 {} controlUnit:myCU|oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 0.804ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 10:41:12 2015 " "Info: Processing ended: Tue Dec 08 10:41:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
