// Seed: 3536160339
module module_0 (
    input tri0 id_0
    , id_33,
    output supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wand id_7,
    output wire id_8,
    output tri1 id_9,
    input wire id_10,
    input wand id_11,
    input tri1 id_12,
    input wor id_13,
    output tri id_14,
    output supply1 id_15,
    output tri1 id_16,
    output wire id_17,
    output tri id_18,
    input wand id_19,
    output supply0 id_20,
    output uwire id_21,
    input uwire id_22,
    input uwire id_23,
    input wire id_24,
    output uwire id_25,
    input uwire id_26,
    input tri id_27,
    input wire id_28
    , id_34,
    input wand id_29,
    input wand id_30,
    input uwire id_31
);
  wire id_35;
  int  id_36;
  wire id_37;
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    output tri  id_3,
    input  wire id_4,
    input  tri  id_5,
    output wire id_6,
    input  tri0 id_7
);
  module_0(
      id_2,
      id_0,
      id_5,
      id_0,
      id_4,
      id_4,
      id_5,
      id_5,
      id_3,
      id_3,
      id_4,
      id_7,
      id_5,
      id_7,
      id_3,
      id_6,
      id_0,
      id_3,
      id_3,
      id_7,
      id_0,
      id_3,
      id_4,
      id_4,
      id_7,
      id_1,
      id_4,
      id_4,
      id_2,
      id_4,
      id_5,
      id_4
  );
endmodule
