Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 26 12:57:10 2025
| Host         : rohinishraj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.512        0.000                      0                   91        0.203        0.000                      0                   91        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.512        0.000                      0                   91        0.203        0.000                      0                   91        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 3.901ns (52.333%)  route 3.553ns (47.666%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.336 r  acc/acc_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.336    acc/acc_out_reg[3]_i_5_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.649 r  acc/acc_out_reg[7]_i_8/O[3]
                         net (fo=1, routed)           0.985    11.634    acc/acc_out_reg[7]_i_8_n_4
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.306    11.940 r  acc/acc_out[7]_i_3/O
                         net (fo=1, routed)           0.524    12.464    l/acc_out_reg[7]_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    12.588 r  l/acc_out[7]_i_2/O
                         net (fo=1, routed)           0.000    12.588    acc/D[7]
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.453    14.794    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)        0.081    15.100    acc/acc_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 3.919ns (53.190%)  route 3.449ns (46.810%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.336 r  acc/acc_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.336    acc/acc_out_reg[3]_i_5_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  acc/acc_out_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.948    11.617    acc/acc_out_reg[7]_i_8_n_6
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.303    11.920 r  acc/acc_out[5]_i_2/O
                         net (fo=1, routed)           0.457    12.378    l/acc_out_reg[5]
    SLICE_X51Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.502 r  l/acc_out[5]_i_1/O
                         net (fo=1, routed)           0.000    12.502    acc/D[5]
    SLICE_X51Y3          FDRE                                         r  acc/acc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.452    14.793    acc/CLK
    SLICE_X51Y3          FDRE                                         r  acc/acc_out_reg[5]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.031    15.049    acc/acc_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 3.823ns (53.263%)  route 3.355ns (46.737%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.336 r  acc/acc_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.336    acc/acc_out_reg[3]_i_5_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.575 r  acc/acc_out_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.810    11.384    acc/acc_out_reg[7]_i_8_n_5
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.302    11.686 r  acc/acc_out[6]_i_2/O
                         net (fo=1, routed)           0.501    12.187    l/acc_out_reg[6]
    SLICE_X51Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.311 r  l/acc_out[6]_i_1/O
                         net (fo=1, routed)           0.000    12.311    acc/D[6]
    SLICE_X51Y3          FDRE                                         r  acc/acc_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.452    14.793    acc/CLK
    SLICE_X51Y3          FDRE                                         r  acc/acc_out_reg[6]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.032    15.050    acc/acc_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.803ns (53.029%)  route 3.369ns (46.971%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.336 r  acc/acc_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.336    acc/acc_out_reg[3]_i_5_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.558 r  acc/acc_out_reg[7]_i_8/O[0]
                         net (fo=1, routed)           0.739    11.297    acc/acc_out_reg[7]_i_8_n_7
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299    11.596 r  acc/acc_out[4]_i_2/O
                         net (fo=1, routed)           0.585    12.181    l/acc_out_reg[4]
    SLICE_X51Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.305 r  l/acc_out[4]_i_1/O
                         net (fo=1, routed)           0.000    12.305    acc/D[4]
    SLICE_X51Y3          FDRE                                         r  acc/acc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.452    14.793    acc/CLK
    SLICE_X51Y3          FDRE                                         r  acc/acc_out_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.031    15.049    acc/acc_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 4.040ns (56.851%)  route 3.066ns (43.149%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.336 r  acc/acc_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.336    acc/acc_out_reg[3]_i_5_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  acc/acc_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    acc/acc_out_reg[7]_i_8_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.721 r  acc/c_reg_i_3/CO[0]
                         net (fo=1, routed)           0.575    11.296    acc/c_reg_i_3_n_3
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.373    11.669 r  acc/c_i_2/O
                         net (fo=1, routed)           0.447    12.116    acc/c_i_2_n_0
    SLICE_X50Y3          LUT2 (Prop_lut2_I0_O)        0.124    12.240 r  acc/c_i_1/O
                         net (fo=1, routed)           0.000    12.240    a/carry_out
    SLICE_X50Y3          FDRE                                         r  c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.452    14.793    clk_IBUF_BUFG
    SLICE_X50Y3          FDRE                                         r  c_reg/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y3          FDRE (Setup_fdre_C_D)        0.081    15.099    c_reg
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 3.588ns (51.384%)  route 3.395ns (48.616%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.340 r  acc/acc_out_reg[3]_i_5/O[2]
                         net (fo=1, routed)           1.055    11.395    acc/acc_out_reg[3]_i_5_n_5
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.302    11.697 r  acc/acc_out[2]_i_2/O
                         net (fo=1, routed)           0.295    11.992    l/acc_out_reg[2]
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124    12.116 r  l/acc_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.116    acc/D[2]
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.452    14.793    acc/CLK
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[2]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)        0.029    15.047    acc/acc_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.826ns (44.407%)  route 3.538ns (55.593%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.588 r  m1/mem_reg/DOBDO[5]
                         net (fo=20, routed)          1.541     9.129    l/DOBDO[5]
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.253 f  l/mem_reg_i_41/O
                         net (fo=1, routed)           0.403     9.656    l/mem_reg_i_41_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.124     9.780 r  l/mem_reg_i_26/O
                         net (fo=9, routed)           0.849    10.629    m1/mem_reg_10
    SLICE_X52Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  m1/mem_reg_i_9/O
                         net (fo=2, routed)           0.745    11.498    m1/D[3]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.494    14.835    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
                         clock pessimism              0.299    15.134    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.532    m1/mem_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 3.603ns (52.049%)  route 3.319ns (47.951%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.354 r  acc/acc_out_reg[3]_i_5/O[1]
                         net (fo=1, routed)           0.852    11.206    acc/acc_out_reg[3]_i_5_n_6
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.303    11.509 r  acc/acc_out[1]_i_2/O
                         net (fo=1, routed)           0.423    11.932    l/acc_out_reg[1]
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    12.056 r  l/acc_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.056    acc/D[1]
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.453    14.794    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[1]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)        0.077    15.096    acc/acc_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.852ns (45.653%)  route 3.395ns (54.347%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[6]
                         net (fo=27, routed)          1.570     9.158    l/DOBDO[6]
    SLICE_X52Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     9.872    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     9.996 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.617    10.613    acc/mem_reg
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.150    10.763 r  acc/mem_reg_i_19/O
                         net (fo=1, routed)           0.618    11.381    m1/DIADI[3]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493    14.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK
                         clock pessimism              0.274    15.108    
                         clock uncertainty           -0.035    15.072    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.449    14.623    m1/mem_reg
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 m1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/acc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 3.650ns (55.072%)  route 2.978ns (44.928%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.134    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.588 f  m1/mem_reg/DOBDO[0]
                         net (fo=19, routed)          1.509     9.096    m1/DOBDO[0]
    SLICE_X50Y2          LUT1 (Prop_lut1_I0_O)        0.124     9.220 r  m1/acc_out[3]_i_9/O
                         net (fo=1, routed)           0.535     9.756    acc/p_0_out[0]
    SLICE_X48Y2          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    10.398 r  acc/acc_out_reg[3]_i_5/O[3]
                         net (fo=1, routed)           0.593    10.991    acc/acc_out_reg[3]_i_5_n_4
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.306    11.297 r  acc/acc_out[3]_i_2/O
                         net (fo=1, routed)           0.340    11.637    l/acc_out_reg[3]
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.761 r  l/acc_out[3]_i_1/O
                         net (fo=1, routed)           0.000    11.761    acc/D[3]
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.452    14.793    acc/CLK
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)        0.031    15.049    acc/acc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.368%)  route 0.122ns (42.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    disp/CLK
    SLICE_X52Y10         FDRE                                         r  disp/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  disp/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.122     1.733    disp/p_0_in__0[0]
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     1.962    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[0]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X53Y10         FDRE (Hold_fdre_C_D)         0.070     1.530    disp/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y9          FDRE                                         r  disp/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  disp/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.727    disp/refresh_counter_reg_n_0_[10]
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  disp/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    disp/refresh_counter_reg[8]_i_1_n_5
    SLICE_X52Y9          FDRE                                         r  disp/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y9          FDRE                                         r  disp/refresh_counter_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  disp/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.727    disp/refresh_counter_reg_n_0_[6]
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  disp/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    disp/refresh_counter_reg[4]_i_1_n_5
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[6]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 l/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.875%)  route 0.165ns (44.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.567     1.450    l/CLK
    SLICE_X52Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  l/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.165     1.779    m1/Q[0]
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  m1/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    l/FSM_sequential_current_state_reg[2]_4[2]
    SLICE_X53Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    l/CLK
    SLICE_X53Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X53Y2          FDRE (Hold_fdre_C_D)         0.091     1.554    l/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y9          FDRE                                         r  disp/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  disp/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.727    disp/refresh_counter_reg_n_0_[10]
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.873 r  disp/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    disp/refresh_counter_reg[8]_i_1_n_4
    SLICE_X52Y9          FDRE                                         r  disp/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y9          FDRE                                         r  disp/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  disp/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.727    disp/refresh_counter_reg_n_0_[6]
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.873 r  disp/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    disp/refresh_counter_reg[4]_i_1_n_4
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.641%)  route 0.212ns (56.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    disp/CLK
    SLICE_X52Y10         FDRE                                         r  disp/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  disp/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.212     1.823    disp/p_0_in__0[1]
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     1.962    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[1]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X53Y10         FDRE (Hold_fdre_C_D)         0.066     1.526    disp/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y7          FDRE                                         r  disp/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  disp/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.775    disp/refresh_counter_reg_n_0_[0]
    SLICE_X52Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  disp/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.820    disp/refresh_counter[0]_i_2_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  disp/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    disp/refresh_counter_reg[0]_i_1_n_7
    SLICE_X52Y7          FDRE                                         r  disp/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y7          FDRE                                         r  disp/refresh_counter_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y7          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y7          FDRE                                         r  disp/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  disp/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.175     1.787    disp/refresh_counter_reg_n_0_[1]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.898 r  disp/refresh_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    disp/refresh_counter_reg[0]_i_1_n_6
    SLICE_X52Y7          FDRE                                         r  disp/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y7          FDRE                                         r  disp/refresh_counter_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y7          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 disp/refresh_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    disp/CLK
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  disp/refresh_counter_reg[5]/Q
                         net (fo=1, routed)           0.175     1.787    disp/refresh_counter_reg_n_0_[5]
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.898 r  disp/refresh_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    disp/refresh_counter_reg[4]_i_1_n_6
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     1.963    disp/CLK
    SLICE_X52Y8          FDRE                                         r  disp/refresh_counter_reg[5]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.134     1.582    disp/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2    m1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2    m1/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y3    c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y3    io_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y7    io_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y7    io_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y7    io_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y7    io_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y3    io_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y3    c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y3    c_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y3    io_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y3    io_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y3    c_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y3    c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y3    io_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y3    io_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y7    io_out_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.248ns  (logic 5.775ns (40.534%)  route 8.473ns (59.466%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.820    10.494    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  acc/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799    11.417    acc/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.541 r  acc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.909    13.450    acc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.152    13.602 r  acc/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.008    15.610    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    19.341 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.341    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.842ns  (logic 5.527ns (39.927%)  route 8.315ns (60.073%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.820    10.494    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  acc/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799    11.417    acc/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.541 r  acc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.909    13.450    acc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124    13.574 r  acc/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.850    15.425    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.935 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.935    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.647ns  (logic 5.786ns (42.393%)  route 7.862ns (57.607%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.820    10.494    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  acc/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799    11.417    acc/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.541 r  acc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.478    13.019    acc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.150    13.169 r  acc/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.828    14.997    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    18.741 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.741    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.415ns  (logic 5.551ns (41.381%)  route 7.864ns (58.619%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.820    10.494    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  acc/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799    11.417    acc/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.541 r  acc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.478    13.019    acc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124    13.143 r  acc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.830    14.973    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.508 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.508    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.145ns  (logic 5.748ns (43.732%)  route 7.396ns (56.268%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.820    10.494    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  acc/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799    11.417    acc/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.541 f  acc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.157    12.698    acc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.150    12.848 r  acc/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.684    14.531    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    18.238 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.238    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.067ns  (logic 5.536ns (42.365%)  route 7.531ns (57.635%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.820    10.494    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  acc/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.799    11.417    acc/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.124    11.541 f  acc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.157    12.698    acc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    12.822 r  acc/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.819    14.640    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.160 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.160    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc/acc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 5.547ns (42.515%)  route 7.501ns (57.485%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.572     5.093    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  acc/acc_out_reg[7]/Q
                         net (fo=28, routed)          1.855     7.467    acc/Q[7]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.591 r  acc/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     7.591    acc/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.971 r  acc/seg_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.971    acc/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.286 r  acc/seg_OBUF[6]_inst_i_14/O[3]
                         net (fo=7, routed)           1.081     9.367    acc/seg_OBUF[6]_inst_i_14_n_4
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.307     9.674 r  acc/seg_OBUF[6]_inst_i_17/O
                         net (fo=3, routed)           0.822    10.496    acc/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.620 r  acc/seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.871    11.490    acc/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I3_O)        0.124    11.614 r  acc/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.053    12.667    acc/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I3_O)        0.124    12.791 r  acc/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.819    14.610    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.141 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.141    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.311ns (53.870%)  route 3.691ns (46.130%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.569     5.090    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  disp/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.253     6.799    disp/Q[1]
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.150     6.949 r  disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.439     9.388    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.093 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.093    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.326ns (55.324%)  route 3.494ns (44.676%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.569     5.090    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  disp/digit_select_reg[1]/Q
                         net (fo=9, routed)           1.258     6.804    disp/Q[1]
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.152     6.956 r  disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.236     9.192    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.910 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.910    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 3.986ns (51.909%)  route 3.692ns (48.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  io_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  io_out_reg[1]/Q
                         net (fo=1, routed)           3.692     9.236    io_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.765 r  io_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.765    io_out[1]
    E19                                                               r  io_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.348ns (60.241%)  route 0.890ns (39.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X44Y1          FDRE                                         r  io_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  io_out_reg[6]/Q
                         net (fo=1, routed)           0.890     2.479    io_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.686 r  io_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.686    io_out[6]
    U14                                                               r  io_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.357ns (60.516%)  route 0.885ns (39.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X44Y3          FDRE                                         r  io_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  io_out_reg[5]/Q
                         net (fo=1, routed)           0.885     2.473    io_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.689 r  io_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.689    io_out[5]
    U15                                                               r  io_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.347ns (59.913%)  route 0.901ns (40.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X44Y3          FDRE                                         r  io_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  io_out_reg[0]/Q
                         net (fo=1, routed)           0.901     2.489    io_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.695 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.695    io_out[0]
    U16                                                               r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.343ns (58.704%)  route 0.945ns (41.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X44Y1          FDRE                                         r  io_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  io_out_reg[7]/Q
                         net (fo=1, routed)           0.945     2.534    io_out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.736 r  io_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.736    io_out[7]
    V14                                                               r  io_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.343ns (56.219%)  route 1.046ns (43.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  io_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  io_out_reg[2]/Q
                         net (fo=1, routed)           1.046     2.633    io_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.835 r  io_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.835    io_out[2]
    U19                                                               r  io_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.351ns (56.358%)  route 1.046ns (43.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  io_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  io_out_reg[4]/Q
                         net (fo=1, routed)           1.046     2.633    io_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.843 r  io_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.843    io_out[4]
    W18                                                               r  io_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.351ns (56.179%)  route 1.054ns (43.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  io_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  io_out_reg[3]/Q
                         net (fo=1, routed)           1.054     2.641    io_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.851 r  io_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.851    io_out[3]
    V19                                                               r  io_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.463ns (60.460%)  route 0.957ns (39.540%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp/digit_select_reg[0]/Q
                         net (fo=9, routed)           0.273     1.861    acc/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X55Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.906 r  acc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.303     2.210    acc/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.255 r  acc/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.381     2.635    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.867 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.867    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.386ns (56.147%)  route 1.083ns (43.853%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  disp/digit_select_reg[0]/Q
                         net (fo=9, routed)           0.471     2.059    disp/Q[0]
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     2.104 r  disp/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.612     2.716    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.916 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.500ns (60.552%)  route 0.977ns (39.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    disp/CLK
    SLICE_X53Y10         FDRE                                         r  disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  disp/digit_select_reg[0]/Q
                         net (fo=9, routed)           0.200     1.788    acc/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X55Y10         LUT5 (Prop_lut5_I1_O)        0.045     1.833 f  acc/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.446     2.279    acc/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I2_O)        0.046     2.325 r  acc/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.656    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.924 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.924    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.723ns  (logic 2.193ns (28.399%)  route 5.530ns (71.601%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.617     6.955    acc/mem_reg
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.150     7.105 r  acc/mem_reg_i_19/O
                         net (fo=1, routed)           0.618     7.723    m1/DIADI[3]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.695ns  (logic 2.167ns (28.164%)  route 5.528ns (71.836%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.628     6.966    acc/mem_reg
    SLICE_X52Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  acc/mem_reg_i_15/O
                         net (fo=1, routed)           0.605     7.695    m1/DIADI[7]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.690ns  (logic 2.167ns (28.183%)  route 5.523ns (71.817%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.617     6.955    acc/mem_reg
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.079 r  acc/mem_reg_i_22/O
                         net (fo=1, routed)           0.611     7.690    m1/DIADI[0]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.645ns  (logic 2.163ns (28.298%)  route 5.481ns (71.702%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.581     6.919    acc/mem_reg
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.120     7.039 r  acc/mem_reg_i_16/O
                         net (fo=1, routed)           0.606     7.645    m1/DIADI[6]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 2.167ns (28.436%)  route 5.454ns (71.564%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.842     7.180    acc/mem_reg
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.304 r  acc/mem_reg_i_21/O
                         net (fo=1, routed)           0.317     7.622    m1/DIADI[1]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.549ns  (logic 2.167ns (28.708%)  route 5.382ns (71.292%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.581     6.919    acc/mem_reg
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.043 r  acc/mem_reg_i_20/O
                         net (fo=1, routed)           0.507     7.549    m1/DIADI[2]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.430ns  (logic 2.193ns (29.518%)  route 5.237ns (70.482%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.488     6.826    acc/mem_reg
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.150     6.976 r  acc/mem_reg_i_17/O
                         net (fo=1, routed)           0.454     7.430    m1/DIADI[5]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 2.167ns (29.279%)  route 5.235ns (70.721%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 r  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 r  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.590     6.214    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.124     6.338 r  l/mem_reg_i_40/O
                         net (fo=8, routed)           0.488     6.826    acc/mem_reg
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124     6.950 r  acc/mem_reg_i_18/O
                         net (fo=1, routed)           0.452     7.402    m1/DIADI[4]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 2.043ns (28.853%)  route 5.038ns (71.147%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 f  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 f  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.901     6.525    m1/mem_reg_18
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.649 r  m1/mem_reg_i_3/O
                         net (fo=1, routed)           0.433     7.082    m1/out[6]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            m1/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 2.043ns (29.352%)  route 4.918ns (70.648%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          3.250     4.692    l/reset1_IBUF
    SLICE_X53Y3          LUT2 (Prop_lut2_I0_O)        0.152     4.844 f  l/mem_reg_i_23/O
                         net (fo=2, routed)           0.454     5.298    l/mem_reg_i_23_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.326     5.624 f  l/mem_reg_i_24/O
                         net (fo=5, routed)           0.470     6.094    l/FSM_sequential_current_state_reg[0]_1
    SLICE_X51Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.218 r  l/mem_reg_i_2/O
                         net (fo=1, routed)           0.743     6.961    m1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.493     4.834    m1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  m1/mem_reg/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            p/pc_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.210ns (13.924%)  route 1.295ns (86.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.295     1.505    p/reset1_IBUF
    SLICE_X51Y5          FDRE                                         r  p/pc_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.964    p/CLK
    SLICE_X51Y5          FDRE                                         r  p/pc_out_reg[0]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            l/FSM_sequential_current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.210ns (13.898%)  route 1.298ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.298     1.508    l/reset1_IBUF
    SLICE_X52Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    l/CLK
    SLICE_X52Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            l/FSM_sequential_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.210ns (13.898%)  route 1.298ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.298     1.508    l/reset1_IBUF
    SLICE_X53Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    l/CLK
    SLICE_X53Y2          FDRE                                         r  l/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            l/opp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.210ns (13.898%)  route 1.298ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.298     1.508    l/reset1_IBUF
    SLICE_X52Y2          FDRE                                         r  l/opp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    l/CLK
    SLICE_X52Y2          FDRE                                         r  l/opp_reg[2]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            l/opp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.210ns (13.532%)  route 1.339ns (86.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.339     1.548    l/reset1_IBUF
    SLICE_X51Y6          FDRE                                         r  l/opp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.964    l/CLK
    SLICE_X51Y6          FDRE                                         r  l/opp_reg[0]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            acc/acc_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.464%)  route 1.347ns (86.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.347     1.556    acc/reset1_IBUF
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.964    acc/CLK
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[2]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            acc/acc_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.464%)  route 1.347ns (86.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.347     1.556    acc/reset1_IBUF
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.837     1.964    acc/CLK
    SLICE_X51Y4          FDRE                                         r  acc/acc_out_reg[3]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            acc/acc_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.210ns (13.092%)  route 1.391ns (86.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.391     1.600    acc/reset1_IBUF
    SLICE_X51Y2          FDRE                                         r  acc/acc_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    acc/CLK
    SLICE_X51Y2          FDRE                                         r  acc/acc_out_reg[0]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            acc/acc_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.210ns (13.092%)  route 1.391ns (86.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.391     1.600    acc/reset1_IBUF
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[1]/C

Slack:                    inf
  Source:                 reset1
                            (input port)
  Destination:            acc/acc_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.210ns (13.092%)  route 1.391ns (86.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset1 (IN)
                         net (fo=0)                   0.000     0.000    reset1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset1_IBUF_inst/O
                         net (fo=34, routed)          1.391     1.600    acc/reset1_IBUF
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.838     1.965    acc/CLK
    SLICE_X50Y2          FDRE                                         r  acc/acc_out_reg[7]/C





