

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Thu May 30 11:14:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spmv_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spmv_Pipeline_spmv_2_fu_94  |spmv_Pipeline_spmv_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1  |        ?|        ?|         ?|          -|          -|   494|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|    1141|    1231|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      34|    -|
|Register         |        -|     -|      88|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    14|    1229|    1297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+----+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+----+------+------+-----+
    |grp_spmv_Pipeline_spmv_2_fu_94  |spmv_Pipeline_spmv_2  |        0|  14|  1141|  1231|    0|
    +--------------------------------+----------------------+---------+----+------+------+-----+
    |Total                           |                      |        0|  14|  1141|  1231|    0|
    +--------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_123_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln12_fu_117_p2  |      icmp|   0|  0|  16|           9|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          18|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          6|    1|          6|
    |i_fu_48    |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  34|          8|   10|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   5|   0|    5|          0|
    |grp_spmv_Pipeline_spmv_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_48                                      |   9|   0|    9|          0|
    |tmp_begin_reg_183                            |  32|   0|   32|          0|
    |tmp_end_reg_188                              |  32|   0|   32|          0|
    |zext_ln12_reg_168                            |   9|   0|   64|         55|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |  88|   0|  143|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|val_r_address0          |  out|   11|   ap_memory|          val_r|         array|
|val_r_ce0               |  out|    1|   ap_memory|          val_r|         array|
|val_r_q0                |   in|   64|   ap_memory|          val_r|         array|
|cols_address0           |  out|   11|   ap_memory|           cols|         array|
|cols_ce0                |  out|    1|   ap_memory|           cols|         array|
|cols_q0                 |   in|   32|   ap_memory|           cols|         array|
|rowDelimiters_address0  |  out|    9|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_ce0       |  out|    1|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_q0        |   in|   32|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_address1  |  out|    9|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_ce1       |  out|    1|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_q1        |   in|   32|   ap_memory|  rowDelimiters|         array|
|vec_address0            |  out|    9|   ap_memory|            vec|         array|
|vec_ce0                 |  out|    1|   ap_memory|            vec|         array|
|vec_q0                  |   in|   64|   ap_memory|            vec|         array|
|out_r_address0          |  out|    9|   ap_memory|          out_r|         array|
|out_r_ce0               |  out|    1|   ap_memory|          out_r|         array|
|out_r_we0               |  out|    1|   ap_memory|          out_r|         array|
|out_r_d0                |  out|   64|   ap_memory|          out_r|         array|
+------------------------+-----+-----+------------+---------------+--------------+

