Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Dec 04 08:21:14 2009
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Fri Dec 04 08:21:17 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/timSSD/nand14/system.mhs ...

Read MPD definitions ...
WARNING:EDK - Use of the repository located at
   C:\Xilinx\11.1\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\timSSD\nand14\system.mhs line 70 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\timSSD\nand14\system.mhs line 77 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\timSSD\nand14\system.mhs line 84 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 - C:\timSSD\nand14\system.mhs
line 184 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 - C:\timSSD\nand14\system.mhs
line 227 - 1 master(s) : 1 slave(s)

Checking port drivers...
make: *** [implementation/system.bmm] Error 2

WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 27 -
   floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 32 -
   floating connection!
ERROR:EDK:1527 - INST:system PORT:nand_01_0_n_io CONNECTOR:nand_01_0_n_io -
   C:\timSSD\nand14\system.mhs line 44 - No driver found!
ERROR:EDK:440 - platgen failed with errors!


Done!

The project's MHS file has changed on disk.

At Local date and time: Fri Dec 04 08:22:08 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/timSSD/nand14/system.mhs ...

Read MPD definitions ...
WARNING:EDK - Use of the repository located at
   C:\Xilinx\11.1\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\timSSD\nand14\system.mhs line 69 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\timSSD\nand14\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\timSSD\nand14\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 - C:\timSSD\nand14\system.mhs
line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 - C:\timSSD\nand14\system.mhs
line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 27 -
   floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 32 -
   floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_04_a\data
   \chipscope_icon_v2_1_0.mpd line 73 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\timSSD\nand14\system.mhs line
234 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\timSSD\nand14\system.mhs line 108 -
elaborating IP
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\timSSD\nand14\system.mhs line
234 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b C:/timSSD/nand14/implementation/chipscope_ila_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\timSSD\nand14\implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\timSSD\nand14\implementation\chipscope_ila_0_wrapper\coregen.cgp
Regenerating IP...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 - C:\timSSD\nand14\system.mhs
line 290 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b C:/timSSD/nand14/implementation/chipscope_icon_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\timSSD\nand14\implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\timSSD\nand14\implementation\chipscope_icon_0_wrapper\coregen.cgp
Regenerating IP...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\timSSD\nand14\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - C:\timSSD\nand14\system.mhs line 69 - Running XST synthesis
INSTANCE:ilmb - C:\timSSD\nand14\system.mhs line 76 - Running XST synthesis
INSTANCE:dlmb - C:\timSSD\nand14\system.mhs line 83 - Running XST synthesis
INSTANCE:dlmb_cntlr - C:\timSSD\nand14\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - C:\timSSD\nand14\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - C:\timSSD\nand14\system.mhs line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 - C:\timSSD\nand14\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 - C:\timSSD\nand14\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\timSSD\nand14\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - C:\timSSD\nand14\system.mhs line 158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 - C:\timSSD\nand14\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\timSSD\nand14\system.mhs line 183 -
Running XST synthesis
INSTANCE:nand_01_0 - C:\timSSD\nand14\system.mhs line 191 - Running XST
synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\timSSD\nand14\system.mhs line 226 -
Running XST synthesis
INSTANCE:chipscope_ila_0 - C:\timSSD\nand14\system.mhs line 234 - Running XST
synthesis
INSTANCE:chipscope_icon_0 - C:\timSSD\nand14\system.mhs line 290 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 - C:\timSSD\nand14\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 - C:\timSSD\nand14\system.mhs
line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/rs232_uart_2_wrapper/rs232_uart_2_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\timSSD\nand14\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/clock_generator_0_wrapper/clock_generator_0_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\timSSD\nand14\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_
microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\timSSD\nand14\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_
to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
C:\timSSD\nand14\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper
.ngc" ...
Loading design module
"C:\timSSD\nand14\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
C:\timSSD\nand14\system.mhs line 290 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapp
er.ngc" ...
Loading design module
"C:\timSSD\nand14\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc".
..

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 413.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/timSSD/nand14/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_icon_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/timSSD/nand14/implementation 

Using Flow File: C:/timSSD/nand14/implementation/fpga.flw 
Using Option File(s): 
 C:/timSSD/nand14/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/timSSD/nand14/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm C:/timSSD/nand14/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/timSSD/nand14/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<0>          LOC = AD29
   |> [system.ucf(49)]: NET "nand_01_0_n_o<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<0>          LOC = AD29 |> [system.ucf(49)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(49)]:
   NET "nand_01_0_n_o<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<1>          LOC = AE29
   |> [system.ucf(50)]: NET "nand_01_0_n_o<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<1>          LOC = AE29 |> [system.ucf(50)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(50)]:
   NET "nand_01_0_n_o<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<2>          LOC = AF31
   |> [system.ucf(51)]: NET "nand_01_0_n_o<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<2>          LOC = AF31 |> [system.ucf(51)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(51)]:
   NET "nand_01_0_n_o<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<3>          LOC = AD30
   |> [system.ucf(52)]: NET "nand_01_0_n_o<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<3>          LOC = AD30 |> [system.ucf(52)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(52)]:
   NET "nand_01_0_n_o<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<4>          LOC = AG25
   |> [system.ucf(53)]: NET "nand_01_0_n_o<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<4>          LOC = AG25 |> [system.ucf(53)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(53)]:
   NET "nand_01_0_n_o<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<5>          LOC = AJ26
   |> [system.ucf(54)]: NET "nand_01_0_n_o<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<5>          LOC = AJ26 |> [system.ucf(54)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(54)]:
   NET "nand_01_0_n_o<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<6>          LOC = AH27
   |> [system.ucf(55)]: NET "nand_01_0_n_o<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<6>          LOC = AH27 |> [system.ucf(55)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(55)]:
   NET "nand_01_0_n_o<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_o<7>          LOC = AF28
   |> [system.ucf(56)]: NET "nand_01_0_n_o<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_o<7>          LOC = AF28 |> [system.ucf(56)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(56)]:
   NET "nand_01_0_n_o<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<0>          LOC = AC27
   |> [system.ucf(58)]: NET "nand_01_0_n_i<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<0>          LOC = AC27 |> [system.ucf(58)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(58)]:
   NET "nand_01_0_n_i<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<1>          LOC = AB27
   |> [system.ucf(59)]: NET "nand_01_0_n_i<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<1>          LOC = AB27 |> [system.ucf(59)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(59)]:
   NET "nand_01_0_n_i<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<2>          LOC = AA26
   |> [system.ucf(60)]: NET "nand_01_0_n_i<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<2>          LOC = AA26 |> [system.ucf(60)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(60)]:
   NET "nand_01_0_n_i<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<3>          LOC = AA25
   |> [system.ucf(61)]: NET "nand_01_0_n_i<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<3>          LOC = AA25 |> [system.ucf(61)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(61)]:
   NET "nand_01_0_n_i<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<4>          LOC = AC29
   |> [system.ucf(62)]: NET "nand_01_0_n_i<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<4>          LOC = AC29 |> [system.ucf(62)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(62)]:
   NET "nand_01_0_n_i<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<5>          LOC = AC30
   |> [system.ucf(63)]: NET "nand_01_0_n_i<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<5>          LOC = AC30 |> [system.ucf(63)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(63)]:
   NET "nand_01_0_n_i<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<6>          LOC = AB30
   |> [system.ucf(64)]: NET "nand_01_0_n_i<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<6>          LOC = AB30 |> [system.ucf(64)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(64)]:
   NET "nand_01_0_n_i<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_i<7>          LOC = W29
   |> [system.ucf(65)]: NET "nand_01_0_n_i<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_i<7>          LOC = W29 |> [system.ucf(65)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(65)]:
   NET "nand_01_0_n_i<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  17

Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Fri Dec 04 08:31:55 2009
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Fri Dec 04 08:32:01 2009
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/timSSD/nand14/system.mhs ...

Read MPD definitions ...
WARNING:EDK - Use of the repository located at
   C:\Xilinx\11.1\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\timSSD\nand14\system.mhs line 69 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\timSSD\nand14\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\timSSD\nand14\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 - C:\timSSD\nand14\system.mhs
line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 - C:\timSSD\nand14\system.mhs
line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 27 -
   floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 32 -
   floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_04_a\data
   \chipscope_icon_v2_1_0.mpd line 73 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\timSSD\nand14\system.mhs line
234 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\timSSD\nand14\system.mhs line 108 -
elaborating IP
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\timSSD\nand14\system.mhs line
234 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b C:/timSSD/nand14/implementation/chipscope_ila_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\timSSD\nand14\implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\timSSD\nand14\implementation\chipscope_ila_0_wrapper\coregen.cgp
Regenerating IP...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 - C:\timSSD\nand14\system.mhs
line 290 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b C:/timSSD/nand14/implementation/chipscope_icon_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\timSSD\nand14\implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\timSSD\nand14\implementation\chipscope_icon_0_wrapper\coregen.cgp
Regenerating IP...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\timSSD\nand14\system.mhs line 53 - Running XST
synthesis
INSTANCE:mb_plb - C:\timSSD\nand14\system.mhs line 69 - Running XST synthesis
INSTANCE:ilmb - C:\timSSD\nand14\system.mhs line 76 - Running XST synthesis
INSTANCE:dlmb - C:\timSSD\nand14\system.mhs line 83 - Running XST synthesis
INSTANCE:dlmb_cntlr - C:\timSSD\nand14\system.mhs line 90 - Running XST
synthesis
INSTANCE:ilmb_cntlr - C:\timSSD\nand14\system.mhs line 99 - Running XST
synthesis
INSTANCE:lmb_bram - C:\timSSD\nand14\system.mhs line 108 - Running XST synthesis
INSTANCE:rs232_uart_1 - C:\timSSD\nand14\system.mhs line 115 - Running XST
synthesis
INSTANCE:rs232_uart_2 - C:\timSSD\nand14\system.mhs line 129 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\timSSD\nand14\system.mhs line 143 - Running XST
synthesis
INSTANCE:mdm_0 - C:\timSSD\nand14\system.mhs line 158 - Running XST synthesis
INSTANCE:proc_sys_reset_0 - C:\timSSD\nand14\system.mhs line 171 - Running XST
synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\timSSD\nand14\system.mhs line 183 -
Running XST synthesis
INSTANCE:nand_01_0 - C:\timSSD\nand14\system.mhs line 191 - Running XST
synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\timSSD\nand14\system.mhs line 226 -
Running XST synthesis
INSTANCE:chipscope_ila_0 - C:\timSSD\nand14\system.mhs line 234 - Running XST
synthesis
INSTANCE:chipscope_icon_0 - C:\timSSD\nand14\system.mhs line 290 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 - C:\timSSD\nand14\system.mhs
line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 - C:\timSSD\nand14\system.mhs
line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/rs232_uart_2_wrapper/rs232_uart_2_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\timSSD\nand14\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/clock_generator_0_wrapper/clock_generator_0_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\timSSD\nand14\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_
microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\timSSD\nand14\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_
to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
C:\timSSD\nand14\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper
.ngc" ...
Loading design module
"C:\timSSD\nand14\implementation\chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
C:\timSSD\nand14\system.mhs line 290 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper.ngc

Reading NGO file
"C:/timSSD/nand14/implementation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapp
er.ngc" ...
Loading design module
"C:\timSSD\nand14\implementation\chipscope_icon_0_wrapper/chipscope_icon_0.ngc".
..

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 412.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/timSSD/nand14/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_icon_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/timSSD/nand14/implementation 

Using Flow File: C:/timSSD/nand14/implementation/fpga.flw 
Using Option File(s): 
 C:/timSSD/nand14/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/timSSD/nand14/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm C:/timSSD/nand14/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file "C:/timSSD/nand14/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network bscan_drck1 has no load.
WARNING:LIT:243 - Logical network bscan_reset has no load.
WARNING:LIT:243 - Logical network bscan_tdo1 has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[13].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[14].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[12].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[11].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[7].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[4].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[10].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[15].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[9].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[6].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 52 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a9a1136e) REAL time: 2 mins 56 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 32 are locked
   and 112 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:a9a1136e) REAL time: 2 mins 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f659dc9c) REAL time: 2 mins 56 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f659dc9c) REAL time: 2 mins 56 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f659dc9c) REAL time: 3 mins 41 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:f659dc9c) REAL time: 3 mins 41 secs 

Phase 7.2  Initial Clock and IO Placement
......
Phase 7.2  Initial Clock and IO Placement (Checksum:2e250f22) REAL time: 3 mins 44 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:2e250f22) REAL time: 3 mins 44 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:2e250f22) REAL time: 3 mins 44 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:265e36fd) REAL time: 3 mins 44 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a94fd762) REAL time: 3 mins 45 secs 

Phase 12.8  Global Placement
..........
.................................
..............................................
...........................................................
.......
...............
Phase 12.8  Global Placement (Checksum:c57e21f9) REAL time: 3 mins 56 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c57e21f9) REAL time: 3 mins 56 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c57e21f9) REAL time: 3 mins 57 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:39827999) REAL time: 4 mins 18 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:39827999) REAL time: 4 mins 19 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:39827999) REAL time: 4 mins 19 secs 

Total REAL time to Placer completion: 4 mins 20 secs 
Total CPU  time to Placer completion: 2 mins 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  825
Slice Logic Utilization:
  Number of Slice Registers:                 2,493 out of  69,120    3%
    Number used as Flip Flops:               2,467
    Number used as Latches:                     25
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,867 out of  69,120    4%
    Number used as logic:                    2,395 out of  69,120    3%
      Number using O6 output only:           2,173
      Number using O5 output only:             125
      Number using O5 and O6:                   97
    Number used as Memory:                     455 out of  17,920    2%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           391
        Number using O6 output only:           389
        Number using O5 output only:             2
    Number used as exclusive route-thru:        17
  Number of route-thrus:                       160
    Number using O6 output only:               138
    Number using O5 output only:                18
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,737 out of  17,280   10%
  Number of LUT Flip Flop pairs used:        4,101
    Number with an unused Flip Flop:         1,608 out of   4,101   39%
    Number with an unused LUT:               1,234 out of   4,101   30%
    Number of fully used LUT-FF pairs:       1,259 out of   4,101   30%
    Number of unique control sets:             283
    Number of slice register sites lost
      to control set restrictions:             529 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       32 out of     144   22%
    IOB Flip Flops:                             15

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     139 out of     148   93%
    Number using BlockRAM only:                139
    Total primitives used:
      Number of 36k BlockRAM used:             139
    Total Memory used (KB):                  5,004 out of   5,328   93%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of BSCANs:                              2 out of       4   50%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:           24
Average Fanout of Non-Clock Nets:                5.67

Peak Memory Usage:  502 MB
Total REAL time to MAP completion:  4 mins 26 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           5 out of 32     15%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        13 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  32 out of 144    22%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                   139 out of 148    93%
   Number of Slice Registers              2493 out of 69120   3%
      Number used as Flip Flops           2467
      Number used as Latches                25
      Number used as LatchThrus              1

   Number of Slice LUTS                   2867 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    4101 out of 69120   5%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

Starting Router


Phase  1  : 34146 unrouted;      REAL time: 21 secs 

Phase  2  : 26189 unrouted;      REAL time: 23 secs 

Phase  3  : 6417 unrouted;      REAL time: 42 secs 

Phase  4  : 6417 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 4 secs 
Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 1 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   | 1387 |  0.671     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y30| No   |  329 |  0.571     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y2| No   |   73 |  0.326     |  1.871      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.037     |  1.872      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   19 |  1.726     |  3.043      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.801      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  0.915      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     6.935ns|    13.065ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.278ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.434ns|     2.566ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.511ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.125ns|     0.875ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.552ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    15.747ns|    14.253ns|       0|           0
  IGH 50%                                   | HOLD        |     0.474ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.649ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.135ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      6.532ns|            0|            0|            0|       420578|
| TS_clock_generator_0_clock_gen|     20.000ns|     13.065ns|          N/A|            0|            0|       420578|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 11 secs 
Total CPU time to PAR completion: 1 mins 11 secs 

Peak Memory Usage:  427 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 431116 paths, 0 nets, and 25489 connections

Design statistics:
   Minimum period:  14.253ns (Maximum frequency:  70.161MHz)
   Maximum path delay from/to any node:   2.566ns


Analysis completed Fri Dec 04 08:46:23 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 24 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Dec 04 08:46:35 2009

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Fri Dec 04 08:49:21 2009
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp
C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mss 

Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK - Use of the repository located at
   c:\Xilinx\11.1\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\timSSD\nand14\system.mhs line 69 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\timSSD\nand14\system.mhs line 76 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\timSSD\nand14\system.mhs line 83 - 1 master(s)
: 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 - C:\timSSD\nand14\system.mhs
line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 - C:\timSSD\nand14\system.mhs
line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 27 -
   floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - C:\timSSD\nand14\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd line 32 -
   floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - RS232_Uart_1
  - RS232_Uart_2
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - nand_01_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Generating Macros for FSL peripheral access ...
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling nand_01_v1_00_a
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/timSSD/nand14/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -Wl,-T -Wl,/cygdrive/c/timSSD/nand14/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5210	    300	   3118	   8628	   21b4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/timSSD/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK - Use of the repository located at
   C:\Xilinx\11.1\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   49.39 C, Max.
Reading:   56.28 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Writing filter settings....

Done writing filter settings to:
	C:\timSSD\nand14\__xps\system.filters

Done writing Tab View settings to:
	C:\timSSD\nand14\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Dec 12 01:00:10 2009
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

Writing filter settings....

Done writing filter settings to:
	C:\timSSD\nand15\__xps\system.filters

Done writing Tab View settings to:
	C:\timSSD\nand15\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Feb 13 15:53:10 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/nand15/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssdproject\nand15\system.mhs line 69
- 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssdproject\nand15\system.mhs line 76 -
1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssdproject\nand15\system.mhs line 83 -
1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - C:\Xilinx\ssdproject\nand15\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - C:\Xilinx\ssdproject\nand15\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_04_a\data
   \chipscope_icon_v2_1_0.mpd line 73 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 234 - Copying (BBD-specified)
netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssdproject\nand15\system.mhs
line 108 - elaborating IP
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 234 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b C:/Xilinx/ssdproject/nand15/implementation/chipscope_ila_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\Xilinx\ssdproject\nand15\implementation\chipscope_ila_0_wrapper\coregen.log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\Xilinx\ssdproject\nand15\implementation\chipscope_ila_0_wrapper\coregen.cgp
Regenerating IP...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 290 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b C:/Xilinx/ssdproject/nand15/implementation/chipscope_icon_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\Xilinx\ssdproject\nand15\implementation\chipscope_icon_0_wrapper\coregen.log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\Xilinx\ssdproject\nand15\implementation\chipscope_icon_0_wrapper\coregen.cgp
Regenerating IP...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 53 - Running
XST synthesis
INSTANCE:mb_plb - C:\Xilinx\ssdproject\nand15\system.mhs line 69 - Running XST
synthesis
INSTANCE:ilmb - C:\Xilinx\ssdproject\nand15\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Xilinx\ssdproject\nand15\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Xilinx\ssdproject\nand15\system.mhs line 90 - Running
XST synthesis
INSTANCE:ilmb_cntlr - C:\Xilinx\ssdproject\nand15\system.mhs line 99 - Running
XST synthesis
INSTANCE:lmb_bram - C:\Xilinx\ssdproject\nand15\system.mhs line 108 - Running
XST synthesis
INSTANCE:rs232_uart_1 - C:\Xilinx\ssdproject\nand15\system.mhs line 115 -
Running XST synthesis
INSTANCE:rs232_uart_2 - C:\Xilinx\ssdproject\nand15\system.mhs line 129 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 143 -
Running XST synthesis
INSTANCE:mdm_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 158 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 171 -
Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\Xilinx\ssdproject\nand15\system.mhs line
183 - Running XST synthesis
INSTANCE:nand_01_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 191 - Running
XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\Xilinx\ssdproject\nand15\system.mhs line
226 - Running XST synthesis
INSTANCE:chipscope_ila_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 234 -
Running XST synthesis
INSTANCE:chipscope_icon_0 - C:\Xilinx\ssdproject\nand15\system.mhs line 290 -
Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\Xilinx\ssdproject\nand15\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/rs232_uart_1_wrapper/rs232_uart_1_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
C:\Xilinx\ssdproject\nand15\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/rs232_uart_2_wrapper/rs232_uart_2_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/clock_generator_0_wrapper/clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/nand_01_0_to_microblaze_0_wrapper/na
nd_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/microblaze_0_to_nand_01_0_wrapper/mi
croblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 234 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/chipscope_ila_0_wrapper/chipscope_il
a_0_wrapper.ngc" ...
Loading design module
"C:\Xilinx\ssdproject\nand15\implementation\chipscope_ila_0_wrapper/chipscope_il
a_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 290 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssdproject/nand15/implementation/chipscope_icon_0_wrapper/chipscope_i
con_0_wrapper.ngc" ...
Loading design module
"C:\Xilinx\ssdproject\nand15\implementation\chipscope_icon_0_wrapper/chipscope_i
con_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 547.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Xilinx/ssdproject/nand15/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_icon_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/ssdproject/nand15/implementation 

Using Flow File: C:/Xilinx/ssdproject/nand15/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssdproject/nand15/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm C:/Xilinx/ssdproject/nand15/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<0>          LOC = M32
   |> [system.ucf(25)]: NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<0>          LOC = M32 |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<1>          LOC = P34
   |> [system.ucf(26)]: NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<1>          LOC = P34 |> [system.ucf(26)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<2>          LOC = N34
   |> [system.ucf(27)]: NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<2>          LOC = N34 |> [system.ucf(27)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<3>          LOC =
   AA34 |> [system.ucf(28)]: NET "nand_01_0_n_io<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<3>          LOC = AA34 |> [system.ucf(28)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "nand_01_0_n_io<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<4>          LOC =
   AD32 |> [system.ucf(29)]: NET "nand_01_0_n_io<4>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<4>          LOC = AD32 |> [system.ucf(29)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(29)]:
   NET "nand_01_0_n_io<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<5>          LOC = Y34
   |> [system.ucf(30)]: NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<5>          LOC = Y34 |> [system.ucf(30)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(30)]:
   NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<6>          LOC = Y32
   |> [system.ucf(31)]: NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<6>          LOC = Y32 |> [system.ucf(31)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(31)]:
   NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<7>          LOC = W32
   |> [system.ucf(32)]: NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<7>          LOC = W32 |> [system.ucf(32)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(32)]:
   NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Sat Feb 13 16:08:43 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Xilinx/ssdproject/nand15/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssdproject/nand15/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm C:/Xilinx/ssdproject/nand15/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<0>          LOC = M32
   |> [system.ucf(25)]: NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<0>          LOC = M32 |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<1>          LOC = P34
   |> [system.ucf(26)]: NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<1>          LOC = P34 |> [system.ucf(26)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<2>          LOC = N34
   |> [system.ucf(27)]: NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<2>          LOC = N34 |> [system.ucf(27)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<3>          LOC =
   AA34 |> [system.ucf(28)]: NET "nand_01_0_n_io<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<3>          LOC = AA34 |> [system.ucf(28)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "nand_01_0_n_io<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<4>          LOC =
   AD32 |> [system.ucf(29)]: NET "nand_01_0_n_io<4>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<4>          LOC = AD32 |> [system.ucf(29)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(29)]:
   NET "nand_01_0_n_io<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<5>          LOC = Y34
   |> [system.ucf(30)]: NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<5>          LOC = Y34 |> [system.ucf(30)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(30)]:
   NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<6>          LOC = Y32
   |> [system.ucf(31)]: NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<6>          LOC = Y32 |> [system.ucf(31)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(31)]:
   NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<7>          LOC = W32
   |> [system.ucf(32)]: NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<7>          LOC = W32 |> [system.ucf(32)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(32)]:
   NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Sat Feb 13 16:09:44 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Xilinx/ssdproject/nand15/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssdproject/nand15/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm C:/Xilinx/ssdproject/nand15/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network bscan_drck1 has no load.
WARNING:LIT:243 - Logical network bscan_reset has no load.
WARNING:LIT:243 - Logical network bscan_tdo1 has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[13].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[14].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[12].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[11].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[7].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[4].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[10].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[15].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND
   _SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[9].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[8].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[6].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[5].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
WARNING:LIT:243 - Logical network
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM
   /G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_
   SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[100].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[101].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[102].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[103].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[104].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[105].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[106].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[107].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[108].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[109].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[110].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[111].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[112].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[113].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[114].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[115].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[116].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[118].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[119].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[120].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[121].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[122].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[123].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[124].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[125].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[126].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[127].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[128].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[60].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[62].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[63].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[64].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[65].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[66].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[67].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[68].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[69].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[70].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[71].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[72].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[73].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[74].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[75].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[76].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[77].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[78].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[79].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[80].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[81].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[82].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[83].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[84].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[86].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[87].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[88].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[89].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[90].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[91].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[92].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[93].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[94].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[95].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[96].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[97].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[98].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[99].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 8 secs 
Total CPU  time at the beginning of Placer: 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:94e574df) REAL time: 3 mins 14 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 16 are locked
   and 128 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:94e574df) REAL time: 3 mins 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9aa0f09a) REAL time: 3 mins 14 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9aa0f09a) REAL time: 3 mins 14 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:9aa0f09a) REAL time: 4 mins 2 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:9aa0f09a) REAL time: 4 mins 3 secs 

Phase 7.2  Initial Clock and IO Placement
.
......
Phase 7.2  Initial Clock and IO Placement (Checksum:cd888b7) REAL time: 4 mins 8 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:cd888b7) REAL time: 4 mins 8 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:cd888b7) REAL time: 4 mins 8 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:81ee3e59) REAL time: 4 mins 9 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:81ee3e59) REAL time: 4 mins 9 secs 

Phase 12.8  Global Placement
...............................
................................................
.............................................
..................................
............................
Phase 12.8  Global Placement (Checksum:a7f9af27) REAL time: 4 mins 20 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:a7f9af27) REAL time: 4 mins 20 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:a7f9af27) REAL time: 4 mins 21 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:1f9092e6) REAL time: 4 mins 52 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:1f9092e6) REAL time: 4 mins 53 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:1f9092e6) REAL time: 4 mins 53 secs 

Total REAL time to Placer completion: 4 mins 54 secs 
Total CPU  time to Placer completion: 2 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  825
Slice Logic Utilization:
  Number of Slice Registers:                 2,493 out of  69,120    3%
    Number used as Flip Flops:               2,467
    Number used as Latches:                     25
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,866 out of  69,120    4%
    Number used as logic:                    2,396 out of  69,120    3%
      Number using O6 output only:           2,175
      Number using O5 output only:             125
      Number using O5 and O6:                   96
    Number used as Memory:                     455 out of  17,920    2%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           391
        Number using O6 output only:           389
        Number using O5 output only:             2
    Number used as exclusive route-thru:        15
  Number of route-thrus:                       158
    Number using O6 output only:               136
    Number using O5 output only:                18
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,690 out of  17,280    9%
  Number of LUT Flip Flop pairs used:        4,088
    Number with an unused Flip Flop:         1,595 out of   4,088   39%
    Number with an unused LUT:               1,222 out of   4,088   29%
    Number of fully used LUT-FF pairs:       1,271 out of   4,088   31%
    Number of unique control sets:             284
    Number of slice register sites lost
      to control set restrictions:             529 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       16 out of     144   11%
    IOB Flip Flops:                             15

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     139 out of     148   93%
    Number using BlockRAM only:                139
    Total primitives used:
      Number of 36k BlockRAM used:             139
    Total Memory used (KB):                  5,004 out of   5,328   93%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of BSCANs:                              2 out of       4   50%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:           24
Average Fanout of Non-Clock Nets:                5.67

Peak Memory Usage:  485 MB
Total REAL time to MAP completion:  5 mins 5 secs 
Total CPU time to MAP completion:   2 mins 27 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           5 out of 32     15%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        13 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  16 out of 144    11%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                   139 out of 148    93%
   Number of Slice Registers              2493 out of 69120   3%
      Number used as Flip Flops           2467
      Number used as Latches                25
      Number used as LatchThrus              1

   Number of Slice LUTS                   2866 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    4088 out of 69120   5%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

Starting Router


Phase  1  : 34102 unrouted;      REAL time: 28 secs 

Phase  2  : 26162 unrouted;      REAL time: 31 secs 

Phase  3  : 6491 unrouted;      REAL time: 54 secs 

Phase  4  : 6491 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 
Total REAL time to Router completion: 1 mins 22 secs 
Total CPU time to Router completion: 1 mins 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   | 1373 |  0.658     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y2| No   |   71 |  0.218     |  1.754      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y30| No   |  330 |  0.606     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.038     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   19 |  2.154     |  3.002      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  1.103      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  0.524      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    10.466ns|     9.534ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.262ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.598ns|     2.402ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.646ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.125ns|     0.875ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.552ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    14.974ns|    15.026ns|       0|           0
  IGH 50%                                   | HOLD        |     0.353ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.304ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     2.906ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.767ns|            0|            0|            0|       420578|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.534ns|          N/A|            0|            0|       420578|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 33 secs 
Total CPU time to PAR completion: 1 mins 22 secs 

Peak Memory Usage:  413 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 431116 paths, 0 nets, and 25450 connections

Design statistics:
   Minimum period:  15.026ns (Maximum frequency:  66.551MHz)
   Maximum path delay from/to any node:   2.402ns


Analysis completed Sat Feb 13 16:17:44 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 30 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Sat Feb 13 16:18:06 2010

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Sat Feb 13 16:32:43 2010
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mss 

Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssdproject\nand15\system.mhs line 69
- 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssdproject\nand15\system.mhs line 76 -
1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssdproject\nand15\system.mhs line 83 -
1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssdproject\nand15\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   - C:\Xilinx\ssdproject\nand15\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   - C:\Xilinx\ssdproject\nand15\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mpd
   line 32 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - RS232_Uart_1
  - RS232_Uart_2
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - nand_01_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Generating Macros for FSL peripheral access ...
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling nand_01_v1_00_a
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Xilinx/ssdproject/nand15/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -Wl,-T -Wl,/cygdrive/c/Xilinx/ssdproject/nand15/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5210	    300	   3118	   8628	   21b4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Sat Feb 13 16:34:22 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   43.48 C, Min. Reading:   40.53 C, Max.
Reading:   43.48 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:37:41 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.95 C, Max.
Reading:   47.91 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:47:13 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   45.95 C, Max.
Reading:   50.38 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:49:00 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   48.90 C, Max.
Reading:   50.38 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:53:34 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.87 C, Min. Reading:   49.39 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:54:59 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.87 C, Min. Reading:   49.88 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:56:20 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.87 C, Min. Reading:   49.88 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Sat Feb 13 16:58:09 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   51.36 C, Min. Reading:   49.88 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Feb 16 14:08:08 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Tue Feb 16 14:14:47 2010
 make -f system.make libs started...

make: Nothing to be done for `libs'.


Done!

At Local date and time: Tue Feb 16 15:08:37 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Tue Feb 16 15:09:00 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   37.58 C, Min. Reading:   33.15 C, Max.
Reading:   37.58 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.490 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Feb 16 15:43:28 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Tue Feb 16 15:47:19 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Xilinx/ssdproject/nand15/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssdproject/nand15/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm C:/Xilinx/ssdproject/nand15/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "C:/Xilinx/ssdproject/nand15/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<0>          LOC = M32
   |> [system.ucf(25)]: NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<0>          LOC = M32 |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<1>          LOC = P34
   |> [system.ucf(26)]: NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<1>          LOC = P34 |> [system.ucf(26)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<2>          LOC = N34
   |> [system.ucf(27)]: NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<2>          LOC = N34 |> [system.ucf(27)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<3>          LOC =
   AA34 |> [system.ucf(28)]: NET "nand_01_0_n_io<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<3>          LOC = AA34 |> [system.ucf(28)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "nand_01_0_n_io<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<4>          LOC =
   AD32 |> [system.ucf(29)]: NET "nand_01_0_n_io<4>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<4>          LOC = AD32 |> [system.ucf(29)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(29)]:
   NET "nand_01_0_n_io<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<5>          LOC = Y34
   |> [system.ucf(30)]: NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<5>          LOC = Y34 |> [system.ucf(30)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(30)]:
   NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<6>          LOC = Y32
   |> [system.ucf(31)]: NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<6>          LOC = Y32 |> [system.ucf(31)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(31)]:
   NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<7>          LOC = W32
   |> [system.ucf(32)]: NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<7>          LOC = W32 |> [system.ucf(32)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(32)]:
   NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Tue Feb 16 19:40:25 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\ssdproject\nand15\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\ssdproject\nand15\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Wed Feb 17 10:53:41 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_04_a\data
   \chipscope_icon_v2_1_0.mpd line 73 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 234 - Copying (BBD-specified)
netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 234 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/chipscope_ila_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\Xilinx\ssd_repo\nand15-[tao]\implementation\chipscope_ila_0_wrapper\coregen.l
og
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\Xilinx\ssd_repo\nand15-[tao]\implementation\chipscope_ila_0_wrapper\coregen.c
gp
Regenerating IP...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Regenerating.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 290 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/chipscope_icon_0.xco
Release 11.3 - Xilinx CORE Generator L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\Xilinx\ssd_repo\nand15-[tao]\implementation\chipscope_icon_0_wrapper\coregen.
log
Updating project device from '5vlx110t' to 'xc5vlx110t'.
Wrote project file
C:\Xilinx\ssd_repo\nand15-[tao]\implementation\chipscope_icon_0_wrapper\coregen.
cgp
Regenerating IP...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Finished Regenerating.
ERROR:EDK - chipscope_icon_0 (chipscope_icon) - ERROR: Coregen did not generate
   file
   "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/chipscope_icon_0_wrapper/chip
   scope_icon_0.ngc" 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

Deleting Internal port chipscope_ila_0:chipscope_ila_control 

Deleting Internal port chipscope_icon_0:control0 

chipscope_icon_0 has been deleted from the project

chipscope_ila_0 has been deleted from the project

At Local date and time: Wed Feb 17 10:58:53 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 -
Running XST synthesis
INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 69 - Running
XST synthesis
INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 -
Running XST synthesis
INSTANCE:ilmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 -
Running XST synthesis
INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 108 -
Running XST synthesis
INSTANCE:rs232_uart_1 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 -
Running XST synthesis
INSTANCE:rs232_uart_2 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143
- Running XST synthesis
INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 183 - Running XST synthesis
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 226 - Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 232.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Xilinx/ssd_repo/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/ssd_repo/nand15-[tao]/implementation 

Using Flow File: C:/Xilinx/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<0>          LOC = M32
   |> [system.ucf(25)]: NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<0>          LOC = M32 |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "nand_01_0_n_io<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<1>          LOC = P34
   |> [system.ucf(26)]: NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<1>          LOC = P34 |> [system.ucf(26)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "nand_01_0_n_io<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<2>          LOC = N34
   |> [system.ucf(27)]: NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<2>          LOC = N34 |> [system.ucf(27)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "nand_01_0_n_io<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<3>          LOC =
   AA34 |> [system.ucf(28)]: NET "nand_01_0_n_io<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<3>          LOC = AA34 |> [system.ucf(28)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "nand_01_0_n_io<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<4>          LOC =
   AD32 |> [system.ucf(29)]: NET "nand_01_0_n_io<4>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<4>          LOC = AD32 |> [system.ucf(29)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(29)]:
   NET "nand_01_0_n_io<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<5>          LOC = Y34
   |> [system.ucf(30)]: NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<5>          LOC = Y34 |> [system.ucf(30)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(30)]:
   NET "nand_01_0_n_io<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<6>          LOC = Y32
   |> [system.ucf(31)]: NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<6>          LOC = Y32 |> [system.ucf(31)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(31)]:
   NET "nand_01_0_n_io<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net nand_01_0_n_io<7>          LOC = W32
   |> [system.ucf(32)]: NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<Net nand_01_0_n_io<7>          LOC = W32 |> [system.ucf(32)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(32)]:
   NET "nand_01_0_n_io<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   7 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\ssd_repo\nand15-[tao]\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\ssd_repo\nand15-[tao]\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Feb 18 12:45:59 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Xilinx/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 42 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5410f9d8) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 22 are locked
   and 122 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5410f9d8) REAL time: 48 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2f814df2) REAL time: 48 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:2f814df2) REAL time: 48 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:2f814df2) REAL time: 1 mins 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:2f814df2) REAL time: 1 mins 21 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:6d834fce) REAL time: 1 mins 24 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6d834fce) REAL time: 1 mins 24 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6d834fce) REAL time: 1 mins 24 secs 

Phase 10.3  Local Placement Optimization
.
...
Phase 10.3  Local Placement Optimization (Checksum:c6d1a134) REAL time: 1 mins 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:71d88703) REAL time: 1 mins 26 secs 

Phase 12.8  Global Placement
...................................................
......................................
...............
Phase 12.8  Global Placement (Checksum:2dadf252) REAL time: 1 mins 31 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2dadf252) REAL time: 1 mins 31 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2dadf252) REAL time: 1 mins 32 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:9a2de621) REAL time: 1 mins 51 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:9a2de621) REAL time: 1 mins 52 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:9a2de621) REAL time: 1 mins 52 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 35 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  291
Slice Logic Utilization:
  Number of Slice Registers:                 1,831 out of  69,120    2%
    Number used as Flip Flops:               1,806
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,378 out of  69,120    3%
    Number used as logic:                    2,153 out of  69,120    3%
      Number using O6 output only:           1,982
      Number using O5 output only:              71
      Number using O5 and O6:                  100
    Number used as Memory:                     216 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           152
        Number using O6 output only:           151
        Number using O5 output only:             1
    Number used as exclusive route-thru:         9
  Number of route-thrus:                        84
    Number using O6 output only:                76
    Number using O5 output only:                 4
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,240 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,235
    Number with an unused Flip Flop:         1,404 out of   3,235   43%
    Number with an unused LUT:                 857 out of   3,235   26%
    Number of fully used LUT-FF pairs:         974 out of   3,235   30%
    Number of unique control sets:             202
    Number of slice register sites lost
      to control set restrictions:             398 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       22 out of     144   15%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.14

Peak Memory Usage:  447 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  22 out of 144    15%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    10 out of 148     6%
   Number of Slice Registers              1831 out of 69120   2%
      Number used as Flip Flops           1806
      Number used as Latches                24
      Number used as LatchThrus              1

   Number of Slice LUTS                   2378 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3235 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Phase  1  : 16177 unrouted;      REAL time: 19 secs 

Phase  2  : 14010 unrouted;      REAL time: 21 secs 

Phase  3  : 5303 unrouted;      REAL time: 27 secs 

Phase  4  : 5303 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   |  809 |  0.523     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y30| No   |   71 |  0.383     |  1.931      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.040     |  1.670      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.778     |  2.942      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    10.899ns|     9.101ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.307ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.551ns|            0|            0|            0|       411926|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.101ns|          N/A|            0|            0|       411926|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  367 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 411926 paths, 0 nets, and 13248 connections

Design statistics:
   Minimum period:   9.101ns (Maximum frequency: 109.878MHz)


Analysis completed Thu Feb 18 12:49:52 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Feb 18 12:50:05 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu Feb 18 13:14:24 2010
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mss 

Release 11.3 - psf2Edward EDK_LS3.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   c:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - RS232_Uart_1
  - RS232_Uart_2
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - nand_01_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Generating Macros for FSL peripheral access ...
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling nand_01_v1_00_a
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Xilinx/ssd_repo/nand15-[tao]/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.c  -Wl,-T -Wl,/cygdrive/c/Xilinx/ssd_repo/nand15-[tao]/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5210	    300	   3118	   8628	   21b4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   35.61 C, Min. Reading:   25.27 C, Max.
Reading:   35.61 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.490 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 13:28:59 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   37.58 C, Min. Reading:   35.12 C, Max.
Reading:   37.58 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 13:32:46 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   42.99 C, Min. Reading:   42.99 C, Max.
Reading:   43.48 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 13:34:33 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   45.45 C, Min. Reading:   42.50 C, Max.
Reading:   45.45 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Thu Feb 18 13:37:31 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   43.98 C, Max.
Reading:   46.93 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 15:03:19 2010
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Thu Feb 18 15:03:27 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu Feb 18 15:03:36 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 -
Running XST synthesis
INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 69 - Running
XST synthesis
INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 -
Running XST synthesis
INSTANCE:ilmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 -
Running XST synthesis
INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 108 -
Running XST synthesis
INSTANCE:rs232_uart_1 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 -
Running XST synthesis
INSTANCE:rs232_uart_2 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143
- Running XST synthesis
INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 183 - Running XST synthesis
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
ERROR:HDLCompilers:26 - "C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_controller_top2.v" line 2 Macro reference `default_type is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssd_repo\nand15-[tao]\synthesis\nand_01_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu Feb 18 15:08:52 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
ERROR:HDLCompilers:26 - "C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_controller_top2.v" line 228 unexpected token: '8'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssd_repo\nand15-[tao]\synthesis\nand_01_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_01_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu Feb 18 15:10:14 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 226 - Running XST synthesis

Running NGCBUILD ...
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 42.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Xilinx/ssd_repo/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/ssd_repo/nand15-[tao]/implementation 

Using Flow File: C:/Xilinx/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 45 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:838e6380) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 22 are locked
   and 122 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:838e6380) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c497becc) REAL time: 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c497becc) REAL time: 51 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:c497becc) REAL time: 1 mins 20 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:c497becc) REAL time: 1 mins 20 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:e7d2fa54) REAL time: 1 mins 23 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:e7d2fa54) REAL time: 1 mins 23 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:e7d2fa54) REAL time: 1 mins 23 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:a6feea10) REAL time: 1 mins 24 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d57d66d5) REAL time: 1 mins 25 secs 

Phase 12.8  Global Placement
..........
......................................
..............
....
Phase 12.8  Global Placement (Checksum:d4813de1) REAL time: 1 mins 29 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d4813de1) REAL time: 1 mins 29 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d4813de1) REAL time: 1 mins 29 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:8eae44a6) REAL time: 1 mins 54 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:8eae44a6) REAL time: 1 mins 54 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:8eae44a6) REAL time: 1 mins 55 secs 

Total REAL time to Placer completion: 1 mins 55 secs 
Total CPU  time to Placer completion: 1 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  291
Slice Logic Utilization:
  Number of Slice Registers:                 1,831 out of  69,120    2%
    Number used as Flip Flops:               1,806
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,393 out of  69,120    3%
    Number used as logic:                    2,169 out of  69,120    3%
      Number using O6 output only:           2,010
      Number using O5 output only:              72
      Number using O5 and O6:                   87
    Number used as Memory:                     216 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           152
        Number using O6 output only:           151
        Number using O5 output only:             1
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        89
    Number using O6 output only:                76
    Number using O5 output only:                 9
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,401 out of  17,280    8%
  Number of LUT Flip Flop pairs used:        3,307
    Number with an unused Flip Flop:         1,476 out of   3,307   44%
    Number with an unused LUT:                 914 out of   3,307   27%
    Number of fully used LUT-FF pairs:         917 out of   3,307   27%
    Number of unique control sets:             202
    Number of slice register sites lost
      to control set restrictions:             398 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       22 out of     144   15%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.19

Peak Memory Usage:  448 MB
Total REAL time to MAP completion:  2 mins 1 secs 
Total CPU time to MAP completion:   1 mins 38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  22 out of 144    15%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    10 out of 148     6%
   Number of Slice Registers              1831 out of 69120   2%
      Number used as Flip Flops           1806
      Number used as Latches                24
      Number used as LatchThrus              1

   Number of Slice LUTS                   2393 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3307 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Phase  1  : 16508 unrouted;      REAL time: 18 secs 

Phase  2  : 14285 unrouted;      REAL time: 20 secs 

Phase  3  : 5285 unrouted;      REAL time: 27 secs 

Phase  4  : 5285 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   |  866 |  0.516     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y30| No   |   75 |  0.328     |  1.868      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.133     |  1.798      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.659     |  2.770      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     9.203ns|    10.797ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.282ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.399ns|            0|            0|            0|       412999|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.797ns|          N/A|            0|            0|       412999|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 51 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  369 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 412999 paths, 0 nets, and 13533 connections

Design statistics:
   Minimum period:  10.797ns (Maximum frequency:  92.618MHz)


Analysis completed Thu Feb 18 15:15:07 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Feb 18 15:15:19 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu Feb 18 15:17:24 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   48.90 C, Min. Reading:   48.41 C, Max.
Reading:   49.39 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 15:18:34 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   48.41 C, Max.
Reading:   50.38 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Thu Feb 18 15:25:07 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.87 C, Min. Reading:   48.90 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 15:30:26 2010
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Thu Feb 18 15:30:39 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu Feb 18 15:30:43 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 -
Running XST synthesis
INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 69 - Running
XST synthesis
INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 -
Running XST synthesis
INSTANCE:ilmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 -
Running XST synthesis
INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 108 -
Running XST synthesis
INSTANCE:rs232_uart_1 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 -
Running XST synthesis
INSTANCE:rs232_uart_2 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143
- Running XST synthesis
INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 183 - Running XST synthesis
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
ERROR:HDLCompilers:26 - "C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a/hdl/verilog/nand_01.v" line 25 Macro reference `default_type is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssd_repo\nand15-[tao]\synthesis\nand_01_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu Feb 18 15:35:26 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 226 - Running XST synthesis

Running NGCBUILD ...
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 50.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Xilinx/ssd_repo/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/ssd_repo/nand15-[tao]/implementation 

Using Flow File: C:/Xilinx/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:58d65a77) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 22 are locked
   and 122 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:58d65a77) REAL time: 44 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a3443016) REAL time: 44 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:a3443016) REAL time: 44 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:a3443016) REAL time: 1 mins 13 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:a3443016) REAL time: 1 mins 14 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:bf288950) REAL time: 1 mins 16 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:bf288950) REAL time: 1 mins 16 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:bf288950) REAL time: 1 mins 16 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:6e803bfc) REAL time: 1 mins 18 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5805f7f4) REAL time: 1 mins 18 secs 

Phase 12.8  Global Placement
.......................
...........................................
.....
.......................
Phase 12.8  Global Placement (Checksum:4f70f84b) REAL time: 1 mins 24 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4f70f84b) REAL time: 1 mins 24 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4f70f84b) REAL time: 1 mins 24 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:55c865d6) REAL time: 1 mins 57 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:55c865d6) REAL time: 1 mins 57 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:55c865d6) REAL time: 1 mins 57 secs 

Total REAL time to Placer completion: 1 mins 57 secs 
Total CPU  time to Placer completion: 1 mins 38 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  291
Slice Logic Utilization:
  Number of Slice Registers:                 1,831 out of  69,120    2%
    Number used as Flip Flops:               1,806
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,338 out of  69,120    3%
    Number used as logic:                    2,114 out of  69,120    3%
      Number using O6 output only:           1,955
      Number using O5 output only:              72
      Number using O5 and O6:                   87
    Number used as Memory:                     216 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           152
        Number using O6 output only:           151
        Number using O5 output only:             1
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        92
    Number using O6 output only:                76
    Number using O5 output only:                12
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,349 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,200
    Number with an unused Flip Flop:         1,369 out of   3,200   42%
    Number with an unused LUT:                 862 out of   3,200   26%
    Number of fully used LUT-FF pairs:         969 out of   3,200   30%
    Number of unique control sets:             202
    Number of slice register sites lost
      to control set restrictions:             398 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       22 out of     144   15%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.13

Peak Memory Usage:  447 MB
Total REAL time to MAP completion:  2 mins 3 secs 
Total CPU time to MAP completion:   1 mins 44 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  22 out of 144    15%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    10 out of 148     6%
   Number of Slice Registers              1831 out of 69120   2%
      Number used as Flip Flops           1806
      Number used as Latches                24
      Number used as LatchThrus              1

   Number of Slice LUTS                   2338 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3200 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

Starting Router


Phase  1  : 16096 unrouted;      REAL time: 19 secs 

Phase  2  : 13874 unrouted;      REAL time: 20 secs 

Phase  3  : 5026 unrouted;      REAL time: 27 secs 

Phase  4  : 5026 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   |  851 |  0.520     |  2.054      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y30| No   |   78 |  0.332     |  1.866      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.042     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.862     |  2.785      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.098ns|     8.902ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.294ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.451ns|            0|            0|            0|       413435|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.902ns|          N/A|            0|            0|       413435|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 51 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  368 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 413435 paths, 0 nets, and 13504 connections

Design statistics:
   Minimum period:   8.902ns (Maximum frequency: 112.334MHz)


Analysis completed Thu Feb 18 15:40:29 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Feb 18 15:40:42 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu Feb 18 15:41:24 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   46.93 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 15:47:17 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   47.91 C, Min. Reading:   47.42 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Thu Feb 18 15:52:27 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   51.36 C, Min. Reading:   47.42 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 15:53:44 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   46.44 C, Max.
Reading:   47.42 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu Feb 18 15:56:43 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu Feb 18 15:56:50 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssd_repo/nand15-[tao]/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
69 - 2 master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
76 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line
83 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_nand_01_0_FSL_S_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 27 - floating connection!
WARNING:EDK:2099 - PORT:FSL_M_Clk CONNECTOR:nand_01_0_to_microblaze_0_FSL_M_Clk
   -
   C:\Xilinx\ssd_repo\nand15-[tao]\pcores\nand_01_v1_00_a\data\nand_01_v2_1_0.mp
   d line 32 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_c\data\mic
   roblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x04000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 108 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 53 -
Running XST synthesis
INSTANCE:mb_plb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 69 - Running
XST synthesis
INSTANCE:ilmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 76 - Running XST
synthesis
INSTANCE:dlmb - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 83 - Running XST
synthesis
INSTANCE:dlmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 90 -
Running XST synthesis
INSTANCE:ilmb_cntlr - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 99 -
Running XST synthesis
INSTANCE:lmb_bram - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 108 -
Running XST synthesis
INSTANCE:rs232_uart_1 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 -
Running XST synthesis
INSTANCE:rs232_uart_2 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143
- Running XST synthesis
INSTANCE:mdm_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 158 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 171
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 183 - Running XST synthesis
INSTANCE:nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 191 -
Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs
line 226 - Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 115 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_2_wrapper.ngc
../rs232_uart_2_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf
-sd .. nand_01_0_to_microblaze_0_wrapper.ngc
../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
C:\Xilinx\ssd_repo\nand15-[tao]\system.mhs line 226 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <C:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf
-sd .. microblaze_0_to_nand_01_0_wrapper.ngc
../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/ssd_repo/nand15-[tao]/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 245.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Xilinx/ssd_repo/nand15-[tao]/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/ssd_repo/nand15-[tao]/implementation 

Using Flow File: C:/Xilinx/ssd_repo/nand15-[tao]/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/ssd_repo/nand15-[tao]/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Xilinx/ssd_repo/nand15-[tao]/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLK_FEEDBACK" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_BE<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrDBus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem1
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAU connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   nand_01_0/nand_01_0/b_mem/Mram_mem2
   of frag REGCLKAL connected to power/ground net
   nand_01_0/nand_01_0/b_mem/Mram_mem2_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:58d65a77) REAL time: 42 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 144 IOs, 22 are locked
   and 122 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:58d65a77) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a3443016) REAL time: 43 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:a3443016) REAL time: 43 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:a3443016) REAL time: 1 mins 12 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:a3443016) REAL time: 1 mins 12 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:bf288950) REAL time: 1 mins 15 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:bf288950) REAL time: 1 mins 15 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:bf288950) REAL time: 1 mins 15 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:6e803bfc) REAL time: 1 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5805f7f4) REAL time: 1 mins 17 secs 

Phase 12.8  Global Placement
.........
.........................................................
............................
Phase 12.8  Global Placement (Checksum:4f70f84b) REAL time: 1 mins 22 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4f70f84b) REAL time: 1 mins 22 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4f70f84b) REAL time: 1 mins 22 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:55c865d6) REAL time: 1 mins 52 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:55c865d6) REAL time: 1 mins 53 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:55c865d6) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 1 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 37 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  291
Slice Logic Utilization:
  Number of Slice Registers:                 1,831 out of  69,120    2%
    Number used as Flip Flops:               1,806
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      2,338 out of  69,120    3%
    Number used as logic:                    2,114 out of  69,120    3%
      Number using O6 output only:           1,955
      Number using O5 output only:              72
      Number using O5 and O6:                   87
    Number used as Memory:                     216 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           152
        Number using O6 output only:           151
        Number using O5 output only:             1
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        92
    Number using O6 output only:                76
    Number using O5 output only:                12
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,349 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,200
    Number with an unused Flip Flop:         1,369 out of   3,200   42%
    Number with an unused LUT:                 862 out of   3,200   26%
    Number of fully used LUT-FF pairs:         969 out of   3,200   30%
    Number of unique control sets:             202
    Number of slice register sites lost
      to control set restrictions:             398 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       144 out of     640   22%
    Number of LOCed IOBs:                       22 out of     144   15%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      10 out of     148    6%
    Number using BlockRAM only:                 10
    Total primitives used:
      Number of 36k BlockRAM used:              10
    Total Memory used (KB):                    360 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.13

Peak Memory Usage:  447 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                 144 out of 640    22%
      Number of LOCed IOBs                  22 out of 144    15%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    10 out of 148     6%
   Number of Slice Registers              1831 out of 69120   2%
      Number used as Flip Flops           1806
      Number used as Latches                24
      Number used as LatchThrus              1

   Number of Slice LUTS                   2338 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3200 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Phase  1  : 16096 unrouted;      REAL time: 17 secs 

Phase  2  : 13874 unrouted;      REAL time: 19 secs 

Phase  3  : 5026 unrouted;      REAL time: 26 secs 

Phase  4  : 5026 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 
Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y1| No   |  851 |  0.520     |  2.054      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y30| No   |   78 |  0.332     |  1.866      |
+---------------------+--------------+------+------+------------+-------------+
|nand_01_0/nand_01_0/ |              |      |      |            |             |
|next_state_cmp_eq002 |              |      |      |            |             |
|                   6 |BUFGCTRL_X0Y31| No   |    6 |  0.042     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.862     |  2.785      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.098ns|     8.902ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.294ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.451ns|            0|            0|            0|       413435|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.902ns|          N/A|            0|            0|       413435|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  368 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 413435 paths, 0 nets, and 13504 connections

Design statistics:
   Minimum period:   8.902ns (Maximum frequency: 112.334MHz)


Analysis completed Thu Feb 18 16:05:07 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Feb 18 16:05:20 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu Feb 18 16:06:09 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\x
   ps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_f\data\mdm_v2_1_0
   .mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   46.93 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\ssd_repo\nand15-[tao]\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\ssd_repo\nand15-[tao]\__xps\system.gui

