
****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_fletcher_aws_4DDR
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.17
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF001
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDC
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       0
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 21_05_16-231140
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -string {PIPE_CL_SH_AURORA_STAT} -suppress
# set_msg_config -string {PIPE_CL_SH_HMC_STAT} -suppress
# set_msg_config -string {PIPE_AURORA_CHANNEL_UP} -suppress
# set_msg_config -string {PIPE_HMC_IIC} -suppress
# set_msg_config -string {PIPE_SH_CL_AURORA_STAT} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Designutils 20-1567} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Project 1-498}       -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {Constraints 18-4644} -suppress
# set_msg_config -id {Coretcl 2-64}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Vivado 12-5201}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Synth 8-115}         -suppress
# set_msg_config -id {Synth 8-3936}        -suppress
# set_msg_config -id {Vivado 12-1023}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-619}  -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (23:11:55) Calling the encrypt.tcl.
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set FLETCHER_DIR $::env(FLETCHER_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrow/Arrow_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/axi/AxiWriteConverter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/axi/AxiReadConverter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/Buffer_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterPre.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferWriter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/Array_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayWriter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderResp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderPost.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/buffers/BufferReader.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderList.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayReader.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/fixed_generic_pkg_mod.vhd  $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary_l.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/vhdmmio_pkg.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/mmio_pkg.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/mmio.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/WriterInterface.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/TypeConverter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Tpch_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/HashTable.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/SumOp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/ReduceStage.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/MergeOp.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/Filter.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PU.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary_Nucleus.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/PriceSummary_Mantle.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/hardware/axi/Axi_pkg.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/vhdl/AxiTop.gen.vhd $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dram_dma_defines.vh                                  $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                                        $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dram_dma_pkg.sv                                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_fletcher_aws_4DDR.sv                                 $TARGET_DIR
## file copy -force $CL_DIR/design/cl_tst.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_int_tst.sv                                           $TARGET_DIR
## file copy -force $CL_DIR/design/mem_scrb.sv                                             $TARGET_DIR
## file copy -force $CL_DIR/design/cl_tst_scrb.sv                                          $TARGET_DIR
## file copy -force $CL_DIR/design/cl_int_slv.sv                                           $TARGET_DIR
## file copy -force $CL_DIR/design/cl_pcim_mstr.sv                                         $TARGET_DIR
## file copy -force $CL_DIR/design/cl_vio.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_dma_pcis_slv.sv                                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_ila.sv                                               $TARGET_DIR
## file copy -force $CL_DIR/design/cl_ocl_slv.sv                                           $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2020.1
## puts "vivado_version $vivado_version"
vivado_version 2020.1
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog -quiet [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (23:11:56) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# } else {
#    open_checkpoint ../checkpoints/CL.post_synth.dcp
#    set synth_dcp CL.post_synth.dcp
# }
AWS FPGA: (23:11:58) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (23:11:58) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/apps/xilinx/Vivado/2020.1/data/ip'.
read_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2261.906 ; gain = 0.000 ; free physical = 39595 ; free virtual = 95938
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_xbar_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_m03_regslice_0
cl_axi_interconnect_m02_regslice_0
cl_axi_interconnect_m01_regslice_0

AWS FPGA: Reading AWS constraints
AWS FPGA: (23:12:12) Start design synthesis.

Running synth_design for cl_fletcher_aws_4DDR /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts [Sun May 16 23:12:16 2021]
Command: synth_design -top cl_fletcher_aws_4DDR -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0.xci
/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1.xci

WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1686] The version limit for your license is '2021.05' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21065
WARNING: [Synth 8-2507] parameter declaration becomes local in cl_tst with formal parameter declaration list [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:66]
WARNING: [Synth 8-2507] parameter declaration becomes local in cl_tst with formal parameter declaration list [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:708]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:01:22 . Memory (MB): peak = 3082.512 ; gain = 217.699 ; free physical = 38291 ; free virtual = 94635
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cl_fletcher_aws_4DDR' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:20]
	Parameter NUM_DDR bound to: 4 - type: integer 
	Parameter NUM_CFG_STGS_CL_DDR_ATG bound to: 8 - type: integer 
	Parameter NUM_CFG_STGS_SH_DDR_ATG bound to: 4 - type: integer 
	Parameter NUM_CFG_STGS_PCIE_ATG bound to: 4 - type: integer 
	Parameter DDR_SCRB_MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter DDR_SCRB_BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter NO_SCRB_INST bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (0#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cl_dma_pcis_slv' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
	Parameter SCRB_MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter SCRB_BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter NO_SCRB_INST bound to: 0 - type: integer 
	Parameter NUM_CFG_STGS_CL_DDR_ATG bound to: 4 - type: integer 
	Parameter NUM_CFG_STGS_SH_DDR_ATG bound to: 4 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'axi_bus_t' with no modport [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:301]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cfg_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'cfg_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:67]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'scrb_bus_t' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'scrb_bus_t' (1#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dram_dma_pkg.sv:80]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 109 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (2#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 531 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (3#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 531 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (4#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (5#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (6#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/synth/axi_register_slice.v:58]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXL_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
WARNING: [Synth 8-7023] instance 'PCI_AXL_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:93]
INFO: [Synth 8-6157] synthesizing module 'cl_axi_interconnect' [/shares/bulk/yyonsel/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts/.Xil/Vivado-20803-qce-alveo01.ewi.tudelft.nl/realtime/cl_axi_interconnect_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cl_axi_interconnect' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts/.Xil/Vivado-20803-qce-alveo01.ewi.tudelft.nl/realtime/cl_axi_interconnect_stub.v:5]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
WARNING: [Synth 8-7023] instance 'DDR_C_TST_AXI4_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:412]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 66 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized0' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized1' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized2' (7#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cl_tst_scrb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst_scrb.sv:16]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_RD_TAG bound to: 512 - type: integer 
	Parameter SCRB_BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter SCRB_MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter NO_SCRB_INST bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_scrb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mem_scrb.sv:17]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter USER_WIDTH bound to: 11 - type: integer 
	Parameter BURST_LEN_MINUS1 bound to: 15 - type: integer 
	Parameter MAX_ADDR bound to: 64'b0000000000000000000000000000001111111111111111111111111111111111 
	Parameter DATA_WIDTH_BYTES bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_scrb' (8#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mem_scrb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'cl_tst' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:17]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_RD_TAG bound to: 512 - type: integer 
	Parameter DATA_DW bound to: 16 - type: integer 
	Parameter ADJ_DW_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_2rw' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (9#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (10#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw' (11#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:598]
INFO: [Synth 8-6157] synthesizing module 'flop_fifo' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv:30]
	Parameter WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flop_fifo' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/flop_fifo.sv:30]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 601 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized0' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 307712 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 307712 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 601 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 601 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 601 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 601 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 601 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 604 - type: integer 
	Parameter rstb_loop_iter bound to: 604 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 601 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized0' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized0' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 520 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized1' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 266240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 266240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 520 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 520 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 520 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 520 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 520 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 520 - type: integer 
	Parameter rstb_loop_iter bound to: 520 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 520 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized1' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized1' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized2' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized2' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized2' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bram_2rw__parameterized3' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: auto - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram__parameterized3' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 512 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 512 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 512 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 512 - type: integer 
	Parameter rstb_loop_iter bound to: 512 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram__parameterized3' (12#1) [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8871]
INFO: [Synth 8-6155] done synthesizing module 'bram_2rw__parameterized3' (12#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/lib/bram_2rw.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'cl_tst' (13#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cl_tst_scrb' (14#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_tst_scrb.sv:16]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'DDR_C_TST_AXI4_REG_SLC_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
WARNING: [Synth 8-7023] instance 'DDR_C_TST_AXI4_REG_SLC_1' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:597]
INFO: [Synth 8-6157] synthesizing module 'src_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/synth/src_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 9 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_srl_rtl' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:165]
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLDEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_srl_rtl' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (15#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'src_register_slice' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/synth/src_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'dest_register_slice' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/synth/dest_register_slice.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 9 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 101 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 105 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 109 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 109 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 531 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 109 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (16#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'dest_register_slice' (17#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/synth/dest_register_slice.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cl_dma_pcis_slv' (18#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_dma_pcis_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (18#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (19#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:350]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_wdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:354]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wstrb' does not match port width (4) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:355]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:363]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_rdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:367]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_awaddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:371]
WARNING: [Synth 8-689] width (512) of port connection 'm_axi_wdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:375]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_wstrb' does not match port width (4) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:376]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_araddr' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:384]
WARNING: [Synth 8-689] width (512) of port connection 'm_axi_rdata' does not match port width (32) of module 'axi_register_slice_light' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:388]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axi_register_slice_light' is unconnected for instance 'BAR1_SLICE' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
WARNING: [Synth 8-7023] instance 'BAR1_SLICE' of module 'axi_register_slice_light' has 40 connections declared, but only 36 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:343]
INFO: [Synth 8-638] synthesizing module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiTop.gen.vhd:126]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'PriceSummary_Mantle' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:24' bound to instance 'PriceSummary_Mantle_inst' of component 'PriceSummary_Mantle' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiTop.gen.vhd:223]
INFO: [Synth 8-638] synthesizing module 'PriceSummary_Mantle' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:81]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_TAX_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'PriceSummary_Nucleus' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:25' bound to instance 'PriceSummary_Nucleus_inst' of component 'PriceSummary_Nucleus' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'PriceSummary_Nucleus' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:336]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_TAX_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PriceSummary' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:19' bound to instance 'PriceSummary_inst' of component 'PriceSummary' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'PriceSummary' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:303]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CONVERTERS bound to: FLOAT_TO_FIXED - type: string 
	Parameter ILA bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'PU' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:12' bound to instance 'processing_unit_0' of component 'PU' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:368]
INFO: [Synth 8-638] synthesizing module 'PU' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:168]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CONVERTERS bound to: FLOAT_TO_FIXED - type: string 
	Parameter ILA bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'ila_1' declared at '/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:84' bound to instance 'CL_ILA_0' of component 'ila_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:516]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (27#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (28#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (38#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (40#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (42#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (47#1) [/opt/apps/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_5_ila' is unconnected for instance 'inst' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/synth/ila_1.v:3295]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 8 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Float2Fix - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'discount_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:572]
INFO: [Synth 8-638] synthesizing module 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:42]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 8 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Float2Fix - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'op_in_sync' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:103]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice' (66#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer' (67#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'out_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:125]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamFIFO' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:31' bound to instance 'slice_inst' of component 'StreamFIFO' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'StreamFIFO' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'wptr_inst' of component 'StreamFIFOCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:133]
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter' (68#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 66 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'ram_inst' of component 'UtilRam1R1W' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:149]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 66 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W' (69#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'rptr_inst' of component 'StreamFIFOCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO' (70#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized1' (70#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_0' declared at '/shares/bulk/yyonsel/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts/.Xil/Vivado-20803-qce-alveo01.ewi.tudelft.nl/realtime/floating_point_0_stub.v:6' bound to instance 'data_converter' of component 'floating_point_0' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'TypeConverter' (72#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:42]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 8 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Float2Fix - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'tax_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:599]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 8 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Float2Fix - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'quantity_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:626]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 8 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Float2Fix - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'extendedprice_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:653]
	Parameter MIN_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'dly_shipdate' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:681]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized2' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized2' (72#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized3' (72#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'dly_returnflag' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:704]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized4' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized4' (72#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized5' (72#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'dly_linestatus' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:727]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized7' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized7' (72#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'key_stream_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:749]
INFO: [Synth 8-638] synthesizing module 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'merge_two_key_streams' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:767]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized9' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized6' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized6' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized9' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'discount_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:789]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized1' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'extendedprice_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:813]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter FILTERTYPE bound to: DATE - type: string 
INFO: [Synth 8-3491] module 'FILTER' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/Filter.vhd:17' bound to instance 'compare' of component 'FILTER' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:836]
INFO: [Synth 8-638] synthesizing module 'FILTER' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/Filter.vhd:47]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter FILTERTYPE bound to: DATE - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'filter_in_buffer' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/Filter.vhd:67]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized11' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized8' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized8' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized11' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'filter_out_buffer' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/Filter.vhd:88]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized13' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized10' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized10' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized13' (73#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'FILTER' (74#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/Filter.vhd:47]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OPERATOR bound to: CHARGE - type: string 
INFO: [Synth 8-3491] module 'MergeOp' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:33' bound to instance 'sum_charge_merger' of component 'MergeOp' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:884]
INFO: [Synth 8-638] synthesizing module 'MergeOp' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:71]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OPERATOR bound to: CHARGE - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'in_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:129]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'in_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:129]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'in_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:129]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'out_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:150]
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'sync_streams' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:170]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized3' (74#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 194 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'sync_out_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:229]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized16' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 194 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 194 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized12' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 194 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized12' (74#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 194 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized16' (74#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'MergeOp' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:71]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OPERATOR bound to: DISCOUNT - type: string 
INFO: [Synth 8-3491] module 'MergeOp' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:33' bound to instance 'sum_disc_price_merger' of component 'MergeOp' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:931]
INFO: [Synth 8-638] synthesizing module 'MergeOp__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:71]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OPERATOR bound to: DISCOUNT - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'in_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:129]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'in_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:129]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'out_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:150]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'sync_streams' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:170]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'sync_out_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:189]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized18' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized14' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized14' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized18' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'MergeOp__parameterized1' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/MergeOp.vhd:71]
	Parameter NUM_INPUTS bound to: 7 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'filter_out_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:962]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized6' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 7 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized6' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 338 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'reduce_in_buffer' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized20' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 338 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 338 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized16' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 338 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized16' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 338 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamFIFO' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:31' bound to instance 'slice_inst' of component 'StreamFIFO' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 338 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'wptr_inst' of component 'StreamFIFOCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:133]
	Parameter WIDTH bound to: 338 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'ram_inst' of component 'UtilRam1R1W' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:149]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 338 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized1' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'StreamFIFOCounter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:23' bound to instance 'rptr_inst' of component 'StreamFIFOCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized1' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 338 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized20' (75#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 31 - type: integer 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter NUM_SUMS bound to: 5 - type: integer 
	Parameter NUM_AVGS bound to: 3 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ReduceStage' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:15' bound to instance 'avg_discount_reduce_stage' of component 'ReduceStage' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'ReduceStage' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:54]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 31 - type: integer 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter NUM_SUMS bound to: 5 - type: integer 
	Parameter NUM_AVGS bound to: 3 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter IN_DIMENSIONALITY bound to: 1 - type: integer 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter NUM_LANES bound to: 5 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'ReduceStream' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:8' bound to instance 'reduce_cntrl' of component 'ReduceStream' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:114]
INFO: [Synth 8-638] synthesizing module 'ReduceStream' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:74]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter NUM_LANES bound to: 5 - type: integer 
	Parameter IN_DIMENSIONALITY bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 2147483644 - type: integer 
INFO: [Synth 8-3491] module 'StreamElementCounter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamElementCounter.vhd:29' bound to instance 'element_counter' of component 'StreamElementCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:100]
INFO: [Synth 8-638] synthesizing module 'StreamElementCounter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamElementCounter.vhd:69]
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 2147483644 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamElementCounter' (76#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamElementCounter.vhd:69]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'acc_in_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:123]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_LANES bound to: 5 - type: integer 
	Parameter NUM_KEYS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamAccumulator' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamAccumulator.vhd:31' bound to instance 'accumulator' of component 'StreamAccumulator' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:142]
INFO: [Synth 8-638] synthesizing module 'StreamAccumulator' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamAccumulator.vhd:82]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_LANES bound to: 5 - type: integer 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 401 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'hash_out_buffer' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamAccumulator.vhd:137]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized22' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 401 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 401 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized18' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 401 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized18' (76#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized22' (76#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter HASH_FUNCTION bound to: MODULO32 - type: string 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter GROUP_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'HashTable' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:13' bound to instance 'HashTable_inst' of component 'HashTable' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamAccumulator.vhd:168]
INFO: [Synth 8-638] synthesizing module 'HashTable' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:54]
	Parameter HASH_FUNCTION bound to: MODULO32 - type: string 
	Parameter NUM_KEYS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter GROUP_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'bit_table' of component 'UtilRam1R1W' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:105]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized3' (76#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 385 - type: integer 
	Parameter DEPTH_LOG2 bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'UtilRam1R1W' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:25' bound to instance 'hash_table' of component 'UtilRam1R1W' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:121]
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 385 - type: integer 
	Parameter DEPTH_LOG2 bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized5' (76#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
WARNING: [Synth 8-614] signal 'key_in_data_s' is read in the process but is not in the sensitivity list [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'HashTable' (77#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'StreamAccumulator' (78#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamAccumulator.vhd:82]
	Parameter MIN_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter BLOCKING bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'SequenceStream' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SequenceStream.vhd:32' bound to instance 'sequencer' of component 'SequenceStream' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:175]
INFO: [Synth 8-638] synthesizing module 'SequenceStream' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SequenceStream.vhd:75]
	Parameter MIN_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter LENGTH_WIDTH bound to: 31 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter BLOCKING bound to: 0 - type: bool 
	Parameter MIN_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'length_buffer' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SequenceStream.vhd:95]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized24' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized20' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized20' (78#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized24' (78#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'SequenceStream' (79#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SequenceStream.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ReduceStream' (80#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:74]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'in_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:160]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized8' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized8' (80#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter DATA_WIDTH bound to: 337 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'StreamSliceArray' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSliceArray.vhd:14' bound to instance 'dly' of component 'StreamSliceArray' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:180]
INFO: [Synth 8-638] synthesizing module 'StreamSliceArray' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSliceArray.vhd:45]
	Parameter DATA_WIDTH bound to: 337 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 337 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized22' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 337 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized22' (80#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 337 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSliceArray.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'StreamSliceArray' (81#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSliceArray.vhd:45]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter NUM_LANES bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_TYPE bound to: FIXED64 - type: string 
INFO: [Synth 8-3491] module 'SumOp' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SumOp.vhd:32' bound to instance 'operator' of component 'SumOp' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:200]
INFO: [Synth 8-638] synthesizing module 'SumOp' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SumOp.vhd:71]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter NUM_LANES bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_TYPE bound to: FIXED64 - type: string 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'op_in_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SumOp.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'SumOp' (82#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/SumOp.vhd:71]
	Parameter DATA_WIDTH bound to: 401 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'cntrl_out_slice' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ReduceStage' (83#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:54]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 593 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'reduce_out_slice' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized26' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 593 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 593 - type: integer 
INFO: [Synth 8-3491] module 'StreamSlice' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:24' bound to instance 'slice_inst' of component 'StreamSlice' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized25' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 593 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized25' (83#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized26' (83#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'sync_output_streams' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized11' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized11' (83#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'sum_qty_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'TypeConverter__parameterized2' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:42]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'op_in_sync' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:103]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'StreamBuffer' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:29' bound to instance 'out_buf' of component 'StreamBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:125]
INFO: [Synth 8-3491] module 'floating_point_1' declared at '/shares/bulk/yyonsel/aws-build/fletcher-aws/examples/tpch1/4DDR/build/scripts/.Xil/Vivado-20803-qce-alveo01.ewi.tudelft.nl/realtime/floating_point_1_stub.v:6' bound to instance 'data_converter' of component 'floating_point_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'TypeConverter__parameterized2' (84#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:42]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'sum_base_price_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1155]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'sum_disc_price_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1186]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'sum_charge_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1217]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'avg_qty_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1248]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'avg_price_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1279]
	Parameter FIXED_LEFT_INDEX bound to: 31 - type: integer 
	Parameter FIXED_RIGHT_INDEX bound to: -32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter OUTPUT_MIN_DEPTH bound to: 2 - type: integer 
	Parameter CONVERTER_IP bound to: xilinx - type: string 
	Parameter CONVERTER_TYPE bound to: Fix2Float - type: string 
INFO: [Synth 8-3491] module 'TypeConverter' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/TypeConverter.vhd:10' bound to instance 'avg_disc_converter' of component 'TypeConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1310]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StringWriterInterface' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:7' bound to instance 'linestatus_interface' of component 'StringWriterInterface' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1344]
INFO: [Synth 8-638] synthesizing module 'StringWriterInterface' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:50]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StringWriterInterface' (85#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:50]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StringWriterInterface' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:7' bound to instance 'returnflag_interface' of component 'StringWriterInterface' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1384]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'avg_price_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1279]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'logic_analyzer_gen.CL_ILA_0'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:516]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'discount_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:572]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'extendedprice_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:653]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'quantity_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:626]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dly_shipdate'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:681]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_base_price_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'avg_qty_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1248]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'avg_disc_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1310]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tax_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:599]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_disc_price_merger'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:931]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reduce_in_buffer'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1000]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_charge_merger'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:884]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'avg_discount_reduce_stage'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1021]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'linestatus_interface'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1344]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'returnflag_interface'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1384]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_charge_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1217]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_disc_price_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1186]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_qty_converter'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:1124]
INFO: [Synth 8-256] done synthesizing module 'PU' (86#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PU.vhd:168]
	Parameter NUM_INPUTS bound to: 10 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'StreamSync' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:28' bound to instance 'unl_sync' of component 'StreamSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:932]
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized13' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 10 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized13' (86#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'PriceSummary' (87#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:303]
INFO: [Synth 8-3491] module 'mmio' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mmio.gen.vhd:12' bound to instance 'mmio_inst' of component 'mmio' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:1529]
INFO: [Synth 8-638] synthesizing module 'mmio' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mmio.gen.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'mmio' (88#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/mmio.gen.vhd:202]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ArrayCmdCtrlMerger' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:26' bound to instance 'l_quantity_cmd_accm_inst' of component 'ArrayCmdCtrlMerger' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'ArrayCmdCtrlMerger' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:58]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArrayCmdCtrlMerger' (89#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:58]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ArrayCmdCtrlMerger' declared at '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:26' bound to instance 'l_extendedprice_cmd_accm_inst' of component 'ArrayCmdCtrlMerger' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:1618]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 2 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayCmdCtrlMerger__parameterized2' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:58]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 2 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArrayCmdCtrlMerger__parameterized2' (89#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayCmdCtrlMerger.vhd:58]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 2 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 2 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 2 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter NUM_ADDR bound to: 1 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PriceSummary_Nucleus' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Nucleus.gen.vhd:336]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_QUANTITY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_QUANTITY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_DISCOUNT_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_TAX_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_TAX_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_TAX_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_TAX_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_TAX_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_RETURNFLAG_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_RETURNFLAG_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_RETURNFLAG_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_LINESTATUS_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_LINESTATUS_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_LINESTATUS_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SHIPDATE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_LINESTATUS_O_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_LINESTATUS_O_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_LINESTATUS_O_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_QTY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_QTY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_QTY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_CHARGE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_CHARGE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_CHARGE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_AVG_QTY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_AVG_QTY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_AVG_QTY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_AVG_PRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_AVG_PRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_AVG_PRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_AVG_DISC_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_AVG_DISC_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_AVG_DISC_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_COUNT_ORDER_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_COUNT_ORDER_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_COUNT_ORDER_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PriceSummary_l' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_l.gen.vhd:575]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_QUANTITY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_QUANTITY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_QUANTITY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_EXTENDEDPRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_DISCOUNT_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_DISCOUNT_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_DISCOUNT_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_TAX_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_TAX_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_TAX_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_TAX_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_TAX_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_RETURNFLAG_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_RETURNFLAG_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_RETURNFLAG_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_LINESTATUS_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_LINESTATUS_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_LINESTATUS_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SHIPDATE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SHIPDATE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SHIPDATE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_RETURNFLAG_O_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_LINESTATUS_O_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_LINESTATUS_O_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_LINESTATUS_O_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_LINESTATUS_O_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_QTY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_QTY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_QTY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_QTY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_BASE_PRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_DISC_PRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_SUM_CHARGE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_SUM_CHARGE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_SUM_CHARGE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_SUM_CHARGE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_QTY_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_AVG_QTY_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_AVG_QTY_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_AVG_QTY_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_PRICE_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_AVG_PRICE_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_AVG_PRICE_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_AVG_PRICE_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_AVG_DISC_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_AVG_DISC_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_AVG_DISC_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_AVG_DISC_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter L_COUNT_ORDER_BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter L_COUNT_ORDER_BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter L_COUNT_ORDER_BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter L_COUNT_ORDER_BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriter.vhd:149]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(listprim(8)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriterArb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterArb.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(listprim(8)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 193 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized28' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 193 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 193 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized27' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 193 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized27' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized28' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
	Parameter MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter MST_REP_SLICE bound to: 0 - type: bool 
	Parameter SLV_REP_SLICES bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusWriteArbiterVec' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusWriteArbiterVec.vhd:113]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
	Parameter MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter MST_REP_SLICE bound to: 0 - type: bool 
	Parameter SLV_REP_SLICES bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized31' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized31' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized33' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized29' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 577 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized29' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized33' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized35' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized31' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized31' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized35' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized37' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized37' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized39' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized39' (90#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamArb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamArb' (91#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized15' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized15' (91#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'BusWriteArbiterVec' (92#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusWriteArbiterVec.vhd:113]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized42' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized33' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized33' (92#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized42' (92#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized44' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized35' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized35' (92#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized44' (92#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriterLevel' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterLevel.vhd:142]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriterListPrim' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterListPrim.vhd:145]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderUnlockCombine' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderUnlockCombine.vhd:57]
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderUnlockCombine' (93#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderUnlockCombine.vhd:57]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_THRES_SHIFT bound to: 0 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BufferWriter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriter.vhd:185]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_THRES_SHIFT bound to: 0 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPre' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPre.vhd:104]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPrefixSum' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPrefixSum.vhd:100]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPrefixSum' (94#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPrefixSum.vhd:100]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPrePadder' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPrePadder.vhd:132]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_LAST_EXCEED bound to: 0 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 103 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized46' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 103 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 103 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized37' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 103 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized37' (94#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized46' (94#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPrePadder' (95#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPrePadder.vhd:132]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter OFFSET_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MODE bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPreCmdGen' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPreCmdGen.vhd:110]
	Parameter OFFSET_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MODE bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPreCmdGen' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPreCmdGen.vhd:110]
	Parameter ELEMENT_WIDTH bound to: 33 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 16 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter DIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SHIFTS_PER_STAGE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamReshaper' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamReshaper.vhd:191]
	Parameter ELEMENT_WIDTH bound to: 33 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 16 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter DIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SHIFTS_PER_STAGE bound to: 3 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 39 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized48' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 39 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized39' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized39' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized48' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized50' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized41' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized41' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized50' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter IN_DATA_WIDTH bound to: 89 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 535 - type: integer 
	Parameter NUM_PIPE_REGS bound to: 3 - type: integer 
	Parameter MIN_CYCLES_PER_TRANSFER bound to: 1 - type: integer 
	Parameter INPUT_SLICE bound to: 1 - type: bool 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineControl' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineControl.vhd:122]
	Parameter IN_DATA_WIDTH bound to: 89 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 535 - type: integer 
	Parameter NUM_PIPE_REGS bound to: 3 - type: integer 
	Parameter MIN_CYCLES_PER_TRANSFER bound to: 1 - type: integer 
	Parameter INPUT_SLICE bound to: 1 - type: bool 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 89 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized43' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 89 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized43' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 535 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized52' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 535 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 535 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized45' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized45' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 535 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 535 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 535 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized7' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 535 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized7' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized3' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized52' (96#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineControl' (97#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineControl.vhd:122]
	Parameter ELEMENT_WIDTH bound to: 33 - type: integer 
	Parameter ELEMENT_COUNT bound to: 16 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 5 - type: integer 
	Parameter DIRECTION bound to: left - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineBarrel' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 33 - type: integer 
	Parameter ELEMENT_COUNT bound to: 16 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 5 - type: integer 
	Parameter DIRECTION bound to: left - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineBarrel' (98#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 33 - type: integer 
	Parameter ELEMENT_COUNT bound to: 16 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 5 - type: integer 
	Parameter DIRECTION bound to: right - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineBarrel__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 33 - type: integer 
	Parameter ELEMENT_COUNT bound to: 16 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 5 - type: integer 
	Parameter DIRECTION bound to: right - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineBarrel__parameterized1' (98#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'StreamReshaper' (99#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamReshaper.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPre' (100#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPre.vhd:104]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamElementCounter__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamElementCounter.vhd:69]
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamElementCounter__parameterized1' (100#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamElementCounter.vhd:69]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter STEPS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STEPS_COUNT_MAX bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter CHECK_INDEX bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferWriterCmdGenBusReq' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterCmdGenBusReq.vhd:122]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter STEPS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STEPS_COUNT_MAX bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter CHECK_INDEX bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferWriterCmdGenBusReq' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterCmdGenBusReq.vhd:122]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized54' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized2' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized2' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized9' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized9' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized5' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized54' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter LEN_SHIFT bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_LAST_MODE bound to: generate - type: string 
	Parameter SLV_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter REP_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusWriteBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusWriteBuffer.vhd:140]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter LEN_SHIFT bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_LAST_MODE bound to: generate - type: string 
	Parameter SLV_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter REP_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized56' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized47' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized47' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized7' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized4' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized4' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 578 - type: integer 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized11' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 578 - type: integer 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized11' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized7' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized56' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized58' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized58' (101#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 578 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BusWriteBuffer' (102#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusWriteBuffer.vhd:140]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferWriter' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriter.vhd:185]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_THRES_SHIFT bound to: 0 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BufferWriter__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriter.vhd:185]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_THRES_SHIFT bound to: 0 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPre__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPre.vhd:104]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPrePadder__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPrePadder.vhd:132]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_LAST_EXCEED bound to: 0 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized60' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized49' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized49' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized60' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPrePadder__parameterized1' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPrePadder.vhd:132]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter DIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SHIFTS_PER_STAGE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamReshaper__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamReshaper.vhd:191]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter DIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SHIFTS_PER_STAGE bound to: 3 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized63' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized51' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized51' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized63' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter IN_DATA_WIDTH bound to: 49 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 585 - type: integer 
	Parameter NUM_PIPE_REGS bound to: 4 - type: integer 
	Parameter MIN_CYCLES_PER_TRANSFER bound to: 1 - type: integer 
	Parameter INPUT_SLICE bound to: 1 - type: bool 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineControl__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineControl.vhd:122]
	Parameter IN_DATA_WIDTH bound to: 49 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 585 - type: integer 
	Parameter NUM_PIPE_REGS bound to: 4 - type: integer 
	Parameter MIN_CYCLES_PER_TRANSFER bound to: 1 - type: integer 
	Parameter INPUT_SLICE bound to: 1 - type: bool 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized53' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized53' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter MIN_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 585 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized65' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 585 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 585 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized55' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 585 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized55' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 585 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized9' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 585 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 585 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized13' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 585 - type: integer 
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized13' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 4 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized9' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 585 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized65' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineControl__parameterized1' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineControl.vhd:122]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter ELEMENT_COUNT bound to: 64 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 7 - type: integer 
	Parameter DIRECTION bound to: left - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineBarrel__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter ELEMENT_COUNT bound to: 64 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 7 - type: integer 
	Parameter DIRECTION bound to: left - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineBarrel__parameterized3' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter ELEMENT_COUNT bound to: 64 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 7 - type: integer 
	Parameter DIRECTION bound to: right - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter CTRL_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineBarrel__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter ELEMENT_COUNT bound to: 64 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 7 - type: integer 
	Parameter DIRECTION bound to: right - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter CTRL_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineBarrel__parameterized5' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'StreamReshaper__parameterized1' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamReshaper.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPre__parameterized1' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPre.vhd:104]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter STEPS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STEPS_COUNT_MAX bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferWriterCmdGenBusReq__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterCmdGenBusReq.vhd:122]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter STEPS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STEPS_COUNT_MAX bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferWriterCmdGenBusReq__parameterized1' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterCmdGenBusReq.vhd:122]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter LEN_SHIFT bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_LAST_MODE bound to: generate - type: string 
	Parameter SLV_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter REP_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferWriter__parameterized1' (103#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriter.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriterListPrim' (104#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterListPrim.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriterLevel' (105#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterLevel.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriterArb' (106#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterArb.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriter' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriter.vhd:149]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriter__parameterized2' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriter.vhd:149]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(64)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriterArb__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterArb.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(64)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized67' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized57' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized57' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized67' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayWriterLevel__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterLevel.vhd:142]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_THRES_SHIFT bound to: 0 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BufferWriter__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriter.vhd:185]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_THRES_SHIFT bound to: 0 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPre__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPre.vhd:104]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_STROBE_WIDTH bound to: 64 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferWriterPrePadder__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPrePadder.vhd:132]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_LAST_EXCEED bound to: 0 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized70' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized59' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized59' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized70' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPrePadder__parameterized3' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPrePadder.vhd:132]
	Parameter ELEMENT_WIDTH bound to: 65 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 8 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter DIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SHIFTS_PER_STAGE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamReshaper__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamReshaper.vhd:191]
	Parameter ELEMENT_WIDTH bound to: 65 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 8 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter DIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CIN_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SHIFTS_PER_STAGE bound to: 3 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 70 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized72' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 70 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized61' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized61' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized72' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized74' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized63' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized63' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized74' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter IN_DATA_WIDTH bound to: 149 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 526 - type: integer 
	Parameter NUM_PIPE_REGS bound to: 3 - type: integer 
	Parameter MIN_CYCLES_PER_TRANSFER bound to: 1 - type: integer 
	Parameter INPUT_SLICE bound to: 1 - type: bool 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineControl__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineControl.vhd:122]
	Parameter IN_DATA_WIDTH bound to: 149 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 526 - type: integer 
	Parameter NUM_PIPE_REGS bound to: 3 - type: integer 
	Parameter MIN_CYCLES_PER_TRANSFER bound to: 1 - type: integer 
	Parameter INPUT_SLICE bound to: 1 - type: bool 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 149 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized65' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 149 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized65' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 526 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized76' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 526 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 526 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized67' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 526 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized67' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 526 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized11' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 526 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 526 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized15' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 526 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized15' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized11' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 526 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized76' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineControl__parameterized3' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineControl.vhd:122]
	Parameter ELEMENT_WIDTH bound to: 65 - type: integer 
	Parameter ELEMENT_COUNT bound to: 8 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 4 - type: integer 
	Parameter DIRECTION bound to: left - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineBarrel__parameterized7' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 65 - type: integer 
	Parameter ELEMENT_COUNT bound to: 8 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 4 - type: integer 
	Parameter DIRECTION bound to: left - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineBarrel__parameterized7' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 65 - type: integer 
	Parameter ELEMENT_COUNT bound to: 8 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 4 - type: integer 
	Parameter DIRECTION bound to: right - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamPipelineBarrel__parameterized9' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
	Parameter ELEMENT_WIDTH bound to: 65 - type: integer 
	Parameter ELEMENT_COUNT bound to: 8 - type: integer 
	Parameter AMOUNT_WIDTH bound to: 4 - type: integer 
	Parameter DIRECTION bound to: right - type: string 
	Parameter OPERATION bound to: shift - type: string 
	Parameter NUM_STAGES bound to: 2 - type: integer 
	Parameter CTRL_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamPipelineBarrel__parameterized9' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamPipelineBarrel.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'StreamReshaper__parameterized3' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamReshaper.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'BufferWriterPre__parameterized3' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterPre.vhd:104]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter IN_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter STEPS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STEPS_COUNT_MAX bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferWriterCmdGenBusReq__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterCmdGenBusReq.vhd:122]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter STEPS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter STEPS_COUNT_MAX bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferWriterCmdGenBusReq__parameterized3' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriterCmdGenBusReq.vhd:122]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CTRL_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter LEN_SHIFT bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_LAST_MODE bound to: generate - type: string 
	Parameter SLV_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter REP_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 3 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferWriter__parameterized3' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferWriter.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriterLevel__parameterized1' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterLevel.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriterArb__parameterized1' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriterArb.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ArrayWriter__parameterized2' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayWriter.vhd:149]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReader' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(64)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderArb' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(64)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderLevel' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReader' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmd' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized78' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized69' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized69' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized78' (107#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmdGenBusReq' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmdGenBusReq' (108#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized71' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized71' (108#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmd' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusReadBuffer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusReadBuffer.vhd:95]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized80' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized80' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized82' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized73' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized73' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized13' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 513 - type: integer 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized17' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 513 - type: integer 
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized17' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 7 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized13' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized82' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized84' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized84' (109#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BusReadBuffer' (110#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusReadBuffer.vhd:95]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderResp' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderRespCtrl' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 3 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized75' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized75' (110#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderRespCtrl' (111#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized86' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized77' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized77' (111#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized86' (111#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 8 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 8 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox' (112#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized88' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized79' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized79' (112#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized88' (112#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderResp' (113#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized15' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized6' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized6' (113#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 516 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized19' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 516 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized19' (113#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized15' (113#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderPost' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 8 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 516 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearboxSerializer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
	Parameter ELEMENT_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 8 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearboxSerializer' (114#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox__parameterized1' (114#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderPost' (115#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BufferReader' (116#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderLevel' (117#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderArb' (118#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ArrayReader' (119#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(64) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReader__parameterized2' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(listprim(8)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderArb__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(listprim(8)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 193 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
	Parameter MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusReadArbiterVec' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusReadArbiterVec.vhd:97]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
	Parameter MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized90' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized90' (119#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamArb__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter INDEX_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ARB_METHOD bound to: ROUND-ROBIN - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamArb__parameterized1' (119#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BusReadArbiterVec' (120#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusReadArbiterVec.vhd:97]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderLevel__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderListPrim' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderListPrim.vhd:138]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized92' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized92' (120#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter DATA_IN_SLICE bound to: 0 - type: bool 
	Parameter LEN_IN_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderListSync' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderListSync.vhd:103]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter DATA_IN_SLICE bound to: 0 - type: bool 
	Parameter LEN_IN_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter LEN_IN_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderListSyncDecoder' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderListSyncDecoder.vhd:68]
	Parameter LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter LEN_IN_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized94' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized81' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized81' (120#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized94' (120#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderListSyncDecoder' (121#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderListSyncDecoder.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized96' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized96' (121#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter REQ_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamNormalizer' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamNormalizer.vhd:92]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_MAX bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 1 - type: integer 
	Parameter REQ_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamNormalizer' (122#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamNormalizer.vhd:92]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderListSync' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderListSync.vhd:103]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReader__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 0 - type: bool 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmd__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 194 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized98' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 194 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 194 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized98' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmdGenBusReq__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmdGenBusReq__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmd__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderResp__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderRespCtrl__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 64 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 77 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized83' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized83' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderRespCtrl__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized19' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized19' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized100' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized85' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 517 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized85' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized100' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 16 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 16 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderResp__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized17' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 517 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized21' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 517 - type: integer 
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized21' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized17' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderPost__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 0 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearboxSerializer__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearboxSerializer__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox__parameterized5' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized102' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized102' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderPost__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BufferReader__parameterized1' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReader__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmd__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmdGenBusReq__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmdGenBusReq__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmd__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderResp__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderRespCtrl__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized87' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized87' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderRespCtrl__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized104' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized89' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized89' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized104' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 64 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox__parameterized7' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 64 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 64 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox__parameterized7' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderResp__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamFIFO__parameterized19' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamFIFOCounter__parameterized8' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFOCounter__parameterized8' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFOCounter.vhd:59]
	Parameter WIDTH bound to: 519 - type: integer 
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'UtilRam1R1W__parameterized23' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter WIDTH bound to: 519 - type: integer 
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'UtilRam1R1W__parameterized23' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/UtilRam1R1W.vhd:63]
	Parameter DEPTH_LOG2 bound to: 1 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamFIFO__parameterized19' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamFIFO.vhd:82]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderPost__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 519 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 64 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearbox__parameterized9' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 64 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 64 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamGearboxSerializer__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
	Parameter ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 64 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamGearboxSerializer__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearboxSerializer.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'StreamGearbox__parameterized9' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamGearbox.vhd:89]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderPost__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BufferReader__parameterized3' (123#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderListPrim' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderListPrim.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderLevel__parameterized1' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderArb__parameterized1' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ArrayReader__parameterized2' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: listprim(8) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(32) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReader__parameterized4' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReader.vhd:143]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(32) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(32)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderArb__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: arb(prim(32)) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(32) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArrayReaderLevel__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter CFG bound to: prim(32) - type: string 
	Parameter CMD_TAG_ENABLE bound to: 1 - type: bool 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReader__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter BUS_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter BUS_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter ELEMENT_FIFO_SIZE bound to: 64 - type: integer 
	Parameter ELEMENT_FIFO_RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_FIFO_XCLK_STAGES bound to: 0 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmd__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_IN_SLICE bound to: 1 - type: bool 
	Parameter BUS_REQ_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderCmdGenBusReq__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter BUS_BURST_MAX_LEN bound to: 64 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmdGenBusReq__parameterized5' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmdGenBusReq.vhd:110]
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderCmd__parameterized5' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderCmd.vhd:135]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter FIFO_DEPTH bound to: 65 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICE bound to: 0 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 0 - type: bool 
	Parameter SLV_DAT_SLICE bound to: 0 - type: bool 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderResp__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CMD_OUT_SLICE bound to: 0 - type: bool 
	Parameter SHR2GB_SLICE bound to: 1 - type: bool 
	Parameter GB2FIFO_SLICE bound to: 1 - type: bool 
	Parameter UNLOCK_SLICE bound to: 1 - type: bool 
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderRespCtrl__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter INDEX_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_BURST_STEP_LEN bound to: 1 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ICS_SHIFT_WIDTH bound to: 4 - type: integer 
	Parameter ICS_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CMD_CTRL_WIDTH bound to: 1 - type: integer 
	Parameter CMD_TAG_WIDTH bound to: 1 - type: integer 
	Parameter CHECK_INDEX bound to: 1 - type: bool 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized91' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized91' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BufferReaderRespCtrl__parameterized5' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderRespCtrl.vhd:118]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 16 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderResp__parameterized5' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderResp.vhd:159]
	Parameter DEPTH_LOG2 bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter XCLK_STAGES bound to: 0 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BufferReaderPost__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter IS_OFFSETS_BUFFER bound to: 0 - type: bool 
	Parameter ELEMENT_FIFO_COUNT_MAX bound to: 16 - type: integer 
	Parameter ELEMENT_FIFO_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter ELEMENT_COUNT_MAX bound to: 1 - type: integer 
	Parameter ELEMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO2POST_SLICE bound to: 1 - type: bool 
	Parameter OUT_SLICE bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 517 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter ELEMENT_WIDTH bound to: 32 - type: integer 
	Parameter CTRL_WIDTH bound to: 0 - type: integer 
	Parameter IN_COUNT_MAX bound to: 16 - type: integer 
	Parameter IN_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter OUT_COUNT_MAX bound to: 1 - type: integer 
	Parameter OUT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'BufferReaderPost__parameterized5' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReaderPost.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BufferReader__parameterized5' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BufferReader.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderLevel__parameterized3' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderLevel.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'ArrayReaderArb__parameterized3' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReaderArb.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ArrayReader__parameterized4' (124#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ArrayReader.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'PriceSummary_l' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_l.gen.vhd:575]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 10 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
	Parameter MAX_OUTSTANDING bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter MST_REP_SLICE bound to: 0 - type: bool 
	Parameter SLV_REP_SLICES bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusWriteArbiterVec__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusWriteArbiterVec.vhd:113]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 10 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
	Parameter MAX_OUTSTANDING bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter MST_REP_SLICE bound to: 0 - type: bool 
	Parameter SLV_REP_SLICES bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 10 - type: integer 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamArb__parameterized3' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 10 - type: integer 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamArb__parameterized3' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized107' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized93' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized93' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized107' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 1 - type: integer 
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized109' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized109' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized21' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized21' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'BusWriteArbiterVec__parameterized1' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusWriteArbiterVec.vhd:113]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 7 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
	Parameter MAX_OUTSTANDING bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BusReadArbiterVec__parameterized1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusReadArbiterVec.vhd:97]
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_LEN_WIDTH bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_SLAVE_PORTS bound to: 7 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
	Parameter MAX_OUTSTANDING bound to: 4 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter SLV_REQ_SLICES bound to: 1 - type: bool 
	Parameter MST_REQ_SLICE bound to: 1 - type: bool 
	Parameter MST_DAT_SLICE bound to: 1 - type: bool 
	Parameter SLV_DAT_SLICES bound to: 1 - type: bool 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter NUM_INPUTS bound to: 7 - type: integer 
	Parameter INDEX_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamArb__parameterized5' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 7 - type: integer 
	Parameter INDEX_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ARB_METHOD bound to: RR-STICKY - type: string 
INFO: [Synth 8-256] done synthesizing module 'StreamArb__parameterized5' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamArb.vhd:83]
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter NUM_OUTPUTS bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'StreamBuffer__parameterized111' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter MIN_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSlice__parameterized95' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSlice__parameterized95' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSlice.vhd:52]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamBuffer__parameterized111' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamBuffer.vhd:68]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamSync__parameterized23' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OUTPUTS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamSync__parameterized23' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/StreamSync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'BusReadArbiterVec__parameterized1' (125#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/BusReadArbiterVec.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'PriceSummary_Mantle' (126#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary_Mantle.gen.vhd:81]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MASTER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MASTER_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SLAVE_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_MAX_BURST bound to: 64 - type: integer 
	Parameter ENABLE_FIFO bound to: 0 - type: bool 
	Parameter SLV_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_DAT_SLICE_DEPTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiReadConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiReadConverter.vhd:91]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MASTER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MASTER_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SLAVE_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_MAX_BURST bound to: 64 - type: integer 
	Parameter ENABLE_FIFO bound to: 0 - type: bool 
	Parameter SLV_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 513 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'AxiReadConverter' (127#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiReadConverter.vhd:91]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MASTER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MASTER_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SLAVE_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_MAX_BURST bound to: 64 - type: integer 
	Parameter ENABLE_FIFO bound to: 0 - type: bool 
	Parameter SLV_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_REP_SLICE_DEPTH bound to: 2 - type: integer 
	Parameter MST_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_REP_SLICE_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AxiWriteConverter' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiWriteConverter.vhd:113]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MASTER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter MASTER_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SLAVE_LEN_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_MAX_BURST bound to: 64 - type: integer 
	Parameter ENABLE_FIFO bound to: 0 - type: bool 
	Parameter SLV_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter SLV_REP_SLICE_DEPTH bound to: 2 - type: integer 
	Parameter MST_REQ_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_DAT_SLICE_DEPTH bound to: 0 - type: integer 
	Parameter MST_REP_SLICE_DEPTH bound to: 2 - type: integer 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 577 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
	Parameter MIN_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter RAM_CONFIG bound to: (null) - type: string 
INFO: [Synth 8-256] done synthesizing module 'AxiWriteConverter' (128#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiWriteConverter.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'AxiTop' (129#1) [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/AxiTop.gen.vhd:126]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (32) of module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:439]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_wdata' does not match port width (32) of module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:442]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wstrb' does not match port width (4) of module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:443]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (32) of module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:449]
WARNING: [Synth 8-689] width (512) of port connection 's_axi_rdata' does not match port width (32) of module 'AxiTop' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:452]
WARNING: [Synth 8-7071] port 's_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_arburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_arlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_arcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_arprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_arregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 's_axi_arqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_register_slice' is unconnected for instance 'PCI_AXI4_REG_SLC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PCI_AXI4_REG_SLC' of module 'axi_register_slice' has 80 connections declared, but only 56 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_pcim_mstr.sv:86]
	Parameter NUM_TST bound to: 16 - type: integer 
WARNING: [Synth 8-7023] instance 'AXIL_OCL_REG_SLC' of module 'axi_register_slice_light' has 40 connections declared, but only 36 given [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ocl_slv.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ocl_slv.sv:177]
	Parameter WIDTH bound to: 42 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 41 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
	Parameter DDR_A_PRESENT bound to: 1 - type: integer 
	Parameter DDR_B_PRESENT bound to: 1 - type: integer 
	Parameter DDR_D_PRESENT bound to: 1 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 19 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 19 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 19 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 19 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 23 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 27 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 30 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 34 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 35 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 37 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 40 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 48 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AWID_RIGHT bound to: 112 - type: integer 
	Parameter C_AWID_WIDTH bound to: 16 - type: integer 
	Parameter C_AW_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 128 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 1 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 2 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 66 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 578 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 578 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 578 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 3 - type: integer 
	Parameter C_BID_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 19 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 19 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 19 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 19 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 23 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 27 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 30 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 34 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 35 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 37 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 40 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 48 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ARID_RIGHT bound to: 112 - type: integer 
	Parameter C_ARID_WIDTH bound to: 16 - type: integer 
	Parameter C_AR_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 128 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 1 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 2 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 516 - type: integer 
	Parameter C_RID_WIDTH bound to: 16 - type: integer 
	Parameter C_R_WIDTH bound to: 532 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 532 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DQS_WIDTH bound to: 18 - type: integer 
	Parameter DM_WIDTH bound to: 9 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter DM_DBI bound to: NONE - type: string 
	Parameter PARTIAL_RECONFIG bound to: Enable - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 937 - type: integer 
	Parameter tFAW bound to: 16 - type: integer 
	Parameter tRTW bound to: 11 - type: integer 
	Parameter tWTR_L bound to: 9 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tREFI bound to: 8324 - type: integer 
	Parameter ZQINTVL bound to: 1067235860 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRTP bound to: 9 - type: integer 
	Parameter tWR bound to: 18 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter DRAM_WIDTH bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 3332 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: ON - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter FPGA bound to: xcvu9p-flgb2104-2-i- - type: string 
	Parameter DEVICE bound to: xcvu9p- - type: string 
	Parameter FAMILY bound to: ULTRASCALEPLUS - type: string 
	Parameter DEBUG_SIGNAL bound to: Disable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: true - type: string 
	Parameter SAVE_RESTORE bound to: true - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: MTA18ASF2G72PZ-2G3 - type: string 
	Parameter COMPONENT_WIDTH bound to: 72 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter MEMORY_DENSITY bound to: 8Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083 - type: string 
	Parameter MEMORY_WIDTH bound to: 4 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: RDIMM - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: ON - type: string 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter MR0 bound to: 13'b0100101100100 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0000000000000 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110101 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000101 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010101 
	Parameter tXPR bound to: 97 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: SKIP - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 53362 - type: integer 
	Parameter t500us bound to: 133405 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 3332 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 3.332000 - type: double 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.332000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DQS_WIDTH bound to: 18 - type: integer 
	Parameter DM_WIDTH bound to: 9 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: ON - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b1 
	Parameter SAVE_RESTORE bound to: 1'b1 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PARTIAL_RECONFIG bound to: Enable - type: string 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 937 - type: integer 
	Parameter tFAW bound to: 16 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 11 - type: integer 
	Parameter tWTR_L bound to: 9 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 8324 - type: integer 
	Parameter ZQINTVL bound to: 1067235860 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRTP bound to: 9 - type: integer 
	Parameter tWR bound to: 18 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter DM_DBI bound to: NONE - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter DEVICE bound to: xcvu9p- - type: string 
	Parameter MEMORY_DENSITY bound to: 8Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083 - type: string 
	Parameter MEMORY_WIDTH bound to: 4 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: RDIMM - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: ON - type: string 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter MR0 bound to: 13'b0100101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0000000000000 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110101 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000101 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010101 
	Parameter tXPR bound to: 97 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD_MMCM bound to: 3750 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter PLL_WIDTH bound to: 1 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: SKIP - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 53362 - type: integer 
	Parameter t500us bound to: 133405 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH_INT bound to: 52 - type: integer 
	Parameter LRDIMM_DELAY bound to: 6 - type: integer 
	Parameter tWTR_S_HOST bound to: 3 - type: integer 
	Parameter tWTR_L_HOST bound to: 9 - type: integer 
	Parameter tRTW_HOST bound to: 11 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 2134 - type: integer 
	Parameter mts_final bound to: 2134 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00101100 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DQS_WIDTH bound to: 18 - type: integer 
	Parameter DM_WIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter tCK bound to: 937 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter BYTES bound to: 12 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter IOBTYPE bound to: 468'b000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000000000000000000000001000001001001001001001001000000001001001001001001001001000001001001001001001001001001001001001 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 180'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111100111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 12'b000000000000 
	Parameter RX_DATA_TYPE bound to: 180'b011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011000000001011111111001111111111011111111111111 
	Parameter TX_OUTPUT_PHASE_90 bound to: 156'b000001100001100000110000110000011000011000001100001100000110000110000011000011000001100001100000110000110000011000011000000010111111100111111110111111111111 
	Parameter RXTX_BITSLICE_EN bound to: 156'b011110111110101111011111010111101111101011110111110101111011111010111101111101011110111110101111011111010111101111101000000010111111100111111110111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 24'b000000000000000000000000 
	Parameter EN_OTHER_NCLK bound to: 24'b000000000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 24'b111111111111111111000000 
	Parameter RX_CLK_PHASE_N bound to: 24'b111111111111111111000000 
	Parameter TX_GATING bound to: 24'b111111111111111111000000 
	Parameter RX_GATING bound to: 24'b111111111111111111000000 
	Parameter EN_DYN_ODLY_MODE bound to: 24'b111111111111111111000000 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 24'b111111111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 24'b111111111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 24'b111111111111111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 24'b111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 12'b000011110000 
	Parameter PING_PONG_CH1_DBYTES bound to: 9'b011110000 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 540'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 24'b111111111111111111111111 
	Parameter SERIAL_MODE bound to: 24'b000000000000000000000000 
	Parameter INV_RXCLK bound to: 24'b000000000000000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 24'b000000000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 24'b000000000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter DCI_SRC bound to: 156'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 24'b000000000000000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 24 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 12 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 540'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 180'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111111111111111111111100111111 
	Parameter RX_DATA_TYPE bound to: 180'b011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011011110111111011000000001011111111001111111111011111111111111 
	Parameter TX_OUTPUT_PHASE_90 bound to: 156'b000001100001100000110000110000011000011000001100001100000110000110000011000011000001100001100000110000110000011000011000000010111111100111111110111111111111 
	Parameter RXTX_BITSLICE_EN bound to: 156'b011110111110101111011111010111101111101011110111110101111011111010111101111101011110111110101111011111010111101111101000000010111111100111111110111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 24'b111111111111111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 24'b000000000000000000000000 
	Parameter EN_OTHER_NCLK bound to: 24'b000000000000000000000000 
	Parameter SERIAL_MODE bound to: 24'b000000000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 24'b111111111111111111000000 
	Parameter RX_CLK_PHASE_N bound to: 24'b111111111111111111000000 
	Parameter INV_RXCLK bound to: 24'b000000000000000000000000 
	Parameter TX_GATING bound to: 24'b111111111111111111000000 
	Parameter RX_GATING bound to: 24'b111111111111111111000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 24'b000000000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 24'b000000000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter DCI_SRC bound to: 156'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 24'b111111111111111111000000 
	Parameter SELF_CALIBRATE bound to: 24'b111111111111111111111111 
	Parameter IDLY_VT_TRACK bound to: 24'b111111111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 24'b111111111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 24'b111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 24'b000000000000000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111111111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111100111111 
	Parameter RX_DATA_TYPE bound to: 15'b011111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010111010101010111 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter INIT bound to: 2'b10 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1110011111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111001111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1110011111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010100000111010101010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0000000101111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111101 
	Parameter RX_DATA_TYPE bound to: 15'b000000001011111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000000101111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00000000000000010001010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111011 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000011 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010011 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: double 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 3748 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 3.748000 - type: double 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 3.748000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BYTES bound to: 12 - type: integer 
	Parameter IOBTYPE bound to: 468'b000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000011011011011111111011011011011111111000000000000000000000001000001001001001001001001000000001001001001001001001001000001001001001001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000001001001001001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter IOBTYPE bound to: 39'b001001001000000001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000000000000000000000001000001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011111111 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DQS_WIDTH bound to: 18 - type: integer 
	Parameter DM_WIDTH bound to: 9 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter MEM_CONFIG bound to: RDIMM - type: string 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter PARTIAL_RECONFIG bound to: Enable - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 16 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 11 - type: integer 
	Parameter tWTR_L bound to: 9 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 8324 - type: integer 
	Parameter ZQINTVL bound to: 1067235860 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRTP bound to: 9 - type: integer 
	Parameter tWR bound to: 18 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter TXN_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter PER_RD_FIELD bound to: 48 - type: integer 
	Parameter AP_FIELD bound to: 47 - type: integer 
	Parameter CMD_MSB bound to: 46 - type: integer 
	Parameter CMD_LSB bound to: 44 - type: integer 
	Parameter LR_UNUSED_MSB bound to: 47 - type: integer 
	Parameter LR_MSB bound to: 46 - type: integer 
	Parameter LR_LSB bound to: 44 - type: integer 
	Parameter ROW_MSB bound to: 43 - type: integer 
	Parameter ROW_LSB bound to: 24 - type: integer 
	Parameter COL_MSB bound to: 23 - type: integer 
	Parameter COL_LSB bound to: 8 - type: integer 
	Parameter WSPACE_MSB bound to: 7 - type: integer 
	Parameter RANK_MSB bound to: 5 - type: integer 
	Parameter RANK_LSB bound to: 4 - type: integer 
	Parameter GROUP_MSB bound to: 3 - type: integer 
	Parameter GROUP_LSB bound to: 2 - type: integer 
	Parameter BANK_MSB bound to: 1 - type: integer 
	Parameter BANK_LSB bound to: 0 - type: integer 
	Parameter TXN_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter TXN_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter TXN_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter CAS_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter CAS_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter CAS_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter LR_WIDTH_ALIASED bound to: 0 - type: integer 
	Parameter PAGE_STATUS_BITS bound to: 2 - type: integer 
	Parameter grIDLE bound to: 3'b000 
	Parameter grACCEPT bound to: 3'b001 
	Parameter grPREWAIT bound to: 3'b010 
	Parameter grACTWAIT bound to: 3'b011 
	Parameter grACT bound to: 3'b100 
	Parameter grAUTOPRE bound to: 3'b101 
	Parameter grCASFSM bound to: 3'b110 
	Parameter CAS_IDLE bound to: 3'b000 
	Parameter CAS_WAIT bound to: 3'b001 
	Parameter RMW_RDWAIT bound to: 3'b010 
	Parameter RMW_DATAWAIT bound to: 3'b011 
	Parameter RMW_WRWAIT bound to: 3'b100 
	Parameter NATRD bound to: 3'b001 
	Parameter NATWR bound to: 3'b000 
	Parameter NATRMW bound to: 3'b011 
	Parameter tRCDF_TEMP bound to: 3 - type: integer 
	Parameter tRCDF bound to: 3 - type: integer 
	Parameter tRCDFLVALUE_TEMP bound to: 3 - type: integer 
	Parameter tRCDFLVALUE bound to: 3 - type: integer 
	Parameter tRPF_TEMP bound to: 2 - type: integer 
	Parameter tRPF bound to: 2 - type: integer 
	Parameter tFAW bound to: 16 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter TWO_GROUP_DDR4 bound to: FALSE - type: string 
	Parameter tFAW bound to: 16 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter TWO_GROUP_DDR4 bound to: FALSE - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter S bound to: 0 - type: integer 
	Parameter S_pipe bound to: 0 - type: integer 
	Parameter L bound to: 1 - type: integer 
	Parameter L_pipe bound to: 0 - type: integer 
	Parameter RRD_dlr bound to: 0 - type: integer 
	Parameter RRD_dlr_pipe bound to: 0 - type: integer 
	Parameter tFAWF_slr_temp bound to: 1 - type: integer 
	Parameter tFAWF_slr bound to: 1 - type: integer 
	Parameter tFAWF_dlr_temp bound to: 1 - type: integer 
	Parameter tFAWF_dlr bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter RDSLOT bound to: 256 - type: integer 
	Parameter WRSLOT bound to: 128 - type: integer 
	Parameter tWTR_L bound to: 9 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRTW bound to: 11 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter tWTR_L bound to: 9 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter STRICT_FULL_THRESH bound to: 20 - type: integer 
	Parameter STRICT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter STRICT_FIFO_PTR_WIDTH bound to: 5 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter XTP_MODE bound to: RANK_GROUP_BANK - type: string 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRTP bound to: 9 - type: integer 
	Parameter tWR bound to: 18 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter LONG_RANK_SWITCH bound to: 1'b0 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter tCCD_L bound to: 6 - type: integer 
	Parameter RRI bound to: 1 - type: integer 
	Parameter RR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter tREFI bound to: 8324 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tWR bound to: 18 - type: integer 
	Parameter ZQINTVL bound to: 1067235860 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter PARTIAL_RECONFIG bound to: Enable - type: string 
	Parameter tREFIFR bound to: 2081 - type: integer 
	Parameter tREFIF bound to: 2080 - type: integer 
	Parameter USER_MODE bound to: 1'b0 
	Parameter ZQINTVLREF bound to: 65535 - type: integer 
	Parameter ALL_RANKS bound to: 1'b1 
	Parameter tSTAG bound to: 187 - type: integer 
	Parameter stRST bound to: 4'b0000 
	Parameter stTWDL bound to: 4'b0001 
	Parameter stREQ bound to: 4'b0010 
	Parameter stWAIT bound to: 4'b0011 
	Parameter stPRE bound to: 4'b0100 
	Parameter stREF bound to: 4'b0101 
	Parameter stRFC bound to: 4'b0110 
	Parameter stRFCE bound to: 4'b0111 
	Parameter stZQ bound to: 4'b1000 
	Parameter stSRE bound to: 4'b1001 
	Parameter stSR bound to: 4'b1010 
	Parameter stSRX bound to: 4'b1011 
	Parameter stERR bound to: 4'b1111 
	Parameter UM_IDLE bound to: 4'b0000 
	Parameter UM_ACK_WAIT bound to: 4'b0001 
	Parameter UM_WR_WAIT bound to: 4'b0010 
	Parameter UM_PRE bound to: 4'b0011 
	Parameter UM_PRE_CHECK bound to: 4'b0100 
	Parameter UM_PRE_WAIT bound to: 4'b0101 
	Parameter UM_REF bound to: 4'b0110 
	Parameter UM_REF_CHECK bound to: 4'b0111 
	Parameter UM_STAG_WAIT bound to: 4'b1000 
	Parameter UM_TRFC_WAIT bound to: 4'b1001 
	Parameter UM_ZQ bound to: 4'b1010 
	Parameter UM_ZQ_CHECK bound to: 4'b1011 
	Parameter UM_ZQ_WAIT bound to: 4'b1100 
	Parameter UM_ZQ_ALL bound to: 4'b1101 
	Parameter UM_TZQCS_WAIT bound to: 4'b1110 
	Parameter tRFCWAIT_TEMP bound to: 94 - type: integer 
	Parameter tRFCWAIT bound to: 86 - type: integer 
	Parameter tRPWAIT_TEMP bound to: 4 - type: integer 
	Parameter tRPWAIT bound to: 2 - type: integer 
	Parameter TCKOFF bound to: 15 - type: integer 
	Parameter TCKEV bound to: 15 - type: integer 
	Parameter SRE_SM_IDLE bound to: 3'b000 
	Parameter SRE_SM_REQ bound to: 3'b001 
	Parameter SRE_SM_VT_STOP bound to: 3'b010 
	Parameter SRE_SM_MC_CHK bound to: 3'b011 
	Parameter SRE_SM_REF_REQ bound to: 3'b100 
	Parameter SRE_SM_ISS bound to: 3'b101 
	Parameter SRE_SM_WAIT bound to: 3'b110 
	Parameter SRE_SM_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter WAIT_INTERVAL bound to: 4'b0010 
	Parameter READ_INJ bound to: 4'b0011 
	Parameter WAIT_READ_INJ bound to: 4'b0100 
	Parameter GAP_INJ bound to: 4'b0101 
	Parameter WAIT_GAP_INJ bound to: 4'b0110 
	Parameter UPDATE_STATUS bound to: 4'b0111 
	Parameter CHECK_ENABLE bound to: 4'b1000 
	Parameter INJ_IDLE bound to: 4'b0000 
	Parameter INJ_WAIT_REF bound to: 4'b0001 
	Parameter INJ_BLOCK_REF bound to: 4'b0010 
	Parameter INJ_BLOCK_NI bound to: 4'b0011 
	Parameter INJ_ISSUE_TXN bound to: 4'b0100 
	Parameter INJ_WAIT_TXN_RETURN bound to: 4'b0101 
	Parameter INJ_BLOCK_READ_CAS bound to: 4'b0110 
	Parameter INJ_WAIT_CAS_BLOCK bound to: 4'b0111 
	Parameter INJ_DONE bound to: 4'b1000 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DQS_WIDTH bound to: 9 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 9 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter CODE_WIDTH bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ADDR_FIFO_FULL_THRESHOLD bound to: 15 - type: integer 
	Parameter RAW_BIT_WIDTH bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter CODE_WIDTH bound to: 72 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DM_WIDTH bound to: 9 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DQS_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter CBYTES_BURST0_LSB bound to: 512 - type: integer 
	Parameter CBYTES_BURST1_LSB bound to: 520 - type: integer 
	Parameter CBYTES_BURST7TO1_WIDTH bound to: 56 - type: integer 
	Parameter DATA_BYTES_BURST7TO1_WIDTH bound to: 448 - type: integer 
	Parameter CODE_WIDTH bound to: 72 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter COMBOS_3 bound to: 56 - type: integer 
	Parameter COMBOS_5 bound to: 56 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter ECC bound to: ON - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: ON - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter AUTO_AP_COL_A3 bound to: ON - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 520 - type: integer 
	Parameter FULL_RAM_CNT bound to: 86 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 87 - type: integer 
	Parameter RAM_WIDTH bound to: 522 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter CH0_DBYTES bound to: 9 - type: integer 
	Parameter CH1_DBYTES bound to: 9 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b1 
	Parameter SAVE_RESTORE bound to: 1'b1 
	Parameter MR0 bound to: 13'b0100101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0000000000000 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: ON - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110101 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000101 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010101 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter tCK bound to: 937 - type: integer 
	Parameter t200us bound to: 53362 - type: integer 
	Parameter t500us bound to: 133405 - type: integer 
	Parameter tXPR bound to: 97 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: RDIMM - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: SKIP - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter DM_DBI bound to: NONE - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b01101 
	Parameter TCL3 bound to: 5'bxxxxx 
	Parameter TCL4 bound to: 6'b010001 
	Parameter TCL bound to: 6'b010001 
	Parameter RL_DDR bound to: 17 - type: integer 
	Parameter RL bound to: 17 - type: integer 
	Parameter TCWL3 bound to: 5'b00111 
	Parameter TCWL4 bound to: 5'b01011 
	Parameter TCWL bound to: 12 - type: integer 
	Parameter WL_DDR bound to: 12 - type: integer 
	Parameter WL bound to: 12 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 9 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 9 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b1 
	Parameter SAVE_RESTORE bound to: 1'b1 
	Parameter tCK bound to: 937 - type: integer 
	Parameter t200us bound to: 53362 - type: integer 
	Parameter t500us bound to: 133405 - type: integer 
	Parameter tXPR bound to: 97 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter MR0 bound to: 13'b0100101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0000000000000 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: ON - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110101 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000101 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010101 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter RL bound to: 17 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter WL bound to: 12 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: RDIMM - type: string 
	Parameter DRAM_WIDTH bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: SKIP - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: NONE - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0000000000000 
	Parameter MR5_1 bound to: 13'b0000000000000 
	Parameter MR5_2 bound to: 13'b0000000000000 
	Parameter MR5_3 bound to: 13'b0000000000000 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 0 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 4 - type: integer 
	Parameter DM_USED bound to: 1'b0 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b000 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 46 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 1 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b011 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100011 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000101100 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00101011 
	Parameter REG_RC4 bound to: 8'b00101100 
	Parameter REG_RC5 bound to: 8'b00101101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0100 
	Parameter REG_RC10 bound to: 8'b10100010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b011 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100011 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100001 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 4 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 94 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 1600 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv:1956]
	Parameter MEMORY_CONFIGURATION bound to: RDIMM - type: string 
	Parameter DRAM_WIDTH bound to: 4 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter WL bound to: 12 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011101 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000010010110100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 18 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz1 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-155] case statement is not full and has no default [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1380]
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter WL bound to: 12 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 72 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 2 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 9 - type: integer 
	Parameter MEM8 bound to: 4 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 7 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 1 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0100101100100 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000011000 
	Parameter MEM19 bound to: 13'b0001000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0000000000000 
	Parameter MEM22 bound to: 13'b0100000011011 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b000 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 0 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 1 - type: integer 
	Parameter MEM33 bound to: 1 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 4 - type: integer 
	Parameter MEM41 bound to: 4 - type: integer 
	Parameter MEM42 bound to: 4 - type: integer 
	Parameter MEM43 bound to: 46 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 94 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 0 - type: integer 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 4 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter DQBITS bound to: 72 - type: integer 
	Parameter NIBBLE bound to: 18 - type: integer 
	Parameter BITS_PER_BYTE bound to: 4 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 937 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter REG_CTRL_ON bound to: 1 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 0 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 4 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 46 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0100101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0000000000000 
	Parameter MR6 bound to: 13'b0100000011011 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110101 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000101 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010101 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter MR0_0 bound to: 9'b101100100 
	Parameter MR0_1 bound to: 9'b000000100 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000011000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000001 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000000 
	Parameter MR6_0 bound to: 9'b000011011 
	Parameter MR6_1 bound to: 9'b000000100 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 9'b000000001 
	Parameter mem0_init_6 bound to: 9'b000001001 
	Parameter mem0_init_7 bound to: 9'b000010010 
	Parameter mem0_init_8 bound to: 9'b000000100 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000111 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b101010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000001001 
	Parameter mem0_init_24 bound to: 9'b000000100 
	Parameter mem0_init_25 bound to: 9'b011110000 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b000001000 
	Parameter mem0_init_28 bound to: 9'b001001001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000000100 
	Parameter mem0_init_33 bound to: 9'b000000100 
	Parameter mem0_init_34 bound to: 9'b000000100 
	Parameter mem0_init_35 bound to: 9'b000101110 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000000001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110101 
	Parameter mem0_init_51 bound to: 9'b001000101 
	Parameter mem0_init_52 bound to: 9'b001010101 
	Parameter mem0_init_53 bound to: 9'b100101100 
	Parameter mem0_init_54 bound to: 9'b101100100 
	Parameter mem0_init_55 bound to: 9'b000000100 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000011000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000001 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000000 
	Parameter mem0_init_66 bound to: 9'b000011011 
	Parameter mem0_init_67 bound to: 9'b000000100 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b110101001 
	Parameter mem0_init_70 bound to: 9'b000000001 
	Parameter mem0_init_71 bound to: 9'b000000100 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000000100 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000001000 
	Parameter mem0_init_76 bound to: 9'b000000011 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000100000000001110101001000000000000000100000011011000000000000000000000000000000000000000000001000000000000000000000011000000000001100000001000000100101100100100101100001010101001000101000110101000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001000001000001001001011110000000000100000001001001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000000100000010010000001001000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000100000000001110101001000000000000000100000011011000000000000000000000000000000000000000000001000000000000000000000011000000000001100000001000000100101100100100101100001010101001000101000110101000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001000001000001001001011110000000000100000001001001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000000100000010010000001001000000001000000010000000010000000000000000000000010010 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000100000000001110101001000000000000000100000011011000000000000000000000000000000000000000000001000000000000000000000011000000000001100000001000000100101100100100101100001010101001000101000110101000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001000001000001001001011110000000000100000001001001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000000100000010010000001001000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000100000000001110101001000000000000000100000011011000000000000000000000000000000000000000000001000000000000000000000011000000000001100000001000000100101100100100101100001010101001000101000110101000000000000000000000000000000000001000000000000000001000000000000000000000000000000000001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001000001000001001001011110000000000100000001001001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000000100000010010000001001000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter DBYTES_PI bound to: 9 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: NONE - type: string 
	Parameter RL bound to: 17 - type: integer 
	Parameter WL bound to: 12 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 17 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter rdcs_msb bound to: 29 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter RL bound to: 17 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 9 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: NONE - type: string 
	Parameter WL bound to: 12 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 1 - type: integer 
	Parameter ECC bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 16 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 2 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 2 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 0 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 2 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter TCQ bound to: 0.100000 - type: double 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_dlmb_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/synth/bd_bf3f_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (228#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_dlmb_0' (229#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/synth/bd_bf3f_dlmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_bf3f_dlmb_0' has 25 connections declared, but only 24 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_dlmb_cntlr_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/synth/bd_bf3f_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' (230#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (231#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (232#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_dlmb_cntlr_0' (233#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/synth/bd_bf3f_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_ilmb_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/synth/bd_bf3f_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (233#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_ilmb_0' (234#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/synth/bd_bf3f_ilmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_bf3f_ilmb_0' has 25 connections declared, but only 24 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_ilmb_cntlr_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/synth/bd_bf3f_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' (234#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (234#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (234#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_ilmb_cntlr_0' (235#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/synth/bd_bf3f_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_iomodule_0_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/synth/bd_bf3f_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iomodule' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (236#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (236#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (237#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (238#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (239#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (240#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (241#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (242#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (243#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (244#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_iomodule_0_0' (245#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/synth/bd_bf3f_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_lmb_bram_I_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/synth/bd_bf3f_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_bf3f_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_lmb_bram_I_0' (256#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/synth/bd_bf3f_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_bf3f_lmb_bram_I_0' has 16 connections declared, but only 14 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_microblaze_I_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/synth/bd_bf3f_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_bf3f_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_microblaze_I_0' (307#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/synth/bd_bf3f_microblaze_I_0.vhd:118]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_bf3f_microblaze_I_0' has 54 connections declared, but only 53 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_rst_0_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/synth/bd_bf3f_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (309#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (310#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (311#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (312#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (313#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_rst_0_0' (314#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/synth/bd_bf3f_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_bf3f_rst_0_0' has 10 connections declared, but only 8 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_second_dlmb_cntlr_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/synth/bd_bf3f_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' (314#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (314#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (314#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_second_dlmb_cntlr_0' (315#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/synth/bd_bf3f_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_second_ilmb_cntlr_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/synth/bd_bf3f_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' (315#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (315#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (315#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_second_ilmb_cntlr_0' (316#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/synth/bd_bf3f_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_second_lmb_bram_I_0' [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/synth/bd_bf3f_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_bf3f_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_second_lmb_bram_I_0' (317#1) [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/synth/bd_bf3f_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'second_lmb_bram_I' of module 'bd_bf3f_second_lmb_bram_I_0' has 16 connections declared, but only 14 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:498]
WARNING: [Synth 8-7023] instance 'mcs0' of module 'ddr4_core_microblaze_mcs' has 40 connections declared, but only 11 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: double 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: ON - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 34 - type: integer 
	Parameter C_AWID_RIGHT bound to: 64 - type: integer 
	Parameter C_AWID_LEN bound to: 16 - type: integer 
	Parameter C_AW_SIZE bound to: 80 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 16 - type: integer 
	Parameter C_W_SIZE bound to: 593 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 16 - type: integer 
	Parameter C_B_SIZE bound to: 18 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 34 - type: integer 
	Parameter C_ARID_RIGHT bound to: 64 - type: integer 
	Parameter C_ARID_LEN bound to: 16 - type: integer 
	Parameter C_AR_SIZE bound to: 80 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 16 - type: integer 
	Parameter C_R_SIZE bound to: 531 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 80 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 593 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 34 - type: integer 
	Parameter C_AWID_RIGHT bound to: 64 - type: integer 
	Parameter C_AWID_LEN bound to: 16 - type: integer 
	Parameter C_AW_SIZE bound to: 80 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 16 - type: integer 
	Parameter C_W_SIZE bound to: 593 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 16 - type: integer 
	Parameter C_B_SIZE bound to: 18 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 34 - type: integer 
	Parameter C_ARID_RIGHT bound to: 64 - type: integer 
	Parameter C_ARID_LEN bound to: 16 - type: integer 
	Parameter C_AR_SIZE bound to: 80 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 16 - type: integer 
	Parameter C_R_SIZE bound to: 531 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 80 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 34 - type: integer 
	Parameter C_AWID_RIGHT bound to: 64 - type: integer 
	Parameter C_AWID_LEN bound to: 16 - type: integer 
	Parameter C_AW_SIZE bound to: 80 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 16 - type: integer 
	Parameter C_W_SIZE bound to: 593 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 16 - type: integer 
	Parameter C_B_SIZE bound to: 18 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 34 - type: integer 
	Parameter C_ARID_RIGHT bound to: 64 - type: integer 
	Parameter C_ARID_LEN bound to: 16 - type: integer 
	Parameter C_AR_SIZE bound to: 80 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 16 - type: integer 
	Parameter C_R_SIZE bound to: 531 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 80 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 593 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 531 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: ON - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 31'b1111111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_ECC bound to: ON - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter P_WIDTH bound to: 16 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 31'b1111111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 19 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 19 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
	Parameter C_MC_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_TEST bound to: OFF - type: string 
	Parameter C_DQ_WIDTH bound to: 72 - type: integer 
	Parameter C_ECC_WIDTH bound to: 8 - type: integer 
	Parameter C_MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter C_BANK_WIDTH bound to: 2 - type: integer 
	Parameter C_ROW_WIDTH bound to: 17 - type: integer 
	Parameter C_COL_WIDTH bound to: 10 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter C_NCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
	Parameter P_NUM_REG bound to: 24 - type: integer 
	Parameter P_NUM_REG_WIDTH bound to: 5 - type: integer 
	Parameter P_REG_FI_ECC_RDAC bound to: 1'b0 
	Parameter P_REG_FI_ECC_INDX bound to: 23 - type: integer 
	Parameter P_REG_FI_ECC_INIT bound to: 0 - type: integer 
	Parameter P_REG_FI_ECC_WRAC bound to: 1'b1 
	Parameter P_REG_FI_ECC_ADDR bound to: 896 - type: integer 
	Parameter P_REG_FI_ECC_MASK bound to: 0 - type: integer 
	Parameter P_REG_FI_D_127_96_RDAC bound to: 1'b0 
	Parameter P_REG_FI_D_127_96_INDX bound to: 22 - type: integer 
	Parameter P_REG_FI_D_127_96_INIT bound to: 0 - type: integer 
	Parameter P_REG_FI_D_127_96_WRAC bound to: 1'b1 
	Parameter P_REG_FI_D_127_96_ADDR bound to: 780 - type: integer 
	Parameter P_REG_FI_D_127_96_MASK bound to: 0 - type: integer 
	Parameter P_REG_FI_D_95_64_RDAC bound to: 1'b0 
	Parameter P_REG_FI_D_95_64_INDX bound to: 21 - type: integer 
	Parameter P_REG_FI_D_95_64_INIT bound to: 0 - type: integer 
	Parameter P_REG_FI_D_95_64_WRAC bound to: 1'b1 
	Parameter P_REG_FI_D_95_64_ADDR bound to: 776 - type: integer 
	Parameter P_REG_FI_D_95_64_MASK bound to: 0 - type: integer 
	Parameter P_REG_FI_D_63_32_RDAC bound to: 1'b0 
	Parameter P_REG_FI_D_63_32_INDX bound to: 20 - type: integer 
	Parameter P_REG_FI_D_63_32_INIT bound to: 0 - type: integer 
	Parameter P_REG_FI_D_63_32_WRAC bound to: 1'b1 
	Parameter P_REG_FI_D_63_32_ADDR bound to: 772 - type: integer 
	Parameter P_REG_FI_D_63_32_MASK bound to: 0 - type: integer 
	Parameter P_REG_FI_D_31_00_RDAC bound to: 1'b0 
	Parameter P_REG_FI_D_31_00_INDX bound to: 19 - type: integer 
	Parameter P_REG_FI_D_31_00_INIT bound to: 0 - type: integer 
	Parameter P_REG_FI_D_31_00_WRAC bound to: 1'b1 
	Parameter P_REG_FI_D_31_00_ADDR bound to: 768 - type: integer 
	Parameter P_REG_FI_D_31_00_MASK bound to: 0 - type: integer 
	Parameter P_REG_UE_FFA_63_32_RDAC bound to: 1'b1 
	Parameter P_REG_UE_FFA_63_32_INDX bound to: 18 - type: integer 
	Parameter P_REG_UE_FFA_63_32_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFA_63_32_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFA_63_32_ADDR bound to: 708 - type: integer 
	Parameter P_REG_UE_FFA_63_32_MASK bound to: -1 - type: integer 
	Parameter P_REG_UE_FFA_31_00_RDAC bound to: 1'b1 
	Parameter P_REG_UE_FFA_31_00_INDX bound to: 17 - type: integer 
	Parameter P_REG_UE_FFA_31_00_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFA_31_00_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFA_31_00_ADDR bound to: 704 - type: integer 
	Parameter P_REG_UE_FFA_31_00_MASK bound to: -1 - type: integer 
	Parameter P_REG_UE_FFE_RDAC bound to: 1'b1 
	Parameter P_REG_UE_FFE_INDX bound to: 16 - type: integer 
	Parameter P_REG_UE_FFE_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFE_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFE_ADDR bound to: 640 - type: integer 
	Parameter P_REG_UE_FFE_MASK bound to: 65535 - type: integer 
	Parameter P_REG_UE_FFD_127_96_RDAC bound to: 1'b0 
	Parameter P_REG_UE_FFD_127_96_INDX bound to: 15 - type: integer 
	Parameter P_REG_UE_FFD_127_96_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFD_127_96_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFD_127_96_ADDR bound to: 524 - type: integer 
	Parameter P_REG_UE_FFD_127_96_MASK bound to: -1 - type: integer 
	Parameter P_REG_UE_FFD_95_64_RDAC bound to: 1'b0 
	Parameter P_REG_UE_FFD_95_64_INDX bound to: 14 - type: integer 
	Parameter P_REG_UE_FFD_95_64_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFD_95_64_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFD_95_64_ADDR bound to: 520 - type: integer 
	Parameter P_REG_UE_FFD_95_64_MASK bound to: -1 - type: integer 
	Parameter P_REG_UE_FFD_63_32_RDAC bound to: 1'b1 
	Parameter P_REG_UE_FFD_63_32_INDX bound to: 13 - type: integer 
	Parameter P_REG_UE_FFD_63_32_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFD_63_32_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFD_63_32_ADDR bound to: 516 - type: integer 
	Parameter P_REG_UE_FFD_63_32_MASK bound to: -1 - type: integer 
	Parameter P_REG_UE_FFD_31_00_RDAC bound to: 1'b1 
	Parameter P_REG_UE_FFD_31_00_INDX bound to: 12 - type: integer 
	Parameter P_REG_UE_FFD_31_00_INIT bound to: 0 - type: integer 
	Parameter P_REG_UE_FFD_31_00_WRAC bound to: 1'b0 
	Parameter P_REG_UE_FFD_31_00_ADDR bound to: 512 - type: integer 
	Parameter P_REG_UE_FFD_31_00_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_FFA_63_32_RDAC bound to: 1'b1 
	Parameter P_REG_CE_FFA_63_32_INDX bound to: 11 - type: integer 
	Parameter P_REG_CE_FFA_63_32_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFA_63_32_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFA_63_32_ADDR bound to: 452 - type: integer 
	Parameter P_REG_CE_FFA_63_32_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_FFA_31_00_RDAC bound to: 1'b1 
	Parameter P_REG_CE_FFA_31_00_INDX bound to: 10 - type: integer 
	Parameter P_REG_CE_FFA_31_00_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFA_31_00_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFA_31_00_ADDR bound to: 448 - type: integer 
	Parameter P_REG_CE_FFA_31_00_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_FFE_RDAC bound to: 1'b1 
	Parameter P_REG_CE_FFE_INDX bound to: 9 - type: integer 
	Parameter P_REG_CE_FFE_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFE_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFE_ADDR bound to: 384 - type: integer 
	Parameter P_REG_CE_FFE_MASK bound to: 65535 - type: integer 
	Parameter P_REG_CE_FFD_127_96_RDAC bound to: 1'b0 
	Parameter P_REG_CE_FFD_127_96_INDX bound to: 8 - type: integer 
	Parameter P_REG_CE_FFD_127_96_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFD_127_96_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFD_127_96_ADDR bound to: 268 - type: integer 
	Parameter P_REG_CE_FFD_127_96_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_FFD_95_64_RDAC bound to: 1'b0 
	Parameter P_REG_CE_FFD_95_64_INDX bound to: 7 - type: integer 
	Parameter P_REG_CE_FFD_95_64_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFD_95_64_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFD_95_64_ADDR bound to: 264 - type: integer 
	Parameter P_REG_CE_FFD_95_64_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_FFD_63_32_RDAC bound to: 1'b1 
	Parameter P_REG_CE_FFD_63_32_INDX bound to: 6 - type: integer 
	Parameter P_REG_CE_FFD_63_32_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFD_63_32_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFD_63_32_ADDR bound to: 260 - type: integer 
	Parameter P_REG_CE_FFD_63_32_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_FFD_31_00_RDAC bound to: 1'b1 
	Parameter P_REG_CE_FFD_31_00_INDX bound to: 5 - type: integer 
	Parameter P_REG_CE_FFD_31_00_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_FFD_31_00_WRAC bound to: 1'b0 
	Parameter P_REG_CE_FFD_31_00_ADDR bound to: 256 - type: integer 
	Parameter P_REG_CE_FFD_31_00_MASK bound to: -1 - type: integer 
	Parameter P_REG_CE_CNT_RDAC bound to: 1'b1 
	Parameter P_REG_CE_CNT_INDX bound to: 4 - type: integer 
	Parameter P_REG_CE_CNT_INIT bound to: 0 - type: integer 
	Parameter P_REG_CE_CNT_WRAC bound to: 1'b1 
	Parameter P_REG_CE_CNT_ADDR bound to: 12 - type: integer 
	Parameter P_REG_CE_CNT_MASK bound to: 255 - type: integer 
	Parameter P_REG_ECC_ON_OFF_RDAC bound to: 1'b1 
	Parameter P_REG_ECC_ON_OFF_INDX bound to: 3 - type: integer 
	Parameter P_REG_ECC_ON_OFF_INIT bound to: 1 - type: integer 
	Parameter P_REG_ECC_ON_OFF_WRAC bound to: 1'b1 
	Parameter P_REG_ECC_ON_OFF_ADDR bound to: 8 - type: integer 
	Parameter P_REG_ECC_ON_OFF_MASK bound to: 1 - type: integer 
	Parameter P_REG_ECC_EN_IRQ_RDAC bound to: 1'b1 
	Parameter P_REG_ECC_EN_IRQ_INDX bound to: 2 - type: integer 
	Parameter P_REG_ECC_EN_IRQ_INIT bound to: 0 - type: integer 
	Parameter P_REG_ECC_EN_IRQ_WRAC bound to: 1'b1 
	Parameter P_REG_ECC_EN_IRQ_ADDR bound to: 4 - type: integer 
	Parameter P_REG_ECC_EN_IRQ_MASK bound to: 3 - type: integer 
	Parameter P_REG_ECC_STATUS_RDAC bound to: 1'b1 
	Parameter P_REG_ECC_STATUS_INDX bound to: 1 - type: integer 
	Parameter P_REG_ECC_STATUS_INIT bound to: 0 - type: integer 
	Parameter P_REG_ECC_STATUS_WRAC bound to: 1'b1 
	Parameter P_REG_ECC_STATUS_ADDR bound to: 0 - type: integer 
	Parameter P_REG_ECC_STATUS_MASK bound to: 3 - type: integer 
	Parameter P_REG_DUMMY_RDAC bound to: 1'b1 
	Parameter P_REG_DUMMY_INDX bound to: 0 - type: integer 
	Parameter P_REG_DUMMY_INIT bound to: -559030611 - type: integer 
	Parameter P_REG_DUMMY_WRAC bound to: 1'b1 
	Parameter P_REG_DUMMY_ADDR bound to: -1 - type: integer 
	Parameter P_REG_DUMMY_MASK bound to: -1 - type: integer 
	Parameter P_REG_INDX_ARRAY bound to: 768'b000000000000000000000000000101110000000000000000000000000001011000000000000000000000000000010101000000000000000000000000000101000000000000000000000000000001001100000000000000000000000000010010000000000000000000000000000100010000000000000000000000000001000000000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter P_REG_RDAC_ARRAY bound to: 24'b000001110011111001111111 
	Parameter P_REG_INIT_ARRAY bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101 
	Parameter P_REG_ADDR_ARRAY bound to: 768'b000000000000000000000011100000000000000000000000000000110000110000000000000000000000001100001000000000000000000000000011000001000000000000000000000000110000000000000000000000000000001011000100000000000000000000000010110000000000000000000000000000101000000000000000000000000000001000001100000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000001110001000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001000011000000000000000000000000010000100000000000000000000000000100000100000000000000000000000001000000000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000011111111111111111111111111111111 
	Parameter P_REG_WRAC_ARRAY bound to: 24'b111110000000000000011111 
	Parameter P_REG_WIDTH_ARRAY bound to: 768'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000 
	Parameter P_REG_MASK_ARRAY bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000001111111100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001111111111111111111111111111111111 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_REG bound to: 24 - type: integer 
	Parameter C_NUM_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_ADDR_ARRAY bound to: 768'b000000000000000000000011100000000000000000000000000000110000110000000000000000000000001100001000000000000000000000000011000001000000000000000000000000110000000000000000000000000000001011000100000000000000000000000010110000000000000000000000000000101000000000000000000000000000001000001100000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000001110001000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001000011000000000000000000000000010000100000000000000000000000000100000100000000000000000000000001000000000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_REG_WRAC_ARRAY bound to: 24'b111110000000000000011111 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_REG bound to: 24 - type: integer 
	Parameter C_NUM_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_ADDR_ARRAY bound to: 768'b000000000000000000000011100000000000000000000000000000110000110000000000000000000000001100001000000000000000000000000011000001000000000000000000000000110000000000000000000000000000001011000100000000000000000000000010110000000000000000000000000000101000000000000000000000000000001000001100000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000001110001000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001000011000000000000000000000000010000100000000000000000000000000100000100000000000000000000000001000000000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_REG_RDWR_ARRAY bound to: 24'b111110000000000000011111 
	Parameter P_ADDR_BIT_MASK bound to: 972 - type: integer 
	Parameter P_MASK_LSB bound to: 2 - type: integer 
	Parameter P_MASK_MSB bound to: 9 - type: integer 
	Parameter P_MASK_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_REG bound to: 24 - type: integer 
	Parameter C_NUM_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_ADDR_ARRAY bound to: 768'b000000000000000000000011100000000000000000000000000000110000110000000000000000000000001100001000000000000000000000000011000001000000000000000000000000110000000000000000000000000000001011000100000000000000000000000010110000000000000000000000000000101000000000000000000000000000001000001100000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000001110001000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001000011000000000000000000000000010000100000000000000000000000000100000100000000000000000000000001000000000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_REG_RDAC_ARRAY bound to: 24'b000001110011111001111111 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_REG bound to: 24 - type: integer 
	Parameter C_NUM_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_ADDR_ARRAY bound to: 768'b000000000000000000000011100000000000000000000000000000110000110000000000000000000000001100001000000000000000000000000011000001000000000000000000000000110000000000000000000000000000001011000100000000000000000000000010110000000000000000000000000000101000000000000000000000000000001000001100000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000001110001000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001000011000000000000000000000000010000100000000000000000000000000100000100000000000000000000000001000000000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_REG_RDWR_ARRAY bound to: 24'b000001110011111001111111 
	Parameter P_ADDR_BIT_MASK bound to: 972 - type: integer 
	Parameter P_MASK_LSB bound to: 2 - type: integer 
	Parameter P_MASK_MSB bound to: 9 - type: integer 
	Parameter P_MASK_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DQ_WIDTH bound to: 72 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_TEST bound to: OFF - type: string 
	Parameter C_ECC_WIDTH bound to: 8 - type: integer 
	Parameter C_MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
	Parameter C_MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter C_BANK_WIDTH bound to: 2 - type: integer 
	Parameter C_ROW_WIDTH bound to: 17 - type: integer 
	Parameter C_COL_WIDTH bound to: 10 - type: integer 
	Parameter C_NCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_NUM_REG bound to: 24 - type: integer 
	Parameter C_NUM_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_REG_WIDTH_ARRAY bound to: 768'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000 
	Parameter C_REG_RDAC_ARRAY bound to: 24'b000001110011111001111111 
	Parameter C_REG_WRAC_ARRAY bound to: 24'b111110000000000000011111 
	Parameter C_REG_INIT_ARRAY bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101 
	Parameter C_REG_MASK_ARRAY bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000001111111100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001111111111111111111111111111111111 
	Parameter C_REG_ADDR_ARRAY bound to: 768'b000000000000000000000011100000000000000000000000000000110000110000000000000000000000001100001000000000000000000000000011000001000000000000000000000000110000000000000000000000000000001011000100000000000000000000000010110000000000000000000000000000101000000000000000000000000000001000001100000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000001110001000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001000011000000000000000000000000010000100000000000000000000000000100000100000000000000000000000001000000000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_REG_FI_ECC_INDX bound to: 23 - type: integer 
	Parameter C_REG_FI_D_127_96_INDX bound to: 22 - type: integer 
	Parameter C_REG_FI_D_95_64_INDX bound to: 21 - type: integer 
	Parameter C_REG_FI_D_63_32_INDX bound to: 20 - type: integer 
	Parameter C_REG_FI_D_31_00_INDX bound to: 19 - type: integer 
	Parameter C_REG_UE_FFA_63_32_INDX bound to: 18 - type: integer 
	Parameter C_REG_UE_FFA_31_00_INDX bound to: 17 - type: integer 
	Parameter C_REG_UE_FFE_INDX bound to: 16 - type: integer 
	Parameter C_REG_UE_FFD_127_96_INDX bound to: 15 - type: integer 
	Parameter C_REG_UE_FFD_95_64_INDX bound to: 14 - type: integer 
	Parameter C_REG_UE_FFD_63_32_INDX bound to: 13 - type: integer 
	Parameter C_REG_UE_FFD_31_00_INDX bound to: 12 - type: integer 
	Parameter C_REG_CE_FFA_63_32_INDX bound to: 11 - type: integer 
	Parameter C_REG_CE_FFA_31_00_INDX bound to: 10 - type: integer 
	Parameter C_REG_CE_FFE_INDX bound to: 9 - type: integer 
	Parameter C_REG_CE_FFD_127_96_INDX bound to: 8 - type: integer 
	Parameter C_REG_CE_FFD_95_64_INDX bound to: 7 - type: integer 
	Parameter C_REG_CE_FFD_63_32_INDX bound to: 6 - type: integer 
	Parameter C_REG_CE_FFD_31_00_INDX bound to: 5 - type: integer 
	Parameter C_REG_CE_CNT_INDX bound to: 4 - type: integer 
	Parameter C_REG_ECC_ON_OFF_INDX bound to: 3 - type: integer 
	Parameter C_REG_ECC_EN_IRQ_INDX bound to: 2 - type: integer 
	Parameter C_REG_ECC_STATUS_INDX bound to: 1 - type: integer 
	Parameter C_REG_DUMMY_INDX bound to: 0 - type: integer 
	Parameter P_FI_XOR_WE_WIDTH bound to: 1 - type: integer 
	Parameter P_SHIFT_BY bound to: 3 - type: integer 
	Parameter P_CS_WIDTH bound to: 22 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INIT bound to: -559030611 - type: integer 
	Parameter C_MASK bound to: -1 - type: integer 
	Parameter C_REG_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_MASK bound to: 3 - type: integer 
	Parameter C_REG_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INIT bound to: 1 - type: integer 
	Parameter C_MASK bound to: 1 - type: integer 
	Parameter C_REG_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_MASK bound to: 255 - type: integer 
	Parameter C_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_MASK bound to: -1 - type: integer 
	Parameter C_REG_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_MASK bound to: 65535 - type: integer 
	Parameter NUM_CFG_STGS_INT_TST bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
	Parameter DDR_A_PRESENT bound to: 1 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'axi_bus_t' with no modport [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:858]
WARNING: [Synth 8-330] inout connections inferred for interface port 'axi_bus_t' with no modport [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ila.sv:115]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ila.sv:61]
WARNING: [Synth 8-689] width (16) of port connection 'probe19' does not match port width (5) of module 'ila_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ila.sv:82]
WARNING: [Synth 8-689] width (16) of port connection 'probe20' does not match port width (5) of module 'ila_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ila.sv:83]
WARNING: [Synth 8-689] width (16) of port connection 'probe25' does not match port width (5) of module 'ila_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ila.sv:88]
WARNING: [Synth 8-689] width (16) of port connection 'probe38' does not match port width (5) of module 'ila_1' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_ila.sv:101]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:866]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_vio.sv:88]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_5_ila' has 1033 connections declared, but only 1027 given [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/synth/ila_vio_counter.v:3229]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CL_VIO_0'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_vio.sv:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CL_VIO_ILA'. This will prevent further optimization [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_vio.sv:88]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv-280.49 with 1st driver pin 'cl_fletcher_aws_4DDR:/FLETCHER_TOP_INST/m_axi_bready' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:280]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv-280.49 with 2nd driver pin 'VCC' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:280]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv-280.49 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/cl_fletcher_aws_4DDR.sv:280]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:33 ; elapsed = 00:04:41 . Memory (MB): peak = 4487.773 ; gain = 1622.961 ; free physical = 37357 ; free virtual = 93702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:04:56 . Memory (MB): peak = 4487.773 ; gain = 1622.961 ; free physical = 37524 ; free virtual = 93889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:04:56 . Memory (MB): peak = 4487.773 ; gain = 1622.961 ; free physical = 37524 ; free virtual = 93889
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5423.898 ; gain = 0.000 ; free physical = 35945 ; free virtual = 92310
INFO: [Netlist 29-17] Analyzing 6893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/discount_converter/xilinx_converterfpfx.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/discount_converter/xilinx_converterfpfx.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/tax_converter/xilinx_converterfpfx.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/tax_converter/xilinx_converterfpfx.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/quantity_converter/xilinx_converterfpfx.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/quantity_converter/xilinx_converterfpfx.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/extendedprice_converter/xilinx_converterfpfx.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0/floating_point_0_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/extendedprice_converter/xilinx_converterfpfx.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_qty_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_qty_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_base_price_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_base_price_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_disc_price_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_disc_price_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_charge_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_charge_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_qty_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_qty_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_price_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_price_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_disc_converter/xilinx_converterfxfp.data_converter'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_disc_converter/xilinx_converterfxfp.data_converter'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect/cl_axi_interconnect_in_context.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect/cl_axi_interconnect_in_context.xdc] for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 7487.113 ; gain = 274.000 ; free physical = 34162 ; free virtual = 90581
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_synth_user.xdc]
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_fletcher_aws_4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 7488.117 ; gain = 0.000 ; free physical = 34072 ; free virtual = 90491
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5293 instances were transformed.
  BUFG => BUFGCE: 27 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2524 instances
  CFGLUT5 => SRLC32E: 159 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances
  FDE => FDRE: 96 instances
  FDR => FDRE: 510 instances
  FDS => FDSE: 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 237 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 570 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 873 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7488.117 ; gain = 0.000 ; free physical = 34079 ; free virtual = 90501
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:42 ; elapsed = 00:10:00 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 36985 ; free virtual = 93407
---------------------------------------------------------------------------------
Applied set_property MAX_FANOUT = 50 for SH_DDR/\ddr_cores.DDR4_0 /inst/div_clk_rst_r1. (constraint file  /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_synth_user.xdc, line 2).
Applied set_property MAX_FANOUT = 50 for CL_PCIM_MSTR/CL_TST_PCI/sync_rst_n. (constraint file  /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_synth_user.xdc, line 3).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_OCL_SLV/AXIL_OCL_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BAR1_SLICE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/PCI_AXI4_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/PCI_AXL_REG_SLC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/discount_converter/\xilinx_converterfpfx.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/tax_converter/\xilinx_converterfpfx.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/quantity_converter/\xilinx_converterfpfx.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/extendedprice_converter/\xilinx_converterfpfx.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_qty_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_base_price_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_disc_price_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_charge_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_qty_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_price_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_disc_converter/\xilinx_converterfxfp.data_converter . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_A_TST_AXI4_REG_SLC_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_B_TST_AXI4_REG_SLC_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_A_TST_AXI4_REG_SLC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_B_TST_AXI4_REG_SLC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/AXI_CROSSBAR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO/CL_VIO_ILA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO/CL_VIO_ILA/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_VIO/CL_VIO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/\logic_analyzer_gen.CL_ILA_0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/\logic_analyzer_gen.CL_ILA_0 /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DMA_ILA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/CL_DMA_ILA_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/\ddr_A_hookup.CL_DDRA_ILA_0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_ILA/\ddr_A_hookup.CL_DDRA_ILA_0 /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_0 /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_1 /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_cores.DDR4_2 /inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SH_DDR/\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:54 ; elapsed = 00:10:13 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 35370 ; free virtual = 91793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'mem_scrb'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'rs_reg[state]' in module 'PU'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PriceSummary'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferWriterPrePadder'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferWriterCmdGenBusReq'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferWriterPrePadder__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferWriterCmdGenBusReq__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferWriterPrePadder__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferWriterCmdGenBusReq__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderCmdGenBusReq'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderRespCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderCmdGenBusReq__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderRespCtrl__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderCmdGenBusReq__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderRespCtrl__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderCmdGenBusReq__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'BufferReaderRespCtrl__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'slv_state_reg' in module 'cl_ocl_slv'
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_3_axic_register_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_3_axi_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mgt_gen_axl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
               FSM_START |                              001 |                              001
                  FSM_AW |                              010 |                              010
                   FSM_W |                              011 |                              011
                   FSM_B |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'mem_scrb'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 25 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized1:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized2:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized2:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "xpm_memory_base__parameterized2:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized2:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized3:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W:/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized1:/mem_reg" of size (depth=4 x width=338) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized3:/mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"UtilRam1R1W__parameterized5:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 25 for RAM "UtilRam1R1W__parameterized5:/mem_reg"
WARNING: [Synth 8-327] inferring latch for variable 'write_address_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'bit_table_write_address_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'bit_table_write_data_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/HashTable.vhd:114]
WARNING: [Synth 8-327] inferring latch for variable 'key_out_data_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:208]
WARNING: [Synth 8-327] inferring latch for variable 'count_out_data_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStream.vhd:209]
WARNING: [Synth 8-327] inferring latch for variable 'avg_out_data_s_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/ReduceStage.vhd:257]
WARNING: [Synth 8-327] inferring latch for variable 'o_reg[len][last]' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'output_reg[utf][last]' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:196]
WARNING: [Synth 8-327] inferring latch for variable 'output_reg[utf][data]' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:196]
WARNING: [Synth 8-327] inferring latch for variable 'output_reg[utf][count]' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/WriterInterface.vhd:196]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                            00001 |                              000
             state_build |                            00010 |                              001
               state_cmd |                            00100 |                              010
         state_interface |                            01000 |                              011
              state_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs_reg[state]' using encoding 'one-hot' in module 'PU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                         00000001 |                              000
           state_command |                         00000010 |                              001
             state_build |                         00000100 |                              010
      state_build_unlock |                         00001000 |                              011
     state_interface_cmd |                         00010000 |                              100
         state_interface |                         00100000 |                              101
            state_unlock |                         01000000 |                              110
              state_done |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PriceSummary'
WARNING: [Synth 8-327] inferring latch for variable 'idle_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:702]
WARNING: [Synth 8-327] inferring latch for variable 'busy_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:701]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:700]
WARNING: [Synth 8-327] inferring latch for variable 'pu_interface_in_valid_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:501]
WARNING: [Synth 8-327] inferring latch for variable 'pricesummary_ready_reg' [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/src_post_encryption/PriceSummary.vhd:849]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     pre |                              001 |                              010
                   index |                              010 |                              001
                    pass |                              011 |                              011
                    post |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferWriterPrePadder'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized7:/mem_reg" of size (depth=4 x width=535) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                pre_step |                               01 |                               01
                     max |                               10 |                               10
               post_step |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferWriterCmdGenBusReq'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized9:/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                     pre |                             0010 |                              010
                    pass |                             0100 |                              011
                    post |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'BufferWriterPrePadder__parameterized1'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized13:/mem_reg" of size (depth=16 x width=585) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                pre_step |                               01 |                               01
                     max |                               10 |                               10
               post_step |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferWriterCmdGenBusReq__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                     pre |                             0010 |                              010
                    pass |                             0100 |                              011
                    post |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'BufferWriterPrePadder__parameterized3'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized15:/mem_reg" of size (depth=4 x width=526) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                pre_step |                               01 |                               01
                     max |                               10 |                               10
               post_step |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferWriterCmdGenBusReq__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                pre_step |                               01 |                              010
                     max |                               10 |                              011
               post_step |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderCmdGenBusReq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                data_pre |                               01 |                              100
                    data |                               10 |                              101
               data_post |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderRespCtrl'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized19:/mem_reg" of size (depth=8 x width=516) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   index |                              001 |                              001
                pre_step |                              010 |                              010
                     max |                              011 |                              011
               post_step |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderCmdGenBusReq__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   index |                              001 |                              010
              index_post |                              010 |                              011
                data_pre |                              011 |                              100
                    data |                              100 |                              101
               data_post |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderRespCtrl__parameterized1'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized21:/mem_reg" of size (depth=4 x width=517) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                pre_step |                               01 |                              010
                     max |                               10 |                              011
               post_step |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderCmdGenBusReq__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                data_pre |                               01 |                              100
                    data |                               10 |                              101
               data_post |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderRespCtrl__parameterized3'
INFO: [Synth 8-6904] The RAM "UtilRam1R1W__parameterized23:/mem_reg" of size (depth=2 x width=519) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                pre_step |                               01 |                              010
                     max |                               10 |                              011
               post_step |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderCmdGenBusReq__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                data_pre |                               01 |                              100
                    data |                               10 |                              101
               data_post |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'BufferReaderRespCtrl__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SLV_IDLE |                               00 |                              000
             SLV_WR_ADDR |                               01 |                              001
                 SLV_CYC |                               10 |                              010
                SLV_RESP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slv_state_reg' using encoding 'sequential' in module 'cl_ocl_slv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ddr4_v2_2_3_bram_tdp:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "ddr4_v2_2_3_bram_tdp:/mem_reg"
INFO: [Synth 8-3971] The signal "ddr4_v2_2_3_bram_tdp:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0100 |                               11
                     TWO |                             0010 |                               01
                  iSTATE |                             1000 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ddr4_v2_2_3_axic_register_slice__parameterized4'
INFO: [Synth 8-6904] The RAM "flop_ccf:/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized0:/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00010 |                              000
                    ADDR |                            10000 |                              001
                   WDATA |                            01000 |                              010
                   BRESP |                            00100 |                              100
                   RDATA |                            00001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mgt_gen_axl'
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized1:/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized2:/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:39 ; elapsed = 00:12:21 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 30740 ; free virtual = 87163
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ddr4_v2_2_3_axi_ctrl_top:/axi_ctrl_reg_bank_0/inst_reg[7].axi_ctrl_reg' (ddr4_v2_2_3_axi_ctrl_reg__parameterized3) to 'ddr4_v2_2_3_axi_ctrl_top:/axi_ctrl_reg_bank_0/inst_reg[8].axi_ctrl_reg'
INFO: [Synth 8-223] decloning instance 'ddr4_v2_2_3_axi_ctrl_top:/axi_ctrl_reg_bank_0/inst_reg[7].axi_ctrl_reg' (ddr4_v2_2_3_axi_ctrl_reg__parameterized3) to 'ddr4_v2_2_3_axi_ctrl_top:/axi_ctrl_reg_bank_0/inst_reg[14].axi_ctrl_reg'
INFO: [Synth 8-223] decloning instance 'ddr4_v2_2_3_axi_ctrl_top:/axi_ctrl_reg_bank_0/inst_reg[7].axi_ctrl_reg' (ddr4_v2_2_3_axi_ctrl_reg__parameterized3) to 'ddr4_v2_2_3_axi_ctrl_top:/axi_ctrl_reg_bank_0/inst_reg[15].axi_ctrl_reg'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'flop_ccf:/sync_wr_rst' (sync) to 'flop_ccf:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized0:/sync_wr_rst' (sync) to 'flop_ccf__parameterized0:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized1:/sync_wr_rst' (sync) to 'flop_ccf__parameterized1:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized2:/sync_wr_rst' (sync) to 'flop_ccf__parameterized2:/sync_rd_rst'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  131 Bit       Adders := 6     
	   2 Input  128 Bit       Adders := 3     
	   4 Input  128 Bit       Adders := 3     
	   2 Input   98 Bit       Adders := 3     
	   2 Input   65 Bit       Adders := 11    
	   2 Input   64 Bit       Adders := 37    
	   3 Input   64 Bit       Adders := 6     
	   2 Input   34 Bit       Adders := 6     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 440   
	   3 Input   32 Bit       Adders := 6     
	   2 Input   31 Bit       Adders := 34    
	   2 Input   30 Bit       Adders := 12    
	   2 Input   29 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 3     
	   2 Input   27 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 21    
	   3 Input   16 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 24    
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 62    
	   2 Input    8 Bit       Adders := 192   
	   3 Input    8 Bit       Adders := 24    
	   2 Input    7 Bit       Adders := 71    
	   3 Input    7 Bit       Adders := 20    
	   4 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 327   
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 392   
	   3 Input    5 Bit       Adders := 209   
	   4 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 1133  
	   4 Input    4 Bit       Adders := 21    
	   3 Input    4 Bit       Adders := 419   
	   2 Input    3 Bit       Adders := 81    
	   3 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 380   
	   4 Input    2 Bit       Adders := 12    
	   3 Input    2 Bit       Adders := 27    
	   2 Input    1 Bit       Adders := 7     
	   3 Input    1 Bit       Adders := 24    
+---XORs : 
	   2 Input    576 Bit         XORs := 3     
	   2 Input     64 Bit         XORs := 36    
	   2 Input     13 Bit         XORs := 207   
	   2 Input      8 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 60    
	   2 Input      2 Bit         XORs := 27    
	   2 Input      1 Bit         XORs := 955   
	   4 Input      1 Bit         XORs := 48    
	   3 Input      1 Bit         XORs := 3     
+---XORs : 
	               72 Bit    Wide XORs := 192   
	               64 Bit    Wide XORs := 192   
	               17 Bit    Wide XORs := 48    
	                8 Bit    Wide XORs := 24    
	                2 Bit    Wide XORs := 96    
+---Registers : 
	             4096 Bit    Registers := 3     
	             1328 Bit    Registers := 3     
	             1315 Bit    Registers := 39    
	             1248 Bit    Registers := 3     
	             1024 Bit    Registers := 8     
	              601 Bit    Registers := 10    
	              593 Bit    Registers := 2     
	              585 Bit    Registers := 12    
	              578 Bit    Registers := 132   
	              577 Bit    Registers := 44    
	              576 Bit    Registers := 53    
	              535 Bit    Registers := 12    
	              532 Bit    Registers := 12    
	              531 Bit    Registers := 20    
	              528 Bit    Registers := 10    
	              526 Bit    Registers := 48    
	              520 Bit    Registers := 65    
	              519 Bit    Registers := 16    
	              517 Bit    Registers := 24    
	              516 Bit    Registers := 32    
	              513 Bit    Registers := 78    
	              512 Bit    Registers := 97    
	              401 Bit    Registers := 4     
	              385 Bit    Registers := 1     
	              338 Bit    Registers := 6     
	              337 Bit    Registers := 4     
	              320 Bit    Registers := 1     
	              194 Bit    Registers := 8     
	              193 Bit    Registers := 8     
	              192 Bit    Registers := 6     
	              149 Bit    Registers := 16    
	              144 Bit    Registers := 3     
	              136 Bit    Registers := 6     
	              131 Bit    Registers := 14    
	              130 Bit    Registers := 8     
	              129 Bit    Registers := 30    
	              128 Bit    Registers := 76    
	              117 Bit    Registers := 12    
	              109 Bit    Registers := 28    
	              104 Bit    Registers := 3     
	              103 Bit    Registers := 4     
	               93 Bit    Registers := 20    
	               89 Bit    Registers := 4     
	               80 Bit    Registers := 7     
	               77 Bit    Registers := 4     
	               73 Bit    Registers := 74    
	               72 Bit    Registers := 90    
	               70 Bit    Registers := 29    
	               69 Bit    Registers := 16    
	               67 Bit    Registers := 14    
	               66 Bit    Registers := 126   
	               65 Bit    Registers := 8     
	               64 Bit    Registers := 264   
	               63 Bit    Registers := 3     
	               54 Bit    Registers := 48    
	               52 Bit    Registers := 54    
	               49 Bit    Registers := 130   
	               44 Bit    Registers := 3     
	               43 Bit    Registers := 9     
	               42 Bit    Registers := 27    
	               41 Bit    Registers := 24    
	               39 Bit    Registers := 4     
	               36 Bit    Registers := 26    
	               35 Bit    Registers := 12    
	               34 Bit    Registers := 90    
	               33 Bit    Registers := 38    
	               32 Bit    Registers := 468   
	               31 Bit    Registers := 10    
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 5     
	               24 Bit    Registers := 255   
	               20 Bit    Registers := 27    
	               19 Bit    Registers := 642   
	               18 Bit    Registers := 28    
	               17 Bit    Registers := 35    
	               16 Bit    Registers := 1005  
	               15 Bit    Registers := 22    
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 38    
	               11 Bit    Registers := 23    
	               10 Bit    Registers := 112   
	                9 Bit    Registers := 127   
	                8 Bit    Registers := 851   
	                7 Bit    Registers := 175   
	                6 Bit    Registers := 658   
	                5 Bit    Registers := 652   
	                4 Bit    Registers := 1758  
	                3 Bit    Registers := 182   
	                2 Bit    Registers := 1922  
	                1 Bit    Registers := 9127  
+---RAMs : 
	             385K Bit	(1024 X 385 bit)          RAMs := 1     
	             300K Bit	(512 X 601 bit)          RAMs := 5     
	             260K Bit	(512 X 520 bit)          RAMs := 5     
	              72K Bit	(128 X 578 bit)          RAMs := 12    
	              64K Bit	(128 X 513 bit)          RAMs := 9     
	              36K Bit	(4096 X 9 bit)          RAMs := 3     
	              32K Bit	(256 X 128 bit)          RAMs := 10    
	              16K Bit	(32 X 512 bit)          RAMs := 10    
	               9K Bit	(16 X 585 bit)          RAMs := 2     
	               4K Bit	(8 X 516 bit)          RAMs := 4     
	               2K Bit	(32 X 64 bit)          RAMs := 5     
	               2K Bit	(4 X 535 bit)          RAMs := 2     
	               2K Bit	(4 X 526 bit)          RAMs := 8     
	               2K Bit	(4 X 517 bit)          RAMs := 3     
	               1K Bit	(4 X 338 bit)          RAMs := 1     
	               1K Bit	(2 X 519 bit)          RAMs := 2     
	              264 Bit	(4 X 66 bit)          RAMs := 4     
	              256 Bit	(16 X 16 bit)          RAMs := 1     
	               84 Bit	(2 X 42 bit)          RAMs := 3     
	               64 Bit	(2 X 32 bit)          RAMs := 3     
	               54 Bit	(2 X 27 bit)          RAMs := 3     
	               18 Bit	(2 X 9 bit)          RAMs := 3     
	               16 Bit	(16 X 1 bit)          RAMs := 12    
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input 1315 Bit        Muxes := 3     
	   2 Input  593 Bit        Muxes := 1     
	   2 Input  585 Bit        Muxes := 6     
	   2 Input  578 Bit        Muxes := 60    
	   2 Input  577 Bit        Muxes := 32    
	   2 Input  576 Bit        Muxes := 42    
	   2 Input  535 Bit        Muxes := 6     
	   2 Input  531 Bit        Muxes := 20    
	   2 Input  528 Bit        Muxes := 22    
	   2 Input  526 Bit        Muxes := 24    
	   2 Input  520 Bit        Muxes := 82    
	   2 Input  519 Bit        Muxes := 8     
	   2 Input  517 Bit        Muxes := 12    
	   2 Input  516 Bit        Muxes := 16    
	   2 Input  513 Bit        Muxes := 39    
	   2 Input  512 Bit        Muxes := 113   
	   2 Input  401 Bit        Muxes := 2     
	   2 Input  338 Bit        Muxes := 3     
	   2 Input  337 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 2     
	   2 Input  194 Bit        Muxes := 4     
	   2 Input  193 Bit        Muxes := 4     
	   2 Input  192 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 8     
	  16 Input  144 Bit        Muxes := 3     
	   2 Input  144 Bit        Muxes := 3     
	   2 Input  136 Bit        Muxes := 9     
	  16 Input  136 Bit        Muxes := 3     
	   2 Input  131 Bit        Muxes := 13    
	   2 Input  130 Bit        Muxes := 4     
	   2 Input  129 Bit        Muxes := 15    
	   2 Input  128 Bit        Muxes := 6     
	   2 Input  109 Bit        Muxes := 34    
	   2 Input  103 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 65    
	   2 Input   89 Bit        Muxes := 2     
	   2 Input   77 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 39    
	   4 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 48    
	   2 Input   70 Bit        Muxes := 9     
	   2 Input   67 Bit        Muxes := 7     
	   2 Input   66 Bit        Muxes := 53    
	   2 Input   65 Bit        Muxes := 128   
	   3 Input   64 Bit        Muxes := 27    
	   2 Input   64 Bit        Muxes := 446   
	  49 Input   64 Bit        Muxes := 17    
	   5 Input   64 Bit        Muxes := 2     
	  49 Input   63 Bit        Muxes := 15    
	   2 Input   63 Bit        Muxes := 15    
	  12 Input   63 Bit        Muxes := 3     
	  11 Input   63 Bit        Muxes := 3     
	  10 Input   63 Bit        Muxes := 3     
	   9 Input   63 Bit        Muxes := 3     
	  49 Input   54 Bit        Muxes := 6     
	   2 Input   52 Bit        Muxes := 48    
	   2 Input   49 Bit        Muxes := 62    
	   3 Input   49 Bit        Muxes := 12    
	   4 Input   49 Bit        Muxes := 24    
	   3 Input   43 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 161   
	   2 Input   33 Bit        Muxes := 71    
	   3 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 322   
	   3 Input   32 Bit        Muxes := 16    
	  50 Input   32 Bit        Muxes := 5     
	   8 Input   32 Bit        Muxes := 4     
	  33 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 56    
	   6 Input   32 Bit        Muxes := 2     
	  32 Input   32 Bit        Muxes := 3     
	  49 Input   32 Bit        Muxes := 3     
	  26 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 65    
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 6     
	   2 Input   28 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 3     
	   4 Input   24 Bit        Muxes := 243   
	   2 Input   24 Bit        Muxes := 243   
	   2 Input   20 Bit        Muxes := 12    
	   4 Input   19 Bit        Muxes := 60    
	   2 Input   19 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 19    
	   2 Input   17 Bit        Muxes := 9     
	   4 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 262   
	   4 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 7     
	   8 Input   16 Bit        Muxes := 4     
	  16 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 181   
	   3 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 4     
	  64 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 40    
	   7 Input   10 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 230   
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 306   
	   2 Input    8 Bit        Muxes := 1059  
	   8 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 60    
	   5 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 34    
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 161   
	   4 Input    7 Bit        Muxes := 14    
	 210 Input    7 Bit        Muxes := 3     
	  50 Input    6 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 383   
	  54 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 2     
	 210 Input    6 Bit        Muxes := 3     
	  16 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 576   
	   6 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 106   
	   3 Input    5 Bit        Muxes := 18    
	  25 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 3     
	  27 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2724  
	   5 Input    4 Bit        Muxes := 166   
	   4 Input    4 Bit        Muxes := 77    
	   6 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 12    
	   9 Input    4 Bit        Muxes := 6     
	  13 Input    4 Bit        Muxes := 9     
	  16 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 745   
	   6 Input    3 Bit        Muxes := 6     
	  13 Input    3 Bit        Muxes := 7     
	  10 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 22    
	   4 Input    3 Bit        Muxes := 8     
	  14 Input    3 Bit        Muxes := 12    
	   8 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 605   
	  14 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 71    
	  16 Input    2 Bit        Muxes := 5     
	   6 Input    2 Bit        Muxes := 5     
	  10 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 73    
	  54 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 21    
	  13 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9228  
	   5 Input    1 Bit        Muxes := 952   
	   9 Input    1 Bit        Muxes := 585   
	  13 Input    1 Bit        Muxes := 104   
	   3 Input    1 Bit        Muxes := 257   
	   4 Input    1 Bit        Muxes := 1165  
	   8 Input    1 Bit        Muxes := 12    
	  12 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 136   
	  11 Input    1 Bit        Muxes := 15    
	  54 Input    1 Bit        Muxes := 2     
	  49 Input    1 Bit        Muxes := 137   
	   6 Input    1 Bit        Muxes := 33    
	  16 Input    1 Bit        Muxes := 51    
	  32 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/bit_table/mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 25 for RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg"
INFO: [Synth 8-6904] The RAM "\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/bit_table/mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("BusWriteBuffer:/fifo_inst/fifo_gen.slice_inst/ram_inst/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("ddr4_v2_2_3_cal__GC0:/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ddr4_v2_2_3_cal__GC0:/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "ddr4_v2_2_3_cal__GC0:/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg"
INFO: [Synth 8-3971] The signal "ddr4_v2_2_3_cal__GC0:/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "\RD_EXP_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_DAT_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\RD_ADDR_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_EXP_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_DAT_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\RD_ADDR_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_EXP_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_DAT_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\RD_ADDR_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_EXP_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_DAT_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\RD_ADDR_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_15_axi_register_slice__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_15_axi_register_slice__parameterized0__1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1013] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "discount_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tax_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "quantity_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "extendedprice_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: PCIN+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-6904] The RAM "reduce_in_buffer/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=338) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "discount_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tax_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "quantity_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "extendedprice_converter/out_buf/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "reduce_in_buffer/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=338) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pre_inst/reshaper_inst/pipe_ctrl_inst/output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=535) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\pre_inst/reshaper_inst /pipe_ctrl_inst/output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=535) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BufferWriter__GC0/req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\pre_inst/reshaper_inst /pipe_ctrl_inst/output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=585) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BufferWriter__parameterized1__GC0/req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\pre_inst/reshaper_inst /pipe_ctrl_inst/output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=585) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BufferWriter__parameterized1__GC0/req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /cin_buffer_inst/\input_slice_gen.slice_inst/saved_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /cin_buffer_inst/\input_slice_gen.slice_inst/saved_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pre_inst/reshaper_inst /pipe_rshift_inst/\stage_r_reg[1][data][87] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\pre_inst/reshaper_inst /pipe_ctrl_inst/output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=526) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BufferWriter__parameterized3__GC0/req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\pre_inst/reshaper_inst /pipe_ctrl_inst/output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=4 x width=526) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BufferWriter__parameterized3__GC0/req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=8 x width=516) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=8 x width=516) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=4 x width=517) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=4 x width=517) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "b_inst/\fifo_with_count_gen.fifo_inst /ram_inst/mem_reg" of size (depth=2 x width=519) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("b_inst/buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "b_inst/\fifo_with_count_gen.fifo_inst /ram_inst/mem_reg" of size (depth=2 x width=519) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=4 x width=517) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst/mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst/ram_inst/mem_reg " of size (depth=4 x width=517) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_DAT_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\RD_EXP_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\RD_ADDR_RAM/xpm_memory_tdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[0].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[2].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[0].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[0].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[1].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[1].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[2].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[2].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "ddr_sw_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr_sw_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr_sw_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_sref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_sref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_sref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_mem_init_skip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_mem_init_skip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_mem_init_skip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_xsdb_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_xsdb_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_xsdb_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_scratch_prsv_sh_ddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_scratch_prsv_sh_ddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_scratch_prsv_sh_ddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_index" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/gen_ddr_tst[2].CCF_DDR_STAT_REQ/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/ddr_stat[0].CCF_XSDB_REQ/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/ddr_stat[0].CCF_XSDB_ACK/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/ddr_stat[1].CCF_XSDB_REQ/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/ddr_stat[1].CCF_XSDB_ACK/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/ddr_stat[2].CCF_XSDB_REQ/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sh_ddr__GC0/ddr_stat[2].CCF_XSDB_ACK/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:44 ; elapsed = 00:15:45 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 29830 ; free virtual = 86706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+------------+---------------+----------------+
|Module Name          | RTL Object | Depth x Width | Implemented As | 
+---------------------+------------+---------------+----------------+
|mmio                 | w_hold     | 64x2          | LUT            | 
|mmio                 | r_hold     | 128x1         | LUT            | 
|ddr4_v2_2_3_cal      | cmr        | 32x13         | LUT            | 
|cl_fletcher_aws_4DDR | w_hold     | 64x2          | LUT            | 
|ddr4_core_ddr4       | cmr        | 32x13         | LUT            | 
+---------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------+
|Module Name                                                                                                                                           | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                   | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------+
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl | accumulator/HashTable_inst/hash_table/mem_reg             | 1 K x 385(READ_FIRST)  | W |   | 1 K x 385(WRITE_FIRST) |   | R | Port A and B     | 0      | 11     | 1,1,1,1,1,1,1,1,1,1,1             | 
|BusWriteBuffer:/fifo_inst                                                                                                                             | fifo_gen.slice_inst/ram_inst/mem_reg                      | 128 x 578(READ_FIRST)  | W |   | 128 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                   | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst                                                                                             | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|buffer_inst                                                                                                                                           | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|b_inst/buffer_inst                                                                                                                                    | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst                                                                                             | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|ddr4_v2_2_3_cal__GC0:/DDR_XSDB_BRAM                                                                                                                   | mem_inst/gen_mem[0].inst/mem_reg                          | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1                                 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                           | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl | accumulator/HashTable_inst/bit_table/mem_reg                                                              | Implied        | 16 x 16              | RAM32M16 x 2	  | 
|discount_converter                                                                                                                                    | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|tax_converter                                                                                                                                         | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|quantity_converter                                                                                                                                    | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|extendedprice_converter                                                                                                                               | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|reduce_in_buffer                                                                                                                                      | fifo_gen.slice_inst/ram_inst/mem_reg                                                                      | Implied        | 4 x 338              | RAM32M16 x 25	 | 
|\pre_inst/reshaper_inst /pipe_ctrl_inst                                                                                                               | output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                                   | Implied        | 4 x 535              | RAM32M16 x 39	 | 
|BufferWriter__GC0                                                                                                                                     | req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                               | Implied        | 16 x 1               | RAM16X1D x 1	  | 
|\pre_inst/reshaper_inst /pipe_ctrl_inst                                                                                                               | output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                                   | Implied        | 16 x 585             | RAM32M16 x 42	 | 
|BufferWriter__parameterized1__GC0                                                                                                                     | req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                               | Implied        | 16 x 1               | RAM16X1D x 1	  | 
|\pre_inst/reshaper_inst /pipe_ctrl_inst                                                                                                               | output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                                   | Implied        | 4 x 526              | RAM32M16 x 38	 | 
|BufferWriter__parameterized3__GC0                                                                                                                     | req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                               | Implied        | 16 x 1               | RAM16X1D x 1	  | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst                                                                          | ram_inst/mem_reg                                                                                          | Implied        | 8 x 516              | RAM32M16 x 37	 | 
|\fifo_with_count_gen.fifo_inst                                                                                                                        | ram_inst/mem_reg                                                                                          | Implied        | 4 x 517              | RAM32M16 x 37	 | 
|b_inst/\fifo_with_count_gen.fifo_inst                                                                                                                 | ram_inst/mem_reg                                                                                          | Implied        | 2 x 519              | RAM32M16 x 38	 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst                                                                          | ram_inst/mem_reg                                                                                          | Implied        | 4 x 517              | RAM32M16 x 37	 | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[0].CCF_DDR_STAT_REQ/ram_reg                                                                   | Implied        | 2 x 42               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg                                                                   | Implied        | 2 x 32               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg                                                                   | Implied        | 2 x 42               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg                                                                   | Implied        | 2 x 32               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[2].CCF_DDR_STAT_REQ/ram_reg                                                                   | Implied        | 2 x 42               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg                                                                   | Implied        | 2 x 32               | RAM32M16 x 3	  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[0].CCF_XSDB_REQ/ram_reg                                                                          | Implied        | 2 x 27               | RAM32M16 x 2	  | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[0].CCF_XSDB_ACK/ram_reg                                                                          | Implied        | 2 x 9                | RAM32M16 x 1	  | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[1].CCF_XSDB_REQ/ram_reg                                                                          | Implied        | 2 x 27               | RAM32M16 x 2	  | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[1].CCF_XSDB_ACK/ram_reg                                                                          | Implied        | 2 x 9                | RAM32M16 x 1	  | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[2].CCF_XSDB_REQ/ram_reg                                                                          | Implied        | 2 x 27               | RAM32M16 x 2	  | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[2].CCF_XSDB_ACK/ram_reg                                                                          | Implied        | 2 x 9                | RAM32M16 x 1	  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MergeOp     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MergeOp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:58 ; elapsed = 00:17:21 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 29055 ; free virtual = 86286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:17:03 ; elapsed = 00:19:32 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 28571 ; free virtual = 85858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------+
|Module Name                                                                                                                                           | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                   | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------+
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl | accumulator/HashTable_inst/hash_table/mem_reg             | 1 K x 385(READ_FIRST)  | W |   | 1 K x 385(WRITE_FIRST) |   | R | Port A and B     | 0      | 11     | 1,1,1,1,1,1,1,1,1,1,1             | 
|BusWriteBuffer:/fifo_inst                                                                                                                             | fifo_gen.slice_inst/ram_inst/mem_reg                      | 128 x 578(READ_FIRST)  | W |   | 128 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                   | 
|BusWriteBuffer:/fifo_inst                                                                                                                             | fifo_gen.slice_inst/ram_inst/mem_reg                      | 128 x 578(READ_FIRST)  | W |   | 128 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                   | 
|BusWriteBuffer:/fifo_inst                                                                                                                             | fifo_gen.slice_inst/ram_inst/mem_reg                      | 128 x 578(READ_FIRST)  | W |   | 128 x 578(WRITE_FIRST) |   | R | Port A and B     | 1      | 8      |                                   | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst                                                                                             | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|buffer_inst                                                                                                                                           | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|b_inst/buffer_inst                                                                                                                                    | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /buffer_inst                                                                                             | mst_rdat_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg | 128 x 513(READ_FIRST)  | W |   | 128 x 513(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                                   | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized3:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 512(READ_FIRST)   | W | R | 32 x 512(READ_FIRST)   | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized1:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 520(READ_FIRST)  | W | R | 512 x 520(READ_FIRST)  | W | R | Port A and B     | 1      | 14     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1     | 
|xpm_memory_base__parameterized0:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 512 x 601(READ_FIRST)  | W | R | 512 x 601(READ_FIRST)  | W | R | Port A and B     | 0      | 17     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|xpm_memory_base__parameterized2:                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 32 x 64(READ_FIRST)    | W | R | 32 x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                               | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|xpm_memory_base:                                                                                                                                      | gen_wr_b.gen_word_narrow.mem_reg                          | 256 x 128(READ_FIRST)  | W | R | 256 x 128(READ_FIRST)  | W | R | Port A and B     | 0      | 4      | 1,1,1,1                           | 
|ddr4_v2_2_3_cal__GC0:/DDR_XSDB_BRAM                                                                                                                   | mem_inst/gen_mem[0].inst/mem_reg                          | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1                                 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                           | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0 /avg_discount_reduce_stage/i_2/reduce_cntrl | accumulator/HashTable_inst/bit_table/mem_reg                                                              | Implied        | 16 x 16              | RAM32M16 x 2	  | 
|discount_converter                                                                                                                                    | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|tax_converter                                                                                                                                         | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|quantity_converter                                                                                                                                    | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|extendedprice_converter                                                                                                                               | out_buf/fifo_gen.slice_inst/ram_inst/mem_reg                                                              | Implied        | 4 x 66               | RAM32M16 x 5	  | 
|reduce_in_buffer                                                                                                                                      | fifo_gen.slice_inst/ram_inst/mem_reg                                                                      | Implied        | 4 x 338              | RAM32M16 x 25	 | 
|\pre_inst/reshaper_inst /pipe_ctrl_inst                                                                                                               | output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                                   | Implied        | 4 x 535              | RAM32M16 x 39	 | 
|BufferWriter__GC0                                                                                                                                     | req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                               | Implied        | 16 x 1               | RAM16X1D x 1	  | 
|\pre_inst/reshaper_inst /pipe_ctrl_inst                                                                                                               | output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                                   | Implied        | 16 x 585             | RAM32M16 x 42	 | 
|BufferWriter__parameterized1__GC0                                                                                                                     | req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                               | Implied        | 16 x 1               | RAM16X1D x 1	  | 
|\pre_inst/reshaper_inst /pipe_ctrl_inst                                                                                                               | output_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                                   | Implied        | 4 x 526              | RAM32M16 x 38	 | 
|BufferWriter__parameterized3__GC0                                                                                                                     | req_to_rep_buffer_inst/fifo_gen.slice_inst/ram_inst/mem_reg                                               | Implied        | 16 x 1               | RAM16X1D x 1	  | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst                                                                          | ram_inst/mem_reg                                                                                          | Implied        | 8 x 516              | RAM32M16 x 37	 | 
|\fifo_with_count_gen.fifo_inst                                                                                                                        | ram_inst/mem_reg                                                                                          | Implied        | 4 x 517              | RAM32M16 x 37	 | 
|b_inst/\fifo_with_count_gen.fifo_inst                                                                                                                 | ram_inst/mem_reg                                                                                          | Implied        | 2 x 519              | RAM32M16 x 38	 | 
|\arb_inst/a_inst/prim_gen.buffer_reader_inst /\fifo_with_count_gen.fifo_inst                                                                          | ram_inst/mem_reg                                                                                          | Implied        | 4 x 517              | RAM32M16 x 37	 | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[0].CCF_DDR_STAT_REQ/ram_reg                                                                   | Implied        | 2 x 42               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg                                                                   | Implied        | 2 x 32               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg                                                                   | Implied        | 2 x 42               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg                                                                   | Implied        | 2 x 32               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[2].CCF_DDR_STAT_REQ/ram_reg                                                                   | Implied        | 2 x 42               | RAM32M16 x 3	  | 
|sh_ddr__GC0                                                                                                                                           | gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg                                                                   | Implied        | 2 x 32               | RAM32M16 x 3	  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_inst[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[0].CCF_XSDB_REQ/ram_reg                                                                          | Implied        | 2 x 27               | RAM32M16 x 2	  | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[0].CCF_XSDB_ACK/ram_reg                                                                          | Implied        | 2 x 9                | RAM32M16 x 1	  | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[1].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[1].CCF_XSDB_REQ/ram_reg                                                                          | Implied        | 2 x 27               | RAM32M16 x 2	  | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[1].CCF_XSDB_ACK/ram_reg                                                                          | Implied        | 2 x 9                | RAM32M16 x 1	  | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42	 | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2	  | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10	 | 
|\ddr_stat[2].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                               | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38	 | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[2].CCF_XSDB_REQ/ram_reg                                                                          | Implied        | 2 x 27               | RAM32M16 x 2	  | 
|sh_ddr__GC0                                                                                                                                           | ddr_stat[2].CCF_XSDB_ACK/ram_reg                                                                          | Implied        | 2 x 9                | RAM32M16 x 1	  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_4/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_9/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_14/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/RD_ADDR_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/READ_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TSTi_19/WRITE_INST_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/avg_discount_reduce_stage/i_2/reduce_cntrl/accumulator/HashTable_inst/hash_table/mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CL_TST_PCIi_73/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:21:02 ; elapsed = 00:24:16 . Memory (MB): peak = 7488.117 ; gain = 4623.305 ; free physical = 25722 ; free virtual = 83032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:19 ; elapsed = 00:26:49 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 25094 ; free virtual = 82806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:22 ; elapsed = 00:26:51 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 25091 ; free virtual = 82803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:26:12 ; elapsed = 00:29:46 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 24258 ; free virtual = 81970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:26:16 ; elapsed = 00:29:49 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 24255 ; free virtual = 81967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:27:27 ; elapsed = 00:31:04 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 24346 ; free virtual = 82058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:27:32 ; elapsed = 00:31:09 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 24345 ; free virtual = 82057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila       | ila_core_inst/shifted_data_in_reg[8][1314]                                                                                                                                                          | 9      | 4015  | NO           | NO                 | YES               | 4015   | 0       | 
|ila_v6_2_5_ila       | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                                                                                    | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_5_ila       | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                                                                                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_5_ila       | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                                                                           | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ReduceStage          | reduce_cntrl/accumulator/hash_out_valid_s_reg                                                                                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MicroBlaze           | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                                                                              | 32     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|blk_mem_gen_v8_4_1   | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]                                                              | 4      | 144   | NO           | NO                 | YES               | 144    | 0       | 
|ddr4_core_ddr4       | u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/ref_req_dly4_reg                                                                                                                                    | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ddr4_core_ddr4       | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/wr_cas_delay_line_ff_reg[2]                                                                                           | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ddr4_core_ddr4       | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2_reg                                                                                                             | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ddr4_core_ddr4       | u_ddr4_mem_intfc/u_ddr_cal_riu/riu_rd_val_r2_reg                                                                                                                                                    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/returnflag_o_inst/arb_inst/a_inst/listprim_gen.listprim_inst/a_inst/pre_inst/reshaper_inst/pout_last_reg                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/returnflag_o_inst/arb_inst/a_inst/listprim_gen.listprim_inst/b_inst/pre_inst/reshaper_inst/pipe_rshift_inst/stage_r_reg[3][ctrl][22] | 3      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/returnflag_o_inst/arb_inst/a_inst/listprim_gen.listprim_inst/b_inst/pre_inst/reshaper_inst/pout_last_reg                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/linestatus_o_inst/arb_inst/a_inst/listprim_gen.listprim_inst/a_inst/pre_inst/reshaper_inst/pout_last_reg                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/linestatus_o_inst/arb_inst/a_inst/listprim_gen.listprim_inst/b_inst/pre_inst/reshaper_inst/pipe_rshift_inst/stage_r_reg[3][ctrl][22] | 3      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/linestatus_o_inst/arb_inst/a_inst/listprim_gen.listprim_inst/b_inst/pre_inst/reshaper_inst/pout_last_reg                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/sum_qty_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/sum_base_price_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/sum_disc_price_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/sum_charge_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/avg_qty_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/avg_price_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/avg_disc_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_fletcher_aws_4DDR | FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_l_inst/count_order_inst/arb_inst/a_inst/prim_gen.buffer_writer_inst/pre_inst/reshaper_inst/pout_last_reg                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg                 | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3]              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | USE_RTL_FIFO.data_srl_reg[31] | 49     | 49         | 0      | 49      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[7]                 | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]                | 513    | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[29]                | 19     | 19         | 0      | 19      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |cl_axi_interconnect |         1|
|2     |floating_point_0    |         4|
|3     |floating_point_1    |         7|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+-------+
|      |Cell                |Count  |
+------+--------------------+-------+
|1     |cl_axi_interconnect |      1|
|2     |floating_point      |      1|
|3     |floating_point_0_   |      3|
|6     |floating_point      |      1|
|7     |floating_point_1_   |      6|
|13    |AND2B1L             |      3|
|14    |BITSLICE_CONTROL    |     69|
|16    |BUFG                |     27|
|17    |CARRY4              |    790|
|18    |CARRY8              |   7192|
|19    |CFGLUT5             |   2683|
|20    |DSP48E1             |      9|
|21    |DSP_ALU             |     48|
|22    |DSP_A_B_DATA        |     48|
|25    |DSP_C_DATA          |     48|
|26    |DSP_MULTIPLIER      |     48|
|27    |DSP_M_DATA          |     48|
|28    |DSP_OUTPUT          |     48|
|29    |DSP_PREADD          |     48|
|30    |DSP_PREADD_DATA     |     48|
|31    |HPIO_VREF           |     27|
|32    |LUT1                |   4356|
|33    |LUT2                |  22989|
|34    |LUT3                | 145352|
|35    |LUT4                |  29645|
|36    |LUT5                |  60846|
|37    |LUT6                |  89109|
|39    |MMCME4_ADV          |      3|
|40    |MULT_AND            |      3|
|41    |MUXCY_L             |    462|
|42    |MUXF7               |   4598|
|43    |MUXF8               |   1090|
|44    |PLLE4_ADV           |      9|
|45    |RAM16X1D            |     12|
|46    |RAM32M              |    873|
|47    |RAM32M16            |   1487|
|48    |RAMB18E2            |     48|
|52    |RAMB36E2            |    700|
|59    |RIU_OR              |     36|
|60    |RXTX_BITSLICE       |    354|
|65    |SRL16               |      3|
|66    |SRL16E              |   8558|
|67    |SRLC16E             |      8|
|68    |SRLC32E             |   1910|
|69    |TX_BITSLICE_TRI     |     69|
|70    |XORCY               |    378|
|71    |FDCE                |   2833|
|72    |FDE                 |     96|
|73    |FDPE                |    699|
|74    |FDR                 |    291|
|75    |FDRE                | 482433|
|76    |FDS                 |      9|
|77    |FDSE                |   7555|
|78    |LD                  |    627|
|79    |LDC                 |      2|
|80    |IBUFDS              |      3|
|81    |IOBUFDS             |     54|
|82    |IOBUFE3             |    216|
|83    |OBUF                |     84|
+------+--------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:32 ; elapsed = 00:31:09 . Memory (MB): peak = 7824.555 ; gain = 4959.742 ; free physical = 24345 ; free virtual = 82057
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1588 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:21:47 ; elapsed = 00:26:29 . Memory (MB): peak = 7828.461 ; gain = 1963.305 ; free physical = 33847 ; free virtual = 91559
Synthesis Optimization Complete : Time (s): cpu = 00:27:37 ; elapsed = 00:31:16 . Memory (MB): peak = 7828.461 ; gain = 4963.648 ; free physical = 33926 ; free virtual = 91563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect.dcp' for cell 'CL_DMA_PCIS_SLV/AXI_CROSSBAR'
INFO: [Project 1-454] Reading design checkpoint '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_32/floating_point_0.dcp' for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/discount_converter/xilinx_converterfpfx.data_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/ip/floating_point_fixed_1/floating_point_1.dcp' for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/sum_qty_converter/xilinx_converterfxfp.data_converter'
Netlist sorting complete. Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7828.461 ; gain = 0.000 ; free physical = 32765 ; free virtual = 90401
INFO: [Netlist 29-17] Analyzing 21537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_clocks_aws.xdc]
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc] for cell 'CL_VIO/CL_VIO_ILA/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc] for cell 'CL_VIO/CL_VIO_0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/CL_DMA_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_1/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_2/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:03:24 ; elapsed = 00:01:02 . Memory (MB): peak = 9629.199 ; gain = 1354.211 ; free physical = 30989 ; free virtual = 88625
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/READ_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/WRITE_INST_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_ADDR_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_C/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_B/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_DAT_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_DMA_PCIS_SLV/CL_TST_DDR_D/CL_TST/RD_EXP_RAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'CL_PCIM_MSTR/CL_TST_PCI/RD_EXP_RAM/xpm_memory_tdpram_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
Generating merged BMM file for the design top 'cl_fletcher_aws_4DDR'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/sw/calibration_0/Debug/calibration_ddr.elf /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/sw/calibration_0/Debug/calibration_ddr.elf /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 31839 ; free virtual = 89477
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7107 instances were transformed.
  (CARRY4) => CARRY8: 475 instances
  BUFG => BUFGCE: 27 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2524 instances
  CFGLUT5 => SRLC32E: 159 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  FDE => FDRE: 96 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 9 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  LD => LDCE: 627 instances
  LDC => LDCE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 189 instances
  MULT_AND => LUT2: 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 873 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1487 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1675 Infos, 310 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:36:57 ; elapsed = 00:38:25 . Memory (MB): peak = 9894.250 ; gain = 7349.367 ; free physical = 33276 ; free virtual = 90914
AWS FPGA: (23:50:42) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32628 ; free virtual = 90298
INFO: [Common 17-1381] The checkpoint '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:37 ; elapsed = 00:04:01 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32493 ; free virtual = 90326
close_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 36641 ; free virtual = 93285
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       #add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       add_files $CL_DIR/build/checkpoints/$synth_dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/$synth_dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #FIXME -- THIS SHOULD BE REMOVED FROM THE FINAL SCRIPT
#    #write_checkpoint -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed_before_ddr_fix.dcp
#    #source top_ddr_fix.tcl
#    #checkpoint can used by developer for analysis and hence donot encrypt
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
#    #checkpoint that will be sent to aws and hence encrypt
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (23:55:00) - Combining Shell and CL design checkpoints

AWS FPGA: (23:55:00) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
Netlist sorting complete. Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 34768 ; free virtual = 91424
INFO: [Netlist 29-17] Analyzing 26274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 33938 ; free virtual = 90605
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR_board.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR_board.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR_early.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:04:19 ; elapsed = 00:01:09 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32328 ; free virtual = 88992
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32247 ; free virtual = 88912
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32248 ; free virtual = 88912
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32248 ; free virtual = 88913
all_fanout: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32195 ; free virtual = 88859
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR.xdc] for cell 'WRAPPER_INST/CL'
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32262 ; free virtual = 88926
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32483 ; free virtual = 89148
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 31879 ; free virtual = 88543
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32062 ; free virtual = 88726
Restored from archive | CPU: 23.150000 secs | Memory: 347.444458 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 32063 ; free virtual = 88727
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR_late.xdc] for cell 'WRAPPER_INST/CL'
all_fanout: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 31970 ; free virtual = 88634
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.CL.post_synth/cl_fletcher_aws_4DDR_late.xdc] for cell 'WRAPPER_INST/CL'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.50 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 31953 ; free virtual = 88617
Restored from archive | CPU: 0.670000 secs | Memory: 0.187477 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.72 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 31953 ; free virtual = 88617
Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_pnr_user.xdc]
WARNING: [Vivado 12-180] No cells matched 'WRAPPER_INST/CL/CL_SDA_SLV/AXIL_SDA_REG_SLC'. [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_pnr_user.xdc:48]
Finished Parsing XDC File [/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/apps/xilinx/Vivado/2020.1/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 9894.250 ; gain = 0.000 ; free physical = 33022 ; free virtual = 89686
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7169 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2632 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 220 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 70 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1164 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2533 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 61 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:19:44 ; elapsed = 00:19:32 . Memory (MB): peak = 9921.168 ; gain = 26.918 ; free physical = 32703 ; free virtual = 89367

AWS FPGA: (00:14:33) - PLATFORM.IMPL==2
AWS FPGA: (00:14:33) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (00:14:33) - Writing post-link_design checkpoint 21_05_16-231140.post_link.dcp
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 9921.168 ; gain = 0.000 ; free physical = 31139 ; free virtual = 88523
INFO: [Common 17-1381] The checkpoint '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:07:14 ; elapsed = 00:05:34 . Memory (MB): peak = 9921.168 ; gain = 0.000 ; free physical = 30592 ; free virtual = 87549

AWS FPGA: (00:20:07) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Mon May 17 00:20:07 2021]
	COMMAND: opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1686] The version limit for your license is '2021.05' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:52 ; elapsed = 00:01:19 . Memory (MB): peak = 9929.176 ; gain = 8.008 ; free physical = 30298 ; free virtual = 87264

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2a7d108dc

Time (s): cpu = 00:04:09 ; elapsed = 00:01:08 . Memory (MB): peak = 10104.621 ; gain = 148.566 ; free physical = 28921 ; free virtual = 85918

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
write_xdc: Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 10521.730 ; gain = 294.137 ; free physical = 28666 ; free virtual = 85737
write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10521.738 ; gain = 0.000 ; free physical = 28806 ; free virtual = 85877
write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10521.738 ; gain = 0.000 ; free physical = 28803 ; free virtual = 85874
write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10521.738 ; gain = 0.000 ; free physical = 28791 ; free virtual = 85863
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP ddr4_core_phy, cache-ID = 711b634f78e520eb
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP ddr4_core_phy, cache-ID = 718062a375e89af8
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP ddr4_core_phy, cache-ID = 9de4ca2af010938d
read_xdc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 10542.789 ; gain = 0.000 ; free physical = 29970 ; free virtual = 87030
read_xdc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 10542.789 ; gain = 0.000 ; free physical = 29541 ; free virtual = 86917
read_xdc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 10542.789 ; gain = 0.000 ; free physical = 29508 ; free virtual = 86910
create_generated_clock: Time (s): cpu = 00:04:00 ; elapsed = 00:01:08 . Memory (MB): peak = 10542.789 ; gain = 0.000 ; free physical = 28031 ; free virtual = 85450
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 10542.789 ; gain = 0.000 ; free physical = 27993 ; free virtual = 85414
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 10542.789 ; gain = 0.000 ; free physical = 27988 ; free virtual = 85414
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 11152.438 ; gain = 56.000 ; free physical = 27319 ; free virtual = 84746
all_fanout: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 11198.438 ; gain = 46.000 ; free physical = 27326 ; free virtual = 84756
read_xdc: Time (s): cpu = 00:06:54 ; elapsed = 00:02:49 . Memory (MB): peak = 11198.441 ; gain = 655.652 ; free physical = 28033 ; free virtual = 85464
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 11198.441 ; gain = 0.000 ; free physical = 28140 ; free virtual = 85465
Phase 1 Generate And Synthesize MIG Cores | Checksum: 2a92822d0

Time (s): cpu = 00:16:49 ; elapsed = 00:14:57 . Memory (MB): peak = 11198.441 ; gain = 970.852 ; free physical = 28145 ; free virtual = 85472

Phase 2 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:02:52 ; elapsed = 00:00:48 . Memory (MB): peak = 11198.445 ; gain = 0.000 ; free physical = 23113 ; free virtual = 81369
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11198.445 ; gain = 0.000 ; free physical = 23170 ; free virtual = 81427
Phase 2 Generate And Synthesize Debug Cores | Checksum: 207d7db4b

Time (s): cpu = 00:24:13 ; elapsed = 00:24:20 . Memory (MB): peak = 11198.445 ; gain = 970.855 ; free physical = 22617 ; free virtual = 80895

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 101 inverter(s) to 16014 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/CL_DMA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/CL_ILA/ddr_A_hookup.CL_DDRA_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell WRAPPER_INST/CL/FLETCHER_TOP_INST/PriceSummary_Mantle_inst/PriceSummary_Nucleus_inst/PriceSummary_inst/processing_unit_0/logic_analyzer_gen.CL_ILA_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 306a785dc

Time (s): cpu = 00:28:42 ; elapsed = 00:27:10 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 23865 ; free virtual = 82244
INFO: [Opt 31-389] Phase Retarget created 888 cells and removed 2137 cells
INFO: [Opt 31-1021] In phase Retarget, 10865 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 239eb74ba

Time (s): cpu = 00:29:13 ; elapsed = 00:27:41 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 23357 ; free virtual = 81747
INFO: [Opt 31-389] Phase Constant propagation created 764 cells and removed 5408 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1395 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 273ed69fb

Time (s): cpu = 00:32:27 ; elapsed = 00:30:58 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 22859 ; free virtual = 81289
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16724 cells
INFO: [Opt 31-1021] In phase Sweep, 1572803 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 273ed69fb

Time (s): cpu = 00:33:05 ; elapsed = 00:31:37 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 22143 ; free virtual = 80574
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 322 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 273ed69fb

Time (s): cpu = 00:33:30 ; elapsed = 00:32:03 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 22104 ; free virtual = 80554
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 27ed7abfd

Time (s): cpu = 00:33:51 ; elapsed = 00:32:23 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 22104 ; free virtual = 80553
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1666 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             888  |            2137  |                                          10865  |
|  Constant propagation         |             764  |            5408  |                                           1395  |
|  Sweep                        |               0  |           16724  |                                        1572803  |
|  BUFG optimization            |               0  |               0  |                                            322  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                           1666  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11454.441 ; gain = 0.000 ; free physical = 21988 ; free virtual = 80475
Ending Logic Optimization Task | Checksum: 31f89e4d7

Time (s): cpu = 00:35:19 ; elapsed = 00:33:53 . Memory (MB): peak = 11454.441 ; gain = 1226.852 ; free physical = 21944 ; free virtual = 80426

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 925 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 31f89e4d7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 12858.027 ; gain = 1403.586 ; free physical = 23237 ; free virtual = 81722

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 31f89e4d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12858.027 ; gain = 0.000 ; free physical = 23175 ; free virtual = 81666

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 12858.027 ; gain = 0.000 ; free physical = 23242 ; free virtual = 81734
Ending Netlist Obfuscation Task | Checksum: 31f89e4d7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 12858.027 ; gain = 0.000 ; free physical = 23161 ; free virtual = 81658
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:42:45 ; elapsed = 00:37:51 . Memory (MB): peak = 12858.027 ; gain = 2936.859 ; free physical = 23168 ; free virtual = 81665
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_timing_paths: Time (s): cpu = 00:11:44 ; elapsed = 00:02:52 . Memory (MB): peak = 12873.055 ; gain = 15.027 ; free physical = 19697 ; free virtual = 78236
	Completed: opt_design (WNS=-9.743)
	################################
	Running post-opt_design script /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
AWS FPGA: Found debug_bridge instance WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm in CL. Processing debug constraints
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:21]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:42]
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
read_xdc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 12873.055 ; gain = 0.000 ; free physical = 22407 ; free virtual = 80945
Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Finished Parsing XDC File [/shares/bulk/yyonsel/aws-build/fletcher-aws/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Setting false path to dbg register WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i_reg
Setting false path to dbg register WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i_reg
	Writing opt_design checkpoint: /home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.post_opt_design.dcp [Mon May 17 01:01:00 2021]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:33 ; elapsed = 00:00:34 . Memory (MB): peak = 12881.062 ; gain = 0.008 ; free physical = 21280 ; free virtual = 80792
INFO: [Common 17-1381] The checkpoint '/home/yyonsel/bulk/aws-build/fletcher-aws/examples/tpch1/4DDR/build/checkpoints/21_05_16-231140.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:07:27 ; elapsed = 00:05:31 . Memory (MB): peak = 12881.062 ; gain = 8.008 ; free physical = 23473 ; free virtual = 82414
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:09:09 ; elapsed = 00:01:45 . Memory (MB): peak = 12961.055 ; gain = 79.992 ; free physical = 23269 ; free virtual = 82213
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:03:15 ; elapsed = 00:00:38 . Memory (MB): peak = 12961.055 ; gain = 0.000 ; free physical = 23267 ; free virtual = 82214

AWS FPGA: (01:08:54) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Mon May 17 01:08:54 2021]
	COMMAND: place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1686] The version limit for your license is '2021.05' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 12993.074 ; gain = 0.000 ; free physical = 22866 ; free virtual = 81813
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15df91693

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12993.074 ; gain = 0.000 ; free physical = 22861 ; free virtual = 81808
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 12993.074 ; gain = 0.000 ; free physical = 22861 ; free virtual = 81808
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y600 CLEM_X73Y600 CLEL_R_X73Y600 CLEL_R_X74Y600 CLEM_X75Y600 CLEM_X76Y600 CLEL_R_X76Y600 CLEM_X78Y600 CLEL_R_X79Y600 CLEM_X80Y600 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/SH, the top/bottom edges of its PBLOCK pblock_SH are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y599 CLEM_X73Y599 CLEL_R_X73Y599 CLEL_R_X74Y599 CLEM_X75Y599 CLEM_X76Y599 CLEL_R_X76Y599 CLEM_X78Y599 CLEL_R_X79Y599 CLEM_X80Y599 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 154d79272

Time (s): cpu = 00:08:12 ; elapsed = 00:06:36 . Memory (MB): peak = 13656.930 ; gain = 663.855 ; free physical = 22467 ; free virtual = 81417

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 161934278

Time (s): cpu = 00:20:01 ; elapsed = 00:11:32 . Memory (MB): peak = 17559.367 ; gain = 4566.293 ; free physical = 20548 ; free virtual = 79510

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 161934278

Time (s): cpu = 00:20:49 ; elapsed = 00:12:21 . Memory (MB): peak = 17559.367 ; gain = 4566.293 ; free physical = 20547 ; free virtual = 79509
Phase 1 Placer Initialization | Checksum: 161934278

Time (s): cpu = 00:21:06 ; elapsed = 00:12:39 . Memory (MB): peak = 17559.367 ; gain = 4566.293 ; free physical = 20447 ; free virtual = 79409

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
