<?xml version="1.0" encoding="UTF-8"?>
<project name="lzw_hls">
  <platform vendor="avnet.com" boardid="u96v2_sbc_base" name="u96v2_sbc_base" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="avnet.com:ultra96v2:1.2" vendor="avnet.com" fpga="xczu3eg-sbva484-1-i">
      <interfaces/>
      <images>
        <image name="ultra96v2_top.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu3eg:sbva484:-1:i" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="lzw_fpga" language="c" vlnv="xilinx.com:hls:lzw_fpga:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="lzw_fpga">
            <module name="encoding" instName="grp_encoding_fu_104" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="input_r" object="input_r" protocol="ap_none"/>
              <rtlPort name="output_code" object="output_code" protocol="ap_none"/>
              <rtlPort name="output_size" object="output_size" protocol="ap_none"/>
            </module>
            <module name="decoding" instName="grp_decoding_fu_116" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="encoded_data" object="encoded_data" protocol="ap_none"/>
              <rtlPort name="encoded_size" object="encoded_size" protocol="ap_none"/>
              <rtlPort name="output_r" object="output_r" protocol="ap_none"/>
            </module>
          </module>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="s" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_code" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_size" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_r" addressQualifier="1" id="3" port="M_AXI_GMEM" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="lzw_fpga_1"/>
          <FIFOInformation/>
        </kernel>
      </core>
    </device>
  </platform>
</project>
