-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue Aug 15 15:54:33 2023
-- Host        : Laptop-Bavo running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/Projects/vga_visualizer/vga_visualizer.srcs/sources_1/ip/rom_mydogs_greyscale_4of4/rom_mydogs_greyscale_4of4_sim_netlist.vhdl
-- Design      : rom_mydogs_greyscale_4of4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_bindec : entity is "bindec";
end rom_mydogs_greyscale_4of4_bindec;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end rom_mydogs_greyscale_4of4_blk_mem_gen_mux;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[0]\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[1]\(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => \douta[2]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \douta[2]_0\(0),
      O => douta(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"97836763FFFFFFF8200B4000FFFFFFFFFFE1A2453BF2B567FFFFFFF8200B4000",
      INIT_01 => X"282B9080FFFFFFFFFF9FD408AF8264C7FFFFFFF8200B0880FFFFFFFFFE5A9000",
      INIT_02 => X"FF132016F577834FFFFFFFF800058B80FFFFFFFFFE27C81087A700C7FFFFFFF8",
      INIT_03 => X"FFFFFFF80002DC68FFFFFFFFFF5F1892CB77434FFFFFFFF800059F88FFFFFFFF",
      INIT_04 => X"FFFFFFFFFE7B011EE8FF20CFFFDFFFF80002DDA0FFFFFFFFFD93381AD85760C7",
      INIT_05 => X"090F80CFFFFFFFF800035BE0FFFFFFFFFECD5016803FA0C7FFFFFFF80802DBE0",
      INIT_06 => X"02010630FFFFFFFFF9BC06042F1FC4CFEBFFFFF802010700FFFFFFFFFAE3C11E",
      INIT_07 => X"FF640B1D3C16768FBFFFFFF803008601FFFFFFFFFD3E40042C9F60CFEFFFFFF8",
      INIT_08 => X"FEDFFFF00000D419FFFFFFFFF2C7020EBDEE3FFE7FFFFFF00100D609FFFFFFFF",
      INIT_09 => X"FFFFFFFFD9B6A4169F02DF9FFFFFFFF00000F404FFFFFFFFF1BED08EBDD69E19",
      INIT_0A => X"B556F7FFFFFFFFF80100E40EFFFFFFFFFD9A24AEB666F73FFEFFFFF80000640C",
      INIT_0B => X"00004406FFFFFFFFFA0C541CB4523DFBFFFFFFF801004402FFFFFFFF810F8420",
      INIT_0C => X"4C2B49743A872CFFFFFFFFFC00005401FFFFFFFFBD1272183D0268FBFFFFFFF8",
      INIT_0D => X"F7EFFFF400003C00FFFFFFFF940AD032BA576CFFFFFFFFF400007C03FFFFFFFF",
      INIT_0E => X"FFFFFFFF80BFC60F9304475FF7EFFFFC00003E18FFFFFFFF543FA30AB7B66FFF",
      INIT_0F => X"D3AF589FFFFFFFFCC0002E1EFFFFFFFF8087EA8AB2275C3FFFFFFFFC80000E7C",
      INIT_10 => X"C00D0B0EFFFFFFFC837ECCA697B611DFFFFFFFF8C408363EFFFFFFFF852F68AA",
      INIT_11 => X"2FF284A907D68A4FFBCFFFFC600D05CFFFFFFFFD868AC226921E02CFFFCFFFFC",
      INIT_12 => X"FFFFFFFA30090117FFFFFFFE1E12CDB0079CC83FFFFFFFF86009028FFFFFFFFF",
      INIT_13 => X"FFFFFFFD6B334824151D1BB7FFFFFFFE300F002DFFFFFFFF7172A025479C4D87",
      INIT_14 => X"0E1CB06FFFEFFFFE000A00D7FFFFFFF63A0F2B1A1E0C3437FFEFFFFE200200D7",
      INIT_15 => X"180D0069FFFFFFFCEA0844019D9FF067FFEFFFFC080800E9FFFFFFF6A64E231D",
      INIT_16 => X"0B0AF00145CDDB47FBCFFFFC2C0D8021FFFFFFEC0DA3220596D6FFA3FFCFFFFE",
      INIT_17 => X"FFCFFFFD08068011FFFFFFE81B8F501147DBCA97FBEFFFFF0C078011FFFFFFF8",
      INIT_18 => X"FFFFFF90290B40328759CD03FFEFFFFF120E8015FFFFFFF83437426E005BCD17",
      INIT_19 => X"E1C36E97F36FFFFFC5498013FFFFFF32943E00014397DA13FFFFFFFE164F0015",
      INIT_1A => X"89408010FFFFFFB216354017E1C16EB7D36FFFFE85488010FFFFFFB233195027",
      INIT_1B => X"054400129A2C0E8FF3AFFFFF82F00001FFFFFFEC38258001B4593E3FF3EFFFFE",
      INIT_1C => X"A18FFFFFC1A00002FFFFF8D0213BE02858E80F37C1BFFFFFC0A00002FFFFFD00",
      INIT_1D => X"FFFFF1C03322D00A586C0597110FFFFFC1000012FFFFFBD52C59C02AE8EC3F27",
      INIT_1E => X"6E6C0737005FFFFFC290001CFFFFFB462DA5C097ADE8CE1F200FFFFFC2500014",
      INIT_1F => X"8125001DFFFFF916BDEDE85E6E740727285FFFFF80B0000CFFFFF106BDEDC01C",
      INIT_20 => X"74F5E80DE8909627580FFFFFC060040DFFFFE7D02DC58879E9FC8737710FFFFF",
      INIT_21 => X"10CFFFFFC0900403FFFFDA7335FF403BE8701037101FFFFFC0440400FFFFF300",
      INIT_22 => X"FFFFCBB33819A42BE3B0E8161C8FFFFFC0300001FFFFFFA32A99842BE3F09237",
      INIT_23 => X"F330046F0E8FFFFF22084409FFFFE891495D0019E3C01C3E1C1BFFFF10224409",
      INIT_24 => X"20180409FFFFFFA0246ACB58DB30067E048FFFFF22180419FFFFF7A4A4817858",
      INIT_25 => X"9779465B9B30205E045FFFFF00254009FFFFE7A2246A801B9B30027E1C8FFFFF",
      INIT_26 => X"171FFFFEB00C0009FFFFF98293B8D24F06F0005E191FFFFEA0258009FFFF86B2",
      INIT_27 => X"FFFFCED33BCB94811F70008E230FFFFF980C0009FFFFEAC655E2D384A77000DE",
      INIT_28 => X"BB70E89E53220DFD10040012FFFF97D571EAE308B3E0408E3E423FF850240012",
      INIT_29 => X"04000194FFFFB7C65259AA98E3A0A0CE4B0200F80C020012FFFF12C50BF81F53",
      INIT_2A => X"4DB1B7C2BFD0718F042606F9080081B4FFFFAE43D6D021DD67A098AF120204F9",
      INIT_2B => X"0F441DF80202006CFFFF67884ED1DED3C79050EF343603F10E000134FFFE4DC8",
      INIT_2C => X"FFFE27CBC82A868A162001E602041AF206860068FFFC0D83C4C44BB1B72002EE",
      INIT_2D => X"07424AE77E0C02F00A8C0190FFF829EA897DDF94062213E6048C0CE008EC00D8",
      INIT_2E => X"04800310FFFBA5EE411A77F0A77002E752080CF202880390FFFEB5EF98CAB4E2",
      INIT_2F => X"42CD0D480FE2058E8E1006FA04800620FFF773E7C1DA8DD8527003C6800803F2",
      INIT_30 => X"6E9003E0078001C0FFE7FF604ADF9311A2C00A0E0B100DF2078004E0FFFFFFE1",
      INIT_31 => X"FFFE3FD249EFE26F46000E0F163007F007800980FFDFF7E24BE82FF0A2420706",
      INIT_32 => X"CC21198B166035E001020D00FFCE3ED40B53C8C2CD20360F08600BF003800900",
      INIT_33 => X"00000900FFFD1EFBE77523C3E078993B11407FE400000D00FFDC1FF3437B0CD3",
      INIT_34 => X"E15E3B94C34C9EA804003FE000000900FF8C4F76B15B2940464C3B1A11000FF0",
      INIT_35 => X"04000AF000000900FFF8173BA11ECD912204326604005FE000001100FFB8065E",
      INIT_36 => X"FFF017FEC4F2D88D1D8F37EE0200DFE40000A800FFB90FFB05CCCD10A19E3EEE",
      INIT_37 => X"5DCBF4EF04005FCC00002A01FEF244FFFBC08C0755C2C7BF1C00ADC40000AA00",
      INIT_38 => X"00002E00FF30001FFE2B3DC00187C5FF3C005FA400002800FF7001AF7A224E04",
      INIT_39 => X"F9B8497011DFB3FC440007C400001707FEE1406FF0FB38F1118FE5FC84001FE4",
      INIT_3A => X"64000FE40000111AFE9300FFBDA7B571C1CBE1DC640006E40000150CFFE388FF",
      INIT_3B => X"FF4381309C3C65F6BDA1E71C66000FE400003884FEC1017014A84075BBE755DE",
      INIT_3C => X"E19BE5BEEE0007C200200C50FFC02043041E82D1041F43FEE40006C201000870",
      INIT_3D => X"0CC083E4FC8200201218BEDA016FE7BCEE006FC200400400FD417001101382D6",
      INIT_3E => X"403800D0043FC7F4FE0017E34480038CFF820400622841FB203F9FBCFE0033E3",
      INIT_3F => X"EC001EF40000401CFF8B00010019C8D5B839EFF6FC0011C35080000CFF820000",
      INIT_40 => X"FF82B091053D568E8D4FA6E6EC080BD40000401EFF80009105154ACB4015CFE6",
      INIT_41 => X"181B9FE6EC0FFFFC20000006FD00000001D13A4E00B7DEECEC001FFC000041D6",
      INIT_42 => X"00100002F9A0000001D4AAD861CFCDFFCC7FFFFC00000006FF81000001B5F05A",
      INIT_43 => X"0A23BDE68B3D9FFFDFFFFFF800980002FD4080800BC5E758CDD58DFFE4FFFFF8",
      INIT_44 => X"FFFFFFFC10180000FBC008000831BD6623FF9FFFFFFFFFFC00990002FBC04800",
      INIT_45 => X"FBC01C00F00116724DEF7FFFFFFFFFF810180000FF9000007815AFF64A3FDFFD",
      INIT_46 => X"21773DDF6FFFFFFE280C0000FDF0081000698E56017FBDDFEFFFFFF8200C0000",
      INIT_47 => X"29182000FDE1901100FBE45709FE6FFBFFFFFFFE281A2000FFE00C01207CA457",
      INIT_48 => X"74E3CC568CFF7FFFEFFFFFFC1D006000FDF04080B0E0C4560E72BFFFFFFFFFFE",
      INIT_49 => X"FFFFFFFF10076000FCFC800275E3E55EE4FD7BFFFFFFFFFC1D036000FDF82002",
      INIT_4A => X"FCF1000D7FE3185304FFFFFFFFFFFFFF0A876000FFF40003F7E3405768CE7FBF",
      INIT_4B => X"50FF7BF47FFFFFFD0D4BC000FC78040BF7E3E01B80E27FFFFFFFFFFF0ACBE000",
      INIT_4C => X"074D8000FDFC080FF7CFD8DBC9F67FF7FFFFFFFD0D498000FCF04003F7C37C9B",
      INIT_4D => X"E7C8E413007D47FEFFFC000117BE8000FAF9000FF7CF419335FFCBF6FFFFFFF0",
      INIT_4E => X"FC000000878F0000FD4D0017C7CAF1179B7E46E8FF60000087BE0000FD740407",
      INIT_4F => X"FEFC000FD4B1ED17357E87EDF400000083DF8000FE57001FC2C8F117C97F87EC",
      INIT_50 => X"40F90199C0003FC08BE7E010FD1C002FF0B5DE9B40F205FDE00001FF8B67C010",
      INIT_51 => X"CFF44010FF1A083F21C3343786BB6879C003FC010BE6A018FF7A082F30E6BF77",
      INIT_52 => X"0B84535F8C6081F9C78790008BF0C000FE8C007F33C3BBB703191BB9C0F80001",
      INIT_53 => X"F83F0000E1F88014FFAA40DF0B803A1F943019F9FC3F0000E1F88004FF0600FF",
      INIT_54 => X"FF8481FF13811483830840F3C6CE0000C1FA6004FF8A08DF13A0388E823850F1",
      INIT_55 => X"85A801E38000000010FBA400FFC700FF1D01AECF04C000F39000000061FB600D",
      INIT_56 => X"00FD3180FFD403FF0789ADDBB25005F78000400010FFB480FF5123FF0C01B1DB",
      INIT_57 => X"058EEFDDA80403C7DF5FFFF008FD5900FF51C7BF0394ECDBC30001E7C4010030",
      INIT_58 => X"077FFFE004795B60FFC817BE0684EC7DB20003C74BFFFFE000F95900FFE4F3BE",
      INIT_59 => X"FBD6171E138183DDC504478767FFFFE00479FBF0FFC213BE13D183FD84A00787",
      INIT_5A => X"88200545FFFFFFE0023BE5DF03B4143E13879AE480820725FFFFFFA00279EE9E",
      INIT_5B => X"019BFEEF03AC185F6B8BD70450201627FFFFFFA801BBF5EF03BC181E23C7AB46",
      INIT_5C => X"E7B7BFEE21801807FFFFFDFC00C7FACF03FC305F619BE49C44801C07FFFFFFF8",
      INIT_5D => X"B7FFFFFC0E74FFB7005D501FFF9FF26E04203827F7FFFFD88C67FFB702CC60FF",
      INIT_5E => X"01E0904FFF84D88E1420387677FFFFFE0E34FD970065404FFF9DE88EB8803857",
      INIT_5F => X"9310D0DFF7DFFBECCF38382B3E20082FFF9025EF81906897FDFFFFFEC0383D5B",
      INIT_60 => X"EB24003D3FF0047FFF05E19D0811B217FFFFF344C72C182D81E00C3FFF01D57F",
      INIT_61 => X"6FEFF93C4A1FF5E629EA2428E9220017FF70082FDF84F6DDA04173E7FF7FFA06",
      INIT_62 => X"D337EFD9CCCB00010052003FFBCBFC3C545FF786DEBFD64DE8C100130076402F",
      INIT_63 => X"0073C18F021D8B1E200FFDCFF3FEA9E79FE07E0D0053003EAF071C3E00AFF70F",
      INIT_64 => X"101EFF8F9CF6FCF583FFE3E80053C12F007F177FAA1FFFCFE9FEFCF99FFFFF0B",
      INIT_65 => X"0E0000FB07D3F1EF0260FC7A600FFFDE9DFEF9FB8F0001F30053F08F00F93E7B",
      INIT_66 => X"6180CF3CF0DFFFECFDE739FE3800000FFFD3F1DFC8C0BCFECC17FFCD39FF21FB",
      INIT_67 => X"FF7D5DFEF0000001D857F8DC0400FFFDC04BF7FCFDEE4BFE7800000BF957E0DF",
      INIT_68 => X"8C43F07FA0004F7FD63786C0FEDBFEFFE0000001DC47F0DEE0009F7FDB1F7EC0",
      INIT_69 => X"268FF4DDBFDFE7FF80000001E241C1FF0003BF7E7107F5C8FFDFF2FFC0000000",
      INIT_6A => X"03000000005BB1D98000177D7E16F35FFFDFEFFF06000000015BF1DE00008974",
      INIT_6B => X"1E000ECEA3BBA25FFFFF597C1C000000004BABD94004015D7087FE5DFFFFE1FF",
      INIT_6C => X"FFFE7BF8980000000012F3F3F000035E123DCA07FFBF7978180000000023FFD4",
      INIT_6D => X"002FCFF000010A282ACAFD0FFFBCCFF1F000000000A05FFF8001062A4013F8CF",
      INIT_6E => X"7108FBA6DF87F7C0000000000794DFC00000043E601AFC467F9D4FE000000000",
      INIT_6F => X"00000000C2DCD5B8A000065EA881FBAECF83EF80000000001BDFB9E80000044D",
      INIT_70 => X"800347EFE14BFBF8830D1F0000000000C2BCD5817000068FF1C9EBBF03006F80",
      INIT_71 => X"3A057C00C00000000020361FFFFE02FFF033EBECB20DFE0080000000FEB097FF",
      INIT_72 => X"00882A001FFE29CBEBEBEA7D0E115800C000000000002401FFFE28CFEA83EB6C",
      INIT_73 => X"F4C4E8FFFBC2A000A0000000A1AAA203FFFE19C7F32E78FFF3C2B000E0000000",
      INIT_74 => X"A0000000C3A83A0FFFFE1059F68FE8FFFB802000A000000013AA2203FFFE98C5",
      INIT_75 => X"FFFE33FDE6CEFFBAFB5680E0A0000000C490AE1FFFFE1689E36BE6FAFB860000",
      INIT_76 => X"3B1C81F810000000E9BBA5FFFFFE1059F2B7F7BB7B1400F120000000A8D7AEFF",
      INIT_77 => X"FFC6FFF9F0402069FF8FE7FF136001C890000000EDB0ADFFFFFE2069E723F7B9",
      INIT_78 => X"FDE3F7DFC6820114D4000000FFC67FC000380A68F69FF7FFC6A00114DC000000",
      INIT_79 => X"46000000FDFD53001FA4682FF967E7DFEEC20114D6000000FFCE2F8000300E68",
      INIT_7A => X"FE6C02A0741DFFFFF8FA010C43E00000DE56197FCE00143E7FB7F7DFFECE010C",
      INIT_7B => X"F0FB016C2B3000006B40E400010838E03EEDE7FDF0FB010C43F000001F8A4180",
      INIT_7C => X"0000000020091FB40CE163FCF09F01F42B1000002000000000011F8839F2E3EC",
      INIT_7D => X"F4D467FD7E9FC2783F0C00020000010000015874FDB423FD508F82F42F080000",
      INIT_7E => X"3F0C000001000140000748F36CD41FFD7F9FC2383F0C00000000030000070817",
      INIT_7F => X"000026C1E1A249FC4F96E2C67F0C00051800000000029DE3C9900FFDDF9FC212",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DC37F5FC7C028F0B400000000400DC83EC5C09FC57B7F3FC7D08070B00000000",
      INIT_01 => X"00000001000794FBF8BE59FDD8B9FDFC7C821F0B0000000020437AE3CA0649FC",
      INIT_02 => X"FB681DE3DBBC6B38C0FF7FA9000000200001118BFD9619F1DBB81FB8C1DA3F8B",
      INIT_03 => X"88B5FF657080000000007CA9FEB11FC3FBBFEF5D80F57F2100000000000D118A",
      INIT_04 => X"00029ED8FA101F85AD7FA1DF8C06FD170000000020048D83F8960F83FBFFEEDF",
      INIT_05 => X"D7F793DF86461B1F0000000000054439FEF67FA5D6FF83CF84465B1700000000",
      INIT_06 => X"80000100000AFAE37938BFBD7FFF33D782431FBF000000000012C5BBFAEA1FBD",
      INIT_07 => X"3F327FFBAFFF77A3C0017F8F800000000010622F8F767FBB8FFF77A3C3017F9F",
      INIT_08 => X"D428FF8F10000040000CEFF87CC2FF7FFFFE77ABD0217F8F40000020001CFFFE",
      INIT_09 => X"001567FC00F87F7730FE3789D420FB8FB00000000008E371EE72FF7FD9FE77E9",
      INIT_0A => X"C3FEFF1DFAAF7BC1180000002011D2F006FC7F77E1FE2F9D50207BAF68000000",
      INIT_0B => X"A6040000000FB7FE30757DEBC7DEFF1FF9BE5BE0040000000017DB7F1E7E7F7B",
      INIT_0C => X"5E3B79DBF6DEF73FF5D1FBA3C8000000001FFE7E00BF79FBDADEFF3FF5B0EBE2",
      INIT_0D => X"F4F3FFE29100001003DB3EFD3A7371326ECEF73FF4D3FF82BE000000005BB6FE",
      INIT_0E => X"741173F87E77F9E20CEFFF7BF2E3FFFAF900004007B2367C3073F1321ACFF73F",
      INIT_0F => X"FFF3FC7AD2F7F9F82500000BFA92910E247F79C2E3EBFA7AD2F7F9F8E6000200",
      INIT_10 => X"3C40206FF3C30DF4FD67FB83FFF3FC7AD1F7F9F97000003FFC46BE7D1F657BC3",
      INIT_11 => X"4177FFEBFF5FFF7EEEFFF9FB12500FE7EE4017EDFD77FF87DFFBFF7EE6FFF9FB",
      INIT_12 => X"ACBBF9FF2804006078005F7FF67F7EFFFF5FFF1EA6BBF9FE15003D7774C008EF",
      INIT_13 => X"000034E02FBFFCC3FFDFF7CE88C3F9FF3D28C0004980C97FC6D9FE7FFFDFFF1E",
      INIT_14 => X"C7FFFFCE5851F9FFE30A484DEF000103F9CD79FBE7DFF7CE48D1F9FF580E18F2",
      INIT_15 => X"1D953273D2AAC75439A27BDDC37FFFCA77DFFF7F6CC3C135FC780099EDF979F7",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => addra(15),
      I2 => addra(14),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BC33E77C000000082008400000000000007FA03DB403F5780000000820084000",
      INIT_01 => X"202810800000000000FFD417AC63E67800000008200808800000000000FF901F",
      INIT_02 => X"01FF201BFE9583F00000000800040B800000000001FFC81FA427827800000008",
      INIT_03 => X"0000000800021FE80000000001FF189DFE8542F00000000800041F8800000000",
      INIT_04 => X"0000000003FF011DCD8020F00020000800021E600000000003FF381DDD8060F8",
      INIT_05 => X"F57000F00000000800031C200000000003FD501DF540A0F80000000808021C20",
      INIT_06 => X"000108100000000007F6060DEB7014F004000008000108200000000003FFC11D",
      INIT_07 => X"07FC8B1DE27980F000000008000088110000000007FE400FFAF0B4F000000008",
      INIT_08 => X"012000080000D809000000000FFF020D63E1CBC0000000080000D81900000000",
      INIT_09 => X"000000001DFE241761FDE160000000080000F80C000000000DFF700F63F9E2E0",
      INIT_0A => X"6BF9F820000000000100F806000000001FFEA42F69F9F8800100000000007804",
      INIT_0B => X"00007802000000003EFE541D6AFDFA000000000001007806000000003FFF0431",
      INIT_0C => X"7FFE487167F8EF000000000400006803000000007FFE7A1963FDEF0000000000",
      INIT_0D => X"0810000400002001000000007DFFD031E7E8EF00000000040000600100000000",
      INIT_0E => X"00000000FFFEC609EFFBC3A0081000040000200100000000FFFEA309CFE9EB00",
      INIT_0F => X"AFD0C0E0000000040000300000000000FFFEEA19CED8C0C00000000400001000",
      INIT_10 => X"00010C0000000001FFFECC23EFC9C1E0000000040400380000000000FFFE6839",
      INIT_11 => X"FFFE8429FFE9C070043000000001060000000001FFFEC221E8E1C0F000300000",
      INIT_12 => X"000000020005012000000003FFFECD31FFE3C03000000000000503E000000001",
      INIT_13 => X"00000003FFFF4025FDE3C0B8000000020001003000000003FFFEA021BFE3C088",
      INIT_14 => X"FEE3E020001000021008001800000007FFFF2B19FEF3E0380010000210000018",
      INIT_15 => X"000C000C00000007FFFC4401FFE3E028001000021008000C00000007FFFE231D",
      INIT_16 => X"FFFEF0017DF3800804300000200C00040000000FFFFFA205FEEBE0AC00300000",
      INIT_17 => X"00300001040600040000001FFFFF7013FFE7801804100001000600040000000F",
      INIT_18 => X"0000003FEFFF4030FFE7800C00100001140E00040000001FFFFF622CFEE78018",
      INIT_19 => X"FFBB00180C900000824980000000003FFEFF00037FEF001C00000001104F0004",
      INIT_1A => X"8A4080020000007FF7FF4011FFB900382C900000824880020000007FFBFF5023",
      INIT_1B => X"FFFF0007D7DC00180C500000817000020000007FFFFF80052FA900380C100000",
      INIT_1C => X"5E70000040200003000001FFFFFFE006FF1800383E40000041200003000000FF",
      INIT_1D => X"000003FFFFFFD007BF980218EEF0000040800013000001FFFFFFC007F7182028",
      INIT_1E => X"1F980038FFA000000250001F000007FFFFFFC0885F184010DFF0000002900017",
      INIT_1F => X"0140001E000007FFFFF7E8081F900038DFA000000050000F000007FFFFF7C80A",
      INIT_20 => X"FFFFF81E5F709038BFF000000000000E00000FFFFFFF88079E1880389EF00000",
      INIT_21 => X"FFB0000000A0000400000FFFFFFF401C1F901038FFE000000020000600000FFF",
      INIT_22 => X"00001FFFFFFDA4341C70E819FFF000000000000600000FFFFFFD84341C309038",
      INIT_23 => X"0CF00078FF7000000010040E00001FFFFDFD00361C201831FFE000004010040E",
      INIT_24 => X"0000040E00001FFFEFFBCB7724F00061F77000000000041E00001FFFFFF97877",
      INIT_25 => X"FFF9C67724F02061FFE00000A028000E00001FFFEFFB803764F00061FF700000",
      INIT_26 => X"FCE000008000000E00003FFFFFF9DA76A5700061FEE000008028000E00003FFF",
      INIT_27 => X"00003FFFFFFB95BFC4F000F1FCE000008000000E00003FFFFFFAD3BF84F000E1",
      INIT_28 => X"DCF008E1FCC000000800001C00007FFFFFFBE37D9C6000F1F9A000000820001C",
      INIT_29 => X"0800019800007FFFFEF9AEB4706000F1FCE000010000001C00007FFFFFF8BF73",
      INIT_2A => X"FFF1F7E1405001F0FBC00001040081B800007FFFF7F1EFFC946000F0FDE00001",
      INIT_2B => X"F8800000040200700000FFFFFFF1FEF7205000F0FBC00001000001380000FFFF",
      INIT_2C => X"0001FFFFFEFB8FACC9E001F9FDC00000008600700001FFFFFFF5EF9E20E000F1",
      INIT_2D => X"78C003F8F9800002088C01E00003FFFFFFFBFFF9A9E003F9FB4000020AEC00E0",
      INIT_2E => X"048003E00007FDFEFFBA77FAD8F003F8FF800002008803E00003FDFFFFEBFEE3",
      INIT_2F => X"FFFFFF62286207F179800002048007C00007FFFFFFFBFFFCADF003F97F800002",
      INIT_30 => X"F900000007800600000FFF7FFFFFFF367D400BF1FC800002078007000007FFFF",
      INIT_31 => X"000E3FFFFFFFFCE1F1C00FF0F900000007800E00000FFFFFFFFBF9FCA5C007F9",
      INIT_32 => X"C3E01E74F900000001000A00001E3EFFFFDFFFD8D2E037F0FF00000003800E00",
      INIT_33 => X"00000E00001D1EFFFFFFDDF8BFF89EC4FE00000000000A00001C1FFFFFFFFBFD",
      INIT_34 => X"FFFFE4FB5CFC1D57FA00000400000E00003C4F7FFFFFF6FA09FC3CE5FE000004",
      INIT_35 => X"FA00000400001600003817BFFFFEF67A5DFC3D99FA00000400001E000038067F",
      INIT_36 => X"007017FFFFFEFFF0F27F3811FC0000040000360000790FFFFFECFAECA67E3911",
      INIT_37 => X"FE3FFB10F800000400003400007244FFFFEE87FDE23ED840E800000400003400",
      INIT_38 => X"0000300100F0001FFFFF3D3EAE7FFA00C00000040000360000F001BF7FE67FFA",
      INIT_39 => X"FFFE498E1A2FBC03B80000040000180100E1406FFFFB390A667FFA0378000004",
      INIT_3A => X"9800000400001E0601D300FFBFEFB58FBA3FFE239800000400001A0200E388FF",
      INIT_3B => X"01C381309FFC650C725FF8E39800000400003F1C01C1017017EC418C181F7A23",
      INIT_3C => X"C27FFA411000000000000FB001C0204307FE870EFBFFFC011800000000000F90",
      INIT_3D => X"000083E00382002003FBBF1F52BFF84310000000000007E00341600103F3971D",
      INIT_3E => X"01FC1F3D6BFFF80B00000000400003800382000003EC4E1F8FFFE04300000000",
      INIT_3F => X"1000000400000000038B000001F9DF3D73FDD009000000004000000003820000",
      INIT_40 => X"0382B08005FF7F30CEFFF91910000004000000000380000005F77B354FFDF019",
      INIT_41 => X"25FBE01910000004000000000300000001B5FDB51BFFA1131000000400000000",
      INIT_42 => X"0000000007A0000001F7F52645FFF20030000004000000000381000001F7FFA4",
      INIT_43 => X"0FF7F30F77FFE0002000000400000000034000000BF57CA681FFF20018000004",
      INIT_44 => X"000000000000000007C008000FF5FB8F21FFE000000000000000000007C00800",
      INIT_45 => X"07C01C00FFF7E98F99FF80000000000000000000039000007FF5D98EC5FFE002",
      INIT_46 => X"4DFFC220900000021000000003F00800FF9BF18F87FFE2201000000010000000",
      INIT_47 => X"1116200003E01001FF0BDB8F5DFF9004000000021014200003E00C01DF8EDB8E",
      INIT_48 => X"8B1BF38F66FF8000100000020106600003F00001CF19FB8E13FEC00000000002",
      INIT_49 => X"000000010C00600003FC80038A1BFB87C2FF8400000000020104600003F80003",
      INIT_4A => X"03F00006801B278F13FF8000000000010480600003F40002081B7F8F80FF8040",
      INIT_4B => X"1CFF8403800000010248400003F80404081BFFC76EFF80000000000104C86000",
      INIT_4C => X"004C000003FC0808083FFD8711FF8000000000010248000003F00004083B7DC7",
      INIT_4D => X"1838FFCF5D7FB80100000000103E000003F80008083F7FCF647FB40100000001",
      INIT_4E => X"00000000800F000003ED0018383AFFCFD9FFB90700000000803E000003F40408",
      INIT_4F => X"01FC00102B71EFCF227FF80200000000801F800001FF00103D38FFCF02FFF803",
      INIT_50 => X"B8FFFE460000003F8807E00001FC00300FF5F3C7147FFA02000000008887C000",
      INIT_51 => X"4C04000000FE0820DFC33FCF527FD786000003FE8806A00000FE0830CFE6BFCF",
      INIT_52 => X"F7805FE799BF7E06007FFFFF4800000000FC0060CFC3BFCF893FE4460007FFFE",
      INIT_53 => X"07FFFFFF20004010007E00E0F7803FE7C17FE60603FFFFFF2000400000FE00E0",
      INIT_54 => X"007E81C0FF811FEF80BFBF0C3FFFFFFF20020000007E08E0FFA03FE6A37FAF0E",
      INIT_55 => X"A43FFE1C7FFFFFFFF0038400007F00C0FF01AFE7A8BFFF0C7FFFFFFF80030009",
      INIT_56 => X"F0010080007F03C0FF81AFE7887FFA087FFFFFFFF0038480007F23C0FF01B7E7",
      INIT_57 => X"FB80EFE3F5BFFC387FFFFFFFF8014000007FE7C0FF80FFE7B4FFFE187FFFFFFF",
      INIT_58 => X"FFFFFFFFFC014260007BF7C1F980EEE38A7FFC38FFFFFFFFF80140000077F3C1",
      INIT_59 => X"007FF7E1EC81E7E3815FB878FFFFFFFFFC01E270007FF3C1EC81E7E3F45FF878",
      INIT_5A => X"AA7FFABAFFFFFFFFFE03E11F007FF7C1EC07DFF3851FF8DAFFFFFFFFFE01E21E",
      INIT_5B => X"FF83F80F006FFF80944BFFF3809FE9D8FFFFFFFFFF83F10F007FFFC1DC47EFF1",
      INIT_5C => X"1877FFF19A3FE7F8FFFFFFFFFFC7F8AF003FFF809E5BFFE3D01FE3F8FFFFFFFF",
      INIT_5D => X"FFFFFFFF3FF4FC87001FFFE0007FFFB1D11FC7F8FFFFFFFFBFE7FC87000FFF00",
      INIT_5E => X"003FFFF0006FFFF1C09FC7F8FFFFFFFF3FF4FC87003FFFF0007FFFF142DFC7F8",
      INIT_5F => X"594F3FF0FFFFFFF718F8382301FFFFD0007F7F705A4F9F78FFFFFFFF1FF83C43",
      INIT_60 => X"14FC0031FFFFFFC000FAFFE2D09E7FF8FFDFFFFF18FC18217FFFFFC000FEFFC0",
      INIT_61 => X"F1FFFFC39961FFF9FFDFDB360EBE0011FFFFFFD020FBFFE25D0EFFF8FFDF77FE",
      INIT_62 => X"2CC810162F0F0001FFDDFFC0FFFFFFC38A03FFF921C829120F9F0011FFF9FFD0",
      INIT_63 => X"FFFC7FF1FFFF8FE3C45FFFF01201570A6D00000DFFDCFFC1FFFF1FC3F967FFF0",
      INIT_64 => X"CCEFFFF04109020470001C0FFFDC3FD1FFFF1F83E12FFFF02001020C6E00000F",
      INIT_65 => X"F1FFFF01FFDC1F91FFFFFF87DA0FFFE1C109060070FFFE03FFDC1FF1FFFF3F87",
      INIT_66 => X"FFFFCFC7CCA5FFF20104A601C7FFFFF0FFDC1FA1FFFFBF87C10FFFF30108DE00",
      INIT_67 => X"018580010FFFFFFEFFD81FA3FFFFFF07FA64F7E20105960187FFFFF4FFD81FA1",
      INIT_68 => X"FFDC1F83FFFFCF87CA4066EE00A095001FFFFFFEFFD81FA3FFFF9F87D4A0FEFE",
      INIT_69 => X"FC001486004008007FFFFFFEFFDE1F03FFFF9F87C9A815CE00C019003FFFFFFF",
      INIT_6A => X"FCFFFFFFFFDC4E27FFFE1387E00011C200400800F9FFFFFFFFDC1F23FFFE8987",
      INIT_6B => X"FFFE0F33F4100FF000009603E3FFFFFFFFDC4E27FFFE0187CCF81FC000000600",
      INIT_6C => X"0001B40767FFFFFFFFBD0C0FFFFE03A3EC000FF00000B607E7FFFFFFFFBC0C2F",
      INIT_6D => X"FFB7F01FFFFF0FD3C4281BF80003400E0FFFFFFFFFBFA00FFFFF07D3F2E01FF8",
      INIT_6E => X"8F701E212000C83FFFFFFFFFFF9FF03FFFFF07C187401A718002401FFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFDCF87FFFFF07A104701C013000D07FFFFFFFFFFFDFD43FFFFF07B1",
      INIT_70 => X"7FFD461014880800780C20FFFFFFFFFFFFBCF87FFFFF077007F01800F800507F",
      INIT_71 => X"000483FF3FFFFFFFFFE4DBE00000070005880800080C01FF7FFFFFFFFFF4F800",
      INIT_72 => X"FFCDD3FFE0000E300E1008010000A7FF3FFFFFFFFFC4DBFE00000F3006D00800",
      INIT_73 => X"1A480801F8115FFF1FFFFFFFFFEFD9FC00001E3805900801F0114FFF1FFFFFFF",
      INIT_74 => X"1FFFFFFFFFEFD1F000001FB01A300801F813DFFF1FFFFFFFFFEFD9FC00009F38",
      INIT_75 => X"00003C3019090844F8417F1F1FFFFFFFFFDFD1E00000197010B00804F815FFFF",
      INIT_76 => X"38437E070FFFFFFFFFB7DA0000021FB0052000447843FF0E1FFFFFFFFFD9D100",
      INIT_77 => X"FFCAD2060FBC3FB008401000105FFE070FFFFFFFFFBED20000023FB002040046",
      INIT_78 => X"00041000013DFE130BFFFFFFFFDAD03FFFFC1FB0018C1000011FFE1303FFFFFF",
      INIT_79 => X"81FFFFFFFDF3E8FFFFFC7FF00E481000013DFE1309FFFFFFFFD2D07FFFFC1FB0",
      INIT_7A => X"FE681FFF84E208000701FE03801FFFFFDEFAC0FFCFF83FF1810800000131FE03",
      INIT_7B => X"0F00FE63C00FFFFF6B40D40001083FBFC11010000F00FE03800FFFFF1F918380",
      INIT_7C => X"0000000020091FFFFA9A94000F00FEF3C00FFFFF2000000000011FF7CA051410",
      INIT_7D => X"FB29900101003C7BC003FFFD000001000001FFFFFA49D4010F007CF3C007FFFF",
      INIT_7E => X"C003FFFF010001400003FF7BF023F00100003C3BC003FFFF000003000003FFDF",
      INIT_7F => X"0003DF3BFA09A00000001C018003FFFA180000000003EEEBFE49E00180003C11",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5558450156AAAAAAA9AAAAAAAAFAAAAFEAAAAAAFFFEAFFFAAAAAAAAAAAAAAAAA",
      INIT_01 => X"A96AAAAAAAEEAAAFEAAAAAABFFAAFFFA9AAAAAAAAAAAAAAAAA9AAAA554551965",
      INIT_02 => X"EAAA6AABFEAAFFFAAAAAAAAAAAAAAAAAA6AA9AA1545116655540108146AAAAAA",
      INIT_03 => X"AAAAAAAAAAAAAAA9AAAAAA9155951525554D404146AAAAAAA96A6AAAAAAEAAAF",
      INIT_04 => X"AAAAAAA5A5A829255544100156AAAAAAA9656AAAAAAAAABFAAA9596BFAAABFFA",
      INIT_05 => X"5550002556AAAAAAA9656AAAAABAAABFAAAA555AEAAABBFEAAAAAAAAAAAAA6AA",
      INIT_06 => X"A5656AAAAAAA9AAEAAAA555AEAAAFBFEAAAAAAAAAAAAAAAAAAAAAA55A5A42926",
      INIT_07 => X"AA6A555AAAAAEBEE95AA6AAAAAAAAAAAAAAAAAA6955525295542045456AAAAAA",
      INIT_08 => X"AAAAAAAAAAAAAAAAA6AAAA96665529655547110156AAAAAAA5656AAAAAAA5AAA",
      INIT_09 => X"AAAAAA965515196A5553006156AAAA9AA569AAAAAAA95AAAAA5A9556AAAEAAEA",
      INIT_0A => X"5547002156AAA69A95AAAAAAAAA55AAAAA9A9556AEBAAAEAAAAAAAAAAAAAAAAA",
      INIT_0B => X"95AAAAEAAAA55AAAAA969556BEBAAAAAAAAAAAAAAAAAAAAAAAAAAA5945555569",
      INIT_0C => X"AAA69555BEAAA6AAAAAAAAAAAAAAAAAAAAAAA95505451165555640116AAAA55A",
      INIT_0D => X"6AAAAAAAAAA9AAAAAAAAA915015101A5555210256AAAA55A91AAAAAAAAA55AAA",
      INIT_0E => X"AAAAA9554151015555564421AAAAA56A56AAAAAAAA956AAAAAA5A555AAAAAAAA",
      INIT_0F => X"55521011AAAA956A56AAAAAAAA956AAAAAAAA555AAAAAAAA0AAAAAAAAAAAAAAA",
      INIT_10 => X"56AAAAAAAA956A6AA9AAA555AAAAAAAA02AAAAAAAAAAA6AAAAAAA90500000055",
      INIT_11 => X"A9AAA5156AAAAAAA01AAAAAAAAAA9AAAAAAAA90501000055555310116AAA956A",
      INIT_12 => X"11AAAAAAAAAAAAAAAAAAA90501504055555600616AAA956A5ABEAAAAAA956A6A",
      INIT_13 => X"AAAAA9044140405555530015AAAA95AAAAFFAAAAAA956A6AA9AAA5556ABAAAAA",
      INIT_14 => X"55530001AAAA95AAABFEAAAAAA55695AE9AAA555AABAAAAAC12AAAAAAAAAAAAA",
      INIT_15 => X"AFFAAAAAAA55A95AA96AA555AABAAAAA5C1AAAAAAAAAAAAAA6AAA92404514055",
      INIT_16 => X"A96AA556AABAAAAA2C4AAAAAAAAAAAAAAAAAA8140410400055520001AAAA95BA",
      INIT_17 => X"1356AA9AAAAAAAAAAAAAA9140000400155548001AAAE56BAAFEAAAAAAA55A956",
      INIT_18 => X"AAAAA9140000400155519005AABE56BAAEA6AAAAAA55A556A95AA5AAAABAAAA6",
      INIT_19 => X"55518005AABE5ABAAA96AAAAAA95A556A95AA9AAAABAAAA5079AAAAAAAAAAAAA",
      INIT_1A => X"AA56AAAAAA95A556A95AA9AAAAAAAAA51092AAAAAAAAAAAAAAAA996410010001",
      INIT_1B => X"A95AA9AAAAAAAAA50478AAAAAAAAA9AAAAA555646000000555644085AAFEAAFA",
      INIT_1C => X"0178AAAAAAAA9AAAAA9565A56040000555A54045AAFEAAFAA956AAAAAA95A556",
      INIT_1D => X"959AA8A9605000159550C055AABEABFAAA5AA6AAAA959556A956AAAAAAAAAAA5",
      INIT_1E => X"A694C015AABEAFFAAAAAA6AAAAA69556A956AAAAAAAAAAAA01526AAAAAA6AAAA",
      INIT_1F => X"AAAAA5AAAAAA9556A956AAAAAAAAAAAA52446AAAAAAAAAA55566686514540156",
      INIT_20 => X"A955AAAAAAAAAAAA1069AAAAAAAAA955555A9A9500000559A954C115AABAAFFA",
      INIT_21 => X"44475AAAA6AA965555A55A900000559A55584115AABABFFAAAAAA5AAAAAA9556",
      INIT_22 => X"56569AAA905556595558C095AAAABFEAAEAAA5AAAAAA9556A556AAAAAAAAAAAA",
      INIT_23 => X"9AA88044AAAAABBAAAAAA9AAAAAA9556A556AAAAAAAAAAAA146290AAAA555695",
      INIT_24 => X"AAAAA9AAAAAAA956A556AAAAAAAAAAAB5445541AA5599595959A5AAAAA6A5655",
      INIT_25 => X"A55AAAAAAAAAAAAA9219D4006AAA96AA956AAAAA9955955555940100AAAAAAAA",
      INIT_26 => X"A018E0000AAAAAAA9A696AAA5A6995555A910104AAAAAAAAAAAAA9AAAAAAA956",
      INIT_27 => X"AAAAAAAAA59A56AA92000400AAAA5AAAAAAAAAAAAAAAAA56A56AAAAAAAAAAAAA",
      INIT_28 => X"10000500AAA9556AABEAAAAAAAAAAA56956AAAAAAAAAAAAA251A5688000000A6",
      INIT_29 => X"AFEAAAAAAAAAAA56956AAAAAAAAAAAAA15A069A8E20000000005AAAAAAA9AAA4",
      INIT_2A => X"95AAAAAAAA9AAAAA47064504AB38C9210891016AAAAA640101001000AAA9555A",
      INIT_2B => X"55541D0000004010000010485220884100004001AAA5595AAFFAEAAAAAAAAA56",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D06C180000000007DFF7BFFF0000000000005FC2D00C0A0000000007DFF7BFFF",
      INIT_01 => X"DFD7EF7F0000000000002BE0D03C190000000007DFF7F77F0000000000006FE0",
      INIT_02 => X"0000DFE080087C0000000007FFFBF47F00000000000037E0D8187D0000000007",
      INIT_03 => X"00000007FFFDE017000000000000E7608008BC0000000007FFFBE07700000000",
      INIT_04 => X"000000000000FEE09200DE0000000007FFFDE01F000000000000C7E082009E00",
      INIT_05 => X"8A807E0000000007FFFCE01F000000000002AFE08A805E0000000007F7FDE01F",
      INIT_06 => X"FFFEF00F000000000001F9F090802A0000000007FFFEF01F0000000000003EE0",
      INIT_07 => X"000374E081800A0000000007FFFF700E000000000001BFF081000A0000000007",
      INIT_08 => X"00000007FFFF2006000000000000FDF08010000000000007FFFF200600000000",
      INIT_09 => X"000000000201DBE88000008000000007FFFF00030000000002008FF080000100",
      INIT_0A => X"8000000000000007FEFF0001000000000001DBD08000004000000007FFFF8003",
      INIT_0B => X"FFFF8001000000000101ABE28100000000000007FEFF8001000000000000FBCE",
      INIT_0C => X"0001B78E8000100000000003FFFF800000000000000185E68000100000000007",
      INIT_0D => X"00000003FFFFC0000000000002012FCE0000100000000003FFFF800000000000",
      INIT_0E => X"00000000000139F600003C0000000003FFFFC0000000000000015CF600001400",
      INIT_0F => X"00003F0000000003FFFFC00000000000000115E601003F0000000003FFFFE000",
      INIT_10 => X"FFFEF00000000000000133DC00003E0000000003FBFFC00000000000000197C6",
      INIT_11 => X"00017BD600003F8000000003FFFEF8000000000000013DDE07003F0000000003",
      INIT_12 => X"00000001FFFEFEC000000000000132CE00003FC000000003FFFEFC0000000000",
      INIT_13 => X"000000000000BFDA02003F4000000001FFFEFFC00000000000015FDE00003F70",
      INIT_14 => X"01001FD000000001FFF7FFE0000000000000D4E601001FC000000001FFFFFFE0",
      INIT_15 => X"FFF3FFF0000000000003BBFE00001FD000000001FFF7FFF0000000000001DCE2",
      INIT_16 => X"00010FFF82007FF000000001DFF3FFF80000000000005DFA01001F5000000001",
      INIT_17 => X"00000000FFF9FFF80000000000008FED80007FE000000000FFF9FFF800000000",
      INIT_18 => X"000000001000BFCD00007FF000000000EFF1FFF80000000000009DD101007FE0",
      INIT_19 => X"E004FFE0000000007FB67FFC000000000100FFFC8000FFE000000000EFB0FFF8",
      INIT_1A => X"77BF7FFC000000000800BFEFE006FFC0000000007FB77FFC000000000400AFDD",
      INIT_1B => X"0000FFF8F803FFE0000000007F8FFFFC0000000000007FFAF006FFC000000000",
      INIT_1C => X"000000003FDFFFFC0000000000001FF19007FFC0000000003FDFFFFC00000000",
      INIT_1D => X"0000000000002FF00807FFE0000000003FFFFFEC0000000000003FF01807DFD0",
      INIT_1E => X"8807FFC0000000003DEFFFE00000000000003F618807BFE0000000003DEFFFE8",
      INIT_1F => X"3EFFFFE000000000000017E1880FFFC0000000003FEFFFF000000000000037E1",
      INIT_20 => X"000007E0080F6FC0000000003FFFFFF000000000000077E008077FC000000000",
      INIT_21 => X"000000003F7FFFF8000000000000BFE0080FEFC0000000003FFFFFF800000000",
      INIT_22 => X"0000000000025BD0080F17E0000000003FFFFFF80000000000027BD0080F6FC0",
      INIT_23 => X"080FFF80000000007FFFFBF0000000000202FFD0081FE7C0000000003FFFFBF0",
      INIT_24 => X"7FFFFBF00000000010043490080FFF80080000007FFFFBE00000000000068790",
      INIT_25 => X"00063990480FDF80000000007FDFFFF00000000010047FD0080FFF8000000000",
      INIT_26 => X"000000007FFFFFF00000000000062590480FFF80000000007FDFFFF000000000",
      INIT_27 => X"0000000000046A50280FFF00000000007FFFFFF00000000000052C50480FFF00",
      INIT_28 => X"000FF70000000000FFFFFFE00000000000041C92401FFF0000000000FFDFFFE0",
      INIT_29 => X"FFFFFE60000000000106515B0C1FFF0000000000FFFFFFE0000000000007409C",
      INIT_2A => X"000E081C402FFE0000000000FFFF7E4000000000080E1012481FFF0000000000",
      INIT_2B => X"00000001FFFDFF8000000000000E0108402FFF0000000000FFFFFEC000000000",
      INIT_2C => X"0000000001047050001FFE0000000001FF79FF8000000000000A1040401FFF00",
      INIT_2D => X"003FFC0000000001F773FE000000000000040004001FFC0000000001F713FF00",
      INIT_2E => X"FB7FFC000000020100458804000FFC0000000001FF77FC000000020000140114",
      INIT_2F => X"00000091101DF80000000001FB7FF8000000000000040000000FFC0000000001",
      INIT_30 => X"00000003F87FF80000000080000000C0003FF40000000001F87FF80000000000",
      INIT_31 => X"0001C00000000112003FF00000000003F87FF0000000000000040002403FF800",
      INIT_32 => X"201FE00000000003FEFFF0000001C10000200023201FC80000000003FC7FF000",
      INIT_33 => X"FFFFF0000002E100000000040007600000000003FFFFF0000003E00000000000",
      INIT_34 => X"000000022003E00000000003FFFFF0000003B08000000003B003C00000000003",
      INIT_35 => X"00000003FFFFE0000007E840000100048003C00000000003FFFFE0000007F980",
      INIT_36 => X"000FE800000100022000C00000000003FFFFC0000006F000001300031001C000",
      INIT_37 => X"0000000000000003FFFFC000000DBB00001170002001200000000003FFFFC000",
      INIT_38 => X"FFFFC000000FFFE00000C2035000000000000003FFFFC000000FFE4080198001",
      INIT_39 => X"0001B601E000400000000003FFFFE000001EBF900004C6068000000000000003",
      INIT_3A => X"00000003FFFFE001002CFF0040104A000000000000000003FFFFE001001C7700",
      INIT_3B => X"003C7ECF60039A000000000000000003FFFFC003003EFE8FE813BE0200008000",
      INIT_3C => X"1000000000000007FFFFF00F003FDFBCF80178000000000000000007FFFFF00F",
      INIT_3D => X"FFFF7C1F007DFFDFFC0440002000000000000007FFFFF81F00BE9FFEFC0C6800",
      INIT_3E => X"FE03E0009000000000000007BFFFFC7F007DFFFFFC13B0005000000000000007",
      INIT_3F => X"00000003FFFFFFFF0074FFFFFE0620020002000000000007BFFFFFFF007DFFFF",
      INIT_40 => X"007D4F7FFA0080010000000000000003FFFFFFFF007FFFFFFA08840080020000",
      INIT_41 => X"0004000000000003FFFFFFFF00FFFFFFFE0A00000000000000000003FFFFFFFF",
      INIT_42 => X"FFFFFFFF005FFFFFFE0800000800000000000003FFFFFFFF007EFFFFFE080000",
      INIT_43 => X"F00800000000000000000003FFFFFFFF00BFFFFFF40A00001800000000000003",
      INIT_44 => X"00000003FFFFFFFF003FF7FFF00A0000C400000000000003FFFFFFFF003FF7FF",
      INIT_45 => X"003FE3FF000800008000000000000003FFFFFFFF006FFFFF800A000080000000",
      INIT_46 => X"8400000000000001FFFFFFFF000FF7FF00040000E400000000000003FFFFFFFF",
      INIT_47 => X"FEEFDFFF001FEFFE000400008400000000000001FFEFDFFF001FF3FE00010000",
      INIT_48 => X"000400000000000000000001FEFF9FFF000FFFFE000600012401000000000001",
      INIT_49 => X"00000000FFFF9FFF00037FFC000400000800000000000001FEFF9FFF0007FFFC",
      INIT_4A => X"000FFFF80004C0006000000000000000FF7F9FFF000BFFFC0004800050000000",
      INIT_4B => X"8200000000000000FFB7BFFF0007FBF8000400004200000000000000FF379FFF",
      INIT_4C => X"FFB3FFFF0003F7F0000002006200000000000000FFB7FFFF000FFFF800048200",
      INIT_4D => X"00070000C000000000000000EFC1FFFF0007FFF0000080004200000000000000",
      INIT_4E => X"000000007FF0FFFF0012FFE00005000060000000000000007FC1FFFF000BFBF0",
      INIT_4F => X"0003FFE0000E100040000000000000007FE07FFF0000FFE00007000070000000",
      INIT_50 => X"010000000000000077F81FFF0003FFC0000A0000890000000000000077F83FFF",
      INIT_51 => X"33FBFFFF0001F7C0003CC000210000000000000077F95FFF0001F7C000194000",
      INIT_52 => X"007FA000210000000000000037FFFFFF0003FF80003C40006400000000000000",
      INIT_53 => X"000000001FFFFFEF0001FF00007FC00023000000000000001FFFFFFF0001FF00",
      INIT_54 => X"00017E00007EE0006D400000000000001FFDFFFF0001F700005FC00145000000",
      INIT_55 => X"62000000000000000FFC7BFF0000FF0000FE500031000000000000001FFCFFF6",
      INIT_56 => X"0FFEFF7F0000FC00007E500064800000000000000FFC7B7F0000DC0000FE4800",
      INIT_57 => X"007F1000028000000000000007FEBFFF00001800007F00002880000000000000",
      INIT_58 => X"0000000003FEBD9F00040800007F1100448000000000000007FEBFFF00080C00",
      INIT_59 => X"00000800007E1800388000000000000003FE1D8F00000C00007E180008800000",
      INIT_5A => X"548000000000000001FC1EE00000080000782000720000000000000001FE1DE1",
      INIT_5B => X"007C07F0001000000034000039C0000000000000007C0EF00000000000381000",
      INIT_5C => X"00080000544000000000000000380770000000000024000023C0000000000000",
      INIT_5D => X"00000000C00B0378002000000000000038C00000000000004018037800300000",
      INIT_5E => X"00000000001000003340000000000000C00B0378000000000000000031000000",
      INIT_5F => X"20C0000000000000E007C7DC00000000000080001460000000000000E007C3BC",
      INIT_60 => X"E003FFCE00000000000000002340000000000000E003E7DE0000000000000000",
      INIT_61 => X"0000000030800000000000C1F041FFEE00000000000000001270000000000001",
      INIT_62 => X"000000E1F0F0FFFE002000000000000031800000000000E1F060FFEE00000000",
      INIT_63 => X"000000000000700018E000000C0000F1F0FFFFF2002000000000E00006100000",
      INIT_64 => X"2B0000003E0001FBFFFFFFF0002000000000E00018C000001E0001F3F1FFFFF0",
      INIT_65 => X"FFFFFFFE00200000000000000C7000003E0001FFFFFFFFFC002000000000C000",
      INIT_66 => X"000030000B200001FE1841FFFFFFFFFF002000000000400038E00000FE0001FF",
      INIT_67 => X"FE1A63FFFFFFFFFF002000000000000004300801FE1861FFFFFFFFFF00200000",
      INIT_68 => X"002000000000300029A01911FF1F63FFFFFFFFFF002000000000600028600101",
      INIT_69 => X"08700B39FFBFF7FFFFFFFFFF00200000000060000E300A31FF3FE7FFFFFFFFFF",
      INIT_6A => X"FFFFFFFF002000000001EC0009E00E3DFFBFF7FFFFFFFFFF0020000000017600",
      INIT_6B => X"0001F0000860100FFFFFEFFFFFFFFFFF002000000001FE000320003FFFFFFFFF",
      INIT_6C => X"FFFFCFFFFFFFFFFF004000000001FC0009E0100FFFFFCFFFFFFFFFFF00400000",
      INIT_6D => X"004000000000F00010100007FFFFBFFFFFFFFFFF004000000000F8000D080007",
      INIT_6E => X"009001DFFFFF3FFFFFFFFFFF006000000000F80000B0018FFFFFBFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFF002300000000F800141803FFFFFF3FFFFFFFFFFF002000000000F800",
      INIT_70 => X"0000B8000E1007FFFFF3FFFFFFFFFFFF004300000000F800041007FFFFFFBFFF",
      INIT_71 => X"FFFBFFFFFFFFFFFF001B00000001F800045007FFFFF3FFFFFFFFFFFF000B0000",
      INIT_72 => X"003200000001F000141007FEFFFFFFFFFFFFFFFF003B00000001F000011007FF",
      INIT_73 => X"051007FE07FFFFFFFFFFFFFF001000000001E000045007FE0FFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF001000000001E000040007FE07FFFFFFFFFFFFFF0010000000016000",
      INIT_75 => X"0001C000041007FF07BFFFFFFFFFFFFF002000000001E000041007FF07FBFFFF",
      INIT_76 => X"C7BFFFFFFFFFFFFF004000000001E00004000FFF87BFFFFFFFFFFFFF00200000",
      INIT_77 => X"003100000003C00000180FFFEFBFFFFFFFFFFFFF004100000001C00004800FFF",
      INIT_78 => X"02080FFFFFFFFFEFFFFFFFFF002100000003E00000000FFFFFFFFFEFFFFFFFFF",
      INIT_79 => X"FFFFFFFF020000000003800002000FFFFFFFFFEFFFFFFFFF002100000003E000",
      INIT_7A => X"0197E000020807FFFFFFFFFFFFFFFFFF210120003007C00002080FFFFFFFFFFF",
      INIT_7B => X"FFFFFF9FFFFFFFFF94BF0BFFFEF7C00002080FFFFFFFFFFFFFFFFFFFE060007F",
      INIT_7C => X"FFFFFFFFDFF6E00002080FFFFFFFFF0FFFFFFFFFDFFFFFFFFFFEE00002080FFF",
      INIT_7D => X"00000FFEFFFFFF87FFFFFFFFFFFFFEFFFFFE000002080FFEFFFFFF0FFFFFFFFF",
      INIT_7E => X"FFFFFFFFFEFFFEBFFFFC000402080FFEFFFFFFC7FFFFFFFFFFFFFCFFFFFC0020",
      INIT_7F => X"FFFC000402001FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFC001402081FFE7FFFFFEF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_mydogs_greyscale_4of4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.rom_mydogs_greyscale_4of4_bindec
     port map (
      addra(2 downto 0) => addra(15 downto 13),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(2 downto 0) => addra(15 downto 13),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      \douta[0]\(0) => ram_douta,
      \douta[1]\(0) => \ramloop[2].ram.r_n_0\,
      \douta[2]\(1) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[3].ram.r_n_1\,
      \douta[2]_0\(0) => \ramloop[4].ram.r_n_0\,
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(15),
      I1 => ena,
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[3].ram.r_n_1\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\ramloop[4].ram.r\: entity work.\rom_mydogs_greyscale_4of4_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => ram_ena_n_0,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_mydogs_greyscale_4of4_blk_mem_gen_top;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_4of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "rom_mydogs_greyscale_4of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      douta(2 downto 0) => douta(2 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_mydogs_greyscale_4of4 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_mydogs_greyscale_4of4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_mydogs_greyscale_4of4 : entity is "rom_mydogs_greyscale_4of4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_mydogs_greyscale_4of4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_mydogs_greyscale_4of4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_mydogs_greyscale_4of4;

architecture STRUCTURE of rom_mydogs_greyscale_4of4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.011362 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_mydogs_greyscale_4of4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_mydogs_greyscale_4of4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 38400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 38400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 3;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 3;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 38400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 38400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 3;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 3;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_mydogs_greyscale_4of4_blk_mem_gen_v8_4_4
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(2 downto 0) => B"000",
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => douta(2 downto 0),
      doutb(2 downto 0) => NLW_U0_doutb_UNCONNECTED(2 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(2 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(2 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(2 downto 0) => B"000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
