# Single-Cycle_CPU
Implementation of a single-cycle MIPS CPU using UCSB Archlab's PyRTL, extended from lab assignment in CMPSC 154. 
