

================================================================
== Vitis HLS Report for 'mq_process_requests_ap_uint_64_s'
================================================================
* Date:           Tue Aug 15 18:30:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.066 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.06>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rt_state_load = load i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:263]   --->   Operation 3 'load' 'rt_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%newMetaIdx_V_load = load i16 %newMetaIdx_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:306]   --->   Operation 4 'load' 'newMetaIdx_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%insert_value_V_load = load i64 %insert_value_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:72]   --->   Operation 5 'load' 'insert_value_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%popRequest_op_load = load i32 %popRequest_op" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:497]   --->   Operation 6 'load' 'popRequest_op_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%switch_ln263 = switch i3 %rt_state_load, void %sw.bb.i, i3 4, void %sw.bb63.i, i3 1, void %sw.bb31.i, i3 2, void %sw.bb47.i, i3 3, void %sw.bb54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:263]   --->   Operation 7 'switch' 'switch_ln263' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_132_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i48P0A, i48 %mq_pointerRspFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:474]   --->   Operation 8 'nbreadreq' 'tmp_132_i' <Predicate = (rt_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%br_ln474 = br i1 %tmp_132_i, void %sw.epilog.i, void %if.then56.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:474]   --->   Operation 9 'br' 'br_ln474' <Predicate = (rt_state_load == 3)> <Delay = 0.85>
ST_1 : Operation 10 [1/1] (2.33ns)   --->   "%mq_pointerRspFifo_read_1 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 10 'read' 'mq_pointerRspFifo_read_1' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln476 = trunc i48 %mq_pointerRspFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 11 'trunc' 'trunc_ln476' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_140_i = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mq_pointerRspFifo_read_1, i32 16, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 12 'partselect' 'tmp_140_i' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i48, i48 %mq_pointerRspFifo_read_1, i48 32" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 13 'bitselect' 'tmp_36' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%br_ln477 = br i1 %tmp_36, void %if.end61.i, void %if.then57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:477]   --->   Operation 14 'br' 'br_ln477' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%br_ln483 = br void %if.end61.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:483]   --->   Operation 15 'br' 'br_ln483' <Predicate = (rt_state_load == 3 & tmp_132_i & tmp_36)> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%storemerge_i = phi i3 4, void %if.then57.i, i3 0, void %if.then56.i"   --->   Operation 16 'phi' 'storemerge_i' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.88ns)   --->   "%store_ln480 = store i3 %storemerge_i, i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:480]   --->   Operation 17 'store' 'store_ln480' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.88>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%br_ln488 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:488]   --->   Operation 18 'br' 'br_ln488' <Predicate = (rt_state_load == 3 & tmp_132_i)> <Delay = 0.85>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%store_ln329 = store i3 0, i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:329]   --->   Operation 19 'store' 'store_ln329' <Predicate = (rt_state_load == 2)> <Delay = 0.88>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%br_ln330 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:330]   --->   Operation 20 'br' 'br_ln330' <Predicate = (rt_state_load == 2)> <Delay = 0.85>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_253 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i48P0A, i48 %mq_pointerRspFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:299]   --->   Operation 21 'nbreadreq' 'tmp_i_253' <Predicate = (rt_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%br_ln299 = br i1 %tmp_i_253, void %sw.epilog.i, void %if.then33.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:299]   --->   Operation 22 'br' 'br_ln299' <Predicate = (rt_state_load == 1)> <Delay = 0.85>
ST_1 : Operation 23 [1/1] (2.33ns)   --->   "%mq_pointerRspFifo_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 23 'read' 'mq_pointerRspFifo_read' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i48 %mq_pointerRspFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 24 'trunc' 'trunc_ln301' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_138_i = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mq_pointerRspFifo_read, i32 16, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 25 'partselect' 'tmp_138_i' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i48, i48 %mq_pointerRspFifo_read, i48 32" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 26 'bitselect' 'tmp_35' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %tmp_35, void %if.then34.i, void %if.else41.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:302]   --->   Operation 27 'br' 'br_ln302' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%br_ln311 = br void %if.end45.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:311]   --->   Operation 28 'br' 'br_ln311' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end45.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = (rt_state_load == 1 & tmp_i_253 & tmp_35)> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%storemerge1_i = phi i2 2, void %if.else41.i, i2 0, void %if.then34.i"   --->   Operation 30 'phi' 'storemerge1_i' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i2 %storemerge1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:319]   --->   Operation 31 'zext' 'zext_ln319' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%store_ln319 = store i3 %zext_ln319, i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:319]   --->   Operation 32 'store' 'store_ln319' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.88>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_131_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %mq_metaRspFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:491]   --->   Operation 33 'nbreadreq' 'tmp_131_i' <Predicate = (rt_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%br_ln491 = br i1 %tmp_131_i, void %sw.epilog.i, void %if.then65.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:491]   --->   Operation 34 'br' 'br_ln491' <Predicate = (rt_state_load == 4)> <Delay = 0.85>
ST_1 : Operation 35 [1/1] (2.33ns)   --->   "%mq_metaRspFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %mq_metaRspFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 35 'read' 'mq_metaRspFifo_read' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i128 %mq_metaRspFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 36 'trunc' 'trunc_ln493' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_135_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %mq_metaRspFifo_read, i32 64, i32 79" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 37 'partselect' 'tmp_135_i' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %mq_metaRspFifo_read, i128 80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %mq_metaRspFifo_read, i128 88" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 39 'bitselect' 'tmp_34' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%br_ln494 = br i1 %tmp, void %if.end73.i, void %if.then66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:494]   --->   Operation 40 'br' 'br_ln494' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (1.26ns)   --->   "%icmp_ln497 = icmp_eq  i32 %popRequest_op_load, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:497]   --->   Operation 41 'icmp' 'icmp_ln497' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%br_ln497 = br i1 %icmp_ln497, void %if.end73.i, void %if.then68.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:497]   --->   Operation 42 'br' 'br_ln497' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp)> <Delay = 0.84>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%xor_ln500 = xor i1 %tmp_34, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:500]   --->   Operation 43 'xor' 'xor_ln500' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%br_ln503 = br void %if.end73.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:503]   --->   Operation 44 'br' 'br_ln503' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 0.84>
ST_1 : Operation 45 [1/1] (0.88ns)   --->   "%store_ln506 = store i3 0, i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:506]   --->   Operation 45 'store' 'store_ln506' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.88>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_readReqAddr_push, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 46 'nbreadreq' 'tmp_i' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %tmp_i, void %if.else.i, void %land.lhs.true.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 47 'br' 'br_ln272' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_133_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %mq_freeListFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 48 'nbreadreq' 'tmp_133_i' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %tmp_133_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 49 'br' 'br_ln272' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_134_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i48P0A, i48 %rx_readReqAddr_pop_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:286]   --->   Operation 50 'nbreadreq' 'tmp_134_i' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %tmp_134_i, void %if.end29.i, void %if.then16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:286]   --->   Operation 51 'br' 'br_ln286' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.33ns)   --->   "%rx_readReqAddr_pop_req_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %rx_readReqAddr_pop_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 52 'read' 'rx_readReqAddr_pop_req_read' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i48 %rx_readReqAddr_pop_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 53 'trunc' 'trunc_ln288' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln288_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %rx_readReqAddr_pop_req_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 54 'partselect' 'trunc_ln288_1' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln288 = store i32 %trunc_ln288, i32 %popRequest_op" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 55 'store' 'store_ln288' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln288 = store i16 %trunc_ln288_1, i16 %popRequest_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 56 'store' 'store_ln288' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.88ns)   --->   "%store_ln295 = store i3 3, i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:295]   --->   Operation 57 'store' 'store_ln295' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.88>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end30.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.33ns)   --->   "%mq_freeListFifo_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %mq_freeListFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:274]   --->   Operation 59 'read' 'mq_freeListFifo_read' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln274 = store i16 %mq_freeListFifo_read, i16 %newMetaIdx_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:274]   --->   Operation 60 'store' 'store_ln274' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.33ns)   --->   "%tx_readReqAddr_push_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_readReqAddr_push" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 61 'read' 'tx_readReqAddr_push_read' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i128 %tx_readReqAddr_push_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 62 'trunc' 'trunc_ln275' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_142_i = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %tx_readReqAddr_push_read, i32 64, i32 127" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 63 'partselect' 'tmp_142_i' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln275 = store i64 %tmp_142_i, i64 %insert_value_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 64 'store' 'store_ln275' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.88ns)   --->   "%store_ln277 = store i3 1, i3 %rt_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:277]   --->   Operation 65 'store' 'store_ln277' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.88>
ST_1 : Operation 66 [1/1] (0.85ns)   --->   "%br_ln297 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:297]   --->   Operation 66 'br' 'br_ln297' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_freeListFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_freeListFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_freeListFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_releaseFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_releaseFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_releaseFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %rx_readReqAddr_pop_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %rx_readReqAddr_pop_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %rx_readReqAddr_pop_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_readReqAddr_pop_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_readReqAddr_pop_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_readReqAddr_pop_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_freeListFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mq_releaseFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_readReqAddr_push, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_readReqAddr_pop_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %rx_readReqAddr_pop_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:235]   --->   Operation 107 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%insert_key_V_load = load i16 %insert_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309]   --->   Operation 108 'load' 'insert_key_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_load = load i16 %ptrMeta_head_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 109 'load' 'ptrMeta_head_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ptrMeta_tail_V_load = load i16 %ptrMeta_tail_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 110 'load' 'ptrMeta_tail_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ptrMeta_valid_load = load i1 %ptrMeta_valid" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 111 'load' 'ptrMeta_valid_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i16 %trunc_ln476" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:479]   --->   Operation 112 'zext' 'zext_ln479' <Predicate = (rt_state_load == 3 & tmp_132_i & tmp_36)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.33ns)   --->   "%write_ln479 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo, i256 %zext_ln479" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:479]   --->   Operation 113 'write' 'write_ln479' <Predicate = (rt_state_load == 3 & tmp_132_i & tmp_36)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln326_cast = bitconcatenate i193 @_ssdm_op_BitConcatenate.i193.i65.i64.i48.i16, i65 18446744073726394368, i64 %insert_value_V_load, i48 0, i16 %newMetaIdx_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:326]   --->   Operation 114 'bitconcatenate' 'zext_ln326_cast' <Predicate = (rt_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i193 %zext_ln326_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:326]   --->   Operation 115 'zext' 'zext_ln326' <Predicate = (rt_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.33ns)   --->   "%write_ln326 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo, i256 %zext_ln326" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:326]   --->   Operation 116 'write' 'write_ln326' <Predicate = (rt_state_load == 2)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_126_i = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i16.i16.i16, i1 %ptrMeta_valid_load, i16 %ptrMeta_tail_V_load, i16 %ptrMeta_head_V_load, i16 %insert_key_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 117 'bitconcatenate' 'tmp_126_i' <Predicate = (rt_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i49 %tmp_126_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 118 'zext' 'zext_ln327' <Predicate = (rt_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.33ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %mq_pointerUpdFifo, i64 %zext_ln327" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 119 'write' 'write_ln327' <Predicate = (rt_state_load == 2)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln308_cast = bitconcatenate i193 @_ssdm_op_BitConcatenate.i193.i65.i64.i48.i16, i65 18446744073726394368, i64 %insert_value_V_load, i48 0, i16 %newMetaIdx_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:308]   --->   Operation 120 'bitconcatenate' 'zext_ln308_cast' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i193 %zext_ln308_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:308]   --->   Operation 121 'zext' 'zext_ln308' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.33ns)   --->   "%write_ln308 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo, i256 %zext_ln308" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:308]   --->   Operation 122 'write' 'write_ln308' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln309_cast = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i16.i16.i16, i1 1, i16 %newMetaIdx_V_load, i16 %newMetaIdx_V_load, i16 %insert_key_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309]   --->   Operation 123 'bitconcatenate' 'zext_ln309_cast' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i49 %zext_ln309_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309]   --->   Operation 124 'zext' 'zext_ln309' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.33ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %mq_pointerUpdFifo, i64 %zext_ln309" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309]   --->   Operation 125 'write' 'write_ln309' <Predicate = (rt_state_load == 1 & tmp_i_253 & !tmp_35)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln317_cast = bitconcatenate i201 @_ssdm_op_BitConcatenate.i201.i57.i16.i112.i16, i57 72057594037927936, i16 %newMetaIdx_V_load, i112 0, i16 %tmp_138_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:317]   --->   Operation 126 'bitconcatenate' 'zext_ln317_cast' <Predicate = (rt_state_load == 1 & tmp_i_253 & tmp_35)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i201 %zext_ln317_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:317]   --->   Operation 127 'zext' 'zext_ln317' <Predicate = (rt_state_load == 1 & tmp_i_253 & tmp_35)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.33ns)   --->   "%write_ln317 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo, i256 %zext_ln317" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:317]   --->   Operation 128 'write' 'write_ln317' <Predicate = (rt_state_load == 1 & tmp_i_253 & tmp_35)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_new_0_i = phi i16 %trunc_ln301, void %if.else41.i, i16 %newMetaIdx_V_load, void %if.then34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 129 'phi' 'ptrMeta_head_V_new_0_i' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.85ns)   --->   "%br_ln323 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:323]   --->   Operation 130 'br' 'br_ln323' <Predicate = (rt_state_load == 1 & tmp_i_253)> <Delay = 0.85>
ST_2 : Operation 131 [1/1] (2.33ns)   --->   "%write_ln496 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %rx_readReqAddr_pop_rsp, i64 %trunc_ln493" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:496]   --->   Operation 131 'write' 'write_ln496' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (2.33ns)   --->   "%write_ln499 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %mq_releaseFifo, i16 %ptrMeta_head_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:499]   --->   Operation 132 'write' 'write_ln499' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%popRequest_key_V_load = load i16 %popRequest_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:502]   --->   Operation 133 'load' 'popRequest_key_V_load' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_144_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i1.i1.i16.i16.i16, i1 0, i1 %xor_ln500, i16 %ptrMeta_tail_V_load, i16 %tmp_135_i, i16 %popRequest_key_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:502]   --->   Operation 134 'bitconcatenate' 'tmp_144_i' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i50 %tmp_144_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:502]   --->   Operation 135 'zext' 'zext_ln502' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.33ns)   --->   "%write_ln502 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %mq_pointerUpdFifo, i64 %zext_ln502" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:502]   --->   Operation 136 'write' 'write_ln502' <Predicate = (rt_state_load == 4 & tmp_131_i & tmp & icmp_ln497)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_flag_4_i = phi i1 0, void %if.then65.i, i1 1, void %if.then68.i, i1 0, void %if.then66.i"   --->   Operation 137 'phi' 'ptrMeta_head_V_flag_4_i' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ptrMeta_valid_new_4_i = phi i1 0, void %if.then65.i, i1 %xor_ln500, void %if.then68.i, i1 0, void %if.then66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:500]   --->   Operation 138 'phi' 'ptrMeta_valid_new_4_i' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.85ns)   --->   "%br_ln507 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:507]   --->   Operation 139 'br' 'br_ln507' <Predicate = (rt_state_load == 4 & tmp_131_i)> <Delay = 0.85>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i16 %trunc_ln288_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:294]   --->   Operation 140 'zext' 'zext_ln294' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.33ns)   --->   "%write_ln294 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mq_pointerReqFifo, i32 %zext_ln294" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:294]   --->   Operation 141 'write' 'write_ln294' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln296 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:296]   --->   Operation 142 'br' 'br_ln296' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_133_i & tmp_134_i) | (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & !tmp_i & tmp_134_i)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln275 = store i16 %trunc_ln275, i16 %insert_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 143 'store' 'store_ln275' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln276_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln275" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:276]   --->   Operation 144 'bitconcatenate' 'zext_ln276_cast' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i17 %zext_ln276_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:276]   --->   Operation 145 'zext' 'zext_ln276' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (2.33ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mq_pointerReqFifo, i32 %zext_ln276" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:276]   --->   Operation 146 'write' 'write_ln276' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln278 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:278]   --->   Operation 147 'br' 'br_ln278' <Predicate = (rt_state_load != 4 & rt_state_load != 1 & rt_state_load != 2 & rt_state_load != 3 & tmp_i & tmp_133_i)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_flag_6_i = phi i1 0, void %if.end30.i, i1 0, void %sw.bb47.i, i1 1, void %if.end45.i, i1 0, void %sw.bb31.i, i1 1, void %if.end61.i, i1 0, void %sw.bb54.i, i1 %ptrMeta_head_V_flag_4_i, void %if.end73.i, i1 0, void %sw.bb63.i"   --->   Operation 148 'phi' 'ptrMeta_head_V_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_new_6_i = phi i16 0, void %if.end30.i, i16 0, void %sw.bb47.i, i16 %ptrMeta_head_V_new_0_i, void %if.end45.i, i16 0, void %sw.bb31.i, i16 %trunc_ln476, void %if.end61.i, i16 0, void %sw.bb54.i, i16 %tmp_135_i, void %if.end73.i, i16 0, void %sw.bb63.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 149 'phi' 'ptrMeta_head_V_new_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%ptrMeta_tail_V_flag_3_i = phi i1 0, void %if.end30.i, i1 0, void %sw.bb47.i, i1 1, void %if.end45.i, i1 0, void %sw.bb31.i, i1 1, void %if.end61.i, i1 0, void %sw.bb54.i, i1 0, void %if.end73.i, i1 0, void %sw.bb63.i"   --->   Operation 150 'phi' 'ptrMeta_tail_V_flag_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%ptrMeta_tail_V_new_3_i = phi i16 0, void %if.end30.i, i16 0, void %sw.bb47.i, i16 %newMetaIdx_V_load, void %if.end45.i, i16 %newMetaIdx_V_load, void %sw.bb31.i, i16 %tmp_140_i, void %if.end61.i, i16 0, void %sw.bb54.i, i16 0, void %if.end73.i, i16 0, void %sw.bb63.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:306]   --->   Operation 151 'phi' 'ptrMeta_tail_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%ptrMeta_valid_new_6_i = phi i1 0, void %if.end30.i, i1 0, void %sw.bb47.i, i1 1, void %if.end45.i, i1 1, void %sw.bb31.i, i1 %tmp_36, void %if.end61.i, i1 0, void %sw.bb54.i, i1 %ptrMeta_valid_new_4_i, void %if.end73.i, i1 0, void %sw.bb63.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 152 'phi' 'ptrMeta_valid_new_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ptrMeta_head_V_flag_6_i, void %sw.epilog.new4.i, void %mergeST3.i"   --->   Operation 153 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln301 = store i1 %ptrMeta_valid_new_6_i, i1 %ptrMeta_valid" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 154 'store' 'store_ln301' <Predicate = (ptrMeta_head_V_flag_6_i)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new4.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (ptrMeta_head_V_flag_6_i)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ptrMeta_tail_V_flag_3_i, void %sw.epilog.new2.i, void %mergeST1.i"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln301 = store i16 %ptrMeta_tail_V_new_3_i, i16 %ptrMeta_tail_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 157 'store' 'store_ln301' <Predicate = (ptrMeta_tail_V_flag_3_i)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2.i"   --->   Operation 158 'br' 'br_ln0' <Predicate = (ptrMeta_tail_V_flag_3_i)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ptrMeta_head_V_flag_6_i, void %mq_process_requests<ap_uint<64> >.exit, void %mergeST.i"   --->   Operation 159 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln301 = store i16 %ptrMeta_head_V_new_6_i, i16 %ptrMeta_head_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 160 'store' 'store_ln301' <Predicate = (ptrMeta_head_V_flag_6_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mq_process_requests<ap_uint<64> >.exit"   --->   Operation 161 'br' 'br_ln0' <Predicate = (ptrMeta_head_V_flag_6_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 162 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 4.07ns
The critical path consists of the following:
	fifo read operation ('mq_pointerRspFifo_read_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476) on port 'mq_pointerRspFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476) [74]  (2.34 ns)
	multiplexor before 'phi' operation ('storemerge_i') [84]  (0.844 ns)
	'phi' operation ('storemerge_i') [84]  (0 ns)
	'store' operation ('store_ln480', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:480) of variable 'storemerge_i' on static variable 'rt_state' [85]  (0.886 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'load' operation ('ptrMeta_head_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327) on static variable 'ptrMeta_head_V' [66]  (0 ns)
	fifo write operation ('write_ln499', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:499) on port 'mq_releaseFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:499) [139]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
