; A try to model some LPDDR memory without changing code, just parameters 
; The numbers in this file are based on the micron sheet 178b_8 16gb_2c0f_mobile_lpddr3.pdf.
; the quad die package spec is 512 Meg x32
; total density should be 16Gb = 2GB
; 1 die is then 4Gb = 512MB

;================================================================================
; Interface specifications

; 800 MHz clock (1600 MT/s DDR). Clock period = 1.25 ns
CLK 800

; Data Rate. 1 for SDR, 2 for DDR
RATE 2

; Bus width in bits. JEDEC standard is 64-bits for DDR, but for LPDDR it is
; 16 or 32 or 64?
BusWidth 32

; Number of bits provided by each device in a rank
; Number of devices is calculated using BusWidth / DeviceWidth.
; DDR is often x8, LPDDR is x16 or x32. 
DeviceWidth 16

; NVMain use CLK and CPUFreq to do the synchronization. The ratio CLK/CPUFreq
; is actually used. So a simple CLK=1 and CPUFreq=4 still works for simulation. 
; However, it is straightforward to make it informative.
CPUFreq 2100
;================================================================================

;********************************************************************************
; General memory system configuration

; Number of banks per rank 
BANKS 8

; Number of ranks per channel
RANKS 2

; Number of channels in the system
CHANNELS 1

; Number of rows in one bank
; 16k
ROWS 16384

; Number of VISIBLE columns in one LOGIC bank
; this is the number of columns mentioned in the datasheet, divided by tBurst x RATE
; here 2048 / (8*2)
COLS 128

; whether enable sub-array level parallelism (SALP)
; options: 
;   No SALP: MATHeight = ROWS
;   SALP: number of subarrays = ROWS / MATHeight
MATHeight 4096

; Whether use refresh? 
UseRefresh true

; the refresh granularity (the number of banks refreshed together in a rank)
; this must NOT be 0 when UseRefresh is true
BanksPerRefresh 8

; RefreshRows is the number of rows to refresh per refresh operation 
; for example, RefreshRows = ROWS/8192 for DRAM
RefreshRows 2

; the number of refresh that can be delayed
; options: 1 -- 8 (DDR-3 defines the maximum 9*tREFI)
; when 1 is applied, immediate refresh is used, otherwise the refresh can be
; delayed
; use some of this for LPDDR
DelayedRefreshThreshold 8
;********************************************************************************

;================================================================================
; Memory device timing parameters (in memory cycle) 

tBURST 8 ; length of data burst, 8 for LPDDR3

; udpate timings?

tCMD 1 
tRAS 32
tRCD 14
tAL 0
tCCD 4
tCWD 7
tWTR 6
tWR 12
tRP 15
tCAS 15 ; tCAS is also known as tCL

tRTRS 1 ; for DDR-1, tRTRS can be 0
tRTP 6
tRFC 168
tOST 1 ; ODT switching time

tRRDR 8 ; tRRDR is used for tRRD by default
tRRDW 8

; Row Activation Window (RAW), which specifies the maximum Activation in a
; rolling window. tRAW is the corresponding window width (in cycle).
; Options:
;   for 2D DRAM, RAW = 4, Four Activation Window (FAW)
;   for WideI/O DRAM, RAW = 2, Two Activation Window (TAW)
RAW 4
tRAW 40

; powerdown mode enter and exit 
tRDPDEN 24
tWRPDEN 19
tWRAPDEN 22
tPD 6
tXP 6
tXPDLL 17
tXS 5
tXSDLL 512

; refresh window between two refreshes to a cell (in cycle, e.g., 64ms/tCK)
; options: for DDR3, 64ms (normal) or 32ms (thermal extended)
;          for LPDDR3, 32ms (normal) or 16ms (thermal extended)
;          for 3D DRAM, 32ms/16ms/8ms are all possible
; 32ms is the follwoing number of CK
tREFW 25600000
;================================================================================

;********************************************************************************
; Memory device energy and power parameters
 
; Read/write values are in nano Joules
; NOTES:
;   NVSIM energy is per word
;   Erd is the read energy from a single mat
;   Ewr is the write energy (SET or RESET, they are the same)
;   These values are the energys required to read a page into a row buffer.
;
;   Other energy values are taken from CACTI
;

; whether use low power mode?
UseLowPower true

; PowerDown mode 
; Option:
;    FASTEXIT: Precharge PowerDown with Fast Exit
;    SLOWEXIT: Precharge PowerDown with Slow Exit
;    <TO DO>: extend to support more power down mode 
PowerDownMode FASTEXIT

EnergyModel current

; these should also be updated?

; Subarray write energy per bit
Ewrpb 0.000202

Erd 3.405401
Eopenrd 1.081080
Ewr 1.023750
Eref 38.558533
Eactstdby 0.090090
Eprestdby 0.083333
Epda 0.000000
Epdpf 0.078829
Epdps 0.000000

; DRAM style power calculation. All values below in mA, taken from datasheet.

;changed voltage to 1.2
Voltage 1.2


; note that these values are mostly just the double of the 256Meg x32 pacakge.
; this is quite natural, since capacity and devices are double
; taken from IDD02
EIDD0 120
EIDD1 120
; taken from IDD2P1, IDD2P2
EIDD2P0 2
EIDD2P1 4
; taken from IDD2N2
EIDD2N 52
EIDD2NT 52
; taken from IDD3P2
EIDD3P 22
; taken from IDD3N2
EIDD3N 68
; taken from IDD4R2, IDD4W2
EIDD4R 340
EIDD4W 360
; taken from IDD52
EIDD5B 300
; taken from IDD6 at 45C, with VDD2 as suplly
EIDD6 35
;********************************************************************************

;================================================================================
; Memory controller parameters

; Specify which memory controller to use
; options: PerfectMemory, FCFS, FRFCFS, FRFCFS-WQF, DRC (for 3D DRAM Cache)
MEM_CTL FRFCFS

; whether dump the memory request trace?
CTL_DUMP false

; whether use close-page row buffer management policy?
; options: 
;   0--Open-Page, the row will be closed until a row buffer miss occurs
;   1--Relaxed Close-Page, the row will be closed if no other row buffer hit exists
;   2--Restricted Close-Page, the row will be closed immediately, no row
;      buffer hit can be exploited
ClosePage 1

; command scheduling scheme
; options: 0--fixed priority, 1--rank first round-robin, 2--bank first round-robin
ScheduleScheme 2

; address mapping scheme
; options: SA:R:RK:BK:CH:C (SA-Subarray, R-row, C:column, BK:bank, RK:rank, CH:channel)
AddressMappingScheme SA:R:RK:BK:CH:C

; interconnect between controller and memory chips
; options: OffChipBus (for 2D), OnChipBus (for 3D)
INTERCONNECT OffChipBus

; FRFCFS-WQF specific parameters
ReadQueueSize 32 ; read queue size

WriteQueueSize 32 ; write queue size

HighWaterMark 32 ; write drain high watermark. write drain is triggerred if it is reached

LowWaterMark 16 ; write drain low watermark. write drain is stopped if it is reached
;================================================================================

;********************************************************************************
; Simulation control parameters
;
PrintGraphs false
PrintPreTrace false
PreTraceFile mcf.trace
EchoPreTrace false
PeriodicStatsInterval 100000000
NoConfigWarning true
PrintConfig true

TraceReader NVMainTrace
;********************************************************************************

;================================================================================
; Endurance model parameters
; This is used for Non-volatile memory

EnduranceModel NullModel
EnduranceDist Normal
EnduranceDistMean 1000000 
EnduranceDistVariance  100000
FlipNWriteGranularity 32

; Everything below this can be overridden for heterogeneous channels
;CONFIG_CHANNEL0 lp_rram.config
;CONFIG_CHANNEL1 hp_rram.config

; whether set the DRAM in powerdown mode at the beginning?
InitPD false

IgnoreData true
;================================================================================

;AddHook PostTrace
;PostTraceFile drampower2.trace
;PostTraceWriter DRAMPower2Trace
;DRAMPower2XML nvmain_config.xml 

