{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 14:43:32 2017 " "Info: Processing started: Mon May 29 14:43:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MoveOrDieServer -c MoveOrDieServer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MoveOrDieServer -c MoveOrDieServer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rom/blockrom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rom/blockrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom-SYN " "Info: Found design unit 1: blockrom-SYN" {  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/blockrom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 blockrom " "Info: Found entity 1: blockrom" {  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/blockrom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rom/maprom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rom/maprom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maprom-SYN " "Info: Found design unit 1: maprom-SYN" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/maprom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maprom " "Info: Found entity 1: maprom" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/maprom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rom/playerrom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rom/playerrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 playerrom-SYN " "Info: Found design unit 1: playerrom-SYN" {  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/playerrom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 playerrom " "Info: Found entity 1: playerrom" {  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/playerrom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/displaydecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/displaydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoder-behave " "Info: Found design unit 1: DisplayDecoder-behave" {  } { { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/displaydecoder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoder " "Info: Found entity 1: DisplayDecoder" {  } { { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/displaydecoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/clkdivider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-behave " "Info: Found design unit 1: ClkDivider-behave" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Info: Found entity 1: ClkDivider" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/map/mapgraphic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/map/mapgraphic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapGraphic-RomBehave " "Info: Found design unit 1: MapGraphic-RomBehave" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MapGraphic " "Info: Found entity 1: MapGraphic" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/map/maplogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/map/maplogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapLogic-RomBehave " "Info: Found design unit 1: MapLogic-RomBehave" {  } { { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/maplogic.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MapLogic " "Info: Found entity 1: MapLogic" {  } { { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/maplogic.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga/digital_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga/digital_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_rom-SYN " "Info: Found design unit 1: digital_rom-SYN" {  } { { "../src/vga/digital_rom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/digital_rom.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 digital_rom " "Info: Found entity 1: digital_rom" {  } { { "../src/vga/digital_rom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/digital_rom.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga/vga_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga/vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-vga_rom " "Info: Found design unit 1: vga_rom-vga_rom" {  } { { "../src/vga/vga_rom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga_rom.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Info: Found entity 1: vga_rom" {  } { { "../src/vga/vga_rom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga_rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga/vga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga/vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA640480-behavior " "Info: Found design unit 1: VGA640480-behavior" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA640480 " "Info: Found entity 1: VGA640480" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/network/connector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/network/connector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 connector-sess " "Info: Found design unit 1: connector-sess" {  } { { "../src/network/connector.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/connector.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 connector " "Info: Found entity 1: connector" {  } { { "../src/network/connector.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/connector.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/network/receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/network/receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-ses " "Info: Found design unit 1: receiver-ses" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/network/sender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/network/sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender-ses " "Info: Found design unit 1: sender-ses" {  } { { "../src/network/sender.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/sender.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sender " "Info: Found entity 1: sender" {  } { { "../src/network/sender.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/sender.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top/moveordieserver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/top/moveordieserver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MoveOrDieServer-sss " "Info: Found design unit 1: MoveOrDieServer-sss" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MoveOrDieServer " "Info: Found entity 1: MoveOrDieServer" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MoveOrDieServer " "Info: Elaborating entity \"MoveOrDieServer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataToSend moveordieserver.vhd(61) " "Warning (10541): VHDL Signal Declaration warning at moveordieserver.vhd(61): used implicit default value for signal \"dataToSend\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ESend moveordieserver.vhd(62) " "Warning (10541): VHDL Signal Declaration warning at moveordieserver.vhd(62): used implicit default value for signal \"ESend\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send moveordieserver.vhd(62) " "Warning (10036): Verilog HDL or VHDL warning at moveordieserver.vhd(62): object \"send\" assigned a value but never read" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swp_CLK_div12 moveordieserver.vhd(63) " "Warning (10036): Verilog HDL or VHDL warning at moveordieserver.vhd(63): object \"swp_CLK_div12\" assigned a value but never read" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u00 " "Info: Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u00\"" {  } { { "../src/top/moveordieserver.vhd" "u00" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u000 " "Info: Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u000\"" {  } { { "../src/top/moveordieserver.vhd" "u000" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connector connector:net " "Info: Elaborating entity \"connector\" for hierarchy \"connector:net\"" {  } { { "../src/top/moveordieserver.vhd" "net" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver connector:net\|receiver:u0 " "Info: Elaborating entity \"receiver\" for hierarchy \"connector:net\|receiver:u0\"" {  } { { "../src/network/connector.vhd" "u0" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/connector.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[0\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[1\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[2\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[3\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[4\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[5\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[6\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[7\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[8\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[9\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[10\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[11\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[12\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[13\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[14\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[15\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[16\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[17\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[18\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[19\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[20\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[21\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] receiver.vhd(24) " "Info (10041): Inferred latch for \"data\[22\]\" at receiver.vhd(24)" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/receiver.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender connector:net\|sender:u1 " "Info: Elaborating entity \"sender\" for hierarchy \"connector:net\|sender:u1\"" {  } { { "../src/network/connector.vhd" "u1" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/network/connector.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA640480 VGA640480:visual " "Info: Elaborating entity \"VGA640480\" for hierarchy \"VGA640480:visual\"" {  } { { "../src/top/moveordieserver.vhd" "visual" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapGraphic VGA640480:visual\|MapGraphic:u0 " "Info: Elaborating entity \"MapGraphic\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\"" {  } { { "../src/vga/vga640480.vhd" "u0" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1X mapgraphic.vhd(84) " "Warning (10492): VHDL Process Statement warning at mapgraphic.vhd(84): signal \"p1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1Y mapgraphic.vhd(84) " "Warning (10492): VHDL Process Statement warning at mapgraphic.vhd(84): signal \"p1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerRGB mapgraphic.vhd(86) " "Warning (10492): VHDL Process Statement warning at mapgraphic.vhd(86): signal \"playerRGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerRGB mapgraphic.vhd(87) " "Warning (10492): VHDL Process Statement warning at mapgraphic.vhd(87): signal \"playerRGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerRGB mapgraphic.vhd(88) " "Warning (10492): VHDL Process Statement warning at mapgraphic.vhd(88): signal \"playerRGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "playerCode mapgraphic.vhd(83) " "Warning (10631): VHDL Process Statement warning at mapgraphic.vhd(83): inferring latch(es) for signal or variable \"playerCode\", which holds its previous value in one or more paths through the process" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCode\[0\] mapgraphic.vhd(83) " "Info (10041): Inferred latch for \"playerCode\[0\]\" at mapgraphic.vhd(83)" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "playerCode\[1\] mapgraphic.vhd(83) " "Info (10041): Inferred latch for \"playerCode\[1\]\" at mapgraphic.vhd(83)" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maprom VGA640480:visual\|MapGraphic:u0\|maprom:u0 " "Info: Elaborating entity \"maprom\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\"" {  } { { "../src/map/mapgraphic.vhd" "u0" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/maprom.vhd" "altsyncram_component" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/maprom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/maprom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../res/map.mif " "Info: Parameter \"init_file\" = \"../../res/map.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/maprom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h71 " "Info: Found entity 1: altsyncram_2h71" {  } { { "db/altsyncram_2h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2h71.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2h71 VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated " "Info: Elaborating entity \"altsyncram_2h71\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4800 map.mif " "Critical Warning: Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File \"map.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/maprom.vhd" 84 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_2h71.tdf" "deep_decode" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2h71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dib " "Info: Found entity 1: mux_dib" {  } { { "db/mux_dib.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/mux_dib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dib VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|mux_dib:mux2 " "Info: Elaborating entity \"mux_dib\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_2h71:auto_generated\|mux_dib:mux2\"" {  } { { "db/altsyncram_2h71.tdf" "mux2" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2h71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockrom VGA640480:visual\|MapGraphic:u0\|blockrom:u1 " "Info: Elaborating entity \"blockrom\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\"" {  } { { "../src/map/mapgraphic.vhd" "u1" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/blockrom.vhd" "altsyncram_component" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/blockrom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/blockrom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../res/block.mif " "Info: Parameter \"init_file\" = \"../../res/block.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/blockrom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4n71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n71 " "Info: Found entity 1: altsyncram_4n71" {  } { { "db/altsyncram_4n71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_4n71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4n71 VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\|altsyncram_4n71:auto_generated " "Info: Elaborating entity \"altsyncram_4n71\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\|altsyncram_4n71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerrom VGA640480:visual\|MapGraphic:u0\|playerrom:u2 " "Info: Elaborating entity \"playerrom\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|playerrom:u2\"" {  } { { "../src/map/mapgraphic.vhd" "u2" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/playerrom.vhd" "altsyncram_component" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/playerrom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/playerrom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../res/player.mif " "Info: Parameter \"init_file\" = \"../../res/player.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/playerrom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jo71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jo71 " "Info: Found entity 1: altsyncram_jo71" {  } { { "db/altsyncram_jo71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_jo71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jo71 VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\|altsyncram_jo71:auto_generated " "Info: Elaborating entity \"altsyncram_jo71\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\|altsyncram_jo71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\|altsyncram_jo71:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"VGA640480:visual\|MapGraphic:u0\|playerrom:u2\|altsyncram:altsyncram_component\|altsyncram_jo71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jo71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_jo71.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/rom/playerrom.vhd" 84 0 0 } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 78 0 0 } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 115 0 0 } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 93 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk25M " "Warning (15610): No output dependent on input pin \"clk25M\"" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordieserver.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Info: Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Info: Implemented 240 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Info: Implemented 26 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 14:43:34 2017 " "Info: Processing ended: Mon May 29 14:43:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
