// Seed: 3953685600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wand id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_13;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd60,
    parameter id_6 = 32'd36
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3
  );
  bit id_4;
  ;
  parameter id_5 = 1;
  parameter id_6 = id_5;
  always @(1'b0 or 1'b0) id_4 = 1;
  parameter id_7 = 1'b0;
  logic [(  id_6  .  id_2  ) : 1] id_8;
endmodule
