// Seed: 2138739215
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wor id_9,
    output supply0 id_10,
    input tri id_11,
    output uwire id_12,
    input tri1 id_13
);
  wire id_15;
  assign id_10 = (-1);
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd85
) (
    input supply1 id_0,
    input wire id_1,
    output uwire _id_2,
    inout wand id_3,
    output tri0 id_4
);
  logic [1 : 1] id_6;
  logic [1 : id_2] id_7;
  ;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_4,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
