#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa284804220 .scope module, "WBStage_Sim" "WBStage_Sim" 2 3;
 .timescale 0 0;
P_0x7fa284804380 .param/l "finish_time" 0 2 5, +C4<00000000000000000000001010111100>;
P_0x7fa2848043c0 .param/l "half_period" 0 2 4, +C4<00000000000000000000000000110010>;
v0x7fa2848155b0_0 .var "MEMWBALUResult", 31 0;
v0x7fa284815680_0 .var "MEMWBDst", 4 0;
v0x7fa284815710_0 .net "MEMWBDstOut", 4 0, L_0x7fa284815dc0;  1 drivers
v0x7fa2848157a0_0 .var "MEMWBMemtoReg", 0 0;
v0x7fa284815870_0 .var "MEMWBReadData", 31 0;
v0x7fa284815980_0 .var "MEMWBRegWrite", 0 0;
v0x7fa284815a10_0 .net "MEMWBRegWriteOut", 0 0, L_0x7fa284815d10;  1 drivers
v0x7fa284815aa0_0 .net "MEMWBWriteData", 31 0, v0x7fa284814d70_0;  1 drivers
v0x7fa284815b70_0 .var "clock", 0 0;
v0x7fa284815c80_0 .var/i "i", 31 0;
E_0x7fa284804440 .event posedge, v0x7fa2848153c0_0;
S_0x7fa284804530 .scope module, "WB" "WBStage" 2 15, 3 3 0, S_0x7fa284804220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "MEMWBRegWriteOut"
    .port_info 1 /OUTPUT 32 "MEMWBWriteData"
    .port_info 2 /OUTPUT 5 "MEMWBDstOut"
    .port_info 3 /INPUT 5 "MEMWBDst"
    .port_info 4 /INPUT 32 "MEMWBALUResult"
    .port_info 5 /INPUT 32 "MEMWBReadData"
    .port_info 6 /INPUT 1 "MEMWBMemtoReg"
    .port_info 7 /INPUT 1 "MEMWBRegWrite"
    .port_info 8 /INPUT 1 "clock"
L_0x7fa284815d10 .functor BUFZ 1, v0x7fa284815980_0, C4<0>, C4<0>, C4<0>;
L_0x7fa284815dc0 .functor BUFZ 5, v0x7fa284815680_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fa284814e40_0 .net "MEMWBALUResult", 31 0, v0x7fa2848155b0_0;  1 drivers
v0x7fa284814ef0_0 .net "MEMWBDst", 4 0, v0x7fa284815680_0;  1 drivers
v0x7fa284814f90_0 .net "MEMWBDstOut", 4 0, L_0x7fa284815dc0;  alias, 1 drivers
v0x7fa284815050_0 .net "MEMWBMemtoReg", 0 0, v0x7fa2848157a0_0;  1 drivers
v0x7fa284815100_0 .net "MEMWBReadData", 31 0, v0x7fa284815870_0;  1 drivers
v0x7fa2848151d0_0 .net "MEMWBRegWrite", 0 0, v0x7fa284815980_0;  1 drivers
v0x7fa284815260_0 .net "MEMWBRegWriteOut", 0 0, L_0x7fa284815d10;  alias, 1 drivers
v0x7fa284815300_0 .net "MEMWBWriteData", 31 0, v0x7fa284814d70_0;  alias, 1 drivers
v0x7fa2848153c0_0 .net "clock", 0 0, v0x7fa284815b70_0;  1 drivers
S_0x7fa284804810 .scope module, "mux" "Mux_2_1" 3 18, 4 1 0, S_0x7fa284804530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fa2848049c0 .param/l "dataWidth" 0 4 2, +C4<00000000000000000000000000100000>;
v0x7fa284804b90_0 .net "Sel", 0 0, v0x7fa2848157a0_0;  alias, 1 drivers
v0x7fa284814c40_0 .net "dataIn0", 31 0, v0x7fa2848155b0_0;  alias, 1 drivers
v0x7fa284814ce0_0 .net "dataIn1", 31 0, v0x7fa284815870_0;  alias, 1 drivers
v0x7fa284814d70_0 .var "dataOut", 31 0;
E_0x7fa284804b40 .event edge, v0x7fa284814ce0_0, v0x7fa284814c40_0, v0x7fa284804b90_0;
    .scope S_0x7fa284804810;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa284814d70_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fa284804810;
T_1 ;
    %wait E_0x7fa284804b40;
    %load/vec4 v0x7fa284804b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa284814ce0_0;
    %store/vec4 v0x7fa284814d70_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa284814c40_0;
    %store/vec4 v0x7fa284814d70_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa284804220;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7fa284815680_0, 0, 5;
    %pushi/vec4 305494376, 0, 32;
    %store/vec4 v0x7fa2848155b0_0, 0, 32;
    %pushi/vec4 1985229328, 0, 32;
    %store/vec4 v0x7fa284815870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2848157a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa284815980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa284815b70_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2848157a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa284815980_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa284804220;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x7fa284815b70_0;
    %inv;
    %store/vec4 v0x7fa284815b70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa284804220;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa284815c80_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fa284804220;
T_5 ;
    %wait E_0x7fa284804440;
    %load/vec4 v0x7fa284815c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa284815c80_0, 0, 32;
    %delay 50, 0;
    %load/vec4 v0x7fa284815c80_0;
    %subi 1, 0, 32;
    %vpi_call 2 34 "$display", "between %d and %d clock, MEMWBRegWriteOut = %b, MEMWBWriteData = %h, MEMWBDstOut = %b", S<0,vec4,s32>, v0x7fa284815c80_0, v0x7fa284815a10_0, v0x7fa284815aa0_0, v0x7fa284815710_0 {1 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa284804220;
T_6 ;
    %delay 700, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "WBStage_Sim.v";
    "./WBStage.v";
    "./Mux_2_1.v";
