# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_measure_pulse_v1_0/src/axis_measure_pulse.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_measure_pulse_0_0/sim/DUT_IV_axis_measure_pulse_0_0.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.ip_user_files/bd/DUT_IV/hdl/DUT_IV.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.srcs/sources_1/new/testbench_iv.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../../Testbench/testbench.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.srcs/sources_1/new/testbench3.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../simulation.srcs/sources_1/new/testbench5.v" --include "../../../simulation.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
