
I2C_QUICK_START_SLAVE_INTERRUPT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004c94  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  00004c94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000154  20000074  00004d08  00020074  2**2
                  ALLOC
  3 .stack        00002000  200001c8  00004e5c  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00030fbf  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003f49  00000000  00000000  000510b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000620  00000000  00000000  00054ffd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 000006b8  00000000  00000000  0005561d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  0001a830  00000000  00000000  00055cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000c8c9  00000000  00000000  00070505  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0008b134  00000000  00000000  0007cdce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000013b8  00000000  00000000  00107f04  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000687e  00000000  00000000  001092bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c8 21 00 20 e5 1e 00 00 e1 1e 00 00 e1 1e 00 00     .!. ............
	...
      2c:	e1 1e 00 00 00 00 00 00 00 00 00 00 e1 1e 00 00     ................
      3c:	e1 1e 00 00 e1 1e 00 00 e1 1e 00 00 e1 1e 00 00     ................
      4c:	e1 1e 00 00 e1 1e 00 00 e1 1e 00 00 e1 1e 00 00     ................
      5c:	e1 1e 00 00 e1 1e 00 00 99 12 00 00 a9 12 00 00     ................
      6c:	b9 12 00 00 c9 12 00 00 d9 12 00 00 e9 12 00 00     ................
      7c:	e1 1e 00 00 e1 1e 00 00 e1 1e 00 00 e1 1e 00 00     ................
      8c:	e1 1e 00 00 e1 1e 00 00 00 00 00 00 00 00 00 00     ................
      9c:	e1 1e 00 00 e1 1e 00 00 e1 1e 00 00 e1 1e 00 00     ................
      ac:	e1 1e 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	00004c94 	.word	0x00004c94

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	00004c94 	.word	0x00004c94
     10c:	00004c94 	.word	0x00004c94
     110:	00000000 	.word	0x00000000

00000114 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     114:	4b0c      	ldr	r3, [pc, #48]	; (148 <cpu_irq_enter_critical+0x34>)
     116:	681b      	ldr	r3, [r3, #0]
     118:	2b00      	cmp	r3, #0
     11a:	d106      	bne.n	12a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     11c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     120:	2b00      	cmp	r3, #0
     122:	d007      	beq.n	134 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     124:	2200      	movs	r2, #0
     126:	4b09      	ldr	r3, [pc, #36]	; (14c <cpu_irq_enter_critical+0x38>)
     128:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     12a:	4a07      	ldr	r2, [pc, #28]	; (148 <cpu_irq_enter_critical+0x34>)
     12c:	6813      	ldr	r3, [r2, #0]
     12e:	3301      	adds	r3, #1
     130:	6013      	str	r3, [r2, #0]
}
     132:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     134:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     136:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     13a:	2200      	movs	r2, #0
     13c:	4b04      	ldr	r3, [pc, #16]	; (150 <cpu_irq_enter_critical+0x3c>)
     13e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     140:	3201      	adds	r2, #1
     142:	4b02      	ldr	r3, [pc, #8]	; (14c <cpu_irq_enter_critical+0x38>)
     144:	701a      	strb	r2, [r3, #0]
     146:	e7f0      	b.n	12a <cpu_irq_enter_critical+0x16>
     148:	20000090 	.word	0x20000090
     14c:	20000094 	.word	0x20000094
     150:	20000000 	.word	0x20000000

00000154 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     154:	4b08      	ldr	r3, [pc, #32]	; (178 <cpu_irq_leave_critical+0x24>)
     156:	681a      	ldr	r2, [r3, #0]
     158:	3a01      	subs	r2, #1
     15a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     15c:	681b      	ldr	r3, [r3, #0]
     15e:	2b00      	cmp	r3, #0
     160:	d109      	bne.n	176 <cpu_irq_leave_critical+0x22>
     162:	4b06      	ldr	r3, [pc, #24]	; (17c <cpu_irq_leave_critical+0x28>)
     164:	781b      	ldrb	r3, [r3, #0]
     166:	2b00      	cmp	r3, #0
     168:	d005      	beq.n	176 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     16a:	2201      	movs	r2, #1
     16c:	4b04      	ldr	r3, [pc, #16]	; (180 <cpu_irq_leave_critical+0x2c>)
     16e:	701a      	strb	r2, [r3, #0]
     170:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     174:	b662      	cpsie	i
	}
}
     176:	4770      	bx	lr
     178:	20000090 	.word	0x20000090
     17c:	20000094 	.word	0x20000094
     180:	20000000 	.word	0x20000000

00000184 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     188:	ac01      	add	r4, sp, #4
     18a:	2501      	movs	r5, #1
     18c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     18e:	2700      	movs	r7, #0
     190:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     192:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     194:	0021      	movs	r1, r4
     196:	2036      	movs	r0, #54	; 0x36
     198:	4e06      	ldr	r6, [pc, #24]	; (1b4 <system_board_init+0x30>)
     19a:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     19c:	2280      	movs	r2, #128	; 0x80
     19e:	03d2      	lsls	r2, r2, #15
     1a0:	4b05      	ldr	r3, [pc, #20]	; (1b8 <system_board_init+0x34>)
     1a2:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     1a4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     1a6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     1a8:	0021      	movs	r1, r4
     1aa:	200f      	movs	r0, #15
     1ac:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     1ae:	b003      	add	sp, #12
     1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1b2:	46c0      	nop			; (mov r8, r8)
     1b4:	000001bd 	.word	0x000001bd
     1b8:	41004480 	.word	0x41004480

000001bc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     1bc:	b500      	push	{lr}
     1be:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     1c0:	ab01      	add	r3, sp, #4
     1c2:	2280      	movs	r2, #128	; 0x80
     1c4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     1c6:	780a      	ldrb	r2, [r1, #0]
     1c8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     1ca:	784a      	ldrb	r2, [r1, #1]
     1cc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     1ce:	788a      	ldrb	r2, [r1, #2]
     1d0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     1d2:	0019      	movs	r1, r3
     1d4:	4b01      	ldr	r3, [pc, #4]	; (1dc <port_pin_set_config+0x20>)
     1d6:	4798      	blx	r3
}
     1d8:	b003      	add	sp, #12
     1da:	bd00      	pop	{pc}
     1dc:	00001e81 	.word	0x00001e81

000001e0 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     1e0:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     1e2:	2207      	movs	r2, #7
     1e4:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     1e6:	421a      	tst	r2, r3
     1e8:	d1fc      	bne.n	1e4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     1ea:	4770      	bx	lr

000001ec <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     1ec:	b5f0      	push	{r4, r5, r6, r7, lr}
     1ee:	46d6      	mov	lr, sl
     1f0:	464f      	mov	r7, r9
     1f2:	4646      	mov	r6, r8
     1f4:	b5c0      	push	{r6, r7, lr}
     1f6:	b08a      	sub	sp, #40	; 0x28
     1f8:	0006      	movs	r6, r0
     1fa:	000f      	movs	r7, r1
     1fc:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     1fe:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     200:	0008      	movs	r0, r1
     202:	4ba0      	ldr	r3, [pc, #640]	; (484 <i2c_master_init+0x298>)
     204:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     206:	4aa0      	ldr	r2, [pc, #640]	; (488 <i2c_master_init+0x29c>)
     208:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     20a:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     20c:	2301      	movs	r3, #1
     20e:	40ab      	lsls	r3, r5
     210:	430b      	orrs	r3, r1
     212:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     214:	a909      	add	r1, sp, #36	; 0x24
     216:	7b23      	ldrb	r3, [r4, #12]
     218:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     21a:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     21c:	b2c5      	uxtb	r5, r0
     21e:	0028      	movs	r0, r5
     220:	4b9a      	ldr	r3, [pc, #616]	; (48c <i2c_master_init+0x2a0>)
     222:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     224:	0028      	movs	r0, r5
     226:	4b9a      	ldr	r3, [pc, #616]	; (490 <i2c_master_init+0x2a4>)
     228:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     22a:	7b20      	ldrb	r0, [r4, #12]
     22c:	2100      	movs	r1, #0
     22e:	4b99      	ldr	r3, [pc, #612]	; (494 <i2c_master_init+0x2a8>)
     230:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     232:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     234:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     236:	079b      	lsls	r3, r3, #30
     238:	d505      	bpl.n	246 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     23a:	b00a      	add	sp, #40	; 0x28
     23c:	bc1c      	pop	{r2, r3, r4}
     23e:	4690      	mov	r8, r2
     240:	4699      	mov	r9, r3
     242:	46a2      	mov	sl, r4
     244:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     246:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     248:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     24a:	07db      	lsls	r3, r3, #31
     24c:	d4f5      	bmi.n	23a <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     24e:	6830      	ldr	r0, [r6, #0]
     250:	4b8c      	ldr	r3, [pc, #560]	; (484 <i2c_master_init+0x298>)
     252:	4699      	mov	r9, r3
     254:	4798      	blx	r3
     256:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     258:	498f      	ldr	r1, [pc, #572]	; (498 <i2c_master_init+0x2ac>)
     25a:	4b90      	ldr	r3, [pc, #576]	; (49c <i2c_master_init+0x2b0>)
     25c:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     25e:	00ad      	lsls	r5, r5, #2
     260:	4b8f      	ldr	r3, [pc, #572]	; (4a0 <i2c_master_init+0x2b4>)
     262:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
     264:	2300      	movs	r3, #0
     266:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
     268:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
     26a:	2500      	movs	r5, #0
     26c:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
     26e:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
     270:	2225      	movs	r2, #37	; 0x25
     272:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
     274:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     276:	3314      	adds	r3, #20
     278:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     27a:	6833      	ldr	r3, [r6, #0]
     27c:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     27e:	0018      	movs	r0, r3
     280:	47c8      	blx	r9
     282:	4681      	mov	r9, r0
     284:	2380      	movs	r3, #128	; 0x80
     286:	aa08      	add	r2, sp, #32
     288:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     28a:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     28c:	2301      	movs	r3, #1
     28e:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     290:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     292:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     294:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     296:	2800      	cmp	r0, #0
     298:	d100      	bne.n	29c <i2c_master_init+0xb0>
     29a:	e0af      	b.n	3fc <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
     29c:	ab08      	add	r3, sp, #32
     29e:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     2a0:	2302      	movs	r3, #2
     2a2:	aa08      	add	r2, sp, #32
     2a4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     2a6:	0c00      	lsrs	r0, r0, #16
     2a8:	b2c0      	uxtb	r0, r0
     2aa:	0011      	movs	r1, r2
     2ac:	4b7d      	ldr	r3, [pc, #500]	; (4a4 <i2c_master_init+0x2b8>)
     2ae:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     2b0:	2f00      	cmp	r7, #0
     2b2:	d100      	bne.n	2b6 <i2c_master_init+0xca>
     2b4:	e0a7      	b.n	406 <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
     2b6:	ab08      	add	r3, sp, #32
     2b8:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     2ba:	2302      	movs	r3, #2
     2bc:	aa08      	add	r2, sp, #32
     2be:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     2c0:	0c3f      	lsrs	r7, r7, #16
     2c2:	b2f8      	uxtb	r0, r7
     2c4:	0011      	movs	r1, r2
     2c6:	4b77      	ldr	r3, [pc, #476]	; (4a4 <i2c_master_init+0x2b8>)
     2c8:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     2ca:	8aa3      	ldrh	r3, [r4, #20]
     2cc:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     2ce:	8ae3      	ldrh	r3, [r4, #22]
     2d0:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     2d2:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     2d4:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     2d6:	2b00      	cmp	r3, #0
     2d8:	d104      	bne.n	2e4 <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     2da:	4b73      	ldr	r3, [pc, #460]	; (4a8 <i2c_master_init+0x2bc>)
     2dc:	789b      	ldrb	r3, [r3, #2]
     2de:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     2e0:	0fdb      	lsrs	r3, r3, #31
     2e2:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     2e4:	68a1      	ldr	r1, [r4, #8]
     2e6:	6923      	ldr	r3, [r4, #16]
     2e8:	430b      	orrs	r3, r1
     2ea:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     2ec:	2224      	movs	r2, #36	; 0x24
     2ee:	5ca2      	ldrb	r2, [r4, r2]
     2f0:	2a00      	cmp	r2, #0
     2f2:	d002      	beq.n	2fa <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     2f4:	2280      	movs	r2, #128	; 0x80
     2f6:	05d2      	lsls	r2, r2, #23
     2f8:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     2fa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     2fc:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     2fe:	222c      	movs	r2, #44	; 0x2c
     300:	5ca2      	ldrb	r2, [r4, r2]
     302:	2a00      	cmp	r2, #0
     304:	d103      	bne.n	30e <i2c_master_init+0x122>
     306:	2280      	movs	r2, #128	; 0x80
     308:	0492      	lsls	r2, r2, #18
     30a:	4291      	cmp	r1, r2
     30c:	d102      	bne.n	314 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     30e:	2280      	movs	r2, #128	; 0x80
     310:	0512      	lsls	r2, r2, #20
     312:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     314:	222d      	movs	r2, #45	; 0x2d
     316:	5ca2      	ldrb	r2, [r4, r2]
     318:	2a00      	cmp	r2, #0
     31a:	d002      	beq.n	322 <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     31c:	2280      	movs	r2, #128	; 0x80
     31e:	0412      	lsls	r2, r2, #16
     320:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     322:	222e      	movs	r2, #46	; 0x2e
     324:	5ca2      	ldrb	r2, [r4, r2]
     326:	2a00      	cmp	r2, #0
     328:	d002      	beq.n	330 <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     32a:	2280      	movs	r2, #128	; 0x80
     32c:	03d2      	lsls	r2, r2, #15
     32e:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     330:	4642      	mov	r2, r8
     332:	6812      	ldr	r2, [r2, #0]
     334:	4313      	orrs	r3, r2
     336:	4642      	mov	r2, r8
     338:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     33a:	2380      	movs	r3, #128	; 0x80
     33c:	005b      	lsls	r3, r3, #1
     33e:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     340:	4648      	mov	r0, r9
     342:	3014      	adds	r0, #20
     344:	b2c0      	uxtb	r0, r0
     346:	4b59      	ldr	r3, [pc, #356]	; (4ac <i2c_master_init+0x2c0>)
     348:	4798      	blx	r3
     34a:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     34c:	23fa      	movs	r3, #250	; 0xfa
     34e:	009b      	lsls	r3, r3, #2
     350:	6822      	ldr	r2, [r4, #0]
     352:	435a      	muls	r2, r3
     354:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     356:	6863      	ldr	r3, [r4, #4]
     358:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     35a:	4d55      	ldr	r5, [pc, #340]	; (4b0 <i2c_master_init+0x2c4>)
     35c:	47a8      	blx	r5
     35e:	9000      	str	r0, [sp, #0]
     360:	9101      	str	r1, [sp, #4]
     362:	464b      	mov	r3, r9
     364:	0058      	lsls	r0, r3, #1
     366:	47a8      	blx	r5
     368:	9002      	str	r0, [sp, #8]
     36a:	9103      	str	r1, [sp, #12]
     36c:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     36e:	47a8      	blx	r5
     370:	9004      	str	r0, [sp, #16]
     372:	9105      	str	r1, [sp, #20]
     374:	4f4f      	ldr	r7, [pc, #316]	; (4b4 <i2c_master_init+0x2c8>)
     376:	4a50      	ldr	r2, [pc, #320]	; (4b8 <i2c_master_init+0x2cc>)
     378:	4b50      	ldr	r3, [pc, #320]	; (4bc <i2c_master_init+0x2d0>)
     37a:	9800      	ldr	r0, [sp, #0]
     37c:	9901      	ldr	r1, [sp, #4]
     37e:	47b8      	blx	r7
     380:	0002      	movs	r2, r0
     382:	000b      	movs	r3, r1
     384:	9804      	ldr	r0, [sp, #16]
     386:	9905      	ldr	r1, [sp, #20]
     388:	47b8      	blx	r7
     38a:	4e4d      	ldr	r6, [pc, #308]	; (4c0 <i2c_master_init+0x2d4>)
     38c:	2200      	movs	r2, #0
     38e:	4b4d      	ldr	r3, [pc, #308]	; (4c4 <i2c_master_init+0x2d8>)
     390:	47b0      	blx	r6
     392:	9004      	str	r0, [sp, #16]
     394:	9105      	str	r1, [sp, #20]
     396:	4648      	mov	r0, r9
     398:	47a8      	blx	r5
     39a:	0002      	movs	r2, r0
     39c:	000b      	movs	r3, r1
     39e:	9804      	ldr	r0, [sp, #16]
     3a0:	9905      	ldr	r1, [sp, #20]
     3a2:	47b8      	blx	r7
     3a4:	0002      	movs	r2, r0
     3a6:	000b      	movs	r3, r1
     3a8:	4d47      	ldr	r5, [pc, #284]	; (4c8 <i2c_master_init+0x2dc>)
     3aa:	9800      	ldr	r0, [sp, #0]
     3ac:	9901      	ldr	r1, [sp, #4]
     3ae:	47a8      	blx	r5
     3b0:	9a02      	ldr	r2, [sp, #8]
     3b2:	9b03      	ldr	r3, [sp, #12]
     3b4:	47b0      	blx	r6
     3b6:	2200      	movs	r2, #0
     3b8:	4b44      	ldr	r3, [pc, #272]	; (4cc <i2c_master_init+0x2e0>)
     3ba:	47a8      	blx	r5
     3bc:	9a02      	ldr	r2, [sp, #8]
     3be:	9b03      	ldr	r3, [sp, #12]
     3c0:	4d43      	ldr	r5, [pc, #268]	; (4d0 <i2c_master_init+0x2e4>)
     3c2:	47a8      	blx	r5
     3c4:	4b43      	ldr	r3, [pc, #268]	; (4d4 <i2c_master_init+0x2e8>)
     3c6:	4798      	blx	r3
     3c8:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     3ca:	2380      	movs	r3, #128	; 0x80
     3cc:	049b      	lsls	r3, r3, #18
     3ce:	68a2      	ldr	r2, [r4, #8]
     3d0:	429a      	cmp	r2, r3
     3d2:	d01e      	beq.n	412 <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     3d4:	0003      	movs	r3, r0
     3d6:	2040      	movs	r0, #64	; 0x40
     3d8:	2dff      	cmp	r5, #255	; 0xff
     3da:	d900      	bls.n	3de <i2c_master_init+0x1f2>
     3dc:	e72d      	b.n	23a <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     3de:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     3e0:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     3e2:	25ff      	movs	r5, #255	; 0xff
     3e4:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     3e6:	0624      	lsls	r4, r4, #24
     3e8:	4325      	orrs	r5, r4
     3ea:	0400      	lsls	r0, r0, #16
     3ec:	23ff      	movs	r3, #255	; 0xff
     3ee:	041b      	lsls	r3, r3, #16
     3f0:	4018      	ands	r0, r3
     3f2:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     3f4:	4643      	mov	r3, r8
     3f6:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     3f8:	2000      	movs	r0, #0
     3fa:	e71e      	b.n	23a <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     3fc:	2100      	movs	r1, #0
     3fe:	4640      	mov	r0, r8
     400:	4b35      	ldr	r3, [pc, #212]	; (4d8 <i2c_master_init+0x2ec>)
     402:	4798      	blx	r3
     404:	e74a      	b.n	29c <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     406:	2101      	movs	r1, #1
     408:	4640      	mov	r0, r8
     40a:	4b33      	ldr	r3, [pc, #204]	; (4d8 <i2c_master_init+0x2ec>)
     40c:	4798      	blx	r3
     40e:	0007      	movs	r7, r0
     410:	e751      	b.n	2b6 <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     412:	26fa      	movs	r6, #250	; 0xfa
     414:	00b6      	lsls	r6, r6, #2
     416:	4653      	mov	r3, sl
     418:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     41a:	9800      	ldr	r0, [sp, #0]
     41c:	9901      	ldr	r1, [sp, #4]
     41e:	0002      	movs	r2, r0
     420:	000b      	movs	r3, r1
     422:	4c27      	ldr	r4, [pc, #156]	; (4c0 <i2c_master_init+0x2d4>)
     424:	47a0      	blx	r4
     426:	9000      	str	r0, [sp, #0]
     428:	9101      	str	r1, [sp, #4]
     42a:	0030      	movs	r0, r6
     42c:	4b20      	ldr	r3, [pc, #128]	; (4b0 <i2c_master_init+0x2c4>)
     42e:	4798      	blx	r3
     430:	2200      	movs	r2, #0
     432:	4b2a      	ldr	r3, [pc, #168]	; (4dc <i2c_master_init+0x2f0>)
     434:	47b8      	blx	r7
     436:	0002      	movs	r2, r0
     438:	000b      	movs	r3, r1
     43a:	9800      	ldr	r0, [sp, #0]
     43c:	9901      	ldr	r1, [sp, #4]
     43e:	4c24      	ldr	r4, [pc, #144]	; (4d0 <i2c_master_init+0x2e4>)
     440:	47a0      	blx	r4
     442:	2200      	movs	r2, #0
     444:	4b21      	ldr	r3, [pc, #132]	; (4cc <i2c_master_init+0x2e0>)
     446:	4c20      	ldr	r4, [pc, #128]	; (4c8 <i2c_master_init+0x2dc>)
     448:	47a0      	blx	r4
     44a:	4b22      	ldr	r3, [pc, #136]	; (4d4 <i2c_master_init+0x2e8>)
     44c:	4798      	blx	r3
     44e:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     450:	d00c      	beq.n	46c <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     452:	0031      	movs	r1, r6
     454:	9807      	ldr	r0, [sp, #28]
     456:	4b22      	ldr	r3, [pc, #136]	; (4e0 <i2c_master_init+0x2f4>)
     458:	4798      	blx	r3
     45a:	3802      	subs	r0, #2
     45c:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     45e:	002b      	movs	r3, r5
     460:	2dff      	cmp	r5, #255	; 0xff
     462:	d80c      	bhi.n	47e <i2c_master_init+0x292>
     464:	28ff      	cmp	r0, #255	; 0xff
     466:	d9bc      	bls.n	3e2 <i2c_master_init+0x1f6>
     468:	2040      	movs	r0, #64	; 0x40
     46a:	e6e6      	b.n	23a <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     46c:	0071      	lsls	r1, r6, #1
     46e:	1e48      	subs	r0, r1, #1
     470:	9b07      	ldr	r3, [sp, #28]
     472:	469c      	mov	ip, r3
     474:	4460      	add	r0, ip
     476:	4b1a      	ldr	r3, [pc, #104]	; (4e0 <i2c_master_init+0x2f4>)
     478:	4798      	blx	r3
     47a:	3801      	subs	r0, #1
     47c:	e7ef      	b.n	45e <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     47e:	2040      	movs	r0, #64	; 0x40
     480:	e6db      	b.n	23a <i2c_master_init+0x4e>
     482:	46c0      	nop			; (mov r8, r8)
     484:	000011f1 	.word	0x000011f1
     488:	40000400 	.word	0x40000400
     48c:	00001d89 	.word	0x00001d89
     490:	00001cfd 	.word	0x00001cfd
     494:	0000102d 	.word	0x0000102d
     498:	0000084d 	.word	0x0000084d
     49c:	0000122d 	.word	0x0000122d
     4a0:	200000f4 	.word	0x200000f4
     4a4:	00001e81 	.word	0x00001e81
     4a8:	41002000 	.word	0x41002000
     4ac:	00001da5 	.word	0x00001da5
     4b0:	00003fc9 	.word	0x00003fc9
     4b4:	00003435 	.word	0x00003435
     4b8:	e826d695 	.word	0xe826d695
     4bc:	3e112e0b 	.word	0x3e112e0b
     4c0:	000027ad 	.word	0x000027ad
     4c4:	40240000 	.word	0x40240000
     4c8:	00003935 	.word	0x00003935
     4cc:	3ff00000 	.word	0x3ff00000
     4d0:	00002dcd 	.word	0x00002dcd
     4d4:	00003f61 	.word	0x00003f61
     4d8:	00001079 	.word	0x00001079
     4dc:	40080000 	.word	0x40080000
     4e0:	00002641 	.word	0x00002641

000004e4 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     4e4:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     4e6:	7e1a      	ldrb	r2, [r3, #24]
     4e8:	0792      	lsls	r2, r2, #30
     4ea:	d507      	bpl.n	4fc <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     4ec:	2202      	movs	r2, #2
     4ee:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     4f0:	8b5b      	ldrh	r3, [r3, #26]
     4f2:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     4f4:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     4f6:	17db      	asrs	r3, r3, #31
     4f8:	4018      	ands	r0, r3
}
     4fa:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     4fc:	8b5a      	ldrh	r2, [r3, #26]
     4fe:	0752      	lsls	r2, r2, #29
     500:	d506      	bpl.n	510 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     502:	6859      	ldr	r1, [r3, #4]
     504:	22c0      	movs	r2, #192	; 0xc0
     506:	0292      	lsls	r2, r2, #10
     508:	430a      	orrs	r2, r1
     50a:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     50c:	2018      	movs	r0, #24
     50e:	e7f4      	b.n	4fa <_i2c_master_address_response+0x16>
	return STATUS_OK;
     510:	2000      	movs	r0, #0
     512:	e7f2      	b.n	4fa <_i2c_master_address_response+0x16>

00000514 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     514:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     516:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     518:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     51a:	2401      	movs	r4, #1
     51c:	2502      	movs	r5, #2
     51e:	7e11      	ldrb	r1, [r2, #24]
     520:	4221      	tst	r1, r4
     522:	d10b      	bne.n	53c <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     524:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     526:	4229      	tst	r1, r5
     528:	d106      	bne.n	538 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     52a:	3301      	adds	r3, #1
     52c:	b29b      	uxth	r3, r3
     52e:	8901      	ldrh	r1, [r0, #8]
     530:	4299      	cmp	r1, r3
     532:	d8f4      	bhi.n	51e <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     534:	2012      	movs	r0, #18
     536:	e002      	b.n	53e <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     538:	2000      	movs	r0, #0
     53a:	e000      	b.n	53e <_i2c_master_wait_for_bus+0x2a>
     53c:	2000      	movs	r0, #0
}
     53e:	bd30      	pop	{r4, r5, pc}

00000540 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     540:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     542:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     544:	6862      	ldr	r2, [r4, #4]
     546:	2380      	movs	r3, #128	; 0x80
     548:	02db      	lsls	r3, r3, #11
     54a:	4313      	orrs	r3, r2
     54c:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     54e:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     550:	4b02      	ldr	r3, [pc, #8]	; (55c <_i2c_master_send_hs_master_code+0x1c>)
     552:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     554:	2301      	movs	r3, #1
     556:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     558:	bd10      	pop	{r4, pc}
     55a:	46c0      	nop			; (mov r8, r8)
     55c:	00000515 	.word	0x00000515

00000560 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     560:	b5f0      	push	{r4, r5, r6, r7, lr}
     562:	46de      	mov	lr, fp
     564:	4657      	mov	r7, sl
     566:	464e      	mov	r6, r9
     568:	4645      	mov	r5, r8
     56a:	b5e0      	push	{r5, r6, r7, lr}
     56c:	b083      	sub	sp, #12
     56e:	0006      	movs	r6, r0
     570:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     572:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     574:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     576:	4b32      	ldr	r3, [pc, #200]	; (640 <_i2c_master_write_packet+0xe0>)
     578:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     57a:	7a7b      	ldrb	r3, [r7, #9]
     57c:	2b00      	cmp	r3, #0
     57e:	d11d      	bne.n	5bc <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     580:	686b      	ldr	r3, [r5, #4]
     582:	4a30      	ldr	r2, [pc, #192]	; (644 <_i2c_master_write_packet+0xe4>)
     584:	4013      	ands	r3, r2
     586:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     588:	7a3b      	ldrb	r3, [r7, #8]
     58a:	2b00      	cmp	r3, #0
     58c:	d01b      	beq.n	5c6 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     58e:	883b      	ldrh	r3, [r7, #0]
     590:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     592:	7a7a      	ldrb	r2, [r7, #9]
     594:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     596:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     598:	2280      	movs	r2, #128	; 0x80
     59a:	0212      	lsls	r2, r2, #8
     59c:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     59e:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     5a0:	0030      	movs	r0, r6
     5a2:	4b29      	ldr	r3, [pc, #164]	; (648 <_i2c_master_write_packet+0xe8>)
     5a4:	4798      	blx	r3
     5a6:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     5a8:	2800      	cmp	r0, #0
     5aa:	d013      	beq.n	5d4 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     5ac:	9801      	ldr	r0, [sp, #4]
     5ae:	b003      	add	sp, #12
     5b0:	bc3c      	pop	{r2, r3, r4, r5}
     5b2:	4690      	mov	r8, r2
     5b4:	4699      	mov	r9, r3
     5b6:	46a2      	mov	sl, r4
     5b8:	46ab      	mov	fp, r5
     5ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     5bc:	7ab9      	ldrb	r1, [r7, #10]
     5be:	0030      	movs	r0, r6
     5c0:	4b22      	ldr	r3, [pc, #136]	; (64c <_i2c_master_write_packet+0xec>)
     5c2:	4798      	blx	r3
     5c4:	e7dc      	b.n	580 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5c6:	883b      	ldrh	r3, [r7, #0]
     5c8:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     5ca:	7a7a      	ldrb	r2, [r7, #9]
     5cc:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     5ce:	4313      	orrs	r3, r2
     5d0:	626b      	str	r3, [r5, #36]	; 0x24
     5d2:	e7e5      	b.n	5a0 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     5d4:	0030      	movs	r0, r6
     5d6:	4b1e      	ldr	r3, [pc, #120]	; (650 <_i2c_master_write_packet+0xf0>)
     5d8:	4798      	blx	r3
     5da:	1e03      	subs	r3, r0, #0
     5dc:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     5de:	d1e5      	bne.n	5ac <_i2c_master_write_packet+0x4c>
     5e0:	46a0      	mov	r8, r4
     5e2:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     5e4:	3320      	adds	r3, #32
     5e6:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     5e8:	4b15      	ldr	r3, [pc, #84]	; (640 <_i2c_master_write_packet+0xe0>)
     5ea:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     5ec:	4b16      	ldr	r3, [pc, #88]	; (648 <_i2c_master_write_packet+0xe8>)
     5ee:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     5f0:	4544      	cmp	r4, r8
     5f2:	d015      	beq.n	620 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     5f4:	8b6b      	ldrh	r3, [r5, #26]
     5f6:	464a      	mov	r2, r9
     5f8:	4213      	tst	r3, r2
     5fa:	d01d      	beq.n	638 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     5fc:	0030      	movs	r0, r6
     5fe:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     600:	687b      	ldr	r3, [r7, #4]
     602:	5d1a      	ldrb	r2, [r3, r4]
     604:	2328      	movs	r3, #40	; 0x28
     606:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     608:	0030      	movs	r0, r6
     60a:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     60c:	2800      	cmp	r0, #0
     60e:	d106      	bne.n	61e <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     610:	8b6b      	ldrh	r3, [r5, #26]
     612:	3401      	adds	r4, #1
     614:	075b      	lsls	r3, r3, #29
     616:	d5eb      	bpl.n	5f0 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     618:	231e      	movs	r3, #30
     61a:	9301      	str	r3, [sp, #4]
     61c:	e000      	b.n	620 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     61e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     620:	7ab3      	ldrb	r3, [r6, #10]
     622:	2b00      	cmp	r3, #0
     624:	d0c2      	beq.n	5ac <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     626:	0030      	movs	r0, r6
     628:	4b05      	ldr	r3, [pc, #20]	; (640 <_i2c_master_write_packet+0xe0>)
     62a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     62c:	686a      	ldr	r2, [r5, #4]
     62e:	23c0      	movs	r3, #192	; 0xc0
     630:	029b      	lsls	r3, r3, #10
     632:	4313      	orrs	r3, r2
     634:	606b      	str	r3, [r5, #4]
     636:	e7b9      	b.n	5ac <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     638:	2341      	movs	r3, #65	; 0x41
     63a:	9301      	str	r3, [sp, #4]
     63c:	e7b6      	b.n	5ac <_i2c_master_write_packet+0x4c>
     63e:	46c0      	nop			; (mov r8, r8)
     640:	000001e1 	.word	0x000001e1
     644:	fffbffff 	.word	0xfffbffff
     648:	00000515 	.word	0x00000515
     64c:	00000541 	.word	0x00000541
     650:	000004e5 	.word	0x000004e5

00000654 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     654:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     656:	8b83      	ldrh	r3, [r0, #28]
     658:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     65a:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     65c:	2b00      	cmp	r3, #0
     65e:	d001      	beq.n	664 <i2c_master_write_packet_wait+0x10>

	module->send_stop = true;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
     660:	0010      	movs	r0, r2
     662:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     664:	3301      	adds	r3, #1
     666:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     668:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     66a:	4b02      	ldr	r3, [pc, #8]	; (674 <i2c_master_write_packet_wait+0x20>)
     66c:	4798      	blx	r3
     66e:	0002      	movs	r2, r0
     670:	e7f6      	b.n	660 <i2c_master_write_packet_wait+0xc>
     672:	46c0      	nop			; (mov r8, r8)
     674:	00000561 	.word	0x00000561

00000678 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     678:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     67a:	2207      	movs	r2, #7
     67c:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     67e:	421a      	tst	r2, r3
     680:	d1fc      	bne.n	67c <_i2c_master_wait_for_sync+0x4>
}
     682:	4770      	bx	lr

00000684 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     684:	b570      	push	{r4, r5, r6, lr}
     686:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     688:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     68a:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     68c:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     68e:	8b83      	ldrh	r3, [r0, #28]
     690:	1aed      	subs	r5, r5, r3
     692:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     694:	8b83      	ldrh	r3, [r0, #28]
     696:	3b01      	subs	r3, #1
     698:	b29b      	uxth	r3, r3
     69a:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     69c:	0113      	lsls	r3, r2, #4
     69e:	d51d      	bpl.n	6dc <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     6a0:	7ac3      	ldrb	r3, [r0, #11]
     6a2:	2b00      	cmp	r3, #0
     6a4:	d003      	beq.n	6ae <_i2c_master_read+0x2a>
     6a6:	8b83      	ldrh	r3, [r0, #28]
     6a8:	b29b      	uxth	r3, r3
     6aa:	2b01      	cmp	r3, #1
     6ac:	d010      	beq.n	6d0 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     6ae:	8ba3      	ldrh	r3, [r4, #28]
     6b0:	b29b      	uxth	r3, r3
     6b2:	2b00      	cmp	r3, #0
     6b4:	d102      	bne.n	6bc <_i2c_master_read+0x38>
		if (module->send_stop) {
     6b6:	7aa3      	ldrb	r3, [r4, #10]
     6b8:	2b00      	cmp	r3, #0
     6ba:	d11c      	bne.n	6f6 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     6bc:	0020      	movs	r0, r4
     6be:	4b12      	ldr	r3, [pc, #72]	; (708 <_i2c_master_read+0x84>)
     6c0:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     6c2:	6a23      	ldr	r3, [r4, #32]
     6c4:	195d      	adds	r5, r3, r5
     6c6:	2328      	movs	r3, #40	; 0x28
     6c8:	5cf3      	ldrb	r3, [r6, r3]
     6ca:	b2db      	uxtb	r3, r3
     6cc:	702b      	strb	r3, [r5, #0]
}
     6ce:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     6d0:	6872      	ldr	r2, [r6, #4]
     6d2:	2380      	movs	r3, #128	; 0x80
     6d4:	02db      	lsls	r3, r3, #11
     6d6:	4313      	orrs	r3, r2
     6d8:	6073      	str	r3, [r6, #4]
     6da:	e7e8      	b.n	6ae <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
     6dc:	7ac3      	ldrb	r3, [r0, #11]
     6de:	2b00      	cmp	r3, #0
     6e0:	d0e5      	beq.n	6ae <_i2c_master_read+0x2a>
     6e2:	8b83      	ldrh	r3, [r0, #28]
     6e4:	b29b      	uxth	r3, r3
     6e6:	2b00      	cmp	r3, #0
     6e8:	d1e1      	bne.n	6ae <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     6ea:	6872      	ldr	r2, [r6, #4]
     6ec:	2380      	movs	r3, #128	; 0x80
     6ee:	02db      	lsls	r3, r3, #11
     6f0:	4313      	orrs	r3, r2
     6f2:	6073      	str	r3, [r6, #4]
     6f4:	e7db      	b.n	6ae <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
     6f6:	0020      	movs	r0, r4
     6f8:	4b03      	ldr	r3, [pc, #12]	; (708 <_i2c_master_read+0x84>)
     6fa:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     6fc:	6872      	ldr	r2, [r6, #4]
     6fe:	23c0      	movs	r3, #192	; 0xc0
     700:	029b      	lsls	r3, r3, #10
     702:	4313      	orrs	r3, r2
     704:	6073      	str	r3, [r6, #4]
     706:	e7d9      	b.n	6bc <_i2c_master_read+0x38>
     708:	00000679 	.word	0x00000679

0000070c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     70c:	b570      	push	{r4, r5, r6, lr}
     70e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     710:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     712:	8b6b      	ldrh	r3, [r5, #26]
     714:	075b      	lsls	r3, r3, #29
     716:	d503      	bpl.n	720 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     718:	221e      	movs	r2, #30
     71a:	2325      	movs	r3, #37	; 0x25
     71c:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     71e:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     720:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     722:	8b83      	ldrh	r3, [r0, #28]
     724:	1af6      	subs	r6, r6, r3
     726:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     728:	8b83      	ldrh	r3, [r0, #28]
     72a:	3b01      	subs	r3, #1
     72c:	b29b      	uxth	r3, r3
     72e:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     730:	4b04      	ldr	r3, [pc, #16]	; (744 <_i2c_master_write+0x38>)
     732:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     734:	6a23      	ldr	r3, [r4, #32]
     736:	199e      	adds	r6, r3, r6
     738:	7833      	ldrb	r3, [r6, #0]
     73a:	b2db      	uxtb	r3, r3
     73c:	2228      	movs	r2, #40	; 0x28
     73e:	54ab      	strb	r3, [r5, r2]
     740:	e7ed      	b.n	71e <_i2c_master_write+0x12>
     742:	46c0      	nop			; (mov r8, r8)
     744:	00000679 	.word	0x00000679

00000748 <_i2c_master_read_packet>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     74a:	0005      	movs	r5, r0
     74c:	000c      	movs	r4, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     74e:	6806      	ldr	r6, [r0, #0]
	enum status_code tmp_status;

	/* Save packet to software module */
	module->buffer             = packet->data;
     750:	684b      	ldr	r3, [r1, #4]
     752:	6203      	str	r3, [r0, #32]
	module->buffer_remaining   = packet->data_length;
     754:	884b      	ldrh	r3, [r1, #2]
     756:	8383      	strh	r3, [r0, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
     758:	2201      	movs	r2, #1
     75a:	2324      	movs	r3, #36	; 0x24
     75c:	54c2      	strb	r2, [r0, r3]
	module->status             = STATUS_BUSY;
     75e:	3204      	adds	r2, #4
     760:	3301      	adds	r3, #1
     762:	54c2      	strb	r2, [r0, r3]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     764:	6837      	ldr	r7, [r6, #0]
     766:	013f      	lsls	r7, r7, #4
     768:	0fff      	lsrs	r7, r7, #31

	/* Switch to high speed mode */
	if (packet->high_speed) {
     76a:	7a4b      	ldrb	r3, [r1, #9]
     76c:	2b00      	cmp	r3, #0
     76e:	d117      	bne.n	7a0 <_i2c_master_read_packet+0x58>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK or NACK. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     770:	2f00      	cmp	r7, #0
     772:	d002      	beq.n	77a <_i2c_master_read_packet+0x32>
     774:	8863      	ldrh	r3, [r4, #2]
     776:	2b01      	cmp	r3, #1
     778:	d016      	beq.n	7a8 <_i2c_master_read_packet+0x60>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     77a:	6873      	ldr	r3, [r6, #4]
     77c:	4a20      	ldr	r2, [pc, #128]	; (800 <_i2c_master_read_packet+0xb8>)
     77e:	4013      	ands	r3, r2
     780:	6073      	str	r3, [r6, #4]
	}

	if (packet->ten_bit_address) {
     782:	7a23      	ldrb	r3, [r4, #8]
     784:	2b00      	cmp	r3, #0
     786:	d115      	bne.n	7b4 <_i2c_master_read_packet+0x6c>
		} else {
			return tmp_status;
		}
	} else {
		/* Enable interrupts */
		i2c_module->INTENSET.reg =
     788:	2303      	movs	r3, #3
     78a:	75b3      	strb	r3, [r6, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

		/* Set address and direction bit. Will send start command on bus */
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     78c:	8823      	ldrh	r3, [r4, #0]
     78e:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     790:	7a62      	ldrb	r2, [r4, #9]
     792:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     794:	4313      	orrs	r3, r2
     796:	2201      	movs	r2, #1
     798:	4313      	orrs	r3, r2
     79a:	6273      	str	r3, [r6, #36]	; 0x24
	}

	return STATUS_OK;
     79c:	2000      	movs	r0, #0
}
     79e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     7a0:	7a89      	ldrb	r1, [r1, #10]
     7a2:	4b18      	ldr	r3, [pc, #96]	; (804 <_i2c_master_read_packet+0xbc>)
     7a4:	4798      	blx	r3
     7a6:	e7e3      	b.n	770 <_i2c_master_read_packet+0x28>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     7a8:	6872      	ldr	r2, [r6, #4]
     7aa:	2380      	movs	r3, #128	; 0x80
     7ac:	02db      	lsls	r3, r3, #11
     7ae:	4313      	orrs	r3, r2
     7b0:	6073      	str	r3, [r6, #4]
     7b2:	e7e6      	b.n	782 <_i2c_master_read_packet+0x3a>
		i2c_module->ADDR.reg = (packet->address << 1) |
     7b4:	8823      	ldrh	r3, [r4, #0]
     7b6:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7b8:	7a62      	ldrb	r2, [r4, #9]
     7ba:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     7bc:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7be:	2280      	movs	r2, #128	; 0x80
     7c0:	0212      	lsls	r2, r2, #8
     7c2:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     7c4:	6273      	str	r3, [r6, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     7c6:	0028      	movs	r0, r5
     7c8:	4b0f      	ldr	r3, [pc, #60]	; (808 <_i2c_master_read_packet+0xc0>)
     7ca:	4798      	blx	r3
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     7cc:	6873      	ldr	r3, [r6, #4]
     7ce:	4a0c      	ldr	r2, [pc, #48]	; (800 <_i2c_master_read_packet+0xb8>)
     7d0:	4013      	ands	r3, r2
     7d2:	6073      	str	r3, [r6, #4]
		if (tmp_status == STATUS_OK) {
     7d4:	2800      	cmp	r0, #0
     7d6:	d1e2      	bne.n	79e <_i2c_master_read_packet+0x56>
			tmp_status = _i2c_master_address_response(module);
     7d8:	0028      	movs	r0, r5
     7da:	4b0c      	ldr	r3, [pc, #48]	; (80c <_i2c_master_read_packet+0xc4>)
     7dc:	4798      	blx	r3
		if (tmp_status == STATUS_OK) {
     7de:	2800      	cmp	r0, #0
     7e0:	d1dd      	bne.n	79e <_i2c_master_read_packet+0x56>
			i2c_module->INTENSET.reg =
     7e2:	2303      	movs	r3, #3
     7e4:	75b3      	strb	r3, [r6, #22]
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7e6:	8823      	ldrh	r3, [r4, #0]
     7e8:	0a1b      	lsrs	r3, r3, #8
     7ea:	2278      	movs	r2, #120	; 0x78
     7ec:	4313      	orrs	r3, r2
     7ee:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7f0:	7a62      	ldrb	r2, [r4, #9]
     7f2:	0392      	lsls	r2, r2, #14
     7f4:	2101      	movs	r1, #1
     7f6:	430a      	orrs	r2, r1
     7f8:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     7fa:	6273      	str	r3, [r6, #36]	; 0x24
     7fc:	e7cf      	b.n	79e <_i2c_master_read_packet+0x56>
     7fe:	46c0      	nop			; (mov r8, r8)
     800:	fffbffff 	.word	0xfffbffff
     804:	00000541 	.word	0x00000541
     808:	00000515 	.word	0x00000515
     80c:	000004e5 	.word	0x000004e5

00000810 <i2c_master_register_callback>:
	module->callbacks[callback_type] = callback;
     810:	1c93      	adds	r3, r2, #2
     812:	009b      	lsls	r3, r3, #2
     814:	18c3      	adds	r3, r0, r3
     816:	6059      	str	r1, [r3, #4]
	module->registered_callback |= (1 << callback_type);
     818:	7e03      	ldrb	r3, [r0, #24]
     81a:	2101      	movs	r1, #1
     81c:	4091      	lsls	r1, r2
     81e:	430b      	orrs	r3, r1
     820:	b2db      	uxtb	r3, r3
     822:	7603      	strb	r3, [r0, #24]
}
     824:	4770      	bx	lr
	...

00000828 <i2c_master_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_read_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     828:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     82a:	8b83      	ldrh	r3, [r0, #28]
     82c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     82e:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     830:	2b00      	cmp	r3, #0
     832:	d001      	beq.n	838 <i2c_master_read_packet_job+0x10>
	/* Make sure we send STOP */
	module->send_stop = true;
	module->send_nack = true;
	/* Start reading */
	return _i2c_master_read_packet(module, packet);
}
     834:	0010      	movs	r0, r2
     836:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     838:	3301      	adds	r3, #1
     83a:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     83c:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     83e:	4b02      	ldr	r3, [pc, #8]	; (848 <i2c_master_read_packet_job+0x20>)
     840:	4798      	blx	r3
     842:	0002      	movs	r2, r0
     844:	e7f6      	b.n	834 <i2c_master_read_packet_job+0xc>
     846:	46c0      	nop			; (mov r8, r8)
     848:	00000749 	.word	0x00000749

0000084c <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     84c:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     84e:	0080      	lsls	r0, r0, #2
     850:	4b75      	ldr	r3, [pc, #468]	; (a28 <_i2c_master_interrupt_handler+0x1dc>)
     852:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     854:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     856:	682b      	ldr	r3, [r5, #0]
     858:	011b      	lsls	r3, r3, #4
     85a:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     85c:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     85e:	7e26      	ldrb	r6, [r4, #24]
     860:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     862:	8b63      	ldrh	r3, [r4, #26]
     864:	b29b      	uxth	r3, r3
     866:	2b00      	cmp	r3, #0
     868:	d103      	bne.n	872 <_i2c_master_interrupt_handler+0x26>
     86a:	8ba3      	ldrh	r3, [r4, #28]
     86c:	b29b      	uxth	r3, r3
     86e:	2b00      	cmp	r3, #0
     870:	d123      	bne.n	8ba <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     872:	8b63      	ldrh	r3, [r4, #26]
     874:	b29b      	uxth	r3, r3
     876:	2b00      	cmp	r3, #0
     878:	d008      	beq.n	88c <_i2c_master_interrupt_handler+0x40>
     87a:	8ba3      	ldrh	r3, [r4, #28]
     87c:	b29b      	uxth	r3, r3
     87e:	2b00      	cmp	r3, #0
     880:	d104      	bne.n	88c <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
     882:	3325      	adds	r3, #37	; 0x25
     884:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     886:	2b05      	cmp	r3, #5
     888:	d100      	bne.n	88c <_i2c_master_interrupt_handler+0x40>
     88a:	e06d      	b.n	968 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     88c:	8b63      	ldrh	r3, [r4, #26]
     88e:	b29b      	uxth	r3, r3
     890:	2b00      	cmp	r3, #0
     892:	d024      	beq.n	8de <_i2c_master_interrupt_handler+0x92>
     894:	8ba3      	ldrh	r3, [r4, #28]
     896:	b29b      	uxth	r3, r3
     898:	2b00      	cmp	r3, #0
     89a:	d020      	beq.n	8de <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     89c:	8b6b      	ldrh	r3, [r5, #26]
     89e:	069b      	lsls	r3, r3, #26
     8a0:	d500      	bpl.n	8a4 <_i2c_master_interrupt_handler+0x58>
     8a2:	e081      	b.n	9a8 <_i2c_master_interrupt_handler+0x15c>
     8a4:	2a00      	cmp	r2, #0
     8a6:	d004      	beq.n	8b2 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     8a8:	8ba3      	ldrh	r3, [r4, #28]
     8aa:	b29b      	uxth	r3, r3
     8ac:	2b01      	cmp	r3, #1
     8ae:	d100      	bne.n	8b2 <_i2c_master_interrupt_handler+0x66>
     8b0:	e07a      	b.n	9a8 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	2325      	movs	r3, #37	; 0x25
     8b6:	54e2      	strb	r2, [r4, r3]
     8b8:	e011      	b.n	8de <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     8ba:	7e2b      	ldrb	r3, [r5, #24]
     8bc:	07db      	lsls	r3, r3, #31
     8be:	d507      	bpl.n	8d0 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     8c0:	2301      	movs	r3, #1
     8c2:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     8c4:	8b6b      	ldrh	r3, [r5, #26]
     8c6:	079b      	lsls	r3, r3, #30
     8c8:	d52e      	bpl.n	928 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
     8ca:	2241      	movs	r2, #65	; 0x41
     8cc:	2325      	movs	r3, #37	; 0x25
     8ce:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
     8d0:	8ba3      	ldrh	r3, [r4, #28]
     8d2:	b29b      	uxth	r3, r3
     8d4:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     8d6:	2325      	movs	r3, #37	; 0x25
     8d8:	5ce3      	ldrb	r3, [r4, r3]
     8da:	2b05      	cmp	r3, #5
     8dc:	d038      	beq.n	950 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     8de:	8b63      	ldrh	r3, [r4, #26]
     8e0:	b29b      	uxth	r3, r3
     8e2:	2b00      	cmp	r3, #0
     8e4:	d007      	beq.n	8f6 <_i2c_master_interrupt_handler+0xaa>
     8e6:	8ba3      	ldrh	r3, [r4, #28]
     8e8:	b29b      	uxth	r3, r3
     8ea:	2b00      	cmp	r3, #0
     8ec:	d103      	bne.n	8f6 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
     8ee:	3325      	adds	r3, #37	; 0x25
     8f0:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     8f2:	2b05      	cmp	r3, #5
     8f4:	d064      	beq.n	9c0 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     8f6:	2325      	movs	r3, #37	; 0x25
     8f8:	5ce3      	ldrb	r3, [r4, r3]
     8fa:	2b05      	cmp	r3, #5
     8fc:	d013      	beq.n	926 <_i2c_master_interrupt_handler+0xda>
     8fe:	2325      	movs	r3, #37	; 0x25
     900:	5ce3      	ldrb	r3, [r4, r3]
     902:	2b00      	cmp	r3, #0
     904:	d00f      	beq.n	926 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     906:	2303      	movs	r3, #3
     908:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     90a:	2300      	movs	r3, #0
     90c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     90e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     910:	3325      	adds	r3, #37	; 0x25
     912:	5ce3      	ldrb	r3, [r4, r3]
     914:	2b41      	cmp	r3, #65	; 0x41
     916:	d003      	beq.n	920 <_i2c_master_interrupt_handler+0xd4>
     918:	7aa3      	ldrb	r3, [r4, #10]
     91a:	2b00      	cmp	r3, #0
     91c:	d000      	beq.n	920 <_i2c_master_interrupt_handler+0xd4>
     91e:	e075      	b.n	a0c <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     920:	0773      	lsls	r3, r6, #29
     922:	d500      	bpl.n	926 <_i2c_master_interrupt_handler+0xda>
     924:	e07b      	b.n	a1e <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
     926:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     928:	8b6b      	ldrh	r3, [r5, #26]
     92a:	075b      	lsls	r3, r3, #29
     92c:	d5d0      	bpl.n	8d0 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     92e:	2218      	movs	r2, #24
     930:	2325      	movs	r3, #37	; 0x25
     932:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     934:	2300      	movs	r3, #0
     936:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     938:	7aa3      	ldrb	r3, [r4, #10]
     93a:	2b00      	cmp	r3, #0
     93c:	d0c8      	beq.n	8d0 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
     93e:	0020      	movs	r0, r4
     940:	4b3a      	ldr	r3, [pc, #232]	; (a2c <_i2c_master_interrupt_handler+0x1e0>)
     942:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     944:	686a      	ldr	r2, [r5, #4]
     946:	23c0      	movs	r3, #192	; 0xc0
     948:	029b      	lsls	r3, r3, #10
     94a:	4313      	orrs	r3, r2
     94c:	606b      	str	r3, [r5, #4]
     94e:	e7bf      	b.n	8d0 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     950:	331f      	adds	r3, #31
     952:	5ce3      	ldrb	r3, [r4, r3]
     954:	2b00      	cmp	r3, #0
     956:	d003      	beq.n	960 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
     958:	0020      	movs	r0, r4
     95a:	4b35      	ldr	r3, [pc, #212]	; (a30 <_i2c_master_interrupt_handler+0x1e4>)
     95c:	4798      	blx	r3
     95e:	e7be      	b.n	8de <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
     960:	0020      	movs	r0, r4
     962:	4b34      	ldr	r3, [pc, #208]	; (a34 <_i2c_master_interrupt_handler+0x1e8>)
     964:	4798      	blx	r3
     966:	e7ba      	b.n	8de <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     968:	331f      	adds	r3, #31
     96a:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     96c:	2b00      	cmp	r3, #0
     96e:	d000      	beq.n	972 <_i2c_master_interrupt_handler+0x126>
     970:	e78c      	b.n	88c <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
     972:	3303      	adds	r3, #3
     974:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     976:	2300      	movs	r3, #0
     978:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     97a:	3325      	adds	r3, #37	; 0x25
     97c:	2200      	movs	r2, #0
     97e:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
     980:	7aa3      	ldrb	r3, [r4, #10]
     982:	2b00      	cmp	r3, #0
     984:	d107      	bne.n	996 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     986:	2301      	movs	r3, #1
     988:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     98a:	07f3      	lsls	r3, r6, #31
     98c:	d5a7      	bpl.n	8de <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     98e:	68e3      	ldr	r3, [r4, #12]
     990:	0020      	movs	r0, r4
     992:	4798      	blx	r3
     994:	e7a3      	b.n	8de <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
     996:	0020      	movs	r0, r4
     998:	4b24      	ldr	r3, [pc, #144]	; (a2c <_i2c_master_interrupt_handler+0x1e0>)
     99a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     99c:	686a      	ldr	r2, [r5, #4]
     99e:	23c0      	movs	r3, #192	; 0xc0
     9a0:	029b      	lsls	r3, r3, #10
     9a2:	4313      	orrs	r3, r2
     9a4:	606b      	str	r3, [r5, #4]
     9a6:	e7f0      	b.n	98a <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     9a8:	2324      	movs	r3, #36	; 0x24
     9aa:	5ce3      	ldrb	r3, [r4, r3]
     9ac:	2b00      	cmp	r3, #0
     9ae:	d103      	bne.n	9b8 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
     9b0:	0020      	movs	r0, r4
     9b2:	4b20      	ldr	r3, [pc, #128]	; (a34 <_i2c_master_interrupt_handler+0x1e8>)
     9b4:	4798      	blx	r3
     9b6:	e792      	b.n	8de <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
     9b8:	0020      	movs	r0, r4
     9ba:	4b1d      	ldr	r3, [pc, #116]	; (a30 <_i2c_master_interrupt_handler+0x1e4>)
     9bc:	4798      	blx	r3
     9be:	e78e      	b.n	8de <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     9c0:	331f      	adds	r3, #31
     9c2:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     9c4:	2b01      	cmp	r3, #1
     9c6:	d196      	bne.n	8f6 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     9c8:	7e2b      	ldrb	r3, [r5, #24]
     9ca:	079b      	lsls	r3, r3, #30
     9cc:	d501      	bpl.n	9d2 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     9ce:	2302      	movs	r3, #2
     9d0:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
     9d2:	2303      	movs	r3, #3
     9d4:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     9d6:	2300      	movs	r3, #0
     9d8:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     9da:	3325      	adds	r3, #37	; 0x25
     9dc:	2200      	movs	r2, #0
     9de:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     9e0:	07b3      	lsls	r3, r6, #30
     9e2:	d503      	bpl.n	9ec <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     9e4:	2324      	movs	r3, #36	; 0x24
     9e6:	5ce3      	ldrb	r3, [r4, r3]
     9e8:	2b01      	cmp	r3, #1
     9ea:	d00b      	beq.n	a04 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     9ec:	07f3      	lsls	r3, r6, #31
     9ee:	d400      	bmi.n	9f2 <_i2c_master_interrupt_handler+0x1a6>
     9f0:	e781      	b.n	8f6 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     9f2:	2324      	movs	r3, #36	; 0x24
     9f4:	5ce3      	ldrb	r3, [r4, r3]
     9f6:	2b00      	cmp	r3, #0
     9f8:	d000      	beq.n	9fc <_i2c_master_interrupt_handler+0x1b0>
     9fa:	e77c      	b.n	8f6 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     9fc:	68e3      	ldr	r3, [r4, #12]
     9fe:	0020      	movs	r0, r4
     a00:	4798      	blx	r3
     a02:	e778      	b.n	8f6 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     a04:	6923      	ldr	r3, [r4, #16]
     a06:	0020      	movs	r0, r4
     a08:	4798      	blx	r3
     a0a:	e774      	b.n	8f6 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
     a0c:	0020      	movs	r0, r4
     a0e:	4b07      	ldr	r3, [pc, #28]	; (a2c <_i2c_master_interrupt_handler+0x1e0>)
     a10:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     a12:	686a      	ldr	r2, [r5, #4]
     a14:	23e0      	movs	r3, #224	; 0xe0
     a16:	02db      	lsls	r3, r3, #11
     a18:	4313      	orrs	r3, r2
     a1a:	606b      	str	r3, [r5, #4]
     a1c:	e780      	b.n	920 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     a1e:	6963      	ldr	r3, [r4, #20]
     a20:	0020      	movs	r0, r4
     a22:	4798      	blx	r3
}
     a24:	e77f      	b.n	926 <_i2c_master_interrupt_handler+0xda>
     a26:	46c0      	nop			; (mov r8, r8)
     a28:	200000f4 	.word	0x200000f4
     a2c:	00000679 	.word	0x00000679
     a30:	00000685 	.word	0x00000685
     a34:	0000070d 	.word	0x0000070d

00000a38 <i2c_slave_init>:
 */
enum status_code i2c_slave_init(
		struct i2c_slave_module *const module,
		Sercom *const hw,
		const struct i2c_slave_config *const config)
{
     a38:	b5f0      	push	{r4, r5, r6, r7, lr}
     a3a:	46ce      	mov	lr, r9
     a3c:	4647      	mov	r7, r8
     a3e:	b580      	push	{r7, lr}
     a40:	b083      	sub	sp, #12
     a42:	0005      	movs	r5, r0
     a44:	000c      	movs	r4, r1
     a46:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     a48:	6029      	str	r1, [r5, #0]

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	/* Check if module is enabled */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     a4a:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     a4c:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     a4e:	079b      	lsls	r3, r3, #30
     a50:	d504      	bpl.n	a5c <i2c_slave_init+0x24>
	/* Set SERCOM module to operate in I2C slave mode */
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);

	/* Set config and return status */
	return _i2c_slave_set_config(module, config);
}
     a52:	b003      	add	sp, #12
     a54:	bc0c      	pop	{r2, r3}
     a56:	4690      	mov	r8, r2
     a58:	4699      	mov	r9, r3
     a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     a5c:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     a5e:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     a60:	07db      	lsls	r3, r3, #31
     a62:	d4f6      	bmi.n	a52 <i2c_slave_init+0x1a>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     a64:	0008      	movs	r0, r1
     a66:	4b4d      	ldr	r3, [pc, #308]	; (b9c <i2c_slave_init+0x164>)
     a68:	4699      	mov	r9, r3
     a6a:	4798      	blx	r3
     a6c:	4a4c      	ldr	r2, [pc, #304]	; (ba0 <i2c_slave_init+0x168>)
     a6e:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     a70:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     a72:	2701      	movs	r7, #1
     a74:	46b8      	mov	r8, r7
     a76:	409f      	lsls	r7, r3
     a78:	003b      	movs	r3, r7
     a7a:	430b      	orrs	r3, r1
     a7c:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     a7e:	a901      	add	r1, sp, #4
     a80:	7e73      	ldrb	r3, [r6, #25]
     a82:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     a84:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     a86:	b2c3      	uxtb	r3, r0
     a88:	001f      	movs	r7, r3
     a8a:	0018      	movs	r0, r3
     a8c:	4b45      	ldr	r3, [pc, #276]	; (ba4 <i2c_slave_init+0x16c>)
     a8e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     a90:	0038      	movs	r0, r7
     a92:	4b45      	ldr	r3, [pc, #276]	; (ba8 <i2c_slave_init+0x170>)
     a94:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     a96:	7e70      	ldrb	r0, [r6, #25]
     a98:	2100      	movs	r1, #0
     a9a:	4b44      	ldr	r3, [pc, #272]	; (bac <i2c_slave_init+0x174>)
     a9c:	4798      	blx	r3
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     a9e:	6828      	ldr	r0, [r5, #0]
     aa0:	47c8      	blx	r9
     aa2:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _i2c_slave_interrupt_handler);
     aa4:	4942      	ldr	r1, [pc, #264]	; (bb0 <i2c_slave_init+0x178>)
     aa6:	4b43      	ldr	r3, [pc, #268]	; (bb4 <i2c_slave_init+0x17c>)
     aa8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     aaa:	00bf      	lsls	r7, r7, #2
     aac:	4b42      	ldr	r3, [pc, #264]	; (bb8 <i2c_slave_init+0x180>)
     aae:	50fd      	str	r5, [r7, r3]
	module->registered_callback = 0;
     ab0:	2300      	movs	r3, #0
     ab2:	2224      	movs	r2, #36	; 0x24
     ab4:	54ab      	strb	r3, [r5, r2]
	module->enabled_callback = 0;
     ab6:	3201      	adds	r2, #1
     ab8:	54ab      	strb	r3, [r5, r2]
	module->buffer_length = 0;
     aba:	84eb      	strh	r3, [r5, #38]	; 0x26
	module->nack_on_address = config->enable_nack_on_address;
     abc:	7e33      	ldrb	r3, [r6, #24]
     abe:	726b      	strb	r3, [r5, #9]
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     ac0:	2310      	movs	r3, #16
     ac2:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     ac4:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     ac6:	8933      	ldrh	r3, [r6, #8]
     ac8:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     aca:	7c33      	ldrb	r3, [r6, #16]
     acc:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ace:	2380      	movs	r3, #128	; 0x80
     ad0:	466a      	mov	r2, sp
     ad2:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ad4:	2300      	movs	r3, #0
     ad6:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     ad8:	466b      	mov	r3, sp
     ada:	4642      	mov	r2, r8
     adc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     ade:	2300      	movs	r3, #0
     ae0:	466a      	mov	r2, sp
     ae2:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     ae4:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     ae6:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     ae8:	2800      	cmp	r0, #0
     aea:	d04b      	beq.n	b84 <i2c_slave_init+0x14c>
	pin_conf.mux_position = pad0 & 0xFFFF;
     aec:	466b      	mov	r3, sp
     aee:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     af0:	2302      	movs	r3, #2
     af2:	466a      	mov	r2, sp
     af4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     af6:	0c00      	lsrs	r0, r0, #16
     af8:	b2c0      	uxtb	r0, r0
     afa:	4669      	mov	r1, sp
     afc:	4b2f      	ldr	r3, [pc, #188]	; (bbc <i2c_slave_init+0x184>)
     afe:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     b00:	2d00      	cmp	r5, #0
     b02:	d044      	beq.n	b8e <i2c_slave_init+0x156>
	pin_conf.mux_position = pad1 & 0xFFFF;
     b04:	466b      	mov	r3, sp
     b06:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     b08:	2302      	movs	r3, #2
     b0a:	466a      	mov	r2, sp
     b0c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     b0e:	0c2d      	lsrs	r5, r5, #16
     b10:	b2e8      	uxtb	r0, r5
     b12:	4669      	mov	r1, sp
     b14:	4b29      	ldr	r3, [pc, #164]	; (bbc <i2c_slave_init+0x184>)
     b16:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     b18:	7eb3      	ldrb	r3, [r6, #26]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     b1a:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     b1c:	2b00      	cmp	r3, #0
     b1e:	d104      	bne.n	b2a <i2c_slave_init+0xf2>
     b20:	4b27      	ldr	r3, [pc, #156]	; (bc0 <i2c_slave_init+0x188>)
     b22:	789b      	ldrb	r3, [r3, #2]
     b24:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     b26:	0fdb      	lsrs	r3, r3, #31
     b28:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     b2a:	2325      	movs	r3, #37	; 0x25
     b2c:	5cf3      	ldrb	r3, [r6, r3]
     b2e:	2b00      	cmp	r3, #0
     b30:	d104      	bne.n	b3c <i2c_slave_init+0x104>
     b32:	2380      	movs	r3, #128	; 0x80
     b34:	049b      	lsls	r3, r3, #18
     b36:	6971      	ldr	r1, [r6, #20]
     b38:	4299      	cmp	r1, r3
     b3a:	d102      	bne.n	b42 <i2c_slave_init+0x10a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     b3c:	2380      	movs	r3, #128	; 0x80
     b3e:	051b      	lsls	r3, r3, #20
     b40:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     b42:	6820      	ldr	r0, [r4, #0]
     b44:	6873      	ldr	r3, [r6, #4]
     b46:	6971      	ldr	r1, [r6, #20]
     b48:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     b4a:	2124      	movs	r1, #36	; 0x24
     b4c:	5c71      	ldrb	r1, [r6, r1]
     b4e:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     b50:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     b52:	2126      	movs	r1, #38	; 0x26
     b54:	5c71      	ldrb	r1, [r6, r1]
     b56:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     b58:	430b      	orrs	r3, r1
     b5a:	4303      	orrs	r3, r0
     b5c:	4313      	orrs	r3, r2
     b5e:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     b60:	8972      	ldrh	r2, [r6, #10]
     b62:	2380      	movs	r3, #128	; 0x80
     b64:	005b      	lsls	r3, r3, #1
     b66:	4313      	orrs	r3, r2
     b68:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     b6a:	89b3      	ldrh	r3, [r6, #12]
     b6c:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     b6e:	89f2      	ldrh	r2, [r6, #14]
     b70:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     b72:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     b74:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     b76:	4313      	orrs	r3, r2
     b78:	7c32      	ldrb	r2, [r6, #16]
     b7a:	03d2      	lsls	r2, r2, #15
     b7c:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     b7e:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     b80:	2000      	movs	r0, #0
     b82:	e766      	b.n	a52 <i2c_slave_init+0x1a>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     b84:	2100      	movs	r1, #0
     b86:	0020      	movs	r0, r4
     b88:	4b0e      	ldr	r3, [pc, #56]	; (bc4 <i2c_slave_init+0x18c>)
     b8a:	4798      	blx	r3
     b8c:	e7ae      	b.n	aec <i2c_slave_init+0xb4>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     b8e:	2101      	movs	r1, #1
     b90:	0020      	movs	r0, r4
     b92:	4b0c      	ldr	r3, [pc, #48]	; (bc4 <i2c_slave_init+0x18c>)
     b94:	4798      	blx	r3
     b96:	0005      	movs	r5, r0
     b98:	e7b4      	b.n	b04 <i2c_slave_init+0xcc>
     b9a:	46c0      	nop			; (mov r8, r8)
     b9c:	000011f1 	.word	0x000011f1
     ba0:	40000400 	.word	0x40000400
     ba4:	00001d89 	.word	0x00001d89
     ba8:	00001cfd 	.word	0x00001cfd
     bac:	0000102d 	.word	0x0000102d
     bb0:	00000c35 	.word	0x00000c35
     bb4:	0000122d 	.word	0x0000122d
     bb8:	200000f4 	.word	0x200000f4
     bbc:	00001e81 	.word	0x00001e81
     bc0:	41002000 	.word	0x41002000
     bc4:	00001079 	.word	0x00001079

00000bc8 <i2c_slave_register_callback>:
 */
void i2c_slave_register_callback(
		struct i2c_slave_module *const module,
		i2c_slave_callback_t callback,
		enum i2c_slave_callback callback_type)
{
     bc8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback. */
	module->callbacks[callback_type] = callback;
     bca:	1c93      	adds	r3, r2, #2
     bcc:	009b      	lsls	r3, r3, #2
     bce:	18c3      	adds	r3, r0, r3
     bd0:	6059      	str	r1, [r3, #4]

	/* Set corresponding bit to set callback as initiated. */
	module->registered_callback |= (1 << callback_type);
     bd2:	2424      	movs	r4, #36	; 0x24
     bd4:	5d03      	ldrb	r3, [r0, r4]
     bd6:	2101      	movs	r1, #1
     bd8:	4091      	lsls	r1, r2
     bda:	430b      	orrs	r3, r1
     bdc:	b2db      	uxtb	r3, r3
     bde:	5503      	strb	r3, [r0, r4]
}
     be0:	bd10      	pop	{r4, pc}

00000be2 <i2c_slave_read_packet_job>:
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
     be2:	8d02      	ldrh	r2, [r0, #40]	; 0x28
		return STATUS_BUSY;
     be4:	2305      	movs	r3, #5
	if (module->buffer_remaining > 0) {
     be6:	2a00      	cmp	r2, #0
     be8:	d001      	beq.n	bee <i2c_slave_read_packet_job+0xc>
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	/* Read will begin when master initiates the transfer */
	return STATUS_OK;
}
     bea:	0018      	movs	r0, r3
     bec:	4770      	bx	lr
	module->buffer           = packet->data;
     bee:	684b      	ldr	r3, [r1, #4]
     bf0:	62c3      	str	r3, [r0, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
     bf2:	880b      	ldrh	r3, [r1, #0]
     bf4:	8503      	strh	r3, [r0, #40]	; 0x28
	module->buffer_length    = packet->data_length;
     bf6:	880b      	ldrh	r3, [r1, #0]
     bf8:	84c3      	strh	r3, [r0, #38]	; 0x26
	module->status           = STATUS_BUSY;
     bfa:	3205      	adds	r2, #5
     bfc:	2331      	movs	r3, #49	; 0x31
     bfe:	54c2      	strb	r2, [r0, r3]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c00:	6803      	ldr	r3, [r0, #0]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
     c02:	3202      	adds	r2, #2
     c04:	759a      	strb	r2, [r3, #22]
	return STATUS_OK;
     c06:	2300      	movs	r3, #0
     c08:	e7ef      	b.n	bea <i2c_slave_read_packet_job+0x8>

00000c0a <i2c_slave_write_packet_job>:
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
     c0a:	8d02      	ldrh	r2, [r0, #40]	; 0x28
		return STATUS_BUSY;
     c0c:	2305      	movs	r3, #5
	if (module->buffer_remaining > 0) {
     c0e:	2a00      	cmp	r2, #0
     c10:	d001      	beq.n	c16 <i2c_slave_write_packet_job+0xc>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	return STATUS_OK;
}
     c12:	0018      	movs	r0, r3
     c14:	4770      	bx	lr
	module->buffer           = packet->data;
     c16:	684b      	ldr	r3, [r1, #4]
     c18:	62c3      	str	r3, [r0, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
     c1a:	880b      	ldrh	r3, [r1, #0]
     c1c:	8503      	strh	r3, [r0, #40]	; 0x28
	module->buffer_length    = packet->data_length;
     c1e:	880b      	ldrh	r3, [r1, #0]
     c20:	84c3      	strh	r3, [r0, #38]	; 0x26
	module->status           = STATUS_BUSY;
     c22:	3205      	adds	r2, #5
     c24:	2331      	movs	r3, #49	; 0x31
     c26:	54c2      	strb	r2, [r0, r3]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c28:	6803      	ldr	r3, [r0, #0]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
     c2a:	3202      	adds	r2, #2
     c2c:	759a      	strb	r2, [r3, #22]
	return STATUS_OK;
     c2e:	2300      	movs	r3, #0
     c30:	e7ef      	b.n	c12 <i2c_slave_write_packet_job+0x8>
	...

00000c34 <_i2c_slave_interrupt_handler>:
 *
 * \param[in] instance Sercom instance that triggered the interrupt
 */
void _i2c_slave_interrupt_handler(
		uint8_t instance)
{
     c34:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling. */
	struct i2c_slave_module *module =
     c36:	0080      	lsls	r0, r0, #2
     c38:	4b9b      	ldr	r3, [pc, #620]	; (ea8 <_i2c_slave_interrupt_handler+0x274>)
     c3a:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_slave_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c3c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask = module->enabled_callback;
     c3e:	2325      	movs	r3, #37	; 0x25
     c40:	5ce3      	ldrb	r3, [r4, r3]
	callback_mask &= module->registered_callback;
     c42:	2224      	movs	r2, #36	; 0x24
     c44:	5ca6      	ldrb	r6, [r4, r2]
     c46:	401e      	ands	r6, r3


	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     c48:	7e2b      	ldrb	r3, [r5, #24]
     c4a:	079b      	lsls	r3, r3, #30
     c4c:	d400      	bmi.n	c50 <_i2c_slave_interrupt_handler+0x1c>
     c4e:	e095      	b.n	d7c <_i2c_slave_interrupt_handler+0x148>
	/* Address match */
		/* Check if last transfer is done - repeated start */
		if (module->buffer_length != module->buffer_remaining &&
     c50:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     c52:	b29b      	uxth	r3, r3
     c54:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     c56:	4293      	cmp	r3, r2
     c58:	d00d      	beq.n	c76 <_i2c_slave_interrupt_handler+0x42>
				module->transfer_direction == I2C_TRANSFER_WRITE) {
     c5a:	2330      	movs	r3, #48	; 0x30
     c5c:	5ce3      	ldrb	r3, [r4, r3]
		if (module->buffer_length != module->buffer_remaining &&
     c5e:	2b00      	cmp	r3, #0
     c60:	d109      	bne.n	c76 <_i2c_slave_interrupt_handler+0x42>

			module->status = STATUS_OK;
     c62:	2231      	movs	r2, #49	; 0x31
     c64:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     c66:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     c68:	8523      	strh	r3, [r4, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
     c6a:	07b3      	lsls	r3, r6, #30
     c6c:	d50b      	bpl.n	c86 <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
     c6e:	6923      	ldr	r3, [r4, #16]
     c70:	0020      	movs	r0, r4
     c72:	4798      	blx	r3
     c74:	e007      	b.n	c86 <_i2c_slave_interrupt_handler+0x52>
			}
		} else if (module->buffer_length != module->buffer_remaining &&
     c76:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     c78:	b29b      	uxth	r3, r3
     c7a:	429a      	cmp	r2, r3
     c7c:	d003      	beq.n	c86 <_i2c_slave_interrupt_handler+0x52>
				module->transfer_direction == I2C_TRANSFER_READ) {
     c7e:	2330      	movs	r3, #48	; 0x30
     c80:	5ce3      	ldrb	r3, [r4, r3]
		} else if (module->buffer_length != module->buffer_remaining &&
     c82:	2b01      	cmp	r3, #1
     c84:	d022      	beq.n	ccc <_i2c_slave_interrupt_handler+0x98>
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
			}
		}

		if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     c86:	8b6a      	ldrh	r2, [r5, #26]
     c88:	2343      	movs	r3, #67	; 0x43
     c8a:	421a      	tst	r2, r3
     c8c:	d004      	beq.n	c98 <_i2c_slave_interrupt_handler+0x64>
				SERCOM_I2CS_STATUS_COLL | SERCOM_I2CS_STATUS_LOWTOUT)) {
			/* An error occurred in last packet transfer */
			module->status = STATUS_ERR_IO;
     c8e:	2210      	movs	r2, #16
     c90:	3b12      	subs	r3, #18
     c92:	54e2      	strb	r2, [r4, r3]

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER))) {
     c94:	06b3      	lsls	r3, r6, #26
     c96:	d424      	bmi.n	ce2 <_i2c_slave_interrupt_handler+0xae>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
			}
		}
		if (module->nack_on_address) {
     c98:	7a63      	ldrb	r3, [r4, #9]
     c9a:	2b00      	cmp	r3, #0
     c9c:	d125      	bne.n	cea <_i2c_slave_interrupt_handler+0xb6>
			/* NACK address, workaround 13574 */
			_i2c_slave_set_ctrlb_ackact(module, false);
		} else if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
     c9e:	8b6b      	ldrh	r3, [r5, #26]
     ca0:	071b      	lsls	r3, r3, #28
     ca2:	d54a      	bpl.n	d3a <_i2c_slave_interrupt_handler+0x106>
			/* Set transfer direction in module instance */
			module->transfer_direction = I2C_TRANSFER_READ;
     ca4:	2201      	movs	r2, #1
     ca6:	2330      	movs	r3, #48	; 0x30
     ca8:	54e2      	strb	r2, [r4, r3]

			/* Read request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST)) {
     caa:	0773      	lsls	r3, r6, #29
     cac:	d438      	bmi.n	d20 <_i2c_slave_interrupt_handler+0xec>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
			}

			if (module->buffer_length == 0) {
     cae:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     cb0:	b29b      	uxth	r3, r3
     cb2:	2b00      	cmp	r3, #0
     cb4:	d138      	bne.n	d28 <_i2c_slave_interrupt_handler+0xf4>
		bool send_ack)
{
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     cb6:	6825      	ldr	r5, [r4, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     cb8:	4b7c      	ldr	r3, [pc, #496]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     cba:	4798      	blx	r3

#if (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAML21 || SAMDA1 ||  \
		SAML22 || SAMC20 || SAMC21 || SAMHA1 || SAMR30)
	/* Workaround, Following two write are atomic */
	system_interrupt_enter_critical_section();
	i2c_hw->STATUS.reg = 0;
     cbc:	2300      	movs	r3, #0
     cbe:	836b      	strh	r3, [r5, #26]

	if (send_ack == true) {
		i2c_hw->CTRLB.reg = 0;
	}
	else {
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     cc0:	2380      	movs	r3, #128	; 0x80
     cc2:	02db      	lsls	r3, r3, #11
     cc4:	606b      	str	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     cc6:	4b7a      	ldr	r3, [pc, #488]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     cc8:	4798      	blx	r3
     cca:	e018      	b.n	cfe <_i2c_slave_interrupt_handler+0xca>
			module->status = STATUS_OK;
     ccc:	2300      	movs	r3, #0
     cce:	2231      	movs	r2, #49	; 0x31
     cd0:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     cd2:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     cd4:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
     cd6:	07f3      	lsls	r3, r6, #31
     cd8:	d5d5      	bpl.n	c86 <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
     cda:	68e3      	ldr	r3, [r4, #12]
     cdc:	0020      	movs	r0, r4
     cde:	4798      	blx	r3
     ce0:	e7d1      	b.n	c86 <_i2c_slave_interrupt_handler+0x52>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
     ce2:	6a23      	ldr	r3, [r4, #32]
     ce4:	0020      	movs	r0, r4
     ce6:	4798      	blx	r3
     ce8:	e7d6      	b.n	c98 <_i2c_slave_interrupt_handler+0x64>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     cea:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     cec:	4b6f      	ldr	r3, [pc, #444]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     cee:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     cf0:	2300      	movs	r3, #0
     cf2:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     cf4:	2380      	movs	r3, #128	; 0x80
     cf6:	02db      	lsls	r3, r3, #11
     cf8:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     cfa:	4b6d      	ldr	r3, [pc, #436]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     cfc:	4798      	blx	r3
		struct i2c_slave_module *const module)
{
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     cfe:	6823      	ldr	r3, [r4, #0]
	/*
	 * Below code instead i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
	 * CMD=0x3 clears all interrupts, so to keep the result similar
	 * PREC is cleared if it was set
	 */
	if (i2c_hw->INTFLAG.bit.PREC) {
     d00:	7e1a      	ldrb	r2, [r3, #24]
     d02:	07d2      	lsls	r2, r2, #31
     d04:	d501      	bpl.n	d0a <_i2c_slave_interrupt_handler+0xd6>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     d06:	2201      	movs	r2, #1
     d08:	761a      	strb	r2, [r3, #24]
	}
	i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     d0a:	2202      	movs	r2, #2
     d0c:	761a      	strb	r2, [r3, #24]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d0e:	6824      	ldr	r4, [r4, #0]
	cpu_irq_enter_critical();
     d10:	4b66      	ldr	r3, [pc, #408]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     d12:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d14:	2300      	movs	r3, #0
     d16:	8363      	strh	r3, [r4, #26]
		i2c_hw->CTRLB.reg = 0;
     d18:	6063      	str	r3, [r4, #4]
	cpu_irq_leave_critical();
     d1a:	4b65      	ldr	r3, [pc, #404]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     d1c:	4798      	blx	r3
			} else {
				_i2c_slave_write(module);
			}
		}
	}
}
     d1e:	bd70      	pop	{r4, r5, r6, pc}
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
     d20:	6963      	ldr	r3, [r4, #20]
     d22:	0020      	movs	r0, r4
     d24:	4798      	blx	r3
     d26:	e7c2      	b.n	cae <_i2c_slave_interrupt_handler+0x7a>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d28:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     d2a:	4b60      	ldr	r3, [pc, #384]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     d2c:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d2e:	2300      	movs	r3, #0
     d30:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = 0;
     d32:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     d34:	4b5e      	ldr	r3, [pc, #376]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     d36:	4798      	blx	r3
     d38:	e7e1      	b.n	cfe <_i2c_slave_interrupt_handler+0xca>
			module->transfer_direction = I2C_TRANSFER_WRITE;
     d3a:	2200      	movs	r2, #0
     d3c:	2330      	movs	r3, #48	; 0x30
     d3e:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)) {
     d40:	0733      	lsls	r3, r6, #28
     d42:	d40e      	bmi.n	d62 <_i2c_slave_interrupt_handler+0x12e>
			if (module->buffer_length == 0) {
     d44:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     d46:	b29b      	uxth	r3, r3
     d48:	2b00      	cmp	r3, #0
     d4a:	d10e      	bne.n	d6a <_i2c_slave_interrupt_handler+0x136>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d4c:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     d4e:	4b57      	ldr	r3, [pc, #348]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     d50:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d52:	2300      	movs	r3, #0
     d54:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     d56:	2380      	movs	r3, #128	; 0x80
     d58:	02db      	lsls	r3, r3, #11
     d5a:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     d5c:	4b54      	ldr	r3, [pc, #336]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     d5e:	4798      	blx	r3
     d60:	e7cd      	b.n	cfe <_i2c_slave_interrupt_handler+0xca>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_REQUEST](module);
     d62:	69a3      	ldr	r3, [r4, #24]
     d64:	0020      	movs	r0, r4
     d66:	4798      	blx	r3
     d68:	e7ec      	b.n	d44 <_i2c_slave_interrupt_handler+0x110>
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d6a:	6825      	ldr	r5, [r4, #0]
	cpu_irq_enter_critical();
     d6c:	4b4f      	ldr	r3, [pc, #316]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     d6e:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     d70:	2300      	movs	r3, #0
     d72:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = 0;
     d74:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     d76:	4b4e      	ldr	r3, [pc, #312]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     d78:	4798      	blx	r3
     d7a:	e7c0      	b.n	cfe <_i2c_slave_interrupt_handler+0xca>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     d7c:	7e2b      	ldrb	r3, [r5, #24]
     d7e:	07db      	lsls	r3, r3, #31
     d80:	d52e      	bpl.n	de0 <_i2c_slave_interrupt_handler+0x1ac>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     d82:	2301      	movs	r3, #1
     d84:	762b      	strb	r3, [r5, #24]
		i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_PREC | SERCOM_I2CS_INTFLAG_DRDY;
     d86:	3304      	adds	r3, #4
     d88:	752b      	strb	r3, [r5, #20]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
     d8a:	3320      	adds	r3, #32
     d8c:	5ce3      	ldrb	r3, [r4, r3]
     d8e:	075b      	lsls	r3, r3, #29
     d90:	d405      	bmi.n	d9e <_i2c_slave_interrupt_handler+0x16a>
				|| (module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)))) {
     d92:	2325      	movs	r3, #37	; 0x25
     d94:	5ce3      	ldrb	r3, [r4, r3]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
     d96:	071b      	lsls	r3, r3, #28
     d98:	d401      	bmi.n	d9e <_i2c_slave_interrupt_handler+0x16a>
			i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_AMATCH;
     d9a:	2302      	movs	r3, #2
     d9c:	752b      	strb	r3, [r5, #20]
		if (!(module->status == STATUS_ERR_OVERFLOW || module->status == STATUS_ERR_IO)) {
     d9e:	2331      	movs	r3, #49	; 0x31
     da0:	5ce3      	ldrb	r3, [r4, r3]
     da2:	2b1e      	cmp	r3, #30
     da4:	d0bb      	beq.n	d1e <_i2c_slave_interrupt_handler+0xea>
     da6:	2331      	movs	r3, #49	; 0x31
     da8:	5ce3      	ldrb	r3, [r4, r3]
     daa:	2b10      	cmp	r3, #16
     dac:	d0b7      	beq.n	d1e <_i2c_slave_interrupt_handler+0xea>
			module->status = STATUS_OK;
     dae:	2300      	movs	r3, #0
     db0:	2231      	movs	r2, #49	; 0x31
     db2:	54a3      	strb	r3, [r4, r2]
			module->buffer_length = 0;
     db4:	84e3      	strh	r3, [r4, #38]	; 0x26
			module->buffer_remaining = 0;
     db6:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))
     db8:	07b3      	lsls	r3, r6, #30
     dba:	d503      	bpl.n	dc4 <_i2c_slave_interrupt_handler+0x190>
					&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     dbc:	2330      	movs	r3, #48	; 0x30
     dbe:	5ce3      	ldrb	r3, [r4, r3]
     dc0:	2b00      	cmp	r3, #0
     dc2:	d009      	beq.n	dd8 <_i2c_slave_interrupt_handler+0x1a4>
			} else if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))
     dc4:	07f3      	lsls	r3, r6, #31
     dc6:	d5aa      	bpl.n	d1e <_i2c_slave_interrupt_handler+0xea>
					&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     dc8:	2330      	movs	r3, #48	; 0x30
     dca:	5ce3      	ldrb	r3, [r4, r3]
     dcc:	2b01      	cmp	r3, #1
     dce:	d1a6      	bne.n	d1e <_i2c_slave_interrupt_handler+0xea>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
     dd0:	68e3      	ldr	r3, [r4, #12]
     dd2:	0020      	movs	r0, r4
     dd4:	4798      	blx	r3
     dd6:	e7a2      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
     dd8:	6923      	ldr	r3, [r4, #16]
     dda:	0020      	movs	r0, r4
     ddc:	4798      	blx	r3
     dde:	e79e      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     de0:	7e2b      	ldrb	r3, [r5, #24]
     de2:	075b      	lsls	r3, r3, #29
     de4:	d59b      	bpl.n	d1e <_i2c_slave_interrupt_handler+0xea>
		if (module->buffer_remaining <= 0 ||
     de6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     de8:	2b00      	cmp	r3, #0
     dea:	d01e      	beq.n	e2a <_i2c_slave_interrupt_handler+0x1f6>
				(module->transfer_direction == I2C_TRANSFER_READ &&
     dec:	2230      	movs	r2, #48	; 0x30
     dee:	5ca2      	ldrb	r2, [r4, r2]
		if (module->buffer_remaining <= 0 ||
     df0:	2a01      	cmp	r2, #1
     df2:	d013      	beq.n	e1c <_i2c_slave_interrupt_handler+0x1e8>
		} else if (module->buffer_length > 0 && module->buffer_remaining > 0) {
     df4:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     df6:	b29b      	uxth	r3, r3
     df8:	2b00      	cmp	r3, #0
     dfa:	d100      	bne.n	dfe <_i2c_slave_interrupt_handler+0x1ca>
     dfc:	e78f      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     dfe:	2330      	movs	r3, #48	; 0x30
     e00:	5ce3      	ldrb	r3, [r4, r3]
     e02:	2b00      	cmp	r3, #0
     e04:	d044      	beq.n	e90 <_i2c_slave_interrupt_handler+0x25c>
	i2c_hw->DATA.reg = *(module->buffer++);
     e06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     e08:	1c5a      	adds	r2, r3, #1
     e0a:	62e2      	str	r2, [r4, #44]	; 0x2c
     e0c:	781b      	ldrb	r3, [r3, #0]
     e0e:	b2db      	uxtb	r3, r3
     e10:	2228      	movs	r2, #40	; 0x28
     e12:	54ab      	strb	r3, [r5, r2]
	module->buffer_remaining--;
     e14:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     e16:	3b01      	subs	r3, #1
     e18:	8523      	strh	r3, [r4, #40]	; 0x28
}
     e1a:	e780      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
				(module->buffer_length > module->buffer_remaining) &&
     e1c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
     e1e:	b292      	uxth	r2, r2
				(module->transfer_direction == I2C_TRANSFER_READ &&
     e20:	4293      	cmp	r3, r2
     e22:	d2e7      	bcs.n	df4 <_i2c_slave_interrupt_handler+0x1c0>
				(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK))) {
     e24:	8b6b      	ldrh	r3, [r5, #26]
				(module->buffer_length > module->buffer_remaining) &&
     e26:	075b      	lsls	r3, r3, #29
     e28:	d5e4      	bpl.n	df4 <_i2c_slave_interrupt_handler+0x1c0>
			module->buffer_remaining = 0;
     e2a:	2300      	movs	r3, #0
     e2c:	8523      	strh	r3, [r4, #40]	; 0x28
			module->buffer_length = 0;
     e2e:	84e3      	strh	r3, [r4, #38]	; 0x26
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e30:	3330      	adds	r3, #48	; 0x30
     e32:	5ce3      	ldrb	r3, [r4, r3]
     e34:	2b00      	cmp	r3, #0
     e36:	d117      	bne.n	e68 <_i2c_slave_interrupt_handler+0x234>
	cpu_irq_enter_critical();
     e38:	4b1c      	ldr	r3, [pc, #112]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     e3a:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     e3c:	2300      	movs	r3, #0
     e3e:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     e40:	2380      	movs	r3, #128	; 0x80
     e42:	02db      	lsls	r3, r3, #11
     e44:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     e46:	4b1a      	ldr	r3, [pc, #104]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     e48:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     e4a:	686a      	ldr	r2, [r5, #4]
     e4c:	2380      	movs	r3, #128	; 0x80
     e4e:	029b      	lsls	r3, r3, #10
     e50:	4313      	orrs	r3, r2
     e52:	606b      	str	r3, [r5, #4]
				module->status = STATUS_ERR_OVERFLOW;
     e54:	221e      	movs	r2, #30
     e56:	2331      	movs	r3, #49	; 0x31
     e58:	54e2      	strb	r2, [r4, r3]
				if (callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR)) {
     e5a:	06f3      	lsls	r3, r6, #27
     e5c:	d400      	bmi.n	e60 <_i2c_slave_interrupt_handler+0x22c>
     e5e:	e75e      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
					module->callbacks[I2C_SLAVE_CALLBACK_ERROR](module);
     e60:	69e3      	ldr	r3, [r4, #28]
     e62:	0020      	movs	r0, r4
     e64:	4798      	blx	r3
     e66:	e75a      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
	cpu_irq_enter_critical();
     e68:	4b10      	ldr	r3, [pc, #64]	; (eac <_i2c_slave_interrupt_handler+0x278>)
     e6a:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
     e6c:	2300      	movs	r3, #0
     e6e:	836b      	strh	r3, [r5, #26]
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
     e70:	2380      	movs	r3, #128	; 0x80
     e72:	02db      	lsls	r3, r3, #11
     e74:	606b      	str	r3, [r5, #4]
	cpu_irq_leave_critical();
     e76:	4b0e      	ldr	r3, [pc, #56]	; (eb0 <_i2c_slave_interrupt_handler+0x27c>)
     e78:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     e7a:	686a      	ldr	r2, [r5, #4]
     e7c:	2380      	movs	r3, #128	; 0x80
     e7e:	029b      	lsls	r3, r3, #10
     e80:	4313      	orrs	r3, r2
     e82:	606b      	str	r3, [r5, #4]
				module->status = STATUS_OK;
     e84:	2331      	movs	r3, #49	; 0x31
     e86:	2200      	movs	r2, #0
     e88:	54e2      	strb	r2, [r4, r3]
				i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_DRDY;
     e8a:	3b2d      	subs	r3, #45	; 0x2d
     e8c:	752b      	strb	r3, [r5, #20]
     e8e:	e746      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
	*(module->buffer++) = i2c_hw->DATA.reg;
     e90:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     e92:	1c53      	adds	r3, r2, #1
     e94:	62e3      	str	r3, [r4, #44]	; 0x2c
     e96:	2328      	movs	r3, #40	; 0x28
     e98:	5ceb      	ldrb	r3, [r5, r3]
     e9a:	b2db      	uxtb	r3, r3
     e9c:	7013      	strb	r3, [r2, #0]
	module->buffer_remaining--;
     e9e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     ea0:	3b01      	subs	r3, #1
     ea2:	8523      	strh	r3, [r4, #40]	; 0x28
     ea4:	e73b      	b.n	d1e <_i2c_slave_interrupt_handler+0xea>
     ea6:	46c0      	nop			; (mov r8, r8)
     ea8:	200000f4 	.word	0x200000f4
     eac:	00000115 	.word	0x00000115
     eb0:	00000155 	.word	0x00000155

00000eb4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
     eb6:	46de      	mov	lr, fp
     eb8:	4657      	mov	r7, sl
     eba:	464e      	mov	r6, r9
     ebc:	4645      	mov	r5, r8
     ebe:	b5e0      	push	{r5, r6, r7, lr}
     ec0:	b087      	sub	sp, #28
     ec2:	4680      	mov	r8, r0
     ec4:	9104      	str	r1, [sp, #16]
     ec6:	0016      	movs	r6, r2
     ec8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     eca:	2200      	movs	r2, #0
     ecc:	2300      	movs	r3, #0
     ece:	2100      	movs	r1, #0
     ed0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     ed2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     ed4:	2001      	movs	r0, #1
     ed6:	0021      	movs	r1, r4
     ed8:	9600      	str	r6, [sp, #0]
     eda:	9701      	str	r7, [sp, #4]
     edc:	465c      	mov	r4, fp
     ede:	9403      	str	r4, [sp, #12]
     ee0:	4644      	mov	r4, r8
     ee2:	9405      	str	r4, [sp, #20]
     ee4:	e013      	b.n	f0e <long_division+0x5a>
     ee6:	2420      	movs	r4, #32
     ee8:	1a64      	subs	r4, r4, r1
     eea:	0005      	movs	r5, r0
     eec:	40e5      	lsrs	r5, r4
     eee:	46a8      	mov	r8, r5
     ef0:	e014      	b.n	f1c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     ef2:	9c00      	ldr	r4, [sp, #0]
     ef4:	9d01      	ldr	r5, [sp, #4]
     ef6:	1b12      	subs	r2, r2, r4
     ef8:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     efa:	465c      	mov	r4, fp
     efc:	464d      	mov	r5, r9
     efe:	432c      	orrs	r4, r5
     f00:	46a3      	mov	fp, r4
     f02:	9c03      	ldr	r4, [sp, #12]
     f04:	4645      	mov	r5, r8
     f06:	432c      	orrs	r4, r5
     f08:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     f0a:	3901      	subs	r1, #1
     f0c:	d325      	bcc.n	f5a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     f0e:	2420      	movs	r4, #32
     f10:	4264      	negs	r4, r4
     f12:	190c      	adds	r4, r1, r4
     f14:	d4e7      	bmi.n	ee6 <long_division+0x32>
     f16:	0005      	movs	r5, r0
     f18:	40a5      	lsls	r5, r4
     f1a:	46a8      	mov	r8, r5
     f1c:	0004      	movs	r4, r0
     f1e:	408c      	lsls	r4, r1
     f20:	46a1      	mov	r9, r4
		r = r << 1;
     f22:	1892      	adds	r2, r2, r2
     f24:	415b      	adcs	r3, r3
     f26:	0014      	movs	r4, r2
     f28:	001d      	movs	r5, r3
		if (n & bit_shift) {
     f2a:	9e05      	ldr	r6, [sp, #20]
     f2c:	464f      	mov	r7, r9
     f2e:	403e      	ands	r6, r7
     f30:	46b4      	mov	ip, r6
     f32:	9e04      	ldr	r6, [sp, #16]
     f34:	4647      	mov	r7, r8
     f36:	403e      	ands	r6, r7
     f38:	46b2      	mov	sl, r6
     f3a:	4666      	mov	r6, ip
     f3c:	4657      	mov	r7, sl
     f3e:	433e      	orrs	r6, r7
     f40:	d003      	beq.n	f4a <long_division+0x96>
			r |= 0x01;
     f42:	0006      	movs	r6, r0
     f44:	4326      	orrs	r6, r4
     f46:	0032      	movs	r2, r6
     f48:	002b      	movs	r3, r5
		if (r >= d) {
     f4a:	9c00      	ldr	r4, [sp, #0]
     f4c:	9d01      	ldr	r5, [sp, #4]
     f4e:	429d      	cmp	r5, r3
     f50:	d8db      	bhi.n	f0a <long_division+0x56>
     f52:	d1ce      	bne.n	ef2 <long_division+0x3e>
     f54:	4294      	cmp	r4, r2
     f56:	d8d8      	bhi.n	f0a <long_division+0x56>
     f58:	e7cb      	b.n	ef2 <long_division+0x3e>
     f5a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     f5c:	4658      	mov	r0, fp
     f5e:	0019      	movs	r1, r3
     f60:	b007      	add	sp, #28
     f62:	bc3c      	pop	{r2, r3, r4, r5}
     f64:	4690      	mov	r8, r2
     f66:	4699      	mov	r9, r3
     f68:	46a2      	mov	sl, r4
     f6a:	46ab      	mov	fp, r5
     f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000f6e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     f6e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     f70:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f72:	2340      	movs	r3, #64	; 0x40
     f74:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     f76:	4281      	cmp	r1, r0
     f78:	d202      	bcs.n	f80 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     f7a:	0018      	movs	r0, r3
     f7c:	bd10      	pop	{r4, pc}
		baud_calculated++;
     f7e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     f80:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     f82:	1c63      	adds	r3, r4, #1
     f84:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     f86:	4288      	cmp	r0, r1
     f88:	d9f9      	bls.n	f7e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f8a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     f8c:	2cff      	cmp	r4, #255	; 0xff
     f8e:	d8f4      	bhi.n	f7a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     f90:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     f92:	2300      	movs	r3, #0
     f94:	e7f1      	b.n	f7a <_sercom_get_sync_baud_val+0xc>
	...

00000f98 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     f98:	b5f0      	push	{r4, r5, r6, r7, lr}
     f9a:	b083      	sub	sp, #12
     f9c:	000f      	movs	r7, r1
     f9e:	0016      	movs	r6, r2
     fa0:	aa08      	add	r2, sp, #32
     fa2:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     fa4:	0004      	movs	r4, r0
     fa6:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     fa8:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     faa:	42bc      	cmp	r4, r7
     fac:	d902      	bls.n	fb4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     fae:	0010      	movs	r0, r2
     fb0:	b003      	add	sp, #12
     fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     fb4:	2b00      	cmp	r3, #0
     fb6:	d114      	bne.n	fe2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     fb8:	0002      	movs	r2, r0
     fba:	0008      	movs	r0, r1
     fbc:	2100      	movs	r1, #0
     fbe:	4c19      	ldr	r4, [pc, #100]	; (1024 <_sercom_get_async_baud_val+0x8c>)
     fc0:	47a0      	blx	r4
     fc2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     fc4:	003a      	movs	r2, r7
     fc6:	2300      	movs	r3, #0
     fc8:	2000      	movs	r0, #0
     fca:	4c17      	ldr	r4, [pc, #92]	; (1028 <_sercom_get_async_baud_val+0x90>)
     fcc:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     fce:	2200      	movs	r2, #0
     fd0:	2301      	movs	r3, #1
     fd2:	1a12      	subs	r2, r2, r0
     fd4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     fd6:	0c12      	lsrs	r2, r2, #16
     fd8:	041b      	lsls	r3, r3, #16
     fda:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     fdc:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     fde:	2200      	movs	r2, #0
     fe0:	e7e5      	b.n	fae <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     fe2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     fe4:	2b01      	cmp	r3, #1
     fe6:	d1f9      	bne.n	fdc <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     fe8:	000a      	movs	r2, r1
     fea:	2300      	movs	r3, #0
     fec:	2100      	movs	r1, #0
     fee:	4c0d      	ldr	r4, [pc, #52]	; (1024 <_sercom_get_async_baud_val+0x8c>)
     ff0:	47a0      	blx	r4
     ff2:	0002      	movs	r2, r0
     ff4:	000b      	movs	r3, r1
     ff6:	9200      	str	r2, [sp, #0]
     ff8:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     ffa:	0038      	movs	r0, r7
     ffc:	2100      	movs	r1, #0
     ffe:	4c0a      	ldr	r4, [pc, #40]	; (1028 <_sercom_get_async_baud_val+0x90>)
    1000:	47a0      	blx	r4
    1002:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1004:	2380      	movs	r3, #128	; 0x80
    1006:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1008:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    100a:	4298      	cmp	r0, r3
    100c:	d8cf      	bhi.n	fae <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    100e:	0f79      	lsrs	r1, r7, #29
    1010:	00f8      	lsls	r0, r7, #3
    1012:	9a00      	ldr	r2, [sp, #0]
    1014:	9b01      	ldr	r3, [sp, #4]
    1016:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1018:	00ea      	lsls	r2, r5, #3
    101a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    101c:	b2d2      	uxtb	r2, r2
    101e:	0352      	lsls	r2, r2, #13
    1020:	432a      	orrs	r2, r5
    1022:	e7db      	b.n	fdc <_sercom_get_async_baud_val+0x44>
    1024:	00002759 	.word	0x00002759
    1028:	00000eb5 	.word	0x00000eb5

0000102c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    102c:	b510      	push	{r4, lr}
    102e:	b082      	sub	sp, #8
    1030:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1032:	4b0e      	ldr	r3, [pc, #56]	; (106c <sercom_set_gclk_generator+0x40>)
    1034:	781b      	ldrb	r3, [r3, #0]
    1036:	2b00      	cmp	r3, #0
    1038:	d007      	beq.n	104a <sercom_set_gclk_generator+0x1e>
    103a:	2900      	cmp	r1, #0
    103c:	d105      	bne.n	104a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    103e:	4b0b      	ldr	r3, [pc, #44]	; (106c <sercom_set_gclk_generator+0x40>)
    1040:	785b      	ldrb	r3, [r3, #1]
    1042:	4283      	cmp	r3, r0
    1044:	d010      	beq.n	1068 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1046:	201d      	movs	r0, #29
    1048:	e00c      	b.n	1064 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    104a:	a901      	add	r1, sp, #4
    104c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    104e:	2013      	movs	r0, #19
    1050:	4b07      	ldr	r3, [pc, #28]	; (1070 <sercom_set_gclk_generator+0x44>)
    1052:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1054:	2013      	movs	r0, #19
    1056:	4b07      	ldr	r3, [pc, #28]	; (1074 <sercom_set_gclk_generator+0x48>)
    1058:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    105a:	4b04      	ldr	r3, [pc, #16]	; (106c <sercom_set_gclk_generator+0x40>)
    105c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    105e:	2201      	movs	r2, #1
    1060:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1062:	2000      	movs	r0, #0
}
    1064:	b002      	add	sp, #8
    1066:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1068:	2000      	movs	r0, #0
    106a:	e7fb      	b.n	1064 <sercom_set_gclk_generator+0x38>
    106c:	20000098 	.word	0x20000098
    1070:	00001d89 	.word	0x00001d89
    1074:	00001cfd 	.word	0x00001cfd

00001078 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1078:	4b40      	ldr	r3, [pc, #256]	; (117c <_sercom_get_default_pad+0x104>)
    107a:	4298      	cmp	r0, r3
    107c:	d031      	beq.n	10e2 <_sercom_get_default_pad+0x6a>
    107e:	d90a      	bls.n	1096 <_sercom_get_default_pad+0x1e>
    1080:	4b3f      	ldr	r3, [pc, #252]	; (1180 <_sercom_get_default_pad+0x108>)
    1082:	4298      	cmp	r0, r3
    1084:	d04d      	beq.n	1122 <_sercom_get_default_pad+0xaa>
    1086:	4b3f      	ldr	r3, [pc, #252]	; (1184 <_sercom_get_default_pad+0x10c>)
    1088:	4298      	cmp	r0, r3
    108a:	d05a      	beq.n	1142 <_sercom_get_default_pad+0xca>
    108c:	4b3e      	ldr	r3, [pc, #248]	; (1188 <_sercom_get_default_pad+0x110>)
    108e:	4298      	cmp	r0, r3
    1090:	d037      	beq.n	1102 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1092:	2000      	movs	r0, #0
}
    1094:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1096:	4b3d      	ldr	r3, [pc, #244]	; (118c <_sercom_get_default_pad+0x114>)
    1098:	4298      	cmp	r0, r3
    109a:	d00c      	beq.n	10b6 <_sercom_get_default_pad+0x3e>
    109c:	4b3c      	ldr	r3, [pc, #240]	; (1190 <_sercom_get_default_pad+0x118>)
    109e:	4298      	cmp	r0, r3
    10a0:	d1f7      	bne.n	1092 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10a2:	2901      	cmp	r1, #1
    10a4:	d017      	beq.n	10d6 <_sercom_get_default_pad+0x5e>
    10a6:	2900      	cmp	r1, #0
    10a8:	d05d      	beq.n	1166 <_sercom_get_default_pad+0xee>
    10aa:	2902      	cmp	r1, #2
    10ac:	d015      	beq.n	10da <_sercom_get_default_pad+0x62>
    10ae:	2903      	cmp	r1, #3
    10b0:	d015      	beq.n	10de <_sercom_get_default_pad+0x66>
	return 0;
    10b2:	2000      	movs	r0, #0
    10b4:	e7ee      	b.n	1094 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10b6:	2901      	cmp	r1, #1
    10b8:	d007      	beq.n	10ca <_sercom_get_default_pad+0x52>
    10ba:	2900      	cmp	r1, #0
    10bc:	d051      	beq.n	1162 <_sercom_get_default_pad+0xea>
    10be:	2902      	cmp	r1, #2
    10c0:	d005      	beq.n	10ce <_sercom_get_default_pad+0x56>
    10c2:	2903      	cmp	r1, #3
    10c4:	d005      	beq.n	10d2 <_sercom_get_default_pad+0x5a>
	return 0;
    10c6:	2000      	movs	r0, #0
    10c8:	e7e4      	b.n	1094 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10ca:	4832      	ldr	r0, [pc, #200]	; (1194 <_sercom_get_default_pad+0x11c>)
    10cc:	e7e2      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10ce:	4832      	ldr	r0, [pc, #200]	; (1198 <_sercom_get_default_pad+0x120>)
    10d0:	e7e0      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10d2:	4832      	ldr	r0, [pc, #200]	; (119c <_sercom_get_default_pad+0x124>)
    10d4:	e7de      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10d6:	4832      	ldr	r0, [pc, #200]	; (11a0 <_sercom_get_default_pad+0x128>)
    10d8:	e7dc      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10da:	4832      	ldr	r0, [pc, #200]	; (11a4 <_sercom_get_default_pad+0x12c>)
    10dc:	e7da      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10de:	4832      	ldr	r0, [pc, #200]	; (11a8 <_sercom_get_default_pad+0x130>)
    10e0:	e7d8      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10e2:	2901      	cmp	r1, #1
    10e4:	d007      	beq.n	10f6 <_sercom_get_default_pad+0x7e>
    10e6:	2900      	cmp	r1, #0
    10e8:	d03f      	beq.n	116a <_sercom_get_default_pad+0xf2>
    10ea:	2902      	cmp	r1, #2
    10ec:	d005      	beq.n	10fa <_sercom_get_default_pad+0x82>
    10ee:	2903      	cmp	r1, #3
    10f0:	d005      	beq.n	10fe <_sercom_get_default_pad+0x86>
	return 0;
    10f2:	2000      	movs	r0, #0
    10f4:	e7ce      	b.n	1094 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10f6:	482d      	ldr	r0, [pc, #180]	; (11ac <_sercom_get_default_pad+0x134>)
    10f8:	e7cc      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10fa:	482d      	ldr	r0, [pc, #180]	; (11b0 <_sercom_get_default_pad+0x138>)
    10fc:	e7ca      	b.n	1094 <_sercom_get_default_pad+0x1c>
    10fe:	482d      	ldr	r0, [pc, #180]	; (11b4 <_sercom_get_default_pad+0x13c>)
    1100:	e7c8      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1102:	2901      	cmp	r1, #1
    1104:	d007      	beq.n	1116 <_sercom_get_default_pad+0x9e>
    1106:	2900      	cmp	r1, #0
    1108:	d031      	beq.n	116e <_sercom_get_default_pad+0xf6>
    110a:	2902      	cmp	r1, #2
    110c:	d005      	beq.n	111a <_sercom_get_default_pad+0xa2>
    110e:	2903      	cmp	r1, #3
    1110:	d005      	beq.n	111e <_sercom_get_default_pad+0xa6>
	return 0;
    1112:	2000      	movs	r0, #0
    1114:	e7be      	b.n	1094 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1116:	4828      	ldr	r0, [pc, #160]	; (11b8 <_sercom_get_default_pad+0x140>)
    1118:	e7bc      	b.n	1094 <_sercom_get_default_pad+0x1c>
    111a:	4828      	ldr	r0, [pc, #160]	; (11bc <_sercom_get_default_pad+0x144>)
    111c:	e7ba      	b.n	1094 <_sercom_get_default_pad+0x1c>
    111e:	4828      	ldr	r0, [pc, #160]	; (11c0 <_sercom_get_default_pad+0x148>)
    1120:	e7b8      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1122:	2901      	cmp	r1, #1
    1124:	d007      	beq.n	1136 <_sercom_get_default_pad+0xbe>
    1126:	2900      	cmp	r1, #0
    1128:	d023      	beq.n	1172 <_sercom_get_default_pad+0xfa>
    112a:	2902      	cmp	r1, #2
    112c:	d005      	beq.n	113a <_sercom_get_default_pad+0xc2>
    112e:	2903      	cmp	r1, #3
    1130:	d005      	beq.n	113e <_sercom_get_default_pad+0xc6>
	return 0;
    1132:	2000      	movs	r0, #0
    1134:	e7ae      	b.n	1094 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1136:	4823      	ldr	r0, [pc, #140]	; (11c4 <_sercom_get_default_pad+0x14c>)
    1138:	e7ac      	b.n	1094 <_sercom_get_default_pad+0x1c>
    113a:	4823      	ldr	r0, [pc, #140]	; (11c8 <_sercom_get_default_pad+0x150>)
    113c:	e7aa      	b.n	1094 <_sercom_get_default_pad+0x1c>
    113e:	4823      	ldr	r0, [pc, #140]	; (11cc <_sercom_get_default_pad+0x154>)
    1140:	e7a8      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1142:	2901      	cmp	r1, #1
    1144:	d007      	beq.n	1156 <_sercom_get_default_pad+0xde>
    1146:	2900      	cmp	r1, #0
    1148:	d015      	beq.n	1176 <_sercom_get_default_pad+0xfe>
    114a:	2902      	cmp	r1, #2
    114c:	d005      	beq.n	115a <_sercom_get_default_pad+0xe2>
    114e:	2903      	cmp	r1, #3
    1150:	d005      	beq.n	115e <_sercom_get_default_pad+0xe6>
	return 0;
    1152:	2000      	movs	r0, #0
    1154:	e79e      	b.n	1094 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1156:	481e      	ldr	r0, [pc, #120]	; (11d0 <_sercom_get_default_pad+0x158>)
    1158:	e79c      	b.n	1094 <_sercom_get_default_pad+0x1c>
    115a:	481e      	ldr	r0, [pc, #120]	; (11d4 <_sercom_get_default_pad+0x15c>)
    115c:	e79a      	b.n	1094 <_sercom_get_default_pad+0x1c>
    115e:	481e      	ldr	r0, [pc, #120]	; (11d8 <_sercom_get_default_pad+0x160>)
    1160:	e798      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1162:	481e      	ldr	r0, [pc, #120]	; (11dc <_sercom_get_default_pad+0x164>)
    1164:	e796      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1166:	2003      	movs	r0, #3
    1168:	e794      	b.n	1094 <_sercom_get_default_pad+0x1c>
    116a:	481d      	ldr	r0, [pc, #116]	; (11e0 <_sercom_get_default_pad+0x168>)
    116c:	e792      	b.n	1094 <_sercom_get_default_pad+0x1c>
    116e:	481d      	ldr	r0, [pc, #116]	; (11e4 <_sercom_get_default_pad+0x16c>)
    1170:	e790      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1172:	481d      	ldr	r0, [pc, #116]	; (11e8 <_sercom_get_default_pad+0x170>)
    1174:	e78e      	b.n	1094 <_sercom_get_default_pad+0x1c>
    1176:	481d      	ldr	r0, [pc, #116]	; (11ec <_sercom_get_default_pad+0x174>)
    1178:	e78c      	b.n	1094 <_sercom_get_default_pad+0x1c>
    117a:	46c0      	nop			; (mov r8, r8)
    117c:	42001000 	.word	0x42001000
    1180:	42001800 	.word	0x42001800
    1184:	42001c00 	.word	0x42001c00
    1188:	42001400 	.word	0x42001400
    118c:	42000800 	.word	0x42000800
    1190:	42000c00 	.word	0x42000c00
    1194:	00050003 	.word	0x00050003
    1198:	00060003 	.word	0x00060003
    119c:	00070003 	.word	0x00070003
    11a0:	00010003 	.word	0x00010003
    11a4:	001e0003 	.word	0x001e0003
    11a8:	001f0003 	.word	0x001f0003
    11ac:	00090003 	.word	0x00090003
    11b0:	000a0003 	.word	0x000a0003
    11b4:	000b0003 	.word	0x000b0003
    11b8:	00110003 	.word	0x00110003
    11bc:	00120003 	.word	0x00120003
    11c0:	00130003 	.word	0x00130003
    11c4:	000d0003 	.word	0x000d0003
    11c8:	000e0003 	.word	0x000e0003
    11cc:	000f0003 	.word	0x000f0003
    11d0:	00170003 	.word	0x00170003
    11d4:	00180003 	.word	0x00180003
    11d8:	00190003 	.word	0x00190003
    11dc:	00040003 	.word	0x00040003
    11e0:	00080003 	.word	0x00080003
    11e4:	00100003 	.word	0x00100003
    11e8:	000c0003 	.word	0x000c0003
    11ec:	00160003 	.word	0x00160003

000011f0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    11f0:	b530      	push	{r4, r5, lr}
    11f2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    11f4:	4b0b      	ldr	r3, [pc, #44]	; (1224 <_sercom_get_sercom_inst_index+0x34>)
    11f6:	466a      	mov	r2, sp
    11f8:	cb32      	ldmia	r3!, {r1, r4, r5}
    11fa:	c232      	stmia	r2!, {r1, r4, r5}
    11fc:	cb32      	ldmia	r3!, {r1, r4, r5}
    11fe:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1200:	9b00      	ldr	r3, [sp, #0]
    1202:	4283      	cmp	r3, r0
    1204:	d00b      	beq.n	121e <_sercom_get_sercom_inst_index+0x2e>
    1206:	2301      	movs	r3, #1
    1208:	009a      	lsls	r2, r3, #2
    120a:	4669      	mov	r1, sp
    120c:	5852      	ldr	r2, [r2, r1]
    120e:	4282      	cmp	r2, r0
    1210:	d006      	beq.n	1220 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1212:	3301      	adds	r3, #1
    1214:	2b06      	cmp	r3, #6
    1216:	d1f7      	bne.n	1208 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1218:	2000      	movs	r0, #0
}
    121a:	b007      	add	sp, #28
    121c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    121e:	2300      	movs	r3, #0
			return i;
    1220:	b2d8      	uxtb	r0, r3
    1222:	e7fa      	b.n	121a <_sercom_get_sercom_inst_index+0x2a>
    1224:	00004930 	.word	0x00004930

00001228 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1228:	4770      	bx	lr
	...

0000122c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    122c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    122e:	4b0a      	ldr	r3, [pc, #40]	; (1258 <_sercom_set_handler+0x2c>)
    1230:	781b      	ldrb	r3, [r3, #0]
    1232:	2b00      	cmp	r3, #0
    1234:	d10c      	bne.n	1250 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1236:	4f09      	ldr	r7, [pc, #36]	; (125c <_sercom_set_handler+0x30>)
    1238:	4e09      	ldr	r6, [pc, #36]	; (1260 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    123a:	4d0a      	ldr	r5, [pc, #40]	; (1264 <_sercom_set_handler+0x38>)
    123c:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    123e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1240:	195a      	adds	r2, r3, r5
    1242:	6014      	str	r4, [r2, #0]
    1244:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1246:	2b18      	cmp	r3, #24
    1248:	d1f9      	bne.n	123e <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    124a:	2201      	movs	r2, #1
    124c:	4b02      	ldr	r3, [pc, #8]	; (1258 <_sercom_set_handler+0x2c>)
    124e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1250:	0080      	lsls	r0, r0, #2
    1252:	4b02      	ldr	r3, [pc, #8]	; (125c <_sercom_set_handler+0x30>)
    1254:	50c1      	str	r1, [r0, r3]
}
    1256:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1258:	2000009a 	.word	0x2000009a
    125c:	2000009c 	.word	0x2000009c
    1260:	00001229 	.word	0x00001229
    1264:	200000f4 	.word	0x200000f4

00001268 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1268:	b500      	push	{lr}
    126a:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    126c:	2309      	movs	r3, #9
    126e:	466a      	mov	r2, sp
    1270:	7013      	strb	r3, [r2, #0]
    1272:	3301      	adds	r3, #1
    1274:	7053      	strb	r3, [r2, #1]
    1276:	3301      	adds	r3, #1
    1278:	7093      	strb	r3, [r2, #2]
    127a:	3301      	adds	r3, #1
    127c:	70d3      	strb	r3, [r2, #3]
    127e:	3301      	adds	r3, #1
    1280:	7113      	strb	r3, [r2, #4]
    1282:	3301      	adds	r3, #1
    1284:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1286:	4b03      	ldr	r3, [pc, #12]	; (1294 <_sercom_get_interrupt_vector+0x2c>)
    1288:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    128a:	466b      	mov	r3, sp
    128c:	5618      	ldrsb	r0, [r3, r0]
}
    128e:	b003      	add	sp, #12
    1290:	bd00      	pop	{pc}
    1292:	46c0      	nop			; (mov r8, r8)
    1294:	000011f1 	.word	0x000011f1

00001298 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1298:	b510      	push	{r4, lr}
    129a:	4b02      	ldr	r3, [pc, #8]	; (12a4 <SERCOM0_Handler+0xc>)
    129c:	681b      	ldr	r3, [r3, #0]
    129e:	2000      	movs	r0, #0
    12a0:	4798      	blx	r3
    12a2:	bd10      	pop	{r4, pc}
    12a4:	2000009c 	.word	0x2000009c

000012a8 <SERCOM1_Handler>:
    12a8:	b510      	push	{r4, lr}
    12aa:	4b02      	ldr	r3, [pc, #8]	; (12b4 <SERCOM1_Handler+0xc>)
    12ac:	685b      	ldr	r3, [r3, #4]
    12ae:	2001      	movs	r0, #1
    12b0:	4798      	blx	r3
    12b2:	bd10      	pop	{r4, pc}
    12b4:	2000009c 	.word	0x2000009c

000012b8 <SERCOM2_Handler>:
    12b8:	b510      	push	{r4, lr}
    12ba:	4b02      	ldr	r3, [pc, #8]	; (12c4 <SERCOM2_Handler+0xc>)
    12bc:	689b      	ldr	r3, [r3, #8]
    12be:	2002      	movs	r0, #2
    12c0:	4798      	blx	r3
    12c2:	bd10      	pop	{r4, pc}
    12c4:	2000009c 	.word	0x2000009c

000012c8 <SERCOM3_Handler>:
    12c8:	b510      	push	{r4, lr}
    12ca:	4b02      	ldr	r3, [pc, #8]	; (12d4 <SERCOM3_Handler+0xc>)
    12cc:	68db      	ldr	r3, [r3, #12]
    12ce:	2003      	movs	r0, #3
    12d0:	4798      	blx	r3
    12d2:	bd10      	pop	{r4, pc}
    12d4:	2000009c 	.word	0x2000009c

000012d8 <SERCOM4_Handler>:
    12d8:	b510      	push	{r4, lr}
    12da:	4b02      	ldr	r3, [pc, #8]	; (12e4 <SERCOM4_Handler+0xc>)
    12dc:	691b      	ldr	r3, [r3, #16]
    12de:	2004      	movs	r0, #4
    12e0:	4798      	blx	r3
    12e2:	bd10      	pop	{r4, pc}
    12e4:	2000009c 	.word	0x2000009c

000012e8 <SERCOM5_Handler>:
    12e8:	b510      	push	{r4, lr}
    12ea:	4b02      	ldr	r3, [pc, #8]	; (12f4 <SERCOM5_Handler+0xc>)
    12ec:	695b      	ldr	r3, [r3, #20]
    12ee:	2005      	movs	r0, #5
    12f0:	4798      	blx	r3
    12f2:	bd10      	pop	{r4, pc}
    12f4:	2000009c 	.word	0x2000009c

000012f8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    12f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12fa:	46de      	mov	lr, fp
    12fc:	4657      	mov	r7, sl
    12fe:	464e      	mov	r6, r9
    1300:	4645      	mov	r5, r8
    1302:	b5e0      	push	{r5, r6, r7, lr}
    1304:	b091      	sub	sp, #68	; 0x44
    1306:	0005      	movs	r5, r0
    1308:	000c      	movs	r4, r1
    130a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    130c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    130e:	0008      	movs	r0, r1
    1310:	4bbc      	ldr	r3, [pc, #752]	; (1604 <usart_init+0x30c>)
    1312:	4798      	blx	r3
    1314:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1316:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1318:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    131a:	07db      	lsls	r3, r3, #31
    131c:	d506      	bpl.n	132c <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    131e:	b011      	add	sp, #68	; 0x44
    1320:	bc3c      	pop	{r2, r3, r4, r5}
    1322:	4690      	mov	r8, r2
    1324:	4699      	mov	r9, r3
    1326:	46a2      	mov	sl, r4
    1328:	46ab      	mov	fp, r5
    132a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    132c:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    132e:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1330:	079b      	lsls	r3, r3, #30
    1332:	d4f4      	bmi.n	131e <usart_init+0x26>
    1334:	49b4      	ldr	r1, [pc, #720]	; (1608 <usart_init+0x310>)
    1336:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1338:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    133a:	2301      	movs	r3, #1
    133c:	40bb      	lsls	r3, r7
    133e:	4303      	orrs	r3, r0
    1340:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1342:	a90f      	add	r1, sp, #60	; 0x3c
    1344:	272d      	movs	r7, #45	; 0x2d
    1346:	5df3      	ldrb	r3, [r6, r7]
    1348:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    134a:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    134c:	b2d3      	uxtb	r3, r2
    134e:	9302      	str	r3, [sp, #8]
    1350:	0018      	movs	r0, r3
    1352:	4bae      	ldr	r3, [pc, #696]	; (160c <usart_init+0x314>)
    1354:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1356:	9802      	ldr	r0, [sp, #8]
    1358:	4bad      	ldr	r3, [pc, #692]	; (1610 <usart_init+0x318>)
    135a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    135c:	5df0      	ldrb	r0, [r6, r7]
    135e:	2100      	movs	r1, #0
    1360:	4bac      	ldr	r3, [pc, #688]	; (1614 <usart_init+0x31c>)
    1362:	4798      	blx	r3
	module->character_size = config->character_size;
    1364:	7af3      	ldrb	r3, [r6, #11]
    1366:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1368:	2324      	movs	r3, #36	; 0x24
    136a:	5cf3      	ldrb	r3, [r6, r3]
    136c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    136e:	2325      	movs	r3, #37	; 0x25
    1370:	5cf3      	ldrb	r3, [r6, r3]
    1372:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1374:	7ef3      	ldrb	r3, [r6, #27]
    1376:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1378:	7f33      	ldrb	r3, [r6, #28]
    137a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    137c:	682b      	ldr	r3, [r5, #0]
    137e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1380:	0018      	movs	r0, r3
    1382:	4ba0      	ldr	r3, [pc, #640]	; (1604 <usart_init+0x30c>)
    1384:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1386:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1388:	2200      	movs	r2, #0
    138a:	230e      	movs	r3, #14
    138c:	a906      	add	r1, sp, #24
    138e:	468c      	mov	ip, r1
    1390:	4463      	add	r3, ip
    1392:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1394:	8a32      	ldrh	r2, [r6, #16]
    1396:	9202      	str	r2, [sp, #8]
    1398:	2380      	movs	r3, #128	; 0x80
    139a:	01db      	lsls	r3, r3, #7
    139c:	429a      	cmp	r2, r3
    139e:	d100      	bne.n	13a2 <usart_init+0xaa>
    13a0:	e09e      	b.n	14e0 <usart_init+0x1e8>
    13a2:	d90f      	bls.n	13c4 <usart_init+0xcc>
    13a4:	23c0      	movs	r3, #192	; 0xc0
    13a6:	01db      	lsls	r3, r3, #7
    13a8:	9a02      	ldr	r2, [sp, #8]
    13aa:	429a      	cmp	r2, r3
    13ac:	d100      	bne.n	13b0 <usart_init+0xb8>
    13ae:	e092      	b.n	14d6 <usart_init+0x1de>
    13b0:	2380      	movs	r3, #128	; 0x80
    13b2:	021b      	lsls	r3, r3, #8
    13b4:	429a      	cmp	r2, r3
    13b6:	d000      	beq.n	13ba <usart_init+0xc2>
    13b8:	e11f      	b.n	15fa <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    13ba:	2303      	movs	r3, #3
    13bc:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13be:	2300      	movs	r3, #0
    13c0:	9307      	str	r3, [sp, #28]
    13c2:	e008      	b.n	13d6 <usart_init+0xde>
	switch (config->sample_rate) {
    13c4:	2380      	movs	r3, #128	; 0x80
    13c6:	019b      	lsls	r3, r3, #6
    13c8:	429a      	cmp	r2, r3
    13ca:	d000      	beq.n	13ce <usart_init+0xd6>
    13cc:	e115      	b.n	15fa <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    13ce:	2310      	movs	r3, #16
    13d0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    13d2:	3b0f      	subs	r3, #15
    13d4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    13d6:	6833      	ldr	r3, [r6, #0]
    13d8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    13da:	68f3      	ldr	r3, [r6, #12]
    13dc:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    13de:	6973      	ldr	r3, [r6, #20]
    13e0:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    13e2:	7e33      	ldrb	r3, [r6, #24]
    13e4:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    13e6:	2326      	movs	r3, #38	; 0x26
    13e8:	5cf3      	ldrb	r3, [r6, r3]
    13ea:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    13ec:	6873      	ldr	r3, [r6, #4]
    13ee:	4699      	mov	r9, r3
	switch (transfer_mode)
    13f0:	2b00      	cmp	r3, #0
    13f2:	d100      	bne.n	13f6 <usart_init+0xfe>
    13f4:	e0a0      	b.n	1538 <usart_init+0x240>
    13f6:	2380      	movs	r3, #128	; 0x80
    13f8:	055b      	lsls	r3, r3, #21
    13fa:	4599      	cmp	r9, r3
    13fc:	d100      	bne.n	1400 <usart_init+0x108>
    13fe:	e084      	b.n	150a <usart_init+0x212>
	if(config->encoding_format_enable) {
    1400:	7e73      	ldrb	r3, [r6, #25]
    1402:	2b00      	cmp	r3, #0
    1404:	d002      	beq.n	140c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1406:	7eb3      	ldrb	r3, [r6, #26]
    1408:	4642      	mov	r2, r8
    140a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    140c:	682a      	ldr	r2, [r5, #0]
    140e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1410:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1412:	2b00      	cmp	r3, #0
    1414:	d1fc      	bne.n	1410 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1416:	330e      	adds	r3, #14
    1418:	aa06      	add	r2, sp, #24
    141a:	4694      	mov	ip, r2
    141c:	4463      	add	r3, ip
    141e:	881b      	ldrh	r3, [r3, #0]
    1420:	4642      	mov	r2, r8
    1422:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1424:	9b05      	ldr	r3, [sp, #20]
    1426:	9a03      	ldr	r2, [sp, #12]
    1428:	4313      	orrs	r3, r2
    142a:	9a04      	ldr	r2, [sp, #16]
    142c:	4313      	orrs	r3, r2
    142e:	464a      	mov	r2, r9
    1430:	4313      	orrs	r3, r2
    1432:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1434:	465b      	mov	r3, fp
    1436:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1438:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    143a:	4653      	mov	r3, sl
    143c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    143e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1440:	2327      	movs	r3, #39	; 0x27
    1442:	5cf3      	ldrb	r3, [r6, r3]
    1444:	2b00      	cmp	r3, #0
    1446:	d101      	bne.n	144c <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1448:	3304      	adds	r3, #4
    144a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    144c:	7e73      	ldrb	r3, [r6, #25]
    144e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1450:	7f32      	ldrb	r2, [r6, #28]
    1452:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1454:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1456:	7f72      	ldrb	r2, [r6, #29]
    1458:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    145a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    145c:	2224      	movs	r2, #36	; 0x24
    145e:	5cb2      	ldrb	r2, [r6, r2]
    1460:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1462:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1464:	2225      	movs	r2, #37	; 0x25
    1466:	5cb2      	ldrb	r2, [r6, r2]
    1468:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    146a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    146c:	7ab1      	ldrb	r1, [r6, #10]
    146e:	7af2      	ldrb	r2, [r6, #11]
    1470:	4311      	orrs	r1, r2
    1472:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1474:	8933      	ldrh	r3, [r6, #8]
    1476:	2bff      	cmp	r3, #255	; 0xff
    1478:	d100      	bne.n	147c <usart_init+0x184>
    147a:	e081      	b.n	1580 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    147c:	2280      	movs	r2, #128	; 0x80
    147e:	0452      	lsls	r2, r2, #17
    1480:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1482:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1484:	232c      	movs	r3, #44	; 0x2c
    1486:	5cf3      	ldrb	r3, [r6, r3]
    1488:	2b00      	cmp	r3, #0
    148a:	d103      	bne.n	1494 <usart_init+0x19c>
    148c:	4b62      	ldr	r3, [pc, #392]	; (1618 <usart_init+0x320>)
    148e:	789b      	ldrb	r3, [r3, #2]
    1490:	079b      	lsls	r3, r3, #30
    1492:	d501      	bpl.n	1498 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1494:	2380      	movs	r3, #128	; 0x80
    1496:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1498:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    149a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    149c:	2b00      	cmp	r3, #0
    149e:	d1fc      	bne.n	149a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    14a0:	4643      	mov	r3, r8
    14a2:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    14a4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    14a6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    14a8:	2b00      	cmp	r3, #0
    14aa:	d1fc      	bne.n	14a6 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    14ac:	4643      	mov	r3, r8
    14ae:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    14b0:	ab0e      	add	r3, sp, #56	; 0x38
    14b2:	2280      	movs	r2, #128	; 0x80
    14b4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    14b6:	2200      	movs	r2, #0
    14b8:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    14ba:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    14bc:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    14be:	6b33      	ldr	r3, [r6, #48]	; 0x30
    14c0:	930a      	str	r3, [sp, #40]	; 0x28
    14c2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    14c4:	930b      	str	r3, [sp, #44]	; 0x2c
    14c6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    14c8:	930c      	str	r3, [sp, #48]	; 0x30
    14ca:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    14cc:	9302      	str	r3, [sp, #8]
    14ce:	930d      	str	r3, [sp, #52]	; 0x34
    14d0:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    14d2:	ae0a      	add	r6, sp, #40	; 0x28
    14d4:	e063      	b.n	159e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    14d6:	2308      	movs	r3, #8
    14d8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    14da:	3b07      	subs	r3, #7
    14dc:	9307      	str	r3, [sp, #28]
    14de:	e77a      	b.n	13d6 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    14e0:	6833      	ldr	r3, [r6, #0]
    14e2:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    14e4:	68f3      	ldr	r3, [r6, #12]
    14e6:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    14e8:	6973      	ldr	r3, [r6, #20]
    14ea:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    14ec:	7e33      	ldrb	r3, [r6, #24]
    14ee:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    14f0:	2326      	movs	r3, #38	; 0x26
    14f2:	5cf3      	ldrb	r3, [r6, r3]
    14f4:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    14f6:	6873      	ldr	r3, [r6, #4]
    14f8:	4699      	mov	r9, r3
	switch (transfer_mode)
    14fa:	2b00      	cmp	r3, #0
    14fc:	d018      	beq.n	1530 <usart_init+0x238>
    14fe:	2380      	movs	r3, #128	; 0x80
    1500:	055b      	lsls	r3, r3, #21
    1502:	4599      	cmp	r9, r3
    1504:	d001      	beq.n	150a <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    1506:	2000      	movs	r0, #0
    1508:	e025      	b.n	1556 <usart_init+0x25e>
			if (!config->use_external_clock) {
    150a:	2327      	movs	r3, #39	; 0x27
    150c:	5cf3      	ldrb	r3, [r6, r3]
    150e:	2b00      	cmp	r3, #0
    1510:	d000      	beq.n	1514 <usart_init+0x21c>
    1512:	e775      	b.n	1400 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1514:	6a33      	ldr	r3, [r6, #32]
    1516:	001f      	movs	r7, r3
    1518:	b2c0      	uxtb	r0, r0
    151a:	4b40      	ldr	r3, [pc, #256]	; (161c <usart_init+0x324>)
    151c:	4798      	blx	r3
    151e:	0001      	movs	r1, r0
    1520:	220e      	movs	r2, #14
    1522:	ab06      	add	r3, sp, #24
    1524:	469c      	mov	ip, r3
    1526:	4462      	add	r2, ip
    1528:	0038      	movs	r0, r7
    152a:	4b3d      	ldr	r3, [pc, #244]	; (1620 <usart_init+0x328>)
    152c:	4798      	blx	r3
    152e:	e012      	b.n	1556 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1530:	2308      	movs	r3, #8
    1532:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1534:	2300      	movs	r3, #0
    1536:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1538:	2327      	movs	r3, #39	; 0x27
    153a:	5cf3      	ldrb	r3, [r6, r3]
    153c:	2b00      	cmp	r3, #0
    153e:	d00e      	beq.n	155e <usart_init+0x266>
				status_code =
    1540:	9b06      	ldr	r3, [sp, #24]
    1542:	9300      	str	r3, [sp, #0]
    1544:	9b07      	ldr	r3, [sp, #28]
    1546:	220e      	movs	r2, #14
    1548:	a906      	add	r1, sp, #24
    154a:	468c      	mov	ip, r1
    154c:	4462      	add	r2, ip
    154e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1550:	6a30      	ldr	r0, [r6, #32]
    1552:	4f34      	ldr	r7, [pc, #208]	; (1624 <usart_init+0x32c>)
    1554:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1556:	2800      	cmp	r0, #0
    1558:	d000      	beq.n	155c <usart_init+0x264>
    155a:	e6e0      	b.n	131e <usart_init+0x26>
    155c:	e750      	b.n	1400 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    155e:	6a33      	ldr	r3, [r6, #32]
    1560:	001f      	movs	r7, r3
    1562:	b2c0      	uxtb	r0, r0
    1564:	4b2d      	ldr	r3, [pc, #180]	; (161c <usart_init+0x324>)
    1566:	4798      	blx	r3
    1568:	0001      	movs	r1, r0
				status_code =
    156a:	9b06      	ldr	r3, [sp, #24]
    156c:	9300      	str	r3, [sp, #0]
    156e:	9b07      	ldr	r3, [sp, #28]
    1570:	220e      	movs	r2, #14
    1572:	a806      	add	r0, sp, #24
    1574:	4684      	mov	ip, r0
    1576:	4462      	add	r2, ip
    1578:	0038      	movs	r0, r7
    157a:	4f2a      	ldr	r7, [pc, #168]	; (1624 <usart_init+0x32c>)
    157c:	47b8      	blx	r7
    157e:	e7ea      	b.n	1556 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    1580:	7ef3      	ldrb	r3, [r6, #27]
    1582:	2b00      	cmp	r3, #0
    1584:	d100      	bne.n	1588 <usart_init+0x290>
    1586:	e77d      	b.n	1484 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1588:	2380      	movs	r3, #128	; 0x80
    158a:	04db      	lsls	r3, r3, #19
    158c:	431f      	orrs	r7, r3
    158e:	e779      	b.n	1484 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1590:	0020      	movs	r0, r4
    1592:	4b25      	ldr	r3, [pc, #148]	; (1628 <usart_init+0x330>)
    1594:	4798      	blx	r3
    1596:	e007      	b.n	15a8 <usart_init+0x2b0>
    1598:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    159a:	2f04      	cmp	r7, #4
    159c:	d00d      	beq.n	15ba <usart_init+0x2c2>
    159e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    15a0:	00bb      	lsls	r3, r7, #2
    15a2:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    15a4:	2800      	cmp	r0, #0
    15a6:	d0f3      	beq.n	1590 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    15a8:	1c43      	adds	r3, r0, #1
    15aa:	d0f5      	beq.n	1598 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    15ac:	a90e      	add	r1, sp, #56	; 0x38
    15ae:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    15b0:	0c00      	lsrs	r0, r0, #16
    15b2:	b2c0      	uxtb	r0, r0
    15b4:	4b1d      	ldr	r3, [pc, #116]	; (162c <usart_init+0x334>)
    15b6:	4798      	blx	r3
    15b8:	e7ee      	b.n	1598 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    15ba:	2300      	movs	r3, #0
    15bc:	60eb      	str	r3, [r5, #12]
    15be:	612b      	str	r3, [r5, #16]
    15c0:	616b      	str	r3, [r5, #20]
    15c2:	61ab      	str	r3, [r5, #24]
    15c4:	61eb      	str	r3, [r5, #28]
    15c6:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    15c8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    15ca:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    15cc:	2200      	movs	r2, #0
    15ce:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    15d0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    15d2:	3330      	adds	r3, #48	; 0x30
    15d4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    15d6:	3301      	adds	r3, #1
    15d8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    15da:	3301      	adds	r3, #1
    15dc:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    15de:	3301      	adds	r3, #1
    15e0:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    15e2:	6828      	ldr	r0, [r5, #0]
    15e4:	4b07      	ldr	r3, [pc, #28]	; (1604 <usart_init+0x30c>)
    15e6:	4798      	blx	r3
    15e8:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    15ea:	4911      	ldr	r1, [pc, #68]	; (1630 <usart_init+0x338>)
    15ec:	4b11      	ldr	r3, [pc, #68]	; (1634 <usart_init+0x33c>)
    15ee:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    15f0:	00a4      	lsls	r4, r4, #2
    15f2:	4b11      	ldr	r3, [pc, #68]	; (1638 <usart_init+0x340>)
    15f4:	50e5      	str	r5, [r4, r3]
	return status_code;
    15f6:	2000      	movs	r0, #0
    15f8:	e691      	b.n	131e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    15fa:	2310      	movs	r3, #16
    15fc:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    15fe:	2300      	movs	r3, #0
    1600:	9307      	str	r3, [sp, #28]
    1602:	e6e8      	b.n	13d6 <usart_init+0xde>
    1604:	000011f1 	.word	0x000011f1
    1608:	40000400 	.word	0x40000400
    160c:	00001d89 	.word	0x00001d89
    1610:	00001cfd 	.word	0x00001cfd
    1614:	0000102d 	.word	0x0000102d
    1618:	41002000 	.word	0x41002000
    161c:	00001da5 	.word	0x00001da5
    1620:	00000f6f 	.word	0x00000f6f
    1624:	00000f99 	.word	0x00000f99
    1628:	00001079 	.word	0x00001079
    162c:	00001e81 	.word	0x00001e81
    1630:	000017b1 	.word	0x000017b1
    1634:	0000122d 	.word	0x0000122d
    1638:	200000f4 	.word	0x200000f4

0000163c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    163c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    163e:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1640:	2a00      	cmp	r2, #0
    1642:	d101      	bne.n	1648 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1644:	0018      	movs	r0, r3
    1646:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1648:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    164a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    164c:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    164e:	2a00      	cmp	r2, #0
    1650:	d1f8      	bne.n	1644 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1652:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1654:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1656:	2a00      	cmp	r2, #0
    1658:	d1fc      	bne.n	1654 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    165a:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    165c:	2102      	movs	r1, #2
    165e:	7e1a      	ldrb	r2, [r3, #24]
    1660:	420a      	tst	r2, r1
    1662:	d0fc      	beq.n	165e <usart_write_wait+0x22>
	return STATUS_OK;
    1664:	2300      	movs	r3, #0
    1666:	e7ed      	b.n	1644 <usart_write_wait+0x8>

00001668 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1668:	b5f0      	push	{r4, r5, r6, r7, lr}
    166a:	46ce      	mov	lr, r9
    166c:	4647      	mov	r7, r8
    166e:	b580      	push	{r7, lr}
    1670:	b083      	sub	sp, #12
    1672:	0005      	movs	r5, r0
    1674:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1676:	2017      	movs	r0, #23
	if (length == 0) {
    1678:	2a00      	cmp	r2, #0
    167a:	d104      	bne.n	1686 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    167c:	b003      	add	sp, #12
    167e:	bc0c      	pop	{r2, r3}
    1680:	4690      	mov	r8, r2
    1682:	4699      	mov	r9, r3
    1684:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    1686:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    1688:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    168a:	2b00      	cmp	r3, #0
    168c:	d0f6      	beq.n	167c <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    168e:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1690:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1692:	2b00      	cmp	r3, #0
    1694:	d1fc      	bne.n	1690 <usart_write_buffer_wait+0x28>
	while (length--) {
    1696:	3a01      	subs	r2, #1
    1698:	b293      	uxth	r3, r2
    169a:	4699      	mov	r9, r3
    169c:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    169e:	2701      	movs	r7, #1
	while (length--) {
    16a0:	4b1f      	ldr	r3, [pc, #124]	; (1720 <usart_write_buffer_wait+0xb8>)
    16a2:	4698      	mov	r8, r3
    16a4:	e011      	b.n	16ca <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    16a6:	1c73      	adds	r3, r6, #1
    16a8:	b29b      	uxth	r3, r3
    16aa:	9a01      	ldr	r2, [sp, #4]
    16ac:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    16ae:	796a      	ldrb	r2, [r5, #5]
    16b0:	2a01      	cmp	r2, #1
    16b2:	d017      	beq.n	16e4 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    16b4:	b289      	uxth	r1, r1
    16b6:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    16b8:	0028      	movs	r0, r5
    16ba:	4b1a      	ldr	r3, [pc, #104]	; (1724 <usart_write_buffer_wait+0xbc>)
    16bc:	4798      	blx	r3
	while (length--) {
    16be:	464b      	mov	r3, r9
    16c0:	3b01      	subs	r3, #1
    16c2:	b29b      	uxth	r3, r3
    16c4:	4699      	mov	r9, r3
    16c6:	4543      	cmp	r3, r8
    16c8:	d013      	beq.n	16f2 <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    16ca:	7e23      	ldrb	r3, [r4, #24]
    16cc:	423b      	tst	r3, r7
    16ce:	d1ea      	bne.n	16a6 <usart_write_buffer_wait+0x3e>
    16d0:	4b13      	ldr	r3, [pc, #76]	; (1720 <usart_write_buffer_wait+0xb8>)
    16d2:	7e22      	ldrb	r2, [r4, #24]
    16d4:	423a      	tst	r2, r7
    16d6:	d1e6      	bne.n	16a6 <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    16d8:	2b01      	cmp	r3, #1
    16da:	d019      	beq.n	1710 <usart_write_buffer_wait+0xa8>
    16dc:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    16de:	2b00      	cmp	r3, #0
    16e0:	d1f7      	bne.n	16d2 <usart_write_buffer_wait+0x6a>
    16e2:	e7e0      	b.n	16a6 <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    16e4:	3602      	adds	r6, #2
    16e6:	b2b6      	uxth	r6, r6
    16e8:	9a01      	ldr	r2, [sp, #4]
    16ea:	5cd3      	ldrb	r3, [r2, r3]
    16ec:	021b      	lsls	r3, r3, #8
    16ee:	4319      	orrs	r1, r3
    16f0:	e7e2      	b.n	16b8 <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    16f2:	7e23      	ldrb	r3, [r4, #24]
    16f4:	079b      	lsls	r3, r3, #30
    16f6:	d40d      	bmi.n	1714 <usart_write_buffer_wait+0xac>
    16f8:	4b09      	ldr	r3, [pc, #36]	; (1720 <usart_write_buffer_wait+0xb8>)
    16fa:	2102      	movs	r1, #2
    16fc:	7e22      	ldrb	r2, [r4, #24]
    16fe:	420a      	tst	r2, r1
    1700:	d10a      	bne.n	1718 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    1702:	2b01      	cmp	r3, #1
    1704:	d00a      	beq.n	171c <usart_write_buffer_wait+0xb4>
    1706:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1708:	2b00      	cmp	r3, #0
    170a:	d1f7      	bne.n	16fc <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    170c:	2000      	movs	r0, #0
    170e:	e7b5      	b.n	167c <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    1710:	2012      	movs	r0, #18
    1712:	e7b3      	b.n	167c <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    1714:	2000      	movs	r0, #0
    1716:	e7b1      	b.n	167c <usart_write_buffer_wait+0x14>
    1718:	2000      	movs	r0, #0
    171a:	e7af      	b.n	167c <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    171c:	2012      	movs	r0, #18
    171e:	e7ad      	b.n	167c <usart_write_buffer_wait+0x14>
    1720:	0000ffff 	.word	0x0000ffff
    1724:	0000163d 	.word	0x0000163d

00001728 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    172a:	0004      	movs	r4, r0
    172c:	000d      	movs	r5, r1
    172e:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1730:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1732:	4b0f      	ldr	r3, [pc, #60]	; (1770 <_usart_read_buffer+0x48>)
    1734:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1736:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1738:	b29b      	uxth	r3, r3
    173a:	2b00      	cmp	r3, #0
    173c:	d003      	beq.n	1746 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    173e:	4b0d      	ldr	r3, [pc, #52]	; (1774 <_usart_read_buffer+0x4c>)
    1740:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1742:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1746:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1748:	4b0a      	ldr	r3, [pc, #40]	; (1774 <_usart_read_buffer+0x4c>)
    174a:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    174c:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    174e:	2205      	movs	r2, #5
    1750:	2332      	movs	r3, #50	; 0x32
    1752:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1754:	3b2e      	subs	r3, #46	; 0x2e
    1756:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1758:	7a23      	ldrb	r3, [r4, #8]
    175a:	2b00      	cmp	r3, #0
    175c:	d001      	beq.n	1762 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    175e:	2320      	movs	r3, #32
    1760:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1762:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1764:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1766:	2b00      	cmp	r3, #0
    1768:	d0ec      	beq.n	1744 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    176a:	2308      	movs	r3, #8
    176c:	75bb      	strb	r3, [r7, #22]
    176e:	e7e9      	b.n	1744 <_usart_read_buffer+0x1c>
    1770:	00000115 	.word	0x00000115
    1774:	00000155 	.word	0x00000155

00001778 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1778:	1c93      	adds	r3, r2, #2
    177a:	009b      	lsls	r3, r3, #2
    177c:	18c3      	adds	r3, r0, r3
    177e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1780:	2130      	movs	r1, #48	; 0x30
    1782:	2301      	movs	r3, #1
    1784:	4093      	lsls	r3, r2
    1786:	001a      	movs	r2, r3
    1788:	5c43      	ldrb	r3, [r0, r1]
    178a:	4313      	orrs	r3, r2
    178c:	5443      	strb	r3, [r0, r1]
}
    178e:	4770      	bx	lr

00001790 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1790:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1792:	2317      	movs	r3, #23
	if (length == 0) {
    1794:	2a00      	cmp	r2, #0
    1796:	d101      	bne.n	179c <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1798:	0018      	movs	r0, r3
    179a:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    179c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    179e:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    17a0:	2c00      	cmp	r4, #0
    17a2:	d0f9      	beq.n	1798 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    17a4:	4b01      	ldr	r3, [pc, #4]	; (17ac <usart_read_buffer_job+0x1c>)
    17a6:	4798      	blx	r3
    17a8:	0003      	movs	r3, r0
    17aa:	e7f5      	b.n	1798 <usart_read_buffer_job+0x8>
    17ac:	00001729 	.word	0x00001729

000017b0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    17b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    17b2:	0080      	lsls	r0, r0, #2
    17b4:	4b62      	ldr	r3, [pc, #392]	; (1940 <_usart_interrupt_handler+0x190>)
    17b6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    17b8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    17ba:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    17bc:	2b00      	cmp	r3, #0
    17be:	d1fc      	bne.n	17ba <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    17c0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    17c2:	7da6      	ldrb	r6, [r4, #22]
    17c4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    17c6:	2330      	movs	r3, #48	; 0x30
    17c8:	5ceb      	ldrb	r3, [r5, r3]
    17ca:	2231      	movs	r2, #49	; 0x31
    17cc:	5caf      	ldrb	r7, [r5, r2]
    17ce:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    17d0:	07f3      	lsls	r3, r6, #31
    17d2:	d522      	bpl.n	181a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    17d4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    17d6:	b29b      	uxth	r3, r3
    17d8:	2b00      	cmp	r3, #0
    17da:	d01c      	beq.n	1816 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    17dc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    17de:	7813      	ldrb	r3, [r2, #0]
    17e0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    17e2:	1c51      	adds	r1, r2, #1
    17e4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    17e6:	7969      	ldrb	r1, [r5, #5]
    17e8:	2901      	cmp	r1, #1
    17ea:	d00e      	beq.n	180a <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    17ec:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    17ee:	05db      	lsls	r3, r3, #23
    17f0:	0ddb      	lsrs	r3, r3, #23
    17f2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    17f4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    17f6:	3b01      	subs	r3, #1
    17f8:	b29b      	uxth	r3, r3
    17fa:	85eb      	strh	r3, [r5, #46]	; 0x2e
    17fc:	2b00      	cmp	r3, #0
    17fe:	d10c      	bne.n	181a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1800:	3301      	adds	r3, #1
    1802:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1804:	3301      	adds	r3, #1
    1806:	75a3      	strb	r3, [r4, #22]
    1808:	e007      	b.n	181a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    180a:	7851      	ldrb	r1, [r2, #1]
    180c:	0209      	lsls	r1, r1, #8
    180e:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1810:	3202      	adds	r2, #2
    1812:	62aa      	str	r2, [r5, #40]	; 0x28
    1814:	e7eb      	b.n	17ee <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1816:	2301      	movs	r3, #1
    1818:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    181a:	07b3      	lsls	r3, r6, #30
    181c:	d506      	bpl.n	182c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    181e:	2302      	movs	r3, #2
    1820:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1822:	2200      	movs	r2, #0
    1824:	3331      	adds	r3, #49	; 0x31
    1826:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1828:	07fb      	lsls	r3, r7, #31
    182a:	d41a      	bmi.n	1862 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    182c:	0773      	lsls	r3, r6, #29
    182e:	d565      	bpl.n	18fc <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1830:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1832:	b29b      	uxth	r3, r3
    1834:	2b00      	cmp	r3, #0
    1836:	d05f      	beq.n	18f8 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1838:	8b63      	ldrh	r3, [r4, #26]
    183a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    183c:	071a      	lsls	r2, r3, #28
    183e:	d414      	bmi.n	186a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1840:	223f      	movs	r2, #63	; 0x3f
    1842:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1844:	2b00      	cmp	r3, #0
    1846:	d034      	beq.n	18b2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1848:	079a      	lsls	r2, r3, #30
    184a:	d511      	bpl.n	1870 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    184c:	221a      	movs	r2, #26
    184e:	2332      	movs	r3, #50	; 0x32
    1850:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1852:	3b30      	subs	r3, #48	; 0x30
    1854:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1856:	077b      	lsls	r3, r7, #29
    1858:	d550      	bpl.n	18fc <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    185a:	0028      	movs	r0, r5
    185c:	696b      	ldr	r3, [r5, #20]
    185e:	4798      	blx	r3
    1860:	e04c      	b.n	18fc <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1862:	0028      	movs	r0, r5
    1864:	68eb      	ldr	r3, [r5, #12]
    1866:	4798      	blx	r3
    1868:	e7e0      	b.n	182c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    186a:	2237      	movs	r2, #55	; 0x37
    186c:	4013      	ands	r3, r2
    186e:	e7e9      	b.n	1844 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1870:	075a      	lsls	r2, r3, #29
    1872:	d505      	bpl.n	1880 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1874:	221e      	movs	r2, #30
    1876:	2332      	movs	r3, #50	; 0x32
    1878:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    187a:	3b2e      	subs	r3, #46	; 0x2e
    187c:	8363      	strh	r3, [r4, #26]
    187e:	e7ea      	b.n	1856 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1880:	07da      	lsls	r2, r3, #31
    1882:	d505      	bpl.n	1890 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1884:	2213      	movs	r2, #19
    1886:	2332      	movs	r3, #50	; 0x32
    1888:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    188a:	3b31      	subs	r3, #49	; 0x31
    188c:	8363      	strh	r3, [r4, #26]
    188e:	e7e2      	b.n	1856 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1890:	06da      	lsls	r2, r3, #27
    1892:	d505      	bpl.n	18a0 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1894:	2242      	movs	r2, #66	; 0x42
    1896:	2332      	movs	r3, #50	; 0x32
    1898:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    189a:	3b22      	subs	r3, #34	; 0x22
    189c:	8363      	strh	r3, [r4, #26]
    189e:	e7da      	b.n	1856 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    18a0:	2220      	movs	r2, #32
    18a2:	421a      	tst	r2, r3
    18a4:	d0d7      	beq.n	1856 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    18a6:	3221      	adds	r2, #33	; 0x21
    18a8:	2332      	movs	r3, #50	; 0x32
    18aa:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    18ac:	3b12      	subs	r3, #18
    18ae:	8363      	strh	r3, [r4, #26]
    18b0:	e7d1      	b.n	1856 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    18b2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    18b4:	05db      	lsls	r3, r3, #23
    18b6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    18b8:	b2da      	uxtb	r2, r3
    18ba:	6a69      	ldr	r1, [r5, #36]	; 0x24
    18bc:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    18be:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    18c0:	1c51      	adds	r1, r2, #1
    18c2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    18c4:	7969      	ldrb	r1, [r5, #5]
    18c6:	2901      	cmp	r1, #1
    18c8:	d010      	beq.n	18ec <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    18ca:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    18cc:	3b01      	subs	r3, #1
    18ce:	b29b      	uxth	r3, r3
    18d0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    18d2:	2b00      	cmp	r3, #0
    18d4:	d112      	bne.n	18fc <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    18d6:	3304      	adds	r3, #4
    18d8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    18da:	2200      	movs	r2, #0
    18dc:	332e      	adds	r3, #46	; 0x2e
    18de:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    18e0:	07bb      	lsls	r3, r7, #30
    18e2:	d50b      	bpl.n	18fc <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    18e4:	0028      	movs	r0, r5
    18e6:	692b      	ldr	r3, [r5, #16]
    18e8:	4798      	blx	r3
    18ea:	e007      	b.n	18fc <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    18ec:	0a1b      	lsrs	r3, r3, #8
    18ee:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    18f0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    18f2:	3301      	adds	r3, #1
    18f4:	626b      	str	r3, [r5, #36]	; 0x24
    18f6:	e7e8      	b.n	18ca <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    18f8:	2304      	movs	r3, #4
    18fa:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    18fc:	06f3      	lsls	r3, r6, #27
    18fe:	d504      	bpl.n	190a <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1900:	2310      	movs	r3, #16
    1902:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1904:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1906:	06fb      	lsls	r3, r7, #27
    1908:	d40e      	bmi.n	1928 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    190a:	06b3      	lsls	r3, r6, #26
    190c:	d504      	bpl.n	1918 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    190e:	2320      	movs	r3, #32
    1910:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1912:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1914:	073b      	lsls	r3, r7, #28
    1916:	d40b      	bmi.n	1930 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1918:	0733      	lsls	r3, r6, #28
    191a:	d504      	bpl.n	1926 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    191c:	2308      	movs	r3, #8
    191e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1920:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1922:	06bb      	lsls	r3, r7, #26
    1924:	d408      	bmi.n	1938 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1928:	0028      	movs	r0, r5
    192a:	69eb      	ldr	r3, [r5, #28]
    192c:	4798      	blx	r3
    192e:	e7ec      	b.n	190a <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1930:	0028      	movs	r0, r5
    1932:	69ab      	ldr	r3, [r5, #24]
    1934:	4798      	blx	r3
    1936:	e7ef      	b.n	1918 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1938:	6a2b      	ldr	r3, [r5, #32]
    193a:	0028      	movs	r0, r5
    193c:	4798      	blx	r3
}
    193e:	e7f2      	b.n	1926 <_usart_interrupt_handler+0x176>
    1940:	200000f4 	.word	0x200000f4

00001944 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1944:	b510      	push	{r4, lr}
	switch (clock_source) {
    1946:	2808      	cmp	r0, #8
    1948:	d803      	bhi.n	1952 <system_clock_source_get_hz+0xe>
    194a:	0080      	lsls	r0, r0, #2
    194c:	4b1b      	ldr	r3, [pc, #108]	; (19bc <system_clock_source_get_hz+0x78>)
    194e:	581b      	ldr	r3, [r3, r0]
    1950:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1952:	2000      	movs	r0, #0
    1954:	e030      	b.n	19b8 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1956:	4b1a      	ldr	r3, [pc, #104]	; (19c0 <system_clock_source_get_hz+0x7c>)
    1958:	6918      	ldr	r0, [r3, #16]
    195a:	e02d      	b.n	19b8 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    195c:	4b19      	ldr	r3, [pc, #100]	; (19c4 <system_clock_source_get_hz+0x80>)
    195e:	6a1b      	ldr	r3, [r3, #32]
    1960:	059b      	lsls	r3, r3, #22
    1962:	0f9b      	lsrs	r3, r3, #30
    1964:	4818      	ldr	r0, [pc, #96]	; (19c8 <system_clock_source_get_hz+0x84>)
    1966:	40d8      	lsrs	r0, r3
    1968:	e026      	b.n	19b8 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    196a:	4b15      	ldr	r3, [pc, #84]	; (19c0 <system_clock_source_get_hz+0x7c>)
    196c:	6958      	ldr	r0, [r3, #20]
    196e:	e023      	b.n	19b8 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1970:	4b13      	ldr	r3, [pc, #76]	; (19c0 <system_clock_source_get_hz+0x7c>)
    1972:	681b      	ldr	r3, [r3, #0]
			return 0;
    1974:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1976:	079b      	lsls	r3, r3, #30
    1978:	d51e      	bpl.n	19b8 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    197a:	4912      	ldr	r1, [pc, #72]	; (19c4 <system_clock_source_get_hz+0x80>)
    197c:	2210      	movs	r2, #16
    197e:	68cb      	ldr	r3, [r1, #12]
    1980:	421a      	tst	r2, r3
    1982:	d0fc      	beq.n	197e <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1984:	4b0e      	ldr	r3, [pc, #56]	; (19c0 <system_clock_source_get_hz+0x7c>)
    1986:	681b      	ldr	r3, [r3, #0]
    1988:	075b      	lsls	r3, r3, #29
    198a:	d401      	bmi.n	1990 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    198c:	480f      	ldr	r0, [pc, #60]	; (19cc <system_clock_source_get_hz+0x88>)
    198e:	e013      	b.n	19b8 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1990:	2000      	movs	r0, #0
    1992:	4b0f      	ldr	r3, [pc, #60]	; (19d0 <system_clock_source_get_hz+0x8c>)
    1994:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1996:	4b0a      	ldr	r3, [pc, #40]	; (19c0 <system_clock_source_get_hz+0x7c>)
    1998:	689b      	ldr	r3, [r3, #8]
    199a:	041b      	lsls	r3, r3, #16
    199c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    199e:	4358      	muls	r0, r3
    19a0:	e00a      	b.n	19b8 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    19a2:	2350      	movs	r3, #80	; 0x50
    19a4:	4a07      	ldr	r2, [pc, #28]	; (19c4 <system_clock_source_get_hz+0x80>)
    19a6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    19a8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    19aa:	075b      	lsls	r3, r3, #29
    19ac:	d504      	bpl.n	19b8 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    19ae:	4b04      	ldr	r3, [pc, #16]	; (19c0 <system_clock_source_get_hz+0x7c>)
    19b0:	68d8      	ldr	r0, [r3, #12]
    19b2:	e001      	b.n	19b8 <system_clock_source_get_hz+0x74>
		return 32768UL;
    19b4:	2080      	movs	r0, #128	; 0x80
    19b6:	0200      	lsls	r0, r0, #8
	}
}
    19b8:	bd10      	pop	{r4, pc}
    19ba:	46c0      	nop			; (mov r8, r8)
    19bc:	00004948 	.word	0x00004948
    19c0:	200000b4 	.word	0x200000b4
    19c4:	40000800 	.word	0x40000800
    19c8:	007a1200 	.word	0x007a1200
    19cc:	02dc6c00 	.word	0x02dc6c00
    19d0:	00001da5 	.word	0x00001da5

000019d4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    19d4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    19d6:	490c      	ldr	r1, [pc, #48]	; (1a08 <system_clock_source_osc8m_set_config+0x34>)
    19d8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    19da:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    19dc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    19de:	7840      	ldrb	r0, [r0, #1]
    19e0:	2201      	movs	r2, #1
    19e2:	4010      	ands	r0, r2
    19e4:	0180      	lsls	r0, r0, #6
    19e6:	2640      	movs	r6, #64	; 0x40
    19e8:	43b3      	bics	r3, r6
    19ea:	4303      	orrs	r3, r0
    19ec:	402a      	ands	r2, r5
    19ee:	01d2      	lsls	r2, r2, #7
    19f0:	2080      	movs	r0, #128	; 0x80
    19f2:	4383      	bics	r3, r0
    19f4:	4313      	orrs	r3, r2
    19f6:	2203      	movs	r2, #3
    19f8:	4022      	ands	r2, r4
    19fa:	0212      	lsls	r2, r2, #8
    19fc:	4803      	ldr	r0, [pc, #12]	; (1a0c <system_clock_source_osc8m_set_config+0x38>)
    19fe:	4003      	ands	r3, r0
    1a00:	4313      	orrs	r3, r2
    1a02:	620b      	str	r3, [r1, #32]
}
    1a04:	bd70      	pop	{r4, r5, r6, pc}
    1a06:	46c0      	nop			; (mov r8, r8)
    1a08:	40000800 	.word	0x40000800
    1a0c:	fffffcff 	.word	0xfffffcff

00001a10 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1a10:	2808      	cmp	r0, #8
    1a12:	d803      	bhi.n	1a1c <system_clock_source_enable+0xc>
    1a14:	0080      	lsls	r0, r0, #2
    1a16:	4b25      	ldr	r3, [pc, #148]	; (1aac <system_clock_source_enable+0x9c>)
    1a18:	581b      	ldr	r3, [r3, r0]
    1a1a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1a1c:	2017      	movs	r0, #23
    1a1e:	e044      	b.n	1aaa <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1a20:	4a23      	ldr	r2, [pc, #140]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a22:	6a13      	ldr	r3, [r2, #32]
    1a24:	2102      	movs	r1, #2
    1a26:	430b      	orrs	r3, r1
    1a28:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1a2a:	2000      	movs	r0, #0
    1a2c:	e03d      	b.n	1aaa <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1a2e:	4a20      	ldr	r2, [pc, #128]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a30:	6993      	ldr	r3, [r2, #24]
    1a32:	2102      	movs	r1, #2
    1a34:	430b      	orrs	r3, r1
    1a36:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1a38:	2000      	movs	r0, #0
		break;
    1a3a:	e036      	b.n	1aaa <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1a3c:	4a1c      	ldr	r2, [pc, #112]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a3e:	8a13      	ldrh	r3, [r2, #16]
    1a40:	2102      	movs	r1, #2
    1a42:	430b      	orrs	r3, r1
    1a44:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1a46:	2000      	movs	r0, #0
		break;
    1a48:	e02f      	b.n	1aaa <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1a4a:	4a19      	ldr	r2, [pc, #100]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a4c:	8a93      	ldrh	r3, [r2, #20]
    1a4e:	2102      	movs	r1, #2
    1a50:	430b      	orrs	r3, r1
    1a52:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1a54:	2000      	movs	r0, #0
		break;
    1a56:	e028      	b.n	1aaa <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1a58:	4916      	ldr	r1, [pc, #88]	; (1ab4 <system_clock_source_enable+0xa4>)
    1a5a:	680b      	ldr	r3, [r1, #0]
    1a5c:	2202      	movs	r2, #2
    1a5e:	4313      	orrs	r3, r2
    1a60:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1a62:	4b13      	ldr	r3, [pc, #76]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a64:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a66:	0019      	movs	r1, r3
    1a68:	320e      	adds	r2, #14
    1a6a:	68cb      	ldr	r3, [r1, #12]
    1a6c:	421a      	tst	r2, r3
    1a6e:	d0fc      	beq.n	1a6a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1a70:	4a10      	ldr	r2, [pc, #64]	; (1ab4 <system_clock_source_enable+0xa4>)
    1a72:	6891      	ldr	r1, [r2, #8]
    1a74:	4b0e      	ldr	r3, [pc, #56]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a76:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1a78:	6852      	ldr	r2, [r2, #4]
    1a7a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1a7c:	2200      	movs	r2, #0
    1a7e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a80:	0019      	movs	r1, r3
    1a82:	3210      	adds	r2, #16
    1a84:	68cb      	ldr	r3, [r1, #12]
    1a86:	421a      	tst	r2, r3
    1a88:	d0fc      	beq.n	1a84 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1a8a:	4b0a      	ldr	r3, [pc, #40]	; (1ab4 <system_clock_source_enable+0xa4>)
    1a8c:	681b      	ldr	r3, [r3, #0]
    1a8e:	b29b      	uxth	r3, r3
    1a90:	4a07      	ldr	r2, [pc, #28]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a92:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1a94:	2000      	movs	r0, #0
    1a96:	e008      	b.n	1aaa <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1a98:	4905      	ldr	r1, [pc, #20]	; (1ab0 <system_clock_source_enable+0xa0>)
    1a9a:	2244      	movs	r2, #68	; 0x44
    1a9c:	5c8b      	ldrb	r3, [r1, r2]
    1a9e:	2002      	movs	r0, #2
    1aa0:	4303      	orrs	r3, r0
    1aa2:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1aa4:	2000      	movs	r0, #0
		break;
    1aa6:	e000      	b.n	1aaa <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1aa8:	2000      	movs	r0, #0
}
    1aaa:	4770      	bx	lr
    1aac:	0000496c 	.word	0x0000496c
    1ab0:	40000800 	.word	0x40000800
    1ab4:	200000b4 	.word	0x200000b4

00001ab8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1ab8:	b530      	push	{r4, r5, lr}
    1aba:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1abc:	22c2      	movs	r2, #194	; 0xc2
    1abe:	00d2      	lsls	r2, r2, #3
    1ac0:	4b1a      	ldr	r3, [pc, #104]	; (1b2c <system_clock_init+0x74>)
    1ac2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1ac4:	4a1a      	ldr	r2, [pc, #104]	; (1b30 <system_clock_init+0x78>)
    1ac6:	6853      	ldr	r3, [r2, #4]
    1ac8:	211e      	movs	r1, #30
    1aca:	438b      	bics	r3, r1
    1acc:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1ace:	2301      	movs	r3, #1
    1ad0:	466a      	mov	r2, sp
    1ad2:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1ad4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1ad6:	4d17      	ldr	r5, [pc, #92]	; (1b34 <system_clock_init+0x7c>)
    1ad8:	b2e0      	uxtb	r0, r4
    1ada:	4669      	mov	r1, sp
    1adc:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1ade:	3401      	adds	r4, #1
    1ae0:	2c25      	cmp	r4, #37	; 0x25
    1ae2:	d1f9      	bne.n	1ad8 <system_clock_init+0x20>
	config->run_in_standby  = false;
    1ae4:	a803      	add	r0, sp, #12
    1ae6:	2400      	movs	r4, #0
    1ae8:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1aea:	2501      	movs	r5, #1
    1aec:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1aee:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1af0:	4b11      	ldr	r3, [pc, #68]	; (1b38 <system_clock_init+0x80>)
    1af2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1af4:	2006      	movs	r0, #6
    1af6:	4b11      	ldr	r3, [pc, #68]	; (1b3c <system_clock_init+0x84>)
    1af8:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1afa:	4b11      	ldr	r3, [pc, #68]	; (1b40 <system_clock_init+0x88>)
    1afc:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    1afe:	4b11      	ldr	r3, [pc, #68]	; (1b44 <system_clock_init+0x8c>)
    1b00:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1b02:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1b04:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1b06:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1b08:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1b0a:	466b      	mov	r3, sp
    1b0c:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1b0e:	2306      	movs	r3, #6
    1b10:	466a      	mov	r2, sp
    1b12:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    1b14:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1b16:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1b18:	4669      	mov	r1, sp
    1b1a:	2000      	movs	r0, #0
    1b1c:	4b0a      	ldr	r3, [pc, #40]	; (1b48 <system_clock_init+0x90>)
    1b1e:	4798      	blx	r3
    1b20:	2000      	movs	r0, #0
    1b22:	4b0a      	ldr	r3, [pc, #40]	; (1b4c <system_clock_init+0x94>)
    1b24:	4798      	blx	r3
#endif
}
    1b26:	b005      	add	sp, #20
    1b28:	bd30      	pop	{r4, r5, pc}
    1b2a:	46c0      	nop			; (mov r8, r8)
    1b2c:	40000800 	.word	0x40000800
    1b30:	41004000 	.word	0x41004000
    1b34:	00001d89 	.word	0x00001d89
    1b38:	000019d5 	.word	0x000019d5
    1b3c:	00001a11 	.word	0x00001a11
    1b40:	00001b51 	.word	0x00001b51
    1b44:	40000400 	.word	0x40000400
    1b48:	00001b75 	.word	0x00001b75
    1b4c:	00001c2d 	.word	0x00001c2d

00001b50 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1b50:	4a06      	ldr	r2, [pc, #24]	; (1b6c <system_gclk_init+0x1c>)
    1b52:	6993      	ldr	r3, [r2, #24]
    1b54:	2108      	movs	r1, #8
    1b56:	430b      	orrs	r3, r1
    1b58:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1b5a:	2201      	movs	r2, #1
    1b5c:	4b04      	ldr	r3, [pc, #16]	; (1b70 <system_gclk_init+0x20>)
    1b5e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1b60:	0019      	movs	r1, r3
    1b62:	780b      	ldrb	r3, [r1, #0]
    1b64:	4213      	tst	r3, r2
    1b66:	d1fc      	bne.n	1b62 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1b68:	4770      	bx	lr
    1b6a:	46c0      	nop			; (mov r8, r8)
    1b6c:	40000400 	.word	0x40000400
    1b70:	40000c00 	.word	0x40000c00

00001b74 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1b74:	b570      	push	{r4, r5, r6, lr}
    1b76:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1b78:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1b7a:	780d      	ldrb	r5, [r1, #0]
    1b7c:	022d      	lsls	r5, r5, #8
    1b7e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1b80:	784b      	ldrb	r3, [r1, #1]
    1b82:	2b00      	cmp	r3, #0
    1b84:	d002      	beq.n	1b8c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1b86:	2380      	movs	r3, #128	; 0x80
    1b88:	02db      	lsls	r3, r3, #11
    1b8a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1b8c:	7a4b      	ldrb	r3, [r1, #9]
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d002      	beq.n	1b98 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1b92:	2380      	movs	r3, #128	; 0x80
    1b94:	031b      	lsls	r3, r3, #12
    1b96:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1b98:	6848      	ldr	r0, [r1, #4]
    1b9a:	2801      	cmp	r0, #1
    1b9c:	d910      	bls.n	1bc0 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1b9e:	1e43      	subs	r3, r0, #1
    1ba0:	4218      	tst	r0, r3
    1ba2:	d134      	bne.n	1c0e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1ba4:	2802      	cmp	r0, #2
    1ba6:	d930      	bls.n	1c0a <system_gclk_gen_set_config+0x96>
    1ba8:	2302      	movs	r3, #2
    1baa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1bac:	3201      	adds	r2, #1
						mask <<= 1) {
    1bae:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1bb0:	4298      	cmp	r0, r3
    1bb2:	d8fb      	bhi.n	1bac <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1bb4:	0212      	lsls	r2, r2, #8
    1bb6:	4332      	orrs	r2, r6
    1bb8:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1bba:	2380      	movs	r3, #128	; 0x80
    1bbc:	035b      	lsls	r3, r3, #13
    1bbe:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1bc0:	7a0b      	ldrb	r3, [r1, #8]
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	d002      	beq.n	1bcc <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1bc6:	2380      	movs	r3, #128	; 0x80
    1bc8:	039b      	lsls	r3, r3, #14
    1bca:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bcc:	4a13      	ldr	r2, [pc, #76]	; (1c1c <system_gclk_gen_set_config+0xa8>)
    1bce:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1bd0:	b25b      	sxtb	r3, r3
    1bd2:	2b00      	cmp	r3, #0
    1bd4:	dbfb      	blt.n	1bce <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1bd6:	4b12      	ldr	r3, [pc, #72]	; (1c20 <system_gclk_gen_set_config+0xac>)
    1bd8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1bda:	4b12      	ldr	r3, [pc, #72]	; (1c24 <system_gclk_gen_set_config+0xb0>)
    1bdc:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bde:	4a0f      	ldr	r2, [pc, #60]	; (1c1c <system_gclk_gen_set_config+0xa8>)
    1be0:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1be2:	b25b      	sxtb	r3, r3
    1be4:	2b00      	cmp	r3, #0
    1be6:	dbfb      	blt.n	1be0 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1be8:	4b0c      	ldr	r3, [pc, #48]	; (1c1c <system_gclk_gen_set_config+0xa8>)
    1bea:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bec:	001a      	movs	r2, r3
    1bee:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1bf0:	b25b      	sxtb	r3, r3
    1bf2:	2b00      	cmp	r3, #0
    1bf4:	dbfb      	blt.n	1bee <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1bf6:	4a09      	ldr	r2, [pc, #36]	; (1c1c <system_gclk_gen_set_config+0xa8>)
    1bf8:	6853      	ldr	r3, [r2, #4]
    1bfa:	2180      	movs	r1, #128	; 0x80
    1bfc:	0249      	lsls	r1, r1, #9
    1bfe:	400b      	ands	r3, r1
    1c00:	431d      	orrs	r5, r3
    1c02:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1c04:	4b08      	ldr	r3, [pc, #32]	; (1c28 <system_gclk_gen_set_config+0xb4>)
    1c06:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1c08:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1c0a:	2200      	movs	r2, #0
    1c0c:	e7d2      	b.n	1bb4 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1c0e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1c10:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1c12:	2380      	movs	r3, #128	; 0x80
    1c14:	029b      	lsls	r3, r3, #10
    1c16:	431d      	orrs	r5, r3
    1c18:	e7d2      	b.n	1bc0 <system_gclk_gen_set_config+0x4c>
    1c1a:	46c0      	nop			; (mov r8, r8)
    1c1c:	40000c00 	.word	0x40000c00
    1c20:	00000115 	.word	0x00000115
    1c24:	40000c08 	.word	0x40000c08
    1c28:	00000155 	.word	0x00000155

00001c2c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1c2c:	b510      	push	{r4, lr}
    1c2e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c30:	4a0b      	ldr	r2, [pc, #44]	; (1c60 <system_gclk_gen_enable+0x34>)
    1c32:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c34:	b25b      	sxtb	r3, r3
    1c36:	2b00      	cmp	r3, #0
    1c38:	dbfb      	blt.n	1c32 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1c3a:	4b0a      	ldr	r3, [pc, #40]	; (1c64 <system_gclk_gen_enable+0x38>)
    1c3c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c3e:	4b0a      	ldr	r3, [pc, #40]	; (1c68 <system_gclk_gen_enable+0x3c>)
    1c40:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c42:	4a07      	ldr	r2, [pc, #28]	; (1c60 <system_gclk_gen_enable+0x34>)
    1c44:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c46:	b25b      	sxtb	r3, r3
    1c48:	2b00      	cmp	r3, #0
    1c4a:	dbfb      	blt.n	1c44 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1c4c:	4a04      	ldr	r2, [pc, #16]	; (1c60 <system_gclk_gen_enable+0x34>)
    1c4e:	6851      	ldr	r1, [r2, #4]
    1c50:	2380      	movs	r3, #128	; 0x80
    1c52:	025b      	lsls	r3, r3, #9
    1c54:	430b      	orrs	r3, r1
    1c56:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1c58:	4b04      	ldr	r3, [pc, #16]	; (1c6c <system_gclk_gen_enable+0x40>)
    1c5a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1c5c:	bd10      	pop	{r4, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	40000c00 	.word	0x40000c00
    1c64:	00000115 	.word	0x00000115
    1c68:	40000c04 	.word	0x40000c04
    1c6c:	00000155 	.word	0x00000155

00001c70 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1c70:	b570      	push	{r4, r5, r6, lr}
    1c72:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c74:	4a1a      	ldr	r2, [pc, #104]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1c76:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c78:	b25b      	sxtb	r3, r3
    1c7a:	2b00      	cmp	r3, #0
    1c7c:	dbfb      	blt.n	1c76 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1c7e:	4b19      	ldr	r3, [pc, #100]	; (1ce4 <system_gclk_gen_get_hz+0x74>)
    1c80:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c82:	4b19      	ldr	r3, [pc, #100]	; (1ce8 <system_gclk_gen_get_hz+0x78>)
    1c84:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c86:	4a16      	ldr	r2, [pc, #88]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1c88:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c8a:	b25b      	sxtb	r3, r3
    1c8c:	2b00      	cmp	r3, #0
    1c8e:	dbfb      	blt.n	1c88 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1c90:	4e13      	ldr	r6, [pc, #76]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1c92:	6870      	ldr	r0, [r6, #4]
    1c94:	04c0      	lsls	r0, r0, #19
    1c96:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1c98:	4b14      	ldr	r3, [pc, #80]	; (1cec <system_gclk_gen_get_hz+0x7c>)
    1c9a:	4798      	blx	r3
    1c9c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c9e:	4b12      	ldr	r3, [pc, #72]	; (1ce8 <system_gclk_gen_get_hz+0x78>)
    1ca0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1ca2:	6876      	ldr	r6, [r6, #4]
    1ca4:	02f6      	lsls	r6, r6, #11
    1ca6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1ca8:	4b11      	ldr	r3, [pc, #68]	; (1cf0 <system_gclk_gen_get_hz+0x80>)
    1caa:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cac:	4a0c      	ldr	r2, [pc, #48]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1cae:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1cb0:	b25b      	sxtb	r3, r3
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	dbfb      	blt.n	1cae <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1cb6:	4b0a      	ldr	r3, [pc, #40]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1cb8:	689c      	ldr	r4, [r3, #8]
    1cba:	0224      	lsls	r4, r4, #8
    1cbc:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1cbe:	4b0d      	ldr	r3, [pc, #52]	; (1cf4 <system_gclk_gen_get_hz+0x84>)
    1cc0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1cc2:	2e00      	cmp	r6, #0
    1cc4:	d107      	bne.n	1cd6 <system_gclk_gen_get_hz+0x66>
    1cc6:	2c01      	cmp	r4, #1
    1cc8:	d907      	bls.n	1cda <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1cca:	0021      	movs	r1, r4
    1ccc:	0028      	movs	r0, r5
    1cce:	4b0a      	ldr	r3, [pc, #40]	; (1cf8 <system_gclk_gen_get_hz+0x88>)
    1cd0:	4798      	blx	r3
    1cd2:	0005      	movs	r5, r0
    1cd4:	e001      	b.n	1cda <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1cd6:	3401      	adds	r4, #1
    1cd8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1cda:	0028      	movs	r0, r5
    1cdc:	bd70      	pop	{r4, r5, r6, pc}
    1cde:	46c0      	nop			; (mov r8, r8)
    1ce0:	40000c00 	.word	0x40000c00
    1ce4:	00000115 	.word	0x00000115
    1ce8:	40000c04 	.word	0x40000c04
    1cec:	00001945 	.word	0x00001945
    1cf0:	40000c08 	.word	0x40000c08
    1cf4:	00000155 	.word	0x00000155
    1cf8:	00002641 	.word	0x00002641

00001cfc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1cfc:	b510      	push	{r4, lr}
    1cfe:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1d00:	4b06      	ldr	r3, [pc, #24]	; (1d1c <system_gclk_chan_enable+0x20>)
    1d02:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d04:	4b06      	ldr	r3, [pc, #24]	; (1d20 <system_gclk_chan_enable+0x24>)
    1d06:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1d08:	4a06      	ldr	r2, [pc, #24]	; (1d24 <system_gclk_chan_enable+0x28>)
    1d0a:	8853      	ldrh	r3, [r2, #2]
    1d0c:	2180      	movs	r1, #128	; 0x80
    1d0e:	01c9      	lsls	r1, r1, #7
    1d10:	430b      	orrs	r3, r1
    1d12:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1d14:	4b04      	ldr	r3, [pc, #16]	; (1d28 <system_gclk_chan_enable+0x2c>)
    1d16:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d18:	bd10      	pop	{r4, pc}
    1d1a:	46c0      	nop			; (mov r8, r8)
    1d1c:	00000115 	.word	0x00000115
    1d20:	40000c02 	.word	0x40000c02
    1d24:	40000c00 	.word	0x40000c00
    1d28:	00000155 	.word	0x00000155

00001d2c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1d2c:	b510      	push	{r4, lr}
    1d2e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1d30:	4b0f      	ldr	r3, [pc, #60]	; (1d70 <system_gclk_chan_disable+0x44>)
    1d32:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d34:	4b0f      	ldr	r3, [pc, #60]	; (1d74 <system_gclk_chan_disable+0x48>)
    1d36:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1d38:	4a0f      	ldr	r2, [pc, #60]	; (1d78 <system_gclk_chan_disable+0x4c>)
    1d3a:	8853      	ldrh	r3, [r2, #2]
    1d3c:	051b      	lsls	r3, r3, #20
    1d3e:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1d40:	8853      	ldrh	r3, [r2, #2]
    1d42:	490e      	ldr	r1, [pc, #56]	; (1d7c <system_gclk_chan_disable+0x50>)
    1d44:	400b      	ands	r3, r1
    1d46:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1d48:	8853      	ldrh	r3, [r2, #2]
    1d4a:	490d      	ldr	r1, [pc, #52]	; (1d80 <system_gclk_chan_disable+0x54>)
    1d4c:	400b      	ands	r3, r1
    1d4e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1d50:	0011      	movs	r1, r2
    1d52:	2280      	movs	r2, #128	; 0x80
    1d54:	01d2      	lsls	r2, r2, #7
    1d56:	884b      	ldrh	r3, [r1, #2]
    1d58:	4213      	tst	r3, r2
    1d5a:	d1fc      	bne.n	1d56 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1d5c:	4906      	ldr	r1, [pc, #24]	; (1d78 <system_gclk_chan_disable+0x4c>)
    1d5e:	884a      	ldrh	r2, [r1, #2]
    1d60:	0203      	lsls	r3, r0, #8
    1d62:	4806      	ldr	r0, [pc, #24]	; (1d7c <system_gclk_chan_disable+0x50>)
    1d64:	4002      	ands	r2, r0
    1d66:	4313      	orrs	r3, r2
    1d68:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1d6a:	4b06      	ldr	r3, [pc, #24]	; (1d84 <system_gclk_chan_disable+0x58>)
    1d6c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d6e:	bd10      	pop	{r4, pc}
    1d70:	00000115 	.word	0x00000115
    1d74:	40000c02 	.word	0x40000c02
    1d78:	40000c00 	.word	0x40000c00
    1d7c:	fffff0ff 	.word	0xfffff0ff
    1d80:	ffffbfff 	.word	0xffffbfff
    1d84:	00000155 	.word	0x00000155

00001d88 <system_gclk_chan_set_config>:
{
    1d88:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1d8a:	780c      	ldrb	r4, [r1, #0]
    1d8c:	0224      	lsls	r4, r4, #8
    1d8e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1d90:	4b02      	ldr	r3, [pc, #8]	; (1d9c <system_gclk_chan_set_config+0x14>)
    1d92:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1d94:	b2a4      	uxth	r4, r4
    1d96:	4b02      	ldr	r3, [pc, #8]	; (1da0 <system_gclk_chan_set_config+0x18>)
    1d98:	805c      	strh	r4, [r3, #2]
}
    1d9a:	bd10      	pop	{r4, pc}
    1d9c:	00001d2d 	.word	0x00001d2d
    1da0:	40000c00 	.word	0x40000c00

00001da4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1da4:	b510      	push	{r4, lr}
    1da6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1da8:	4b06      	ldr	r3, [pc, #24]	; (1dc4 <system_gclk_chan_get_hz+0x20>)
    1daa:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1dac:	4b06      	ldr	r3, [pc, #24]	; (1dc8 <system_gclk_chan_get_hz+0x24>)
    1dae:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1db0:	4b06      	ldr	r3, [pc, #24]	; (1dcc <system_gclk_chan_get_hz+0x28>)
    1db2:	885c      	ldrh	r4, [r3, #2]
    1db4:	0524      	lsls	r4, r4, #20
    1db6:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1db8:	4b05      	ldr	r3, [pc, #20]	; (1dd0 <system_gclk_chan_get_hz+0x2c>)
    1dba:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1dbc:	0020      	movs	r0, r4
    1dbe:	4b05      	ldr	r3, [pc, #20]	; (1dd4 <system_gclk_chan_get_hz+0x30>)
    1dc0:	4798      	blx	r3
}
    1dc2:	bd10      	pop	{r4, pc}
    1dc4:	00000115 	.word	0x00000115
    1dc8:	40000c02 	.word	0x40000c02
    1dcc:	40000c00 	.word	0x40000c00
    1dd0:	00000155 	.word	0x00000155
    1dd4:	00001c71 	.word	0x00001c71

00001dd8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1dd8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1dda:	78d3      	ldrb	r3, [r2, #3]
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d135      	bne.n	1e4c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1de0:	7813      	ldrb	r3, [r2, #0]
    1de2:	2b80      	cmp	r3, #128	; 0x80
    1de4:	d029      	beq.n	1e3a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1de6:	061b      	lsls	r3, r3, #24
    1de8:	2480      	movs	r4, #128	; 0x80
    1dea:	0264      	lsls	r4, r4, #9
    1dec:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1dee:	7854      	ldrb	r4, [r2, #1]
    1df0:	2502      	movs	r5, #2
    1df2:	43ac      	bics	r4, r5
    1df4:	d106      	bne.n	1e04 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1df6:	7894      	ldrb	r4, [r2, #2]
    1df8:	2c00      	cmp	r4, #0
    1dfa:	d120      	bne.n	1e3e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1dfc:	2480      	movs	r4, #128	; 0x80
    1dfe:	02a4      	lsls	r4, r4, #10
    1e00:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1e02:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e04:	7854      	ldrb	r4, [r2, #1]
    1e06:	3c01      	subs	r4, #1
    1e08:	2c01      	cmp	r4, #1
    1e0a:	d91c      	bls.n	1e46 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1e0c:	040d      	lsls	r5, r1, #16
    1e0e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1e10:	24a0      	movs	r4, #160	; 0xa0
    1e12:	05e4      	lsls	r4, r4, #23
    1e14:	432c      	orrs	r4, r5
    1e16:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e18:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1e1a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1e1c:	24d0      	movs	r4, #208	; 0xd0
    1e1e:	0624      	lsls	r4, r4, #24
    1e20:	432c      	orrs	r4, r5
    1e22:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e24:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1e26:	78d4      	ldrb	r4, [r2, #3]
    1e28:	2c00      	cmp	r4, #0
    1e2a:	d122      	bne.n	1e72 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1e2c:	035b      	lsls	r3, r3, #13
    1e2e:	d51c      	bpl.n	1e6a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1e30:	7893      	ldrb	r3, [r2, #2]
    1e32:	2b01      	cmp	r3, #1
    1e34:	d01e      	beq.n	1e74 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1e36:	6141      	str	r1, [r0, #20]
    1e38:	e017      	b.n	1e6a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1e3a:	2300      	movs	r3, #0
    1e3c:	e7d7      	b.n	1dee <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1e3e:	24c0      	movs	r4, #192	; 0xc0
    1e40:	02e4      	lsls	r4, r4, #11
    1e42:	4323      	orrs	r3, r4
    1e44:	e7dd      	b.n	1e02 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1e46:	4c0d      	ldr	r4, [pc, #52]	; (1e7c <_system_pinmux_config+0xa4>)
    1e48:	4023      	ands	r3, r4
    1e4a:	e7df      	b.n	1e0c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1e4c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1e4e:	040c      	lsls	r4, r1, #16
    1e50:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1e52:	23a0      	movs	r3, #160	; 0xa0
    1e54:	05db      	lsls	r3, r3, #23
    1e56:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e58:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1e5a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1e5c:	23d0      	movs	r3, #208	; 0xd0
    1e5e:	061b      	lsls	r3, r3, #24
    1e60:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e62:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1e64:	78d3      	ldrb	r3, [r2, #3]
    1e66:	2b00      	cmp	r3, #0
    1e68:	d103      	bne.n	1e72 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e6a:	7853      	ldrb	r3, [r2, #1]
    1e6c:	3b01      	subs	r3, #1
    1e6e:	2b01      	cmp	r3, #1
    1e70:	d902      	bls.n	1e78 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1e72:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1e74:	6181      	str	r1, [r0, #24]
    1e76:	e7f8      	b.n	1e6a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1e78:	6081      	str	r1, [r0, #8]
}
    1e7a:	e7fa      	b.n	1e72 <_system_pinmux_config+0x9a>
    1e7c:	fffbffff 	.word	0xfffbffff

00001e80 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1e80:	b510      	push	{r4, lr}
    1e82:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1e84:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1e86:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1e88:	2900      	cmp	r1, #0
    1e8a:	d104      	bne.n	1e96 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1e8c:	0943      	lsrs	r3, r0, #5
    1e8e:	01db      	lsls	r3, r3, #7
    1e90:	4905      	ldr	r1, [pc, #20]	; (1ea8 <system_pinmux_pin_set_config+0x28>)
    1e92:	468c      	mov	ip, r1
    1e94:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1e96:	241f      	movs	r4, #31
    1e98:	4020      	ands	r0, r4
    1e9a:	2101      	movs	r1, #1
    1e9c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1e9e:	0018      	movs	r0, r3
    1ea0:	4b02      	ldr	r3, [pc, #8]	; (1eac <system_pinmux_pin_set_config+0x2c>)
    1ea2:	4798      	blx	r3
}
    1ea4:	bd10      	pop	{r4, pc}
    1ea6:	46c0      	nop			; (mov r8, r8)
    1ea8:	41004400 	.word	0x41004400
    1eac:	00001dd9 	.word	0x00001dd9

00001eb0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1eb0:	4770      	bx	lr
	...

00001eb4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1eb4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1eb6:	4b05      	ldr	r3, [pc, #20]	; (1ecc <system_init+0x18>)
    1eb8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1eba:	4b05      	ldr	r3, [pc, #20]	; (1ed0 <system_init+0x1c>)
    1ebc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1ebe:	4b05      	ldr	r3, [pc, #20]	; (1ed4 <system_init+0x20>)
    1ec0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1ec2:	4b05      	ldr	r3, [pc, #20]	; (1ed8 <system_init+0x24>)
    1ec4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1ec6:	4b05      	ldr	r3, [pc, #20]	; (1edc <system_init+0x28>)
    1ec8:	4798      	blx	r3
}
    1eca:	bd10      	pop	{r4, pc}
    1ecc:	00001ab9 	.word	0x00001ab9
    1ed0:	00000185 	.word	0x00000185
    1ed4:	00001eb1 	.word	0x00001eb1
    1ed8:	00001eb1 	.word	0x00001eb1
    1edc:	00001eb1 	.word	0x00001eb1

00001ee0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1ee0:	e7fe      	b.n	1ee0 <Dummy_Handler>
	...

00001ee4 <Reset_Handler>:
{
    1ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1ee6:	4a2a      	ldr	r2, [pc, #168]	; (1f90 <Reset_Handler+0xac>)
    1ee8:	4b2a      	ldr	r3, [pc, #168]	; (1f94 <Reset_Handler+0xb0>)
    1eea:	429a      	cmp	r2, r3
    1eec:	d011      	beq.n	1f12 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1eee:	001a      	movs	r2, r3
    1ef0:	4b29      	ldr	r3, [pc, #164]	; (1f98 <Reset_Handler+0xb4>)
    1ef2:	429a      	cmp	r2, r3
    1ef4:	d20d      	bcs.n	1f12 <Reset_Handler+0x2e>
    1ef6:	4a29      	ldr	r2, [pc, #164]	; (1f9c <Reset_Handler+0xb8>)
    1ef8:	3303      	adds	r3, #3
    1efa:	1a9b      	subs	r3, r3, r2
    1efc:	089b      	lsrs	r3, r3, #2
    1efe:	3301      	adds	r3, #1
    1f00:	009b      	lsls	r3, r3, #2
    1f02:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1f04:	4823      	ldr	r0, [pc, #140]	; (1f94 <Reset_Handler+0xb0>)
    1f06:	4922      	ldr	r1, [pc, #136]	; (1f90 <Reset_Handler+0xac>)
    1f08:	588c      	ldr	r4, [r1, r2]
    1f0a:	5084      	str	r4, [r0, r2]
    1f0c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1f0e:	429a      	cmp	r2, r3
    1f10:	d1fa      	bne.n	1f08 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1f12:	4a23      	ldr	r2, [pc, #140]	; (1fa0 <Reset_Handler+0xbc>)
    1f14:	4b23      	ldr	r3, [pc, #140]	; (1fa4 <Reset_Handler+0xc0>)
    1f16:	429a      	cmp	r2, r3
    1f18:	d20a      	bcs.n	1f30 <Reset_Handler+0x4c>
    1f1a:	43d3      	mvns	r3, r2
    1f1c:	4921      	ldr	r1, [pc, #132]	; (1fa4 <Reset_Handler+0xc0>)
    1f1e:	185b      	adds	r3, r3, r1
    1f20:	2103      	movs	r1, #3
    1f22:	438b      	bics	r3, r1
    1f24:	3304      	adds	r3, #4
    1f26:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1f28:	2100      	movs	r1, #0
    1f2a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1f2c:	4293      	cmp	r3, r2
    1f2e:	d1fc      	bne.n	1f2a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1f30:	4a1d      	ldr	r2, [pc, #116]	; (1fa8 <Reset_Handler+0xc4>)
    1f32:	21ff      	movs	r1, #255	; 0xff
    1f34:	4b1d      	ldr	r3, [pc, #116]	; (1fac <Reset_Handler+0xc8>)
    1f36:	438b      	bics	r3, r1
    1f38:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f3a:	39fd      	subs	r1, #253	; 0xfd
    1f3c:	2390      	movs	r3, #144	; 0x90
    1f3e:	005b      	lsls	r3, r3, #1
    1f40:	4a1b      	ldr	r2, [pc, #108]	; (1fb0 <Reset_Handler+0xcc>)
    1f42:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1f44:	4a1b      	ldr	r2, [pc, #108]	; (1fb4 <Reset_Handler+0xd0>)
    1f46:	78d3      	ldrb	r3, [r2, #3]
    1f48:	2503      	movs	r5, #3
    1f4a:	43ab      	bics	r3, r5
    1f4c:	2402      	movs	r4, #2
    1f4e:	4323      	orrs	r3, r4
    1f50:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f52:	78d3      	ldrb	r3, [r2, #3]
    1f54:	270c      	movs	r7, #12
    1f56:	43bb      	bics	r3, r7
    1f58:	2608      	movs	r6, #8
    1f5a:	4333      	orrs	r3, r6
    1f5c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f5e:	4b16      	ldr	r3, [pc, #88]	; (1fb8 <Reset_Handler+0xd4>)
    1f60:	7b98      	ldrb	r0, [r3, #14]
    1f62:	2230      	movs	r2, #48	; 0x30
    1f64:	4390      	bics	r0, r2
    1f66:	2220      	movs	r2, #32
    1f68:	4310      	orrs	r0, r2
    1f6a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1f6c:	7b99      	ldrb	r1, [r3, #14]
    1f6e:	43b9      	bics	r1, r7
    1f70:	4331      	orrs	r1, r6
    1f72:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1f74:	7b9a      	ldrb	r2, [r3, #14]
    1f76:	43aa      	bics	r2, r5
    1f78:	4322      	orrs	r2, r4
    1f7a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1f7c:	4a0f      	ldr	r2, [pc, #60]	; (1fbc <Reset_Handler+0xd8>)
    1f7e:	6853      	ldr	r3, [r2, #4]
    1f80:	2180      	movs	r1, #128	; 0x80
    1f82:	430b      	orrs	r3, r1
    1f84:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1f86:	4b0e      	ldr	r3, [pc, #56]	; (1fc0 <Reset_Handler+0xdc>)
    1f88:	4798      	blx	r3
        main();
    1f8a:	4b0e      	ldr	r3, [pc, #56]	; (1fc4 <Reset_Handler+0xe0>)
    1f8c:	4798      	blx	r3
    1f8e:	e7fe      	b.n	1f8e <Reset_Handler+0xaa>
    1f90:	00004c94 	.word	0x00004c94
    1f94:	20000000 	.word	0x20000000
    1f98:	20000074 	.word	0x20000074
    1f9c:	20000004 	.word	0x20000004
    1fa0:	20000074 	.word	0x20000074
    1fa4:	200001c8 	.word	0x200001c8
    1fa8:	e000ed00 	.word	0xe000ed00
    1fac:	00000000 	.word	0x00000000
    1fb0:	41007000 	.word	0x41007000
    1fb4:	41005000 	.word	0x41005000
    1fb8:	41004800 	.word	0x41004800
    1fbc:	41004000 	.word	0x41004000
    1fc0:	00004075 	.word	0x00004075
    1fc4:	00002575 	.word	0x00002575

00001fc8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1fc8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1fca:	4a06      	ldr	r2, [pc, #24]	; (1fe4 <_sbrk+0x1c>)
    1fcc:	6812      	ldr	r2, [r2, #0]
    1fce:	2a00      	cmp	r2, #0
    1fd0:	d004      	beq.n	1fdc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1fd2:	4a04      	ldr	r2, [pc, #16]	; (1fe4 <_sbrk+0x1c>)
    1fd4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1fd6:	18c3      	adds	r3, r0, r3
    1fd8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1fda:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1fdc:	4902      	ldr	r1, [pc, #8]	; (1fe8 <_sbrk+0x20>)
    1fde:	4a01      	ldr	r2, [pc, #4]	; (1fe4 <_sbrk+0x1c>)
    1fe0:	6011      	str	r1, [r2, #0]
    1fe2:	e7f6      	b.n	1fd2 <_sbrk+0xa>
    1fe4:	200000cc 	.word	0x200000cc
    1fe8:	200021c8 	.word	0x200021c8

00001fec <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	
}
    1fec:	4770      	bx	lr
	...

00001ff0 <i2c_read_request_callback>:
{
    1ff0:	b510      	push	{r4, lr}
	packet_in.data_length = DATA_LENGTH;
    1ff2:	490a      	ldr	r1, [pc, #40]	; (201c <STACK_SIZE+0x1c>)
    1ff4:	230a      	movs	r3, #10
    1ff6:	800b      	strh	r3, [r1, #0]
	packet_in.data        = write_buffer_in;
    1ff8:	4b09      	ldr	r3, [pc, #36]	; (2020 <STACK_SIZE+0x20>)
    1ffa:	604b      	str	r3, [r1, #4]
	i2c_slave_write_packet_job(module, &packet_in);
    1ffc:	4b09      	ldr	r3, [pc, #36]	; (2024 <STACK_SIZE+0x24>)
    1ffe:	4798      	blx	r3
	packet_in_index++;
    2000:	4b09      	ldr	r3, [pc, #36]	; (2028 <STACK_SIZE+0x28>)
    2002:	781b      	ldrb	r3, [r3, #0]
    2004:	3301      	adds	r3, #1
    2006:	b2db      	uxtb	r3, r3
	if (packet_in_index >= PACKET_BUFFER_SIZE) {
    2008:	2b09      	cmp	r3, #9
    200a:	d903      	bls.n	2014 <STACK_SIZE+0x14>
		packet_in_index = 0;
    200c:	2200      	movs	r2, #0
    200e:	4b06      	ldr	r3, [pc, #24]	; (2028 <STACK_SIZE+0x28>)
    2010:	701a      	strb	r2, [r3, #0]
}
    2012:	bd10      	pop	{r4, pc}
	packet_in_index++;
    2014:	4a04      	ldr	r2, [pc, #16]	; (2028 <STACK_SIZE+0x28>)
    2016:	7013      	strb	r3, [r2, #0]
    2018:	e7fb      	b.n	2012 <STACK_SIZE+0x12>
    201a:	46c0      	nop			; (mov r8, r8)
    201c:	200000d4 	.word	0x200000d4
    2020:	20000004 	.word	0x20000004
    2024:	00000c0b 	.word	0x00000c0b
    2028:	200000dc 	.word	0x200000dc

0000202c <i2c_write_request_callback>:
{	
    202c:	b510      	push	{r4, lr}
	packet_in.data_length = DATA_LENGTH;
    202e:	490d      	ldr	r1, [pc, #52]	; (2064 <i2c_write_request_callback+0x38>)
    2030:	230a      	movs	r3, #10
    2032:	800b      	strh	r3, [r1, #0]
	packet_in.data        = read_buffer_in;
    2034:	4b0c      	ldr	r3, [pc, #48]	; (2068 <i2c_write_request_callback+0x3c>)
    2036:	604b      	str	r3, [r1, #4]
	dest_addr = module->hw->I2CS.DATA.reg >> 1;
    2038:	2328      	movs	r3, #40	; 0x28
    203a:	6802      	ldr	r2, [r0, #0]
    203c:	5cd3      	ldrb	r3, [r2, r3]
    203e:	085b      	lsrs	r3, r3, #1
    2040:	4a0a      	ldr	r2, [pc, #40]	; (206c <i2c_write_request_callback+0x40>)
    2042:	7013      	strb	r3, [r2, #0]
	i2c_slave_read_packet_job(module, &packet_in);
    2044:	4b0a      	ldr	r3, [pc, #40]	; (2070 <i2c_write_request_callback+0x44>)
    2046:	4798      	blx	r3
	packet_in_index++;
    2048:	4b0a      	ldr	r3, [pc, #40]	; (2074 <i2c_write_request_callback+0x48>)
    204a:	781b      	ldrb	r3, [r3, #0]
    204c:	3301      	adds	r3, #1
    204e:	b2db      	uxtb	r3, r3
	if (packet_in_index >= PACKET_BUFFER_SIZE) {
    2050:	2b09      	cmp	r3, #9
    2052:	d903      	bls.n	205c <i2c_write_request_callback+0x30>
		packet_in_index = 0;
    2054:	2200      	movs	r2, #0
    2056:	4b07      	ldr	r3, [pc, #28]	; (2074 <i2c_write_request_callback+0x48>)
    2058:	701a      	strb	r2, [r3, #0]
}
    205a:	bd10      	pop	{r4, pc}
	packet_in_index++;
    205c:	4a05      	ldr	r2, [pc, #20]	; (2074 <i2c_write_request_callback+0x48>)
    205e:	7013      	strb	r3, [r2, #0]
    2060:	e7fb      	b.n	205a <i2c_write_request_callback+0x2e>
    2062:	46c0      	nop			; (mov r8, r8)
    2064:	200000d4 	.word	0x200000d4
    2068:	200000e0 	.word	0x200000e0
    206c:	200000d2 	.word	0x200000d2
    2070:	00000be3 	.word	0x00000be3
    2074:	200000dc 	.word	0x200000dc

00002078 <i2c_slave_write_complete_callback>:
void i2c_slave_write_complete_callback(struct i2c_slave_module *const module) {
    2078:	b500      	push	{lr}
    207a:	b083      	sub	sp, #12
	uint8_t temp[] = "test";
    207c:	4b06      	ldr	r3, [pc, #24]	; (2098 <i2c_slave_write_complete_callback+0x20>)
    207e:	681a      	ldr	r2, [r3, #0]
    2080:	9200      	str	r2, [sp, #0]
    2082:	791b      	ldrb	r3, [r3, #4]
    2084:	466a      	mov	r2, sp
    2086:	7113      	strb	r3, [r2, #4]
	usart_write_buffer_wait(&usart_instance, temp, sizeof(temp));
    2088:	2205      	movs	r2, #5
    208a:	4669      	mov	r1, sp
    208c:	4803      	ldr	r0, [pc, #12]	; (209c <i2c_slave_write_complete_callback+0x24>)
    208e:	4b04      	ldr	r3, [pc, #16]	; (20a0 <i2c_slave_write_complete_callback+0x28>)
    2090:	4798      	blx	r3
}
    2092:	b003      	add	sp, #12
    2094:	bd00      	pop	{pc}
    2096:	46c0      	nop			; (mov r8, r8)
    2098:	000049b8 	.word	0x000049b8
    209c:	2000010c 	.word	0x2000010c
    20a0:	00001669 	.word	0x00001669

000020a4 <i2c_slave_read_complete_callback>:
void i2c_slave_read_complete_callback(struct i2c_slave_module *const module) {
    20a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    20a6:	b087      	sub	sp, #28
		port_base->OUTSET.reg = pin_mask;
    20a8:	2280      	movs	r2, #128	; 0x80
    20aa:	00d2      	lsls	r2, r2, #3
    20ac:	4b2a      	ldr	r3, [pc, #168]	; (2158 <i2c_slave_read_complete_callback+0xb4>)
    20ae:	619a      	str	r2, [r3, #24]
	uint8_t local_dest_addr = dest_addr;
    20b0:	4b2a      	ldr	r3, [pc, #168]	; (215c <i2c_slave_read_complete_callback+0xb8>)
    20b2:	781c      	ldrb	r4, [r3, #0]
	if (genie_mode != INTERPOSER_MODE_OFF) {
    20b4:	4b2a      	ldr	r3, [pc, #168]	; (2160 <i2c_slave_read_complete_callback+0xbc>)
    20b6:	781b      	ldrb	r3, [r3, #0]
    20b8:	2b00      	cmp	r3, #0
    20ba:	d112      	bne.n	20e2 <i2c_slave_read_complete_callback+0x3e>
	wr_packet_out.address	  = local_dest_addr;
    20bc:	4929      	ldr	r1, [pc, #164]	; (2164 <i2c_slave_read_complete_callback+0xc0>)
    20be:	800c      	strh	r4, [r1, #0]
	wr_packet_out.data_length = DATA_LENGTH;
    20c0:	230a      	movs	r3, #10
    20c2:	804b      	strh	r3, [r1, #2]
	wr_packet_out.data        = &read_buffer_in[0];
    20c4:	4b28      	ldr	r3, [pc, #160]	; (2168 <i2c_slave_read_complete_callback+0xc4>)
    20c6:	604b      	str	r3, [r1, #4]
	i2c_master_write_packet_wait(&i2c_master_instance, &wr_packet_out);
    20c8:	4828      	ldr	r0, [pc, #160]	; (216c <i2c_slave_read_complete_callback+0xc8>)
    20ca:	4b29      	ldr	r3, [pc, #164]	; (2170 <i2c_slave_read_complete_callback+0xcc>)
    20cc:	4798      	blx	r3
	switch(genie_mode) {
    20ce:	4b24      	ldr	r3, [pc, #144]	; (2160 <i2c_slave_read_complete_callback+0xbc>)
    20d0:	781b      	ldrb	r3, [r3, #0]
    20d2:	2b01      	cmp	r3, #1
    20d4:	d01c      	beq.n	2110 <i2c_slave_read_complete_callback+0x6c>
		port_base->OUTCLR.reg = pin_mask;
    20d6:	2280      	movs	r2, #128	; 0x80
    20d8:	00d2      	lsls	r2, r2, #3
    20da:	4b1f      	ldr	r3, [pc, #124]	; (2158 <i2c_slave_read_complete_callback+0xb4>)
    20dc:	615a      	str	r2, [r3, #20]
}
    20de:	b007      	add	sp, #28
    20e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		char dirStr[23] = {0};
    20e2:	2217      	movs	r2, #23
    20e4:	2100      	movs	r1, #0
    20e6:	4668      	mov	r0, sp
    20e8:	4b22      	ldr	r3, [pc, #136]	; (2174 <i2c_slave_read_complete_callback+0xd0>)
    20ea:	4798      	blx	r3
		snprintf(dirStr, sizeof(dirStr), "| Host > Genie > 0x%02X ", local_dest_addr);
    20ec:	0023      	movs	r3, r4
    20ee:	4a22      	ldr	r2, [pc, #136]	; (2178 <i2c_slave_read_complete_callback+0xd4>)
    20f0:	2117      	movs	r1, #23
    20f2:	4668      	mov	r0, sp
    20f4:	4d21      	ldr	r5, [pc, #132]	; (217c <i2c_slave_read_complete_callback+0xd8>)
    20f6:	47a8      	blx	r5
		usart_write_buffer_wait(&usart_instance, dirStr, sizeof(dirStr));
    20f8:	2217      	movs	r2, #23
    20fa:	4669      	mov	r1, sp
    20fc:	4820      	ldr	r0, [pc, #128]	; (2180 <i2c_slave_read_complete_callback+0xdc>)
    20fe:	4b21      	ldr	r3, [pc, #132]	; (2184 <i2c_slave_read_complete_callback+0xe0>)
    2100:	4798      	blx	r3
		if (genie_mode == INTERPOSER_MODE_REDIRECT) {
    2102:	4b17      	ldr	r3, [pc, #92]	; (2160 <i2c_slave_read_complete_callback+0xbc>)
    2104:	781b      	ldrb	r3, [r3, #0]
    2106:	2b02      	cmp	r3, #2
    2108:	d1d8      	bne.n	20bc <i2c_slave_read_complete_callback+0x18>
			local_dest_addr = redirect_address;
    210a:	4b1f      	ldr	r3, [pc, #124]	; (2188 <i2c_slave_read_complete_callback+0xe4>)
    210c:	781c      	ldrb	r4, [r3, #0]
    210e:	e7d5      	b.n	20bc <i2c_slave_read_complete_callback+0x18>
		usart_write_buffer_wait(&usart_instance, "| ", sizeof("| "));
    2110:	2203      	movs	r2, #3
    2112:	491e      	ldr	r1, [pc, #120]	; (218c <i2c_slave_read_complete_callback+0xe8>)
    2114:	481a      	ldr	r0, [pc, #104]	; (2180 <i2c_slave_read_complete_callback+0xdc>)
    2116:	4b1b      	ldr	r3, [pc, #108]	; (2184 <i2c_slave_read_complete_callback+0xe0>)
    2118:	4798      	blx	r3
		while(read_buffer_in[i] != 0) {
    211a:	4b13      	ldr	r3, [pc, #76]	; (2168 <i2c_slave_read_complete_callback+0xc4>)
    211c:	781b      	ldrb	r3, [r3, #0]
    211e:	2b00      	cmp	r3, #0
    2120:	d013      	beq.n	214a <i2c_slave_read_complete_callback+0xa6>
    2122:	2400      	movs	r4, #0
			uint8_t tempStr[4] = {0};
    2124:	2700      	movs	r7, #0
			snprintf(tempStr, sizeof(tempStr), "%02X ", read_buffer_in[i]);
    2126:	4d1a      	ldr	r5, [pc, #104]	; (2190 <i2c_slave_read_complete_callback+0xec>)
			uint8_t tempStr[4] = {0};
    2128:	9700      	str	r7, [sp, #0]
			snprintf(tempStr, sizeof(tempStr), "%02X ", read_buffer_in[i]);
    212a:	002a      	movs	r2, r5
    212c:	2104      	movs	r1, #4
    212e:	4668      	mov	r0, sp
    2130:	4e12      	ldr	r6, [pc, #72]	; (217c <i2c_slave_read_complete_callback+0xd8>)
    2132:	47b0      	blx	r6
			usart_write_buffer_wait(&usart_instance, tempStr, sizeof(tempStr));
    2134:	2204      	movs	r2, #4
    2136:	4669      	mov	r1, sp
    2138:	4811      	ldr	r0, [pc, #68]	; (2180 <i2c_slave_read_complete_callback+0xdc>)
    213a:	4b12      	ldr	r3, [pc, #72]	; (2184 <i2c_slave_read_complete_callback+0xe0>)
    213c:	4798      	blx	r3
			i++;
    213e:	3401      	adds	r4, #1
    2140:	b2e4      	uxtb	r4, r4
		while(read_buffer_in[i] != 0) {
    2142:	4b09      	ldr	r3, [pc, #36]	; (2168 <i2c_slave_read_complete_callback+0xc4>)
    2144:	5d1b      	ldrb	r3, [r3, r4]
    2146:	2b00      	cmp	r3, #0
    2148:	d1ee      	bne.n	2128 <i2c_slave_read_complete_callback+0x84>
		usart_write_buffer_wait(&usart_instance, "\n", sizeof("\n"));
    214a:	2202      	movs	r2, #2
    214c:	4911      	ldr	r1, [pc, #68]	; (2194 <i2c_slave_read_complete_callback+0xf0>)
    214e:	480c      	ldr	r0, [pc, #48]	; (2180 <i2c_slave_read_complete_callback+0xdc>)
    2150:	4b0c      	ldr	r3, [pc, #48]	; (2184 <i2c_slave_read_complete_callback+0xe0>)
    2152:	4798      	blx	r3
		break;
    2154:	e7bf      	b.n	20d6 <i2c_slave_read_complete_callback+0x32>
    2156:	46c0      	nop			; (mov r8, r8)
    2158:	41004480 	.word	0x41004480
    215c:	200000d2 	.word	0x200000d2
    2160:	200000d3 	.word	0x200000d3
    2164:	20000178 	.word	0x20000178
    2168:	200000e0 	.word	0x200000e0
    216c:	20000150 	.word	0x20000150
    2170:	00000655 	.word	0x00000655
    2174:	000040cf 	.word	0x000040cf
    2178:	00004990 	.word	0x00004990
    217c:	000040e1 	.word	0x000040e1
    2180:	2000010c 	.word	0x2000010c
    2184:	00001669 	.word	0x00001669
    2188:	20000001 	.word	0x20000001
    218c:	000049ac 	.word	0x000049ac
    2190:	000049b0 	.word	0x000049b0
    2194:	00004b1c 	.word	0x00004b1c

00002198 <i2c_write_complete_callback>:
{
    2198:	b510      	push	{r4, lr}
	i2c_master_read_packet_job(&i2c_master_instance,&rd_packet_out);
    219a:	4902      	ldr	r1, [pc, #8]	; (21a4 <i2c_write_complete_callback+0xc>)
    219c:	4802      	ldr	r0, [pc, #8]	; (21a8 <i2c_write_complete_callback+0x10>)
    219e:	4b03      	ldr	r3, [pc, #12]	; (21ac <i2c_write_complete_callback+0x14>)
    21a0:	4798      	blx	r3
}
    21a2:	bd10      	pop	{r4, pc}
    21a4:	20000184 	.word	0x20000184
    21a8:	20000150 	.word	0x20000150
    21ac:	00000829 	.word	0x00000829

000021b0 <usart_read_callback>:
{
    21b0:	b510      	push	{r4, lr}
	cmd_buffer[cmdLen] = rx_buffer[0];
    21b2:	4b0e      	ldr	r3, [pc, #56]	; (21ec <usart_read_callback+0x3c>)
    21b4:	881a      	ldrh	r2, [r3, #0]
    21b6:	490e      	ldr	r1, [pc, #56]	; (21f0 <usart_read_callback+0x40>)
    21b8:	7808      	ldrb	r0, [r1, #0]
    21ba:	490e      	ldr	r1, [pc, #56]	; (21f4 <usart_read_callback+0x44>)
    21bc:	5488      	strb	r0, [r1, r2]
	cmdLen++;
    21be:	3201      	adds	r2, #1
    21c0:	b292      	uxth	r2, r2
    21c2:	801a      	strh	r2, [r3, #0]
	if ((cmdLen < MAX_CMD_BUFFER_LENGTH) && (rx_buffer[0] != 0x0A)) {
    21c4:	2a09      	cmp	r2, #9
    21c6:	d803      	bhi.n	21d0 <usart_read_callback+0x20>
    21c8:	4b09      	ldr	r3, [pc, #36]	; (21f0 <usart_read_callback+0x40>)
    21ca:	781b      	ldrb	r3, [r3, #0]
    21cc:	2b0a      	cmp	r3, #10
    21ce:	d10c      	bne.n	21ea <usart_read_callback+0x3a>
	usart_write_buffer_wait(&usart_instance,
    21d0:	4c08      	ldr	r4, [pc, #32]	; (21f4 <usart_read_callback+0x44>)
    21d2:	0021      	movs	r1, r4
    21d4:	4808      	ldr	r0, [pc, #32]	; (21f8 <usart_read_callback+0x48>)
    21d6:	4b09      	ldr	r3, [pc, #36]	; (21fc <usart_read_callback+0x4c>)
    21d8:	4798      	blx	r3
	memset(&cmd_buffer, 0, MAX_CMD_BUFFER_LENGTH);
    21da:	220a      	movs	r2, #10
    21dc:	2100      	movs	r1, #0
    21de:	0020      	movs	r0, r4
    21e0:	4b07      	ldr	r3, [pc, #28]	; (2200 <usart_read_callback+0x50>)
    21e2:	4798      	blx	r3
	cmdLen = 0;
    21e4:	2200      	movs	r2, #0
    21e6:	4b01      	ldr	r3, [pc, #4]	; (21ec <usart_read_callback+0x3c>)
    21e8:	801a      	strh	r2, [r3, #0]
}
    21ea:	bd10      	pop	{r4, pc}
    21ec:	200000d0 	.word	0x200000d0
    21f0:	20000140 	.word	0x20000140
    21f4:	20000144 	.word	0x20000144
    21f8:	2000010c 	.word	0x2000010c
    21fc:	00001669 	.word	0x00001669
    2200:	000040cf 	.word	0x000040cf

00002204 <configure_i2c_slave>:

void configure_i2c_slave(void)
{
    2204:	b530      	push	{r4, r5, lr}
    2206:	b08b      	sub	sp, #44	; 0x2c
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
    2208:	2200      	movs	r2, #0
    220a:	2300      	movs	r3, #0
    220c:	4669      	mov	r1, sp
    220e:	700a      	strb	r2, [r1, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    2210:	2180      	movs	r1, #128	; 0x80
    2212:	0389      	lsls	r1, r1, #14
    2214:	9101      	str	r1, [sp, #4]
	config->buffer_timeout = 65535;
    2216:	2101      	movs	r1, #1
    2218:	4249      	negs	r1, r1
    221a:	4668      	mov	r0, sp
    221c:	8101      	strh	r1, [r0, #8]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	config->address = 0;
	config->address_mask = 0;
    221e:	81c2      	strh	r2, [r0, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
    2220:	2100      	movs	r1, #0
    2222:	7401      	strb	r1, [r0, #16]
#endif
	config->enable_general_call_address = false;
    2224:	7443      	strb	r3, [r0, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    2226:	9205      	str	r2, [sp, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
    2228:	7603      	strb	r3, [r0, #24]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    222a:	7643      	strb	r3, [r0, #25]
	config->run_in_standby = false;
    222c:	7683      	strb	r3, [r0, #26]
	config->pinmux_pad0 = PINMUX_DEFAULT;
	config->pinmux_pad1 = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    222e:	2224      	movs	r2, #36	; 0x24
    2230:	5483      	strb	r3, [r0, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    2232:	3201      	adds	r2, #1
    2234:	5483      	strb	r3, [r0, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    2236:	3201      	adds	r2, #1
    2238:	5483      	strb	r3, [r0, r2]
	i2c_slave_get_config_defaults(&config_i2c_slave);

	/* Change address and address_mode */
	// 	config_i2c_slave.address      = IN_ADDRESS;
	// 	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	config_i2c_slave.address	  = 0xFF; // upper i2c address range
    223a:	23ff      	movs	r3, #255	; 0xff
    223c:	466a      	mov	r2, sp
    223e:	8183      	strh	r3, [r0, #12]
	config_i2c_slave.address_mask = 0x00; // lower i2c address range
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_RANGE;
    2240:	4b0f      	ldr	r3, [pc, #60]	; (2280 <configure_i2c_slave+0x7c>)
    2242:	8143      	strh	r3, [r0, #10]
	config_i2c_slave.pinmux_pad0  = PINMUX_PA22C_SERCOM3_PAD0;
    2244:	4b0f      	ldr	r3, [pc, #60]	; (2284 <configure_i2c_slave+0x80>)
    2246:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1  = PINMUX_PA23C_SERCOM3_PAD1;
    2248:	4b0f      	ldr	r3, [pc, #60]	; (2288 <configure_i2c_slave+0x84>)
    224a:	9308      	str	r3, [sp, #32]

	/* Initialize and enable device with config */
	i2c_slave_init(&i2c_slave_instance, SERCOM3, &config_i2c_slave);
    224c:	4d0f      	ldr	r5, [pc, #60]	; (228c <configure_i2c_slave+0x88>)
    224e:	4910      	ldr	r1, [pc, #64]	; (2290 <configure_i2c_slave+0x8c>)
    2250:	0028      	movs	r0, r5
    2252:	4b10      	ldr	r3, [pc, #64]	; (2294 <configure_i2c_slave+0x90>)
    2254:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    2256:	682c      	ldr	r4, [r5, #0]

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Enable global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2258:	0020      	movs	r0, r4
    225a:	4b0f      	ldr	r3, [pc, #60]	; (2298 <configure_i2c_slave+0x94>)
    225c:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    225e:	231f      	movs	r3, #31
    2260:	4018      	ands	r0, r3
    2262:	3b1e      	subs	r3, #30
    2264:	4083      	lsls	r3, r0
    2266:	4a0d      	ldr	r2, [pc, #52]	; (229c <configure_i2c_slave+0x98>)
    2268:	6013      	str	r3, [r2, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    226a:	6829      	ldr	r1, [r5, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    226c:	2203      	movs	r2, #3
    226e:	69cb      	ldr	r3, [r1, #28]
	while (i2c_slave_is_syncing(module)) {
    2270:	421a      	tst	r2, r3
    2272:	d1fc      	bne.n	226e <configure_i2c_slave+0x6a>

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    2274:	6823      	ldr	r3, [r4, #0]
    2276:	2202      	movs	r2, #2
    2278:	4313      	orrs	r3, r2
    227a:	6023      	str	r3, [r4, #0]

	i2c_slave_enable(&i2c_slave_instance);
}
    227c:	b00b      	add	sp, #44	; 0x2c
    227e:	bd30      	pop	{r4, r5, pc}
    2280:	ffff8000 	.word	0xffff8000
    2284:	00160002 	.word	0x00160002
    2288:	00170002 	.word	0x00170002
    228c:	20000190 	.word	0x20000190
    2290:	42001400 	.word	0x42001400
    2294:	00000a39 	.word	0x00000a39
    2298:	00001269 	.word	0x00001269
    229c:	e000e100 	.word	0xe000e100

000022a0 <configure_i2c_slave_callbacks>:

void configure_i2c_slave_callbacks(void)
{
    22a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Register and enable callback functions */
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_request_callback,
    22a2:	4c14      	ldr	r4, [pc, #80]	; (22f4 <configure_i2c_slave_callbacks+0x54>)
    22a4:	2202      	movs	r2, #2
    22a6:	4914      	ldr	r1, [pc, #80]	; (22f8 <configure_i2c_slave_callbacks+0x58>)
    22a8:	0020      	movs	r0, r4
    22aa:	4e14      	ldr	r6, [pc, #80]	; (22fc <configure_i2c_slave_callbacks+0x5c>)
    22ac:	47b0      	blx	r6
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    22ae:	2525      	movs	r5, #37	; 0x25
    22b0:	5d63      	ldrb	r3, [r4, r5]
    22b2:	2204      	movs	r2, #4
    22b4:	4313      	orrs	r3, r2
    22b6:	5563      	strb	r3, [r4, r5]

	/* Enable address callback */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
	if (callback_type == I2C_SLAVE_CALLBACK_READ_REQUEST ||
			callback_type == I2C_SLAVE_CALLBACK_WRITE_REQUEST) {
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    22b8:	2702      	movs	r7, #2
    22ba:	6823      	ldr	r3, [r4, #0]
    22bc:	759f      	strb	r7, [r3, #22]
			I2C_SLAVE_CALLBACK_READ_REQUEST);
	i2c_slave_enable_callback(&i2c_slave_instance,
			I2C_SLAVE_CALLBACK_READ_REQUEST);
			
	i2c_slave_register_callback(&i2c_slave_instance, i2c_slave_read_complete_callback,
    22be:	3a03      	subs	r2, #3
    22c0:	490f      	ldr	r1, [pc, #60]	; (2300 <configure_i2c_slave_callbacks+0x60>)
    22c2:	0020      	movs	r0, r4
    22c4:	47b0      	blx	r6
	module->enabled_callback |= (1 << callback_type);
    22c6:	5d63      	ldrb	r3, [r4, r5]
    22c8:	2202      	movs	r2, #2
    22ca:	4313      	orrs	r3, r2
    22cc:	5563      	strb	r3, [r4, r5]
			I2C_SLAVE_CALLBACK_READ_COMPLETE);
	i2c_slave_enable_callback(&i2c_slave_instance,
			I2C_SLAVE_CALLBACK_READ_COMPLETE);

	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_request_callback,
    22ce:	3201      	adds	r2, #1
    22d0:	490c      	ldr	r1, [pc, #48]	; (2304 <configure_i2c_slave_callbacks+0x64>)
    22d2:	0020      	movs	r0, r4
    22d4:	47b0      	blx	r6
    22d6:	5d63      	ldrb	r3, [r4, r5]
    22d8:	2208      	movs	r2, #8
    22da:	4313      	orrs	r3, r2
    22dc:	5563      	strb	r3, [r4, r5]
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    22de:	6823      	ldr	r3, [r4, #0]
    22e0:	759f      	strb	r7, [r3, #22]
			I2C_SLAVE_CALLBACK_WRITE_REQUEST);
	i2c_slave_enable_callback(&i2c_slave_instance,
			I2C_SLAVE_CALLBACK_WRITE_REQUEST);
			
	i2c_slave_register_callback(&i2c_slave_instance, i2c_slave_write_complete_callback,
    22e2:	2200      	movs	r2, #0
    22e4:	4908      	ldr	r1, [pc, #32]	; (2308 <configure_i2c_slave_callbacks+0x68>)
    22e6:	0020      	movs	r0, r4
    22e8:	47b0      	blx	r6
	module->enabled_callback |= (1 << callback_type);
    22ea:	5d63      	ldrb	r3, [r4, r5]
    22ec:	2201      	movs	r2, #1
    22ee:	4313      	orrs	r3, r2
    22f0:	5563      	strb	r3, [r4, r5]
			I2C_SLAVE_CALLBACK_WRITE_COMPLETE);
	i2c_slave_enable_callback(&i2c_slave_instance,
			I2C_SLAVE_CALLBACK_WRITE_COMPLETE);
}
    22f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22f4:	20000190 	.word	0x20000190
    22f8:	00001ff1 	.word	0x00001ff1
    22fc:	00000bc9 	.word	0x00000bc9
    2300:	000020a5 	.word	0x000020a5
    2304:	0000202d 	.word	0x0000202d
    2308:	00002079 	.word	0x00002079

0000230c <configure_usart>:

void configure_usart(void)
{
    230c:	b530      	push	{r4, r5, lr}
    230e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2310:	2380      	movs	r3, #128	; 0x80
    2312:	05db      	lsls	r3, r3, #23
    2314:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2316:	2300      	movs	r3, #0
    2318:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    231a:	22ff      	movs	r2, #255	; 0xff
    231c:	4669      	mov	r1, sp
    231e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    2320:	2200      	movs	r2, #0
    2322:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2324:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    2326:	2196      	movs	r1, #150	; 0x96
    2328:	0189      	lsls	r1, r1, #6
    232a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    232c:	2101      	movs	r1, #1
    232e:	2024      	movs	r0, #36	; 0x24
    2330:	466c      	mov	r4, sp
    2332:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2334:	3001      	adds	r0, #1
    2336:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2338:	3125      	adds	r1, #37	; 0x25
    233a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    233c:	3101      	adds	r1, #1
    233e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2340:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    2342:	3105      	adds	r1, #5
    2344:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2346:	3101      	adds	r1, #1
    2348:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    234a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    234c:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    234e:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2350:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2352:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2354:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    2356:	2313      	movs	r3, #19
    2358:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    235a:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 9600;
	config_usart.mux_setting = EXT1_UART_SERCOM_MUX_SETTING;
    235c:	23c4      	movs	r3, #196	; 0xc4
    235e:	039b      	lsls	r3, r3, #14
    2360:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EXT1_UART_SERCOM_PINMUX_PAD0;
    2362:	2301      	movs	r3, #1
    2364:	425b      	negs	r3, r3
    2366:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EXT1_UART_SERCOM_PINMUX_PAD1;
    2368:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EXT1_UART_SERCOM_PINMUX_PAD2;
    236a:	4b10      	ldr	r3, [pc, #64]	; (23ac <configure_usart+0xa0>)
    236c:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EXT1_UART_SERCOM_PINMUX_PAD3;
    236e:	4b10      	ldr	r3, [pc, #64]	; (23b0 <configure_usart+0xa4>)
    2370:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance,
    2372:	4d10      	ldr	r5, [pc, #64]	; (23b4 <configure_usart+0xa8>)
    2374:	4c10      	ldr	r4, [pc, #64]	; (23b8 <configure_usart+0xac>)
    2376:	466a      	mov	r2, sp
    2378:	4910      	ldr	r1, [pc, #64]	; (23bc <configure_usart+0xb0>)
    237a:	0028      	movs	r0, r5
    237c:	47a0      	blx	r4
    237e:	2800      	cmp	r0, #0
    2380:	d1f9      	bne.n	2376 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2382:	4d0c      	ldr	r5, [pc, #48]	; (23b4 <configure_usart+0xa8>)
    2384:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2386:	0020      	movs	r0, r4
    2388:	4b0d      	ldr	r3, [pc, #52]	; (23c0 <configure_usart+0xb4>)
    238a:	4798      	blx	r3
    238c:	231f      	movs	r3, #31
    238e:	4018      	ands	r0, r3
    2390:	3b1e      	subs	r3, #30
    2392:	4083      	lsls	r3, r0
    2394:	4a0b      	ldr	r2, [pc, #44]	; (23c4 <configure_usart+0xb8>)
    2396:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2398:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    239a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    239c:	2b00      	cmp	r3, #0
    239e:	d1fc      	bne.n	239a <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    23a0:	6823      	ldr	r3, [r4, #0]
    23a2:	2202      	movs	r2, #2
    23a4:	4313      	orrs	r3, r2
    23a6:	6023      	str	r3, [r4, #0]
	EXT1_UART_MODULE, &config_usart) != STATUS_OK) {
	}

	usart_enable(&usart_instance);
}
    23a8:	b011      	add	sp, #68	; 0x44
    23aa:	bd30      	pop	{r4, r5, pc}
    23ac:	000a0002 	.word	0x000a0002
    23b0:	000b0002 	.word	0x000b0002
    23b4:	2000010c 	.word	0x2000010c
    23b8:	000012f9 	.word	0x000012f9
    23bc:	42000800 	.word	0x42000800
    23c0:	00001269 	.word	0x00001269
    23c4:	e000e100 	.word	0xe000e100

000023c8 <configure_i2c_master>:

void configure_i2c_master(void)
{
    23c8:	b530      	push	{r4, r5, lr}
    23ca:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    23cc:	ab01      	add	r3, sp, #4
    23ce:	2264      	movs	r2, #100	; 0x64
    23d0:	9201      	str	r2, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    23d2:	4a22      	ldr	r2, [pc, #136]	; (245c <configure_i2c_master+0x94>)
    23d4:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    23d6:	2200      	movs	r2, #0
    23d8:	9203      	str	r2, [sp, #12]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    23da:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    23dc:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    23de:	2180      	movs	r1, #128	; 0x80
    23e0:	0389      	lsls	r1, r1, #14
    23e2:	9105      	str	r1, [sp, #20]
	config->buffer_timeout   = 65535;
    23e4:	2101      	movs	r1, #1
    23e6:	4249      	negs	r1, r1
    23e8:	82d9      	strh	r1, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    23ea:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    23ec:	3125      	adds	r1, #37	; 0x25
    23ee:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    23f0:	920b      	str	r2, [sp, #44]	; 0x2c
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    23f2:	3108      	adds	r1, #8
    23f4:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    23f6:	3101      	adds	r1, #1
    23f8:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
    23fa:	3101      	adds	r1, #1
    23fc:	545a      	strb	r2, [r3, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    23fe:	32d7      	adds	r2, #215	; 0xd7
    2400:	861a      	strh	r2, [r3, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);

	/* Change buffer timeout to something longer */
	config_i2c_master.buffer_timeout = 65535;
	config_i2c_master.pinmux_pad0    = PINMUX_PA16C_SERCOM1_PAD0;
    2402:	4a17      	ldr	r2, [pc, #92]	; (2460 <configure_i2c_master+0x98>)
    2404:	9208      	str	r2, [sp, #32]
	config_i2c_master.pinmux_pad1    = PINMUX_PA17C_SERCOM1_PAD1;
    2406:	4a17      	ldr	r2, [pc, #92]	; (2464 <configure_i2c_master+0x9c>)
    2408:	9209      	str	r2, [sp, #36]	; 0x24

	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, SERCOM1, &config_i2c_master)     \
    240a:	4d17      	ldr	r5, [pc, #92]	; (2468 <configure_i2c_master+0xa0>)
    240c:	4c17      	ldr	r4, [pc, #92]	; (246c <configure_i2c_master+0xa4>)
    240e:	aa01      	add	r2, sp, #4
    2410:	4917      	ldr	r1, [pc, #92]	; (2470 <configure_i2c_master+0xa8>)
    2412:	0028      	movs	r0, r5
    2414:	47a0      	blx	r4
    2416:	2800      	cmp	r0, #0
    2418:	d1f9      	bne.n	240e <configure_i2c_master+0x46>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    241a:	4b13      	ldr	r3, [pc, #76]	; (2468 <configure_i2c_master+0xa0>)
    241c:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    241e:	2207      	movs	r2, #7
    2420:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    2422:	421a      	tst	r2, r3
    2424:	d1fc      	bne.n	2420 <configure_i2c_master+0x58>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2426:	6823      	ldr	r3, [r4, #0]
    2428:	2202      	movs	r2, #2
    242a:	4313      	orrs	r3, r2
    242c:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    242e:	4d0e      	ldr	r5, [pc, #56]	; (2468 <configure_i2c_master+0xa0>)
    2430:	6828      	ldr	r0, [r5, #0]
    2432:	4b10      	ldr	r3, [pc, #64]	; (2474 <configure_i2c_master+0xac>)
    2434:	4798      	blx	r3
    2436:	231f      	movs	r3, #31
    2438:	4018      	ands	r0, r3
    243a:	3b1e      	subs	r3, #30
    243c:	4083      	lsls	r3, r0
    243e:	4a0e      	ldr	r2, [pc, #56]	; (2478 <configure_i2c_master+0xb0>)
    2440:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2442:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    2444:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2446:	2110      	movs	r1, #16
    2448:	8b62      	ldrh	r2, [r4, #26]
    244a:	420a      	tst	r2, r1
    244c:	d104      	bne.n	2458 <configure_i2c_master+0x90>
		timeout_counter++;
    244e:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2450:	4283      	cmp	r3, r0
    2452:	d3f9      	bcc.n	2448 <configure_i2c_master+0x80>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    2454:	2310      	movs	r3, #16
    2456:	8363      	strh	r3, [r4, #26]
	!= STATUS_OK);

	i2c_master_enable(&i2c_master_instance);
}
    2458:	b00f      	add	sp, #60	; 0x3c
    245a:	bd30      	pop	{r4, r5, pc}
    245c:	00000d48 	.word	0x00000d48
    2460:	00100002 	.word	0x00100002
    2464:	00110002 	.word	0x00110002
    2468:	20000150 	.word	0x20000150
    246c:	000001ed 	.word	0x000001ed
    2470:	42000c00 	.word	0x42000c00
    2474:	00001269 	.word	0x00001269
    2478:	e000e100 	.word	0xe000e100

0000247c <configure_i2c_master_callbacks>:

void configure_i2c_master_callbacks(void)
{
    247c:	b510      	push	{r4, lr}
	/* Register callback function. */
	i2c_master_register_callback(&i2c_master_instance, i2c_write_complete_callback, I2C_MASTER_CALLBACK_WRITE_COMPLETE);
    247e:	4c05      	ldr	r4, [pc, #20]	; (2494 <configure_i2c_master_callbacks+0x18>)
    2480:	2200      	movs	r2, #0
    2482:	4905      	ldr	r1, [pc, #20]	; (2498 <configure_i2c_master_callbacks+0x1c>)
    2484:	0020      	movs	r0, r4
    2486:	4b05      	ldr	r3, [pc, #20]	; (249c <configure_i2c_master_callbacks+0x20>)
    2488:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    248a:	7e63      	ldrb	r3, [r4, #25]
    248c:	2201      	movs	r2, #1
    248e:	4313      	orrs	r3, r2
    2490:	7663      	strb	r3, [r4, #25]

	i2c_master_enable_callback(&i2c_master_instance, I2C_MASTER_CALLBACK_WRITE_COMPLETE);
}
    2492:	bd10      	pop	{r4, pc}
    2494:	20000150 	.word	0x20000150
    2498:	00002199 	.word	0x00002199
    249c:	00000811 	.word	0x00000811

000024a0 <configure_usart_callbacks>:

void configure_usart_callbacks(void)
{
    24a0:	b570      	push	{r4, r5, r6, lr}
	usart_register_callback(&usart_instance,
    24a2:	4c08      	ldr	r4, [pc, #32]	; (24c4 <configure_usart_callbacks+0x24>)
    24a4:	2200      	movs	r2, #0
    24a6:	4908      	ldr	r1, [pc, #32]	; (24c8 <configure_usart_callbacks+0x28>)
    24a8:	0020      	movs	r0, r4
    24aa:	4d08      	ldr	r5, [pc, #32]	; (24cc <configure_usart_callbacks+0x2c>)
    24ac:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&usart_instance,
    24ae:	2201      	movs	r2, #1
    24b0:	4907      	ldr	r1, [pc, #28]	; (24d0 <configure_usart_callbacks+0x30>)
    24b2:	0020      	movs	r0, r4
    24b4:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    24b6:	2231      	movs	r2, #49	; 0x31
    24b8:	5ca3      	ldrb	r3, [r4, r2]
    24ba:	2103      	movs	r1, #3
    24bc:	430b      	orrs	r3, r1
    24be:	54a3      	strb	r3, [r4, r2]
	usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);

	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
}
    24c0:	bd70      	pop	{r4, r5, r6, pc}
    24c2:	46c0      	nop			; (mov r8, r8)
    24c4:	2000010c 	.word	0x2000010c
    24c8:	00001fed 	.word	0x00001fed
    24cc:	00001779 	.word	0x00001779
    24d0:	000021b1 	.word	0x000021b1

000024d4 <set_genie_mode>:
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
	port_pin_set_config(LEDI2C_PIN, &pin_conf);
	port_pin_set_output_level(LEDI2C_PIN, false);
}

void set_genie_mode(enum interposer_mode new_mode) {
    24d4:	b570      	push	{r4, r5, r6, lr}
    24d6:	b08e      	sub	sp, #56	; 0x38
    24d8:	0004      	movs	r4, r0
	switch(new_mode) {
    24da:	2802      	cmp	r0, #2
    24dc:	d02e      	beq.n	253c <set_genie_mode+0x68>
    24de:	2803      	cmp	r0, #3
    24e0:	d021      	beq.n	2526 <set_genie_mode+0x52>
    24e2:	2801      	cmp	r0, #1
    24e4:	d011      	beq.n	250a <set_genie_mode+0x36>
		usart_write_buffer_wait(&usart_instance, printStr3, sizeof(printStr3));
		break;

		default:
		; // default/off
		uint8_t printStr0[] = "|                     | [*] mode set to: off\n";
    24e6:	4669      	mov	r1, sp
    24e8:	4b1a      	ldr	r3, [pc, #104]	; (2554 <set_genie_mode+0x80>)
    24ea:	466a      	mov	r2, sp
    24ec:	cb61      	ldmia	r3!, {r0, r5, r6}
    24ee:	c261      	stmia	r2!, {r0, r5, r6}
    24f0:	cb61      	ldmia	r3!, {r0, r5, r6}
    24f2:	c261      	stmia	r2!, {r0, r5, r6}
    24f4:	cb61      	ldmia	r3!, {r0, r5, r6}
    24f6:	c261      	stmia	r2!, {r0, r5, r6}
    24f8:	cb21      	ldmia	r3!, {r0, r5}
    24fa:	c221      	stmia	r2!, {r0, r5}
    24fc:	881b      	ldrh	r3, [r3, #0]
    24fe:	8013      	strh	r3, [r2, #0]
		usart_write_buffer_wait(&usart_instance, printStr0, sizeof(printStr0));
    2500:	222e      	movs	r2, #46	; 0x2e
    2502:	4815      	ldr	r0, [pc, #84]	; (2558 <set_genie_mode+0x84>)
    2504:	4b15      	ldr	r3, [pc, #84]	; (255c <set_genie_mode+0x88>)
    2506:	4798      	blx	r3
		break;
    2508:	e009      	b.n	251e <set_genie_mode+0x4a>
		uint8_t printStr1[] = "|                     | [*] mode set to: passthrough\n";
    250a:	2236      	movs	r2, #54	; 0x36
    250c:	4914      	ldr	r1, [pc, #80]	; (2560 <set_genie_mode+0x8c>)
    250e:	4668      	mov	r0, sp
    2510:	4b14      	ldr	r3, [pc, #80]	; (2564 <set_genie_mode+0x90>)
    2512:	4798      	blx	r3
		usart_write_buffer_wait(&usart_instance, printStr1, sizeof(printStr1));
    2514:	2236      	movs	r2, #54	; 0x36
    2516:	4669      	mov	r1, sp
    2518:	480f      	ldr	r0, [pc, #60]	; (2558 <set_genie_mode+0x84>)
    251a:	4b10      	ldr	r3, [pc, #64]	; (255c <set_genie_mode+0x88>)
    251c:	4798      	blx	r3
	}

	genie_mode = new_mode;
    251e:	4b12      	ldr	r3, [pc, #72]	; (2568 <set_genie_mode+0x94>)
    2520:	701c      	strb	r4, [r3, #0]
}
    2522:	b00e      	add	sp, #56	; 0x38
    2524:	bd70      	pop	{r4, r5, r6, pc}
		uint8_t printStr2[] = "|                     | [*] mode set to: inject\n";
    2526:	2231      	movs	r2, #49	; 0x31
    2528:	4910      	ldr	r1, [pc, #64]	; (256c <set_genie_mode+0x98>)
    252a:	4668      	mov	r0, sp
    252c:	4b0d      	ldr	r3, [pc, #52]	; (2564 <set_genie_mode+0x90>)
    252e:	4798      	blx	r3
		usart_write_buffer_wait(&usart_instance, printStr2, sizeof(printStr2));
    2530:	2231      	movs	r2, #49	; 0x31
    2532:	4669      	mov	r1, sp
    2534:	4808      	ldr	r0, [pc, #32]	; (2558 <set_genie_mode+0x84>)
    2536:	4b09      	ldr	r3, [pc, #36]	; (255c <set_genie_mode+0x88>)
    2538:	4798      	blx	r3
		break;
    253a:	e7f0      	b.n	251e <set_genie_mode+0x4a>
		uint8_t printStr3[] = "|                     | [*] mode set to: redirect\n";
    253c:	2233      	movs	r2, #51	; 0x33
    253e:	490c      	ldr	r1, [pc, #48]	; (2570 <set_genie_mode+0x9c>)
    2540:	4668      	mov	r0, sp
    2542:	4b08      	ldr	r3, [pc, #32]	; (2564 <set_genie_mode+0x90>)
    2544:	4798      	blx	r3
		usart_write_buffer_wait(&usart_instance, printStr3, sizeof(printStr3));
    2546:	2233      	movs	r2, #51	; 0x33
    2548:	4669      	mov	r1, sp
    254a:	4803      	ldr	r0, [pc, #12]	; (2558 <set_genie_mode+0x84>)
    254c:	4b03      	ldr	r3, [pc, #12]	; (255c <set_genie_mode+0x88>)
    254e:	4798      	blx	r3
		break;
    2550:	e7e5      	b.n	251e <set_genie_mode+0x4a>
    2552:	46c0      	nop			; (mov r8, r8)
    2554:	00004af0 	.word	0x00004af0
    2558:	2000010c 	.word	0x2000010c
    255c:	00001669 	.word	0x00001669
    2560:	00004b20 	.word	0x00004b20
    2564:	000040bd 	.word	0x000040bd
    2568:	200000d3 	.word	0x200000d3
    256c:	00004b58 	.word	0x00004b58
    2570:	00004b8c 	.word	0x00004b8c

00002574 <main>:

int main(void)
{
    2574:	b570      	push	{r4, r5, r6, lr}
    2576:	b0ce      	sub	sp, #312	; 0x138
	system_init();
    2578:	4b1f      	ldr	r3, [pc, #124]	; (25f8 <main+0x84>)
    257a:	4798      	blx	r3

	configure_i2c_slave();
    257c:	4b1f      	ldr	r3, [pc, #124]	; (25fc <main+0x88>)
    257e:	4798      	blx	r3
	configure_i2c_slave_callbacks();
    2580:	4b1f      	ldr	r3, [pc, #124]	; (2600 <main+0x8c>)
    2582:	4798      	blx	r3
	
	configure_i2c_master();
    2584:	4b1f      	ldr	r3, [pc, #124]	; (2604 <main+0x90>)
    2586:	4798      	blx	r3
	configure_i2c_master_callbacks();
    2588:	4b1f      	ldr	r3, [pc, #124]	; (2608 <main+0x94>)
    258a:	4798      	blx	r3
	
	configure_usart();
    258c:	4b1f      	ldr	r3, [pc, #124]	; (260c <main+0x98>)
    258e:	4798      	blx	r3
	configure_usart_callbacks();
    2590:	4b1f      	ldr	r3, [pc, #124]	; (2610 <main+0x9c>)
    2592:	4798      	blx	r3
	config->input_pull = PORT_PIN_PULL_UP;
    2594:	ab01      	add	r3, sp, #4
    2596:	2401      	movs	r4, #1
    2598:	705c      	strb	r4, [r3, #1]
	config->powersave  = false;
    259a:	2200      	movs	r2, #0
    259c:	709a      	strb	r2, [r3, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    259e:	701c      	strb	r4, [r3, #0]
	port_pin_set_config(LEDI2C_PIN, &pin_conf);
    25a0:	0019      	movs	r1, r3
    25a2:	202a      	movs	r0, #42	; 0x2a
    25a4:	4b1b      	ldr	r3, [pc, #108]	; (2614 <main+0xa0>)
    25a6:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    25a8:	2280      	movs	r2, #128	; 0x80
    25aa:	00d2      	lsls	r2, r2, #3
    25ac:	4b1a      	ldr	r3, [pc, #104]	; (2618 <main+0xa4>)
    25ae:	615a      	str	r2, [r3, #20]
	cpu_irq_enable();
    25b0:	4b1a      	ldr	r3, [pc, #104]	; (261c <main+0xa8>)
    25b2:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    25b4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    25b8:	b662      	cpsie	i
	
	config_led();

	system_interrupt_enable_global();

	uint8_t aboutStr[] = "\n********************\n   SAO GENIE v0.1\n     mediumrehr\n********************\n\n";
    25ba:	224f      	movs	r2, #79	; 0x4f
    25bc:	4918      	ldr	r1, [pc, #96]	; (2620 <main+0xac>)
    25be:	a83a      	add	r0, sp, #232	; 0xe8
    25c0:	4e18      	ldr	r6, [pc, #96]	; (2624 <main+0xb0>)
    25c2:	47b0      	blx	r6
	usart_write_buffer_wait(&usart_instance, aboutStr, sizeof(aboutStr));
    25c4:	4d18      	ldr	r5, [pc, #96]	; (2628 <main+0xb4>)
    25c6:	224f      	movs	r2, #79	; 0x4f
    25c8:	a93a      	add	r1, sp, #232	; 0xe8
    25ca:	0028      	movs	r0, r5
    25cc:	4c17      	ldr	r4, [pc, #92]	; (262c <main+0xb8>)
    25ce:	47a0      	blx	r4

	uint8_t headerStr[] = "/---------------------|-------------------------------------------------\\\n|      Direction      |  Data                                           |\n|---------------------|-------------------------------------------------|\n";
    25d0:	22df      	movs	r2, #223	; 0xdf
    25d2:	4917      	ldr	r1, [pc, #92]	; (2630 <main+0xbc>)
    25d4:	a802      	add	r0, sp, #8
    25d6:	47b0      	blx	r6
	usart_write_buffer_wait(&usart_instance, headerStr, sizeof(headerStr));
    25d8:	22df      	movs	r2, #223	; 0xdf
    25da:	a902      	add	r1, sp, #8
    25dc:	0028      	movs	r0, r5
    25de:	47a0      	blx	r4

	set_genie_mode(INTERPOSER_MODE_PASSTHROUGH);
    25e0:	2001      	movs	r0, #1
    25e2:	4b14      	ldr	r3, [pc, #80]	; (2634 <main+0xc0>)
    25e4:	4798      	blx	r3

	while (true) {
		/* Infinite loop while waiting for I2C master interaction */
		usart_read_buffer_job(&usart_instance,
    25e6:	4e14      	ldr	r6, [pc, #80]	; (2638 <main+0xc4>)
    25e8:	4d0f      	ldr	r5, [pc, #60]	; (2628 <main+0xb4>)
    25ea:	4c14      	ldr	r4, [pc, #80]	; (263c <main+0xc8>)
    25ec:	2201      	movs	r2, #1
    25ee:	0031      	movs	r1, r6
    25f0:	0028      	movs	r0, r5
    25f2:	47a0      	blx	r4
    25f4:	e7fa      	b.n	25ec <main+0x78>
    25f6:	46c0      	nop			; (mov r8, r8)
    25f8:	00001eb5 	.word	0x00001eb5
    25fc:	00002205 	.word	0x00002205
    2600:	000022a1 	.word	0x000022a1
    2604:	000023c9 	.word	0x000023c9
    2608:	0000247d 	.word	0x0000247d
    260c:	0000230d 	.word	0x0000230d
    2610:	000024a1 	.word	0x000024a1
    2614:	000001bd 	.word	0x000001bd
    2618:	41004480 	.word	0x41004480
    261c:	20000000 	.word	0x20000000
    2620:	000049c0 	.word	0x000049c0
    2624:	000040bd 	.word	0x000040bd
    2628:	2000010c 	.word	0x2000010c
    262c:	00001669 	.word	0x00001669
    2630:	00004a10 	.word	0x00004a10
    2634:	000024d5 	.word	0x000024d5
    2638:	20000140 	.word	0x20000140
    263c:	00001791 	.word	0x00001791

00002640 <__udivsi3>:
    2640:	2200      	movs	r2, #0
    2642:	0843      	lsrs	r3, r0, #1
    2644:	428b      	cmp	r3, r1
    2646:	d374      	bcc.n	2732 <__udivsi3+0xf2>
    2648:	0903      	lsrs	r3, r0, #4
    264a:	428b      	cmp	r3, r1
    264c:	d35f      	bcc.n	270e <__udivsi3+0xce>
    264e:	0a03      	lsrs	r3, r0, #8
    2650:	428b      	cmp	r3, r1
    2652:	d344      	bcc.n	26de <__udivsi3+0x9e>
    2654:	0b03      	lsrs	r3, r0, #12
    2656:	428b      	cmp	r3, r1
    2658:	d328      	bcc.n	26ac <__udivsi3+0x6c>
    265a:	0c03      	lsrs	r3, r0, #16
    265c:	428b      	cmp	r3, r1
    265e:	d30d      	bcc.n	267c <__udivsi3+0x3c>
    2660:	22ff      	movs	r2, #255	; 0xff
    2662:	0209      	lsls	r1, r1, #8
    2664:	ba12      	rev	r2, r2
    2666:	0c03      	lsrs	r3, r0, #16
    2668:	428b      	cmp	r3, r1
    266a:	d302      	bcc.n	2672 <__udivsi3+0x32>
    266c:	1212      	asrs	r2, r2, #8
    266e:	0209      	lsls	r1, r1, #8
    2670:	d065      	beq.n	273e <__udivsi3+0xfe>
    2672:	0b03      	lsrs	r3, r0, #12
    2674:	428b      	cmp	r3, r1
    2676:	d319      	bcc.n	26ac <__udivsi3+0x6c>
    2678:	e000      	b.n	267c <__udivsi3+0x3c>
    267a:	0a09      	lsrs	r1, r1, #8
    267c:	0bc3      	lsrs	r3, r0, #15
    267e:	428b      	cmp	r3, r1
    2680:	d301      	bcc.n	2686 <__udivsi3+0x46>
    2682:	03cb      	lsls	r3, r1, #15
    2684:	1ac0      	subs	r0, r0, r3
    2686:	4152      	adcs	r2, r2
    2688:	0b83      	lsrs	r3, r0, #14
    268a:	428b      	cmp	r3, r1
    268c:	d301      	bcc.n	2692 <__udivsi3+0x52>
    268e:	038b      	lsls	r3, r1, #14
    2690:	1ac0      	subs	r0, r0, r3
    2692:	4152      	adcs	r2, r2
    2694:	0b43      	lsrs	r3, r0, #13
    2696:	428b      	cmp	r3, r1
    2698:	d301      	bcc.n	269e <__udivsi3+0x5e>
    269a:	034b      	lsls	r3, r1, #13
    269c:	1ac0      	subs	r0, r0, r3
    269e:	4152      	adcs	r2, r2
    26a0:	0b03      	lsrs	r3, r0, #12
    26a2:	428b      	cmp	r3, r1
    26a4:	d301      	bcc.n	26aa <__udivsi3+0x6a>
    26a6:	030b      	lsls	r3, r1, #12
    26a8:	1ac0      	subs	r0, r0, r3
    26aa:	4152      	adcs	r2, r2
    26ac:	0ac3      	lsrs	r3, r0, #11
    26ae:	428b      	cmp	r3, r1
    26b0:	d301      	bcc.n	26b6 <__udivsi3+0x76>
    26b2:	02cb      	lsls	r3, r1, #11
    26b4:	1ac0      	subs	r0, r0, r3
    26b6:	4152      	adcs	r2, r2
    26b8:	0a83      	lsrs	r3, r0, #10
    26ba:	428b      	cmp	r3, r1
    26bc:	d301      	bcc.n	26c2 <__udivsi3+0x82>
    26be:	028b      	lsls	r3, r1, #10
    26c0:	1ac0      	subs	r0, r0, r3
    26c2:	4152      	adcs	r2, r2
    26c4:	0a43      	lsrs	r3, r0, #9
    26c6:	428b      	cmp	r3, r1
    26c8:	d301      	bcc.n	26ce <__udivsi3+0x8e>
    26ca:	024b      	lsls	r3, r1, #9
    26cc:	1ac0      	subs	r0, r0, r3
    26ce:	4152      	adcs	r2, r2
    26d0:	0a03      	lsrs	r3, r0, #8
    26d2:	428b      	cmp	r3, r1
    26d4:	d301      	bcc.n	26da <__udivsi3+0x9a>
    26d6:	020b      	lsls	r3, r1, #8
    26d8:	1ac0      	subs	r0, r0, r3
    26da:	4152      	adcs	r2, r2
    26dc:	d2cd      	bcs.n	267a <__udivsi3+0x3a>
    26de:	09c3      	lsrs	r3, r0, #7
    26e0:	428b      	cmp	r3, r1
    26e2:	d301      	bcc.n	26e8 <__udivsi3+0xa8>
    26e4:	01cb      	lsls	r3, r1, #7
    26e6:	1ac0      	subs	r0, r0, r3
    26e8:	4152      	adcs	r2, r2
    26ea:	0983      	lsrs	r3, r0, #6
    26ec:	428b      	cmp	r3, r1
    26ee:	d301      	bcc.n	26f4 <__udivsi3+0xb4>
    26f0:	018b      	lsls	r3, r1, #6
    26f2:	1ac0      	subs	r0, r0, r3
    26f4:	4152      	adcs	r2, r2
    26f6:	0943      	lsrs	r3, r0, #5
    26f8:	428b      	cmp	r3, r1
    26fa:	d301      	bcc.n	2700 <__udivsi3+0xc0>
    26fc:	014b      	lsls	r3, r1, #5
    26fe:	1ac0      	subs	r0, r0, r3
    2700:	4152      	adcs	r2, r2
    2702:	0903      	lsrs	r3, r0, #4
    2704:	428b      	cmp	r3, r1
    2706:	d301      	bcc.n	270c <__udivsi3+0xcc>
    2708:	010b      	lsls	r3, r1, #4
    270a:	1ac0      	subs	r0, r0, r3
    270c:	4152      	adcs	r2, r2
    270e:	08c3      	lsrs	r3, r0, #3
    2710:	428b      	cmp	r3, r1
    2712:	d301      	bcc.n	2718 <__udivsi3+0xd8>
    2714:	00cb      	lsls	r3, r1, #3
    2716:	1ac0      	subs	r0, r0, r3
    2718:	4152      	adcs	r2, r2
    271a:	0883      	lsrs	r3, r0, #2
    271c:	428b      	cmp	r3, r1
    271e:	d301      	bcc.n	2724 <__udivsi3+0xe4>
    2720:	008b      	lsls	r3, r1, #2
    2722:	1ac0      	subs	r0, r0, r3
    2724:	4152      	adcs	r2, r2
    2726:	0843      	lsrs	r3, r0, #1
    2728:	428b      	cmp	r3, r1
    272a:	d301      	bcc.n	2730 <__udivsi3+0xf0>
    272c:	004b      	lsls	r3, r1, #1
    272e:	1ac0      	subs	r0, r0, r3
    2730:	4152      	adcs	r2, r2
    2732:	1a41      	subs	r1, r0, r1
    2734:	d200      	bcs.n	2738 <__udivsi3+0xf8>
    2736:	4601      	mov	r1, r0
    2738:	4152      	adcs	r2, r2
    273a:	4610      	mov	r0, r2
    273c:	4770      	bx	lr
    273e:	e7ff      	b.n	2740 <__udivsi3+0x100>
    2740:	b501      	push	{r0, lr}
    2742:	2000      	movs	r0, #0
    2744:	f000 f806 	bl	2754 <__aeabi_idiv0>
    2748:	bd02      	pop	{r1, pc}
    274a:	46c0      	nop			; (mov r8, r8)

0000274c <__aeabi_uidivmod>:
    274c:	2900      	cmp	r1, #0
    274e:	d0f7      	beq.n	2740 <__udivsi3+0x100>
    2750:	e776      	b.n	2640 <__udivsi3>
    2752:	4770      	bx	lr

00002754 <__aeabi_idiv0>:
    2754:	4770      	bx	lr
    2756:	46c0      	nop			; (mov r8, r8)

00002758 <__aeabi_lmul>:
    2758:	b5f0      	push	{r4, r5, r6, r7, lr}
    275a:	46ce      	mov	lr, r9
    275c:	4647      	mov	r7, r8
    275e:	0415      	lsls	r5, r2, #16
    2760:	0c2d      	lsrs	r5, r5, #16
    2762:	002e      	movs	r6, r5
    2764:	b580      	push	{r7, lr}
    2766:	0407      	lsls	r7, r0, #16
    2768:	0c14      	lsrs	r4, r2, #16
    276a:	0c3f      	lsrs	r7, r7, #16
    276c:	4699      	mov	r9, r3
    276e:	0c03      	lsrs	r3, r0, #16
    2770:	437e      	muls	r6, r7
    2772:	435d      	muls	r5, r3
    2774:	4367      	muls	r7, r4
    2776:	4363      	muls	r3, r4
    2778:	197f      	adds	r7, r7, r5
    277a:	0c34      	lsrs	r4, r6, #16
    277c:	19e4      	adds	r4, r4, r7
    277e:	469c      	mov	ip, r3
    2780:	42a5      	cmp	r5, r4
    2782:	d903      	bls.n	278c <__aeabi_lmul+0x34>
    2784:	2380      	movs	r3, #128	; 0x80
    2786:	025b      	lsls	r3, r3, #9
    2788:	4698      	mov	r8, r3
    278a:	44c4      	add	ip, r8
    278c:	464b      	mov	r3, r9
    278e:	4351      	muls	r1, r2
    2790:	4343      	muls	r3, r0
    2792:	0436      	lsls	r6, r6, #16
    2794:	0c36      	lsrs	r6, r6, #16
    2796:	0c25      	lsrs	r5, r4, #16
    2798:	0424      	lsls	r4, r4, #16
    279a:	4465      	add	r5, ip
    279c:	19a4      	adds	r4, r4, r6
    279e:	1859      	adds	r1, r3, r1
    27a0:	1949      	adds	r1, r1, r5
    27a2:	0020      	movs	r0, r4
    27a4:	bc0c      	pop	{r2, r3}
    27a6:	4690      	mov	r8, r2
    27a8:	4699      	mov	r9, r3
    27aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000027ac <__aeabi_dadd>:
    27ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    27ae:	4645      	mov	r5, r8
    27b0:	46de      	mov	lr, fp
    27b2:	4657      	mov	r7, sl
    27b4:	464e      	mov	r6, r9
    27b6:	030c      	lsls	r4, r1, #12
    27b8:	b5e0      	push	{r5, r6, r7, lr}
    27ba:	004e      	lsls	r6, r1, #1
    27bc:	0fc9      	lsrs	r1, r1, #31
    27be:	4688      	mov	r8, r1
    27c0:	000d      	movs	r5, r1
    27c2:	0a61      	lsrs	r1, r4, #9
    27c4:	0f44      	lsrs	r4, r0, #29
    27c6:	430c      	orrs	r4, r1
    27c8:	00c7      	lsls	r7, r0, #3
    27ca:	0319      	lsls	r1, r3, #12
    27cc:	0058      	lsls	r0, r3, #1
    27ce:	0fdb      	lsrs	r3, r3, #31
    27d0:	469b      	mov	fp, r3
    27d2:	0a4b      	lsrs	r3, r1, #9
    27d4:	0f51      	lsrs	r1, r2, #29
    27d6:	430b      	orrs	r3, r1
    27d8:	0d76      	lsrs	r6, r6, #21
    27da:	0d40      	lsrs	r0, r0, #21
    27dc:	0019      	movs	r1, r3
    27de:	00d2      	lsls	r2, r2, #3
    27e0:	45d8      	cmp	r8, fp
    27e2:	d100      	bne.n	27e6 <__aeabi_dadd+0x3a>
    27e4:	e0ae      	b.n	2944 <__aeabi_dadd+0x198>
    27e6:	1a35      	subs	r5, r6, r0
    27e8:	2d00      	cmp	r5, #0
    27ea:	dc00      	bgt.n	27ee <__aeabi_dadd+0x42>
    27ec:	e0f6      	b.n	29dc <__aeabi_dadd+0x230>
    27ee:	2800      	cmp	r0, #0
    27f0:	d10f      	bne.n	2812 <__aeabi_dadd+0x66>
    27f2:	4313      	orrs	r3, r2
    27f4:	d100      	bne.n	27f8 <__aeabi_dadd+0x4c>
    27f6:	e0db      	b.n	29b0 <__aeabi_dadd+0x204>
    27f8:	1e6b      	subs	r3, r5, #1
    27fa:	2b00      	cmp	r3, #0
    27fc:	d000      	beq.n	2800 <__aeabi_dadd+0x54>
    27fe:	e137      	b.n	2a70 <__aeabi_dadd+0x2c4>
    2800:	1aba      	subs	r2, r7, r2
    2802:	4297      	cmp	r7, r2
    2804:	41bf      	sbcs	r7, r7
    2806:	1a64      	subs	r4, r4, r1
    2808:	427f      	negs	r7, r7
    280a:	1be4      	subs	r4, r4, r7
    280c:	2601      	movs	r6, #1
    280e:	0017      	movs	r7, r2
    2810:	e024      	b.n	285c <__aeabi_dadd+0xb0>
    2812:	4bc6      	ldr	r3, [pc, #792]	; (2b2c <__aeabi_dadd+0x380>)
    2814:	429e      	cmp	r6, r3
    2816:	d04d      	beq.n	28b4 <__aeabi_dadd+0x108>
    2818:	2380      	movs	r3, #128	; 0x80
    281a:	041b      	lsls	r3, r3, #16
    281c:	4319      	orrs	r1, r3
    281e:	2d38      	cmp	r5, #56	; 0x38
    2820:	dd00      	ble.n	2824 <__aeabi_dadd+0x78>
    2822:	e107      	b.n	2a34 <__aeabi_dadd+0x288>
    2824:	2d1f      	cmp	r5, #31
    2826:	dd00      	ble.n	282a <__aeabi_dadd+0x7e>
    2828:	e138      	b.n	2a9c <__aeabi_dadd+0x2f0>
    282a:	2020      	movs	r0, #32
    282c:	1b43      	subs	r3, r0, r5
    282e:	469a      	mov	sl, r3
    2830:	000b      	movs	r3, r1
    2832:	4650      	mov	r0, sl
    2834:	4083      	lsls	r3, r0
    2836:	4699      	mov	r9, r3
    2838:	0013      	movs	r3, r2
    283a:	4648      	mov	r0, r9
    283c:	40eb      	lsrs	r3, r5
    283e:	4318      	orrs	r0, r3
    2840:	0003      	movs	r3, r0
    2842:	4650      	mov	r0, sl
    2844:	4082      	lsls	r2, r0
    2846:	1e50      	subs	r0, r2, #1
    2848:	4182      	sbcs	r2, r0
    284a:	40e9      	lsrs	r1, r5
    284c:	431a      	orrs	r2, r3
    284e:	1aba      	subs	r2, r7, r2
    2850:	1a61      	subs	r1, r4, r1
    2852:	4297      	cmp	r7, r2
    2854:	41a4      	sbcs	r4, r4
    2856:	0017      	movs	r7, r2
    2858:	4264      	negs	r4, r4
    285a:	1b0c      	subs	r4, r1, r4
    285c:	0223      	lsls	r3, r4, #8
    285e:	d562      	bpl.n	2926 <__aeabi_dadd+0x17a>
    2860:	0264      	lsls	r4, r4, #9
    2862:	0a65      	lsrs	r5, r4, #9
    2864:	2d00      	cmp	r5, #0
    2866:	d100      	bne.n	286a <__aeabi_dadd+0xbe>
    2868:	e0df      	b.n	2a2a <__aeabi_dadd+0x27e>
    286a:	0028      	movs	r0, r5
    286c:	f001 fbe4 	bl	4038 <__clzsi2>
    2870:	0003      	movs	r3, r0
    2872:	3b08      	subs	r3, #8
    2874:	2b1f      	cmp	r3, #31
    2876:	dd00      	ble.n	287a <__aeabi_dadd+0xce>
    2878:	e0d2      	b.n	2a20 <__aeabi_dadd+0x274>
    287a:	2220      	movs	r2, #32
    287c:	003c      	movs	r4, r7
    287e:	1ad2      	subs	r2, r2, r3
    2880:	409d      	lsls	r5, r3
    2882:	40d4      	lsrs	r4, r2
    2884:	409f      	lsls	r7, r3
    2886:	4325      	orrs	r5, r4
    2888:	429e      	cmp	r6, r3
    288a:	dd00      	ble.n	288e <__aeabi_dadd+0xe2>
    288c:	e0c4      	b.n	2a18 <__aeabi_dadd+0x26c>
    288e:	1b9e      	subs	r6, r3, r6
    2890:	1c73      	adds	r3, r6, #1
    2892:	2b1f      	cmp	r3, #31
    2894:	dd00      	ble.n	2898 <__aeabi_dadd+0xec>
    2896:	e0f1      	b.n	2a7c <__aeabi_dadd+0x2d0>
    2898:	2220      	movs	r2, #32
    289a:	0038      	movs	r0, r7
    289c:	0029      	movs	r1, r5
    289e:	1ad2      	subs	r2, r2, r3
    28a0:	40d8      	lsrs	r0, r3
    28a2:	4091      	lsls	r1, r2
    28a4:	4097      	lsls	r7, r2
    28a6:	002c      	movs	r4, r5
    28a8:	4301      	orrs	r1, r0
    28aa:	1e78      	subs	r0, r7, #1
    28ac:	4187      	sbcs	r7, r0
    28ae:	40dc      	lsrs	r4, r3
    28b0:	2600      	movs	r6, #0
    28b2:	430f      	orrs	r7, r1
    28b4:	077b      	lsls	r3, r7, #29
    28b6:	d009      	beq.n	28cc <__aeabi_dadd+0x120>
    28b8:	230f      	movs	r3, #15
    28ba:	403b      	ands	r3, r7
    28bc:	2b04      	cmp	r3, #4
    28be:	d005      	beq.n	28cc <__aeabi_dadd+0x120>
    28c0:	1d3b      	adds	r3, r7, #4
    28c2:	42bb      	cmp	r3, r7
    28c4:	41bf      	sbcs	r7, r7
    28c6:	427f      	negs	r7, r7
    28c8:	19e4      	adds	r4, r4, r7
    28ca:	001f      	movs	r7, r3
    28cc:	0223      	lsls	r3, r4, #8
    28ce:	d52c      	bpl.n	292a <__aeabi_dadd+0x17e>
    28d0:	4b96      	ldr	r3, [pc, #600]	; (2b2c <__aeabi_dadd+0x380>)
    28d2:	3601      	adds	r6, #1
    28d4:	429e      	cmp	r6, r3
    28d6:	d100      	bne.n	28da <__aeabi_dadd+0x12e>
    28d8:	e09a      	b.n	2a10 <__aeabi_dadd+0x264>
    28da:	4645      	mov	r5, r8
    28dc:	4b94      	ldr	r3, [pc, #592]	; (2b30 <__aeabi_dadd+0x384>)
    28de:	08ff      	lsrs	r7, r7, #3
    28e0:	401c      	ands	r4, r3
    28e2:	0760      	lsls	r0, r4, #29
    28e4:	0576      	lsls	r6, r6, #21
    28e6:	0264      	lsls	r4, r4, #9
    28e8:	4307      	orrs	r7, r0
    28ea:	0b24      	lsrs	r4, r4, #12
    28ec:	0d76      	lsrs	r6, r6, #21
    28ee:	2100      	movs	r1, #0
    28f0:	0324      	lsls	r4, r4, #12
    28f2:	0b23      	lsrs	r3, r4, #12
    28f4:	0d0c      	lsrs	r4, r1, #20
    28f6:	4a8f      	ldr	r2, [pc, #572]	; (2b34 <__aeabi_dadd+0x388>)
    28f8:	0524      	lsls	r4, r4, #20
    28fa:	431c      	orrs	r4, r3
    28fc:	4014      	ands	r4, r2
    28fe:	0533      	lsls	r3, r6, #20
    2900:	4323      	orrs	r3, r4
    2902:	005b      	lsls	r3, r3, #1
    2904:	07ed      	lsls	r5, r5, #31
    2906:	085b      	lsrs	r3, r3, #1
    2908:	432b      	orrs	r3, r5
    290a:	0038      	movs	r0, r7
    290c:	0019      	movs	r1, r3
    290e:	bc3c      	pop	{r2, r3, r4, r5}
    2910:	4690      	mov	r8, r2
    2912:	4699      	mov	r9, r3
    2914:	46a2      	mov	sl, r4
    2916:	46ab      	mov	fp, r5
    2918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    291a:	4664      	mov	r4, ip
    291c:	4304      	orrs	r4, r0
    291e:	d100      	bne.n	2922 <__aeabi_dadd+0x176>
    2920:	e211      	b.n	2d46 <__aeabi_dadd+0x59a>
    2922:	0004      	movs	r4, r0
    2924:	4667      	mov	r7, ip
    2926:	077b      	lsls	r3, r7, #29
    2928:	d1c6      	bne.n	28b8 <__aeabi_dadd+0x10c>
    292a:	4645      	mov	r5, r8
    292c:	0760      	lsls	r0, r4, #29
    292e:	08ff      	lsrs	r7, r7, #3
    2930:	4307      	orrs	r7, r0
    2932:	08e4      	lsrs	r4, r4, #3
    2934:	4b7d      	ldr	r3, [pc, #500]	; (2b2c <__aeabi_dadd+0x380>)
    2936:	429e      	cmp	r6, r3
    2938:	d030      	beq.n	299c <__aeabi_dadd+0x1f0>
    293a:	0324      	lsls	r4, r4, #12
    293c:	0576      	lsls	r6, r6, #21
    293e:	0b24      	lsrs	r4, r4, #12
    2940:	0d76      	lsrs	r6, r6, #21
    2942:	e7d4      	b.n	28ee <__aeabi_dadd+0x142>
    2944:	1a33      	subs	r3, r6, r0
    2946:	469a      	mov	sl, r3
    2948:	2b00      	cmp	r3, #0
    294a:	dd78      	ble.n	2a3e <__aeabi_dadd+0x292>
    294c:	2800      	cmp	r0, #0
    294e:	d031      	beq.n	29b4 <__aeabi_dadd+0x208>
    2950:	4876      	ldr	r0, [pc, #472]	; (2b2c <__aeabi_dadd+0x380>)
    2952:	4286      	cmp	r6, r0
    2954:	d0ae      	beq.n	28b4 <__aeabi_dadd+0x108>
    2956:	2080      	movs	r0, #128	; 0x80
    2958:	0400      	lsls	r0, r0, #16
    295a:	4301      	orrs	r1, r0
    295c:	4653      	mov	r3, sl
    295e:	2b38      	cmp	r3, #56	; 0x38
    2960:	dc00      	bgt.n	2964 <__aeabi_dadd+0x1b8>
    2962:	e0e9      	b.n	2b38 <__aeabi_dadd+0x38c>
    2964:	430a      	orrs	r2, r1
    2966:	1e51      	subs	r1, r2, #1
    2968:	418a      	sbcs	r2, r1
    296a:	2100      	movs	r1, #0
    296c:	19d2      	adds	r2, r2, r7
    296e:	42ba      	cmp	r2, r7
    2970:	41bf      	sbcs	r7, r7
    2972:	1909      	adds	r1, r1, r4
    2974:	427c      	negs	r4, r7
    2976:	0017      	movs	r7, r2
    2978:	190c      	adds	r4, r1, r4
    297a:	0223      	lsls	r3, r4, #8
    297c:	d5d3      	bpl.n	2926 <__aeabi_dadd+0x17a>
    297e:	4b6b      	ldr	r3, [pc, #428]	; (2b2c <__aeabi_dadd+0x380>)
    2980:	3601      	adds	r6, #1
    2982:	429e      	cmp	r6, r3
    2984:	d100      	bne.n	2988 <__aeabi_dadd+0x1dc>
    2986:	e13a      	b.n	2bfe <__aeabi_dadd+0x452>
    2988:	2001      	movs	r0, #1
    298a:	4b69      	ldr	r3, [pc, #420]	; (2b30 <__aeabi_dadd+0x384>)
    298c:	401c      	ands	r4, r3
    298e:	087b      	lsrs	r3, r7, #1
    2990:	4007      	ands	r7, r0
    2992:	431f      	orrs	r7, r3
    2994:	07e0      	lsls	r0, r4, #31
    2996:	4307      	orrs	r7, r0
    2998:	0864      	lsrs	r4, r4, #1
    299a:	e78b      	b.n	28b4 <__aeabi_dadd+0x108>
    299c:	0023      	movs	r3, r4
    299e:	433b      	orrs	r3, r7
    29a0:	d100      	bne.n	29a4 <__aeabi_dadd+0x1f8>
    29a2:	e1cb      	b.n	2d3c <__aeabi_dadd+0x590>
    29a4:	2280      	movs	r2, #128	; 0x80
    29a6:	0312      	lsls	r2, r2, #12
    29a8:	4314      	orrs	r4, r2
    29aa:	0324      	lsls	r4, r4, #12
    29ac:	0b24      	lsrs	r4, r4, #12
    29ae:	e79e      	b.n	28ee <__aeabi_dadd+0x142>
    29b0:	002e      	movs	r6, r5
    29b2:	e77f      	b.n	28b4 <__aeabi_dadd+0x108>
    29b4:	0008      	movs	r0, r1
    29b6:	4310      	orrs	r0, r2
    29b8:	d100      	bne.n	29bc <__aeabi_dadd+0x210>
    29ba:	e0b4      	b.n	2b26 <__aeabi_dadd+0x37a>
    29bc:	1e58      	subs	r0, r3, #1
    29be:	2800      	cmp	r0, #0
    29c0:	d000      	beq.n	29c4 <__aeabi_dadd+0x218>
    29c2:	e0de      	b.n	2b82 <__aeabi_dadd+0x3d6>
    29c4:	18ba      	adds	r2, r7, r2
    29c6:	42ba      	cmp	r2, r7
    29c8:	419b      	sbcs	r3, r3
    29ca:	1864      	adds	r4, r4, r1
    29cc:	425b      	negs	r3, r3
    29ce:	18e4      	adds	r4, r4, r3
    29d0:	0017      	movs	r7, r2
    29d2:	2601      	movs	r6, #1
    29d4:	0223      	lsls	r3, r4, #8
    29d6:	d5a6      	bpl.n	2926 <__aeabi_dadd+0x17a>
    29d8:	2602      	movs	r6, #2
    29da:	e7d5      	b.n	2988 <__aeabi_dadd+0x1dc>
    29dc:	2d00      	cmp	r5, #0
    29de:	d16e      	bne.n	2abe <__aeabi_dadd+0x312>
    29e0:	1c70      	adds	r0, r6, #1
    29e2:	0540      	lsls	r0, r0, #21
    29e4:	0d40      	lsrs	r0, r0, #21
    29e6:	2801      	cmp	r0, #1
    29e8:	dc00      	bgt.n	29ec <__aeabi_dadd+0x240>
    29ea:	e0f9      	b.n	2be0 <__aeabi_dadd+0x434>
    29ec:	1ab8      	subs	r0, r7, r2
    29ee:	4684      	mov	ip, r0
    29f0:	4287      	cmp	r7, r0
    29f2:	4180      	sbcs	r0, r0
    29f4:	1ae5      	subs	r5, r4, r3
    29f6:	4240      	negs	r0, r0
    29f8:	1a2d      	subs	r5, r5, r0
    29fa:	0228      	lsls	r0, r5, #8
    29fc:	d400      	bmi.n	2a00 <__aeabi_dadd+0x254>
    29fe:	e089      	b.n	2b14 <__aeabi_dadd+0x368>
    2a00:	1bd7      	subs	r7, r2, r7
    2a02:	42ba      	cmp	r2, r7
    2a04:	4192      	sbcs	r2, r2
    2a06:	1b1c      	subs	r4, r3, r4
    2a08:	4252      	negs	r2, r2
    2a0a:	1aa5      	subs	r5, r4, r2
    2a0c:	46d8      	mov	r8, fp
    2a0e:	e729      	b.n	2864 <__aeabi_dadd+0xb8>
    2a10:	4645      	mov	r5, r8
    2a12:	2400      	movs	r4, #0
    2a14:	2700      	movs	r7, #0
    2a16:	e76a      	b.n	28ee <__aeabi_dadd+0x142>
    2a18:	4c45      	ldr	r4, [pc, #276]	; (2b30 <__aeabi_dadd+0x384>)
    2a1a:	1af6      	subs	r6, r6, r3
    2a1c:	402c      	ands	r4, r5
    2a1e:	e749      	b.n	28b4 <__aeabi_dadd+0x108>
    2a20:	003d      	movs	r5, r7
    2a22:	3828      	subs	r0, #40	; 0x28
    2a24:	4085      	lsls	r5, r0
    2a26:	2700      	movs	r7, #0
    2a28:	e72e      	b.n	2888 <__aeabi_dadd+0xdc>
    2a2a:	0038      	movs	r0, r7
    2a2c:	f001 fb04 	bl	4038 <__clzsi2>
    2a30:	3020      	adds	r0, #32
    2a32:	e71d      	b.n	2870 <__aeabi_dadd+0xc4>
    2a34:	430a      	orrs	r2, r1
    2a36:	1e51      	subs	r1, r2, #1
    2a38:	418a      	sbcs	r2, r1
    2a3a:	2100      	movs	r1, #0
    2a3c:	e707      	b.n	284e <__aeabi_dadd+0xa2>
    2a3e:	2b00      	cmp	r3, #0
    2a40:	d000      	beq.n	2a44 <__aeabi_dadd+0x298>
    2a42:	e0f3      	b.n	2c2c <__aeabi_dadd+0x480>
    2a44:	1c70      	adds	r0, r6, #1
    2a46:	0543      	lsls	r3, r0, #21
    2a48:	0d5b      	lsrs	r3, r3, #21
    2a4a:	2b01      	cmp	r3, #1
    2a4c:	dc00      	bgt.n	2a50 <__aeabi_dadd+0x2a4>
    2a4e:	e0ad      	b.n	2bac <__aeabi_dadd+0x400>
    2a50:	4b36      	ldr	r3, [pc, #216]	; (2b2c <__aeabi_dadd+0x380>)
    2a52:	4298      	cmp	r0, r3
    2a54:	d100      	bne.n	2a58 <__aeabi_dadd+0x2ac>
    2a56:	e0d1      	b.n	2bfc <__aeabi_dadd+0x450>
    2a58:	18ba      	adds	r2, r7, r2
    2a5a:	42ba      	cmp	r2, r7
    2a5c:	41bf      	sbcs	r7, r7
    2a5e:	1864      	adds	r4, r4, r1
    2a60:	427f      	negs	r7, r7
    2a62:	19e4      	adds	r4, r4, r7
    2a64:	07e7      	lsls	r7, r4, #31
    2a66:	0852      	lsrs	r2, r2, #1
    2a68:	4317      	orrs	r7, r2
    2a6a:	0864      	lsrs	r4, r4, #1
    2a6c:	0006      	movs	r6, r0
    2a6e:	e721      	b.n	28b4 <__aeabi_dadd+0x108>
    2a70:	482e      	ldr	r0, [pc, #184]	; (2b2c <__aeabi_dadd+0x380>)
    2a72:	4285      	cmp	r5, r0
    2a74:	d100      	bne.n	2a78 <__aeabi_dadd+0x2cc>
    2a76:	e093      	b.n	2ba0 <__aeabi_dadd+0x3f4>
    2a78:	001d      	movs	r5, r3
    2a7a:	e6d0      	b.n	281e <__aeabi_dadd+0x72>
    2a7c:	0029      	movs	r1, r5
    2a7e:	3e1f      	subs	r6, #31
    2a80:	40f1      	lsrs	r1, r6
    2a82:	2b20      	cmp	r3, #32
    2a84:	d100      	bne.n	2a88 <__aeabi_dadd+0x2dc>
    2a86:	e08d      	b.n	2ba4 <__aeabi_dadd+0x3f8>
    2a88:	2240      	movs	r2, #64	; 0x40
    2a8a:	1ad3      	subs	r3, r2, r3
    2a8c:	409d      	lsls	r5, r3
    2a8e:	432f      	orrs	r7, r5
    2a90:	1e7d      	subs	r5, r7, #1
    2a92:	41af      	sbcs	r7, r5
    2a94:	2400      	movs	r4, #0
    2a96:	430f      	orrs	r7, r1
    2a98:	2600      	movs	r6, #0
    2a9a:	e744      	b.n	2926 <__aeabi_dadd+0x17a>
    2a9c:	002b      	movs	r3, r5
    2a9e:	0008      	movs	r0, r1
    2aa0:	3b20      	subs	r3, #32
    2aa2:	40d8      	lsrs	r0, r3
    2aa4:	0003      	movs	r3, r0
    2aa6:	2d20      	cmp	r5, #32
    2aa8:	d100      	bne.n	2aac <__aeabi_dadd+0x300>
    2aaa:	e07d      	b.n	2ba8 <__aeabi_dadd+0x3fc>
    2aac:	2040      	movs	r0, #64	; 0x40
    2aae:	1b45      	subs	r5, r0, r5
    2ab0:	40a9      	lsls	r1, r5
    2ab2:	430a      	orrs	r2, r1
    2ab4:	1e51      	subs	r1, r2, #1
    2ab6:	418a      	sbcs	r2, r1
    2ab8:	2100      	movs	r1, #0
    2aba:	431a      	orrs	r2, r3
    2abc:	e6c7      	b.n	284e <__aeabi_dadd+0xa2>
    2abe:	2e00      	cmp	r6, #0
    2ac0:	d050      	beq.n	2b64 <__aeabi_dadd+0x3b8>
    2ac2:	4e1a      	ldr	r6, [pc, #104]	; (2b2c <__aeabi_dadd+0x380>)
    2ac4:	42b0      	cmp	r0, r6
    2ac6:	d057      	beq.n	2b78 <__aeabi_dadd+0x3cc>
    2ac8:	2680      	movs	r6, #128	; 0x80
    2aca:	426b      	negs	r3, r5
    2acc:	4699      	mov	r9, r3
    2ace:	0436      	lsls	r6, r6, #16
    2ad0:	4334      	orrs	r4, r6
    2ad2:	464b      	mov	r3, r9
    2ad4:	2b38      	cmp	r3, #56	; 0x38
    2ad6:	dd00      	ble.n	2ada <__aeabi_dadd+0x32e>
    2ad8:	e0d6      	b.n	2c88 <__aeabi_dadd+0x4dc>
    2ada:	2b1f      	cmp	r3, #31
    2adc:	dd00      	ble.n	2ae0 <__aeabi_dadd+0x334>
    2ade:	e135      	b.n	2d4c <__aeabi_dadd+0x5a0>
    2ae0:	2620      	movs	r6, #32
    2ae2:	1af5      	subs	r5, r6, r3
    2ae4:	0026      	movs	r6, r4
    2ae6:	40ae      	lsls	r6, r5
    2ae8:	46b2      	mov	sl, r6
    2aea:	003e      	movs	r6, r7
    2aec:	40de      	lsrs	r6, r3
    2aee:	46ac      	mov	ip, r5
    2af0:	0035      	movs	r5, r6
    2af2:	4656      	mov	r6, sl
    2af4:	432e      	orrs	r6, r5
    2af6:	4665      	mov	r5, ip
    2af8:	40af      	lsls	r7, r5
    2afa:	1e7d      	subs	r5, r7, #1
    2afc:	41af      	sbcs	r7, r5
    2afe:	40dc      	lsrs	r4, r3
    2b00:	4337      	orrs	r7, r6
    2b02:	1bd7      	subs	r7, r2, r7
    2b04:	42ba      	cmp	r2, r7
    2b06:	4192      	sbcs	r2, r2
    2b08:	1b0c      	subs	r4, r1, r4
    2b0a:	4252      	negs	r2, r2
    2b0c:	1aa4      	subs	r4, r4, r2
    2b0e:	0006      	movs	r6, r0
    2b10:	46d8      	mov	r8, fp
    2b12:	e6a3      	b.n	285c <__aeabi_dadd+0xb0>
    2b14:	4664      	mov	r4, ip
    2b16:	4667      	mov	r7, ip
    2b18:	432c      	orrs	r4, r5
    2b1a:	d000      	beq.n	2b1e <__aeabi_dadd+0x372>
    2b1c:	e6a2      	b.n	2864 <__aeabi_dadd+0xb8>
    2b1e:	2500      	movs	r5, #0
    2b20:	2600      	movs	r6, #0
    2b22:	2700      	movs	r7, #0
    2b24:	e706      	b.n	2934 <__aeabi_dadd+0x188>
    2b26:	001e      	movs	r6, r3
    2b28:	e6c4      	b.n	28b4 <__aeabi_dadd+0x108>
    2b2a:	46c0      	nop			; (mov r8, r8)
    2b2c:	000007ff 	.word	0x000007ff
    2b30:	ff7fffff 	.word	0xff7fffff
    2b34:	800fffff 	.word	0x800fffff
    2b38:	2b1f      	cmp	r3, #31
    2b3a:	dc63      	bgt.n	2c04 <__aeabi_dadd+0x458>
    2b3c:	2020      	movs	r0, #32
    2b3e:	1ac3      	subs	r3, r0, r3
    2b40:	0008      	movs	r0, r1
    2b42:	4098      	lsls	r0, r3
    2b44:	469c      	mov	ip, r3
    2b46:	4683      	mov	fp, r0
    2b48:	4653      	mov	r3, sl
    2b4a:	0010      	movs	r0, r2
    2b4c:	40d8      	lsrs	r0, r3
    2b4e:	0003      	movs	r3, r0
    2b50:	4658      	mov	r0, fp
    2b52:	4318      	orrs	r0, r3
    2b54:	4663      	mov	r3, ip
    2b56:	409a      	lsls	r2, r3
    2b58:	1e53      	subs	r3, r2, #1
    2b5a:	419a      	sbcs	r2, r3
    2b5c:	4653      	mov	r3, sl
    2b5e:	4302      	orrs	r2, r0
    2b60:	40d9      	lsrs	r1, r3
    2b62:	e703      	b.n	296c <__aeabi_dadd+0x1c0>
    2b64:	0026      	movs	r6, r4
    2b66:	433e      	orrs	r6, r7
    2b68:	d006      	beq.n	2b78 <__aeabi_dadd+0x3cc>
    2b6a:	43eb      	mvns	r3, r5
    2b6c:	4699      	mov	r9, r3
    2b6e:	2b00      	cmp	r3, #0
    2b70:	d0c7      	beq.n	2b02 <__aeabi_dadd+0x356>
    2b72:	4e94      	ldr	r6, [pc, #592]	; (2dc4 <__aeabi_dadd+0x618>)
    2b74:	42b0      	cmp	r0, r6
    2b76:	d1ac      	bne.n	2ad2 <__aeabi_dadd+0x326>
    2b78:	000c      	movs	r4, r1
    2b7a:	0017      	movs	r7, r2
    2b7c:	0006      	movs	r6, r0
    2b7e:	46d8      	mov	r8, fp
    2b80:	e698      	b.n	28b4 <__aeabi_dadd+0x108>
    2b82:	4b90      	ldr	r3, [pc, #576]	; (2dc4 <__aeabi_dadd+0x618>)
    2b84:	459a      	cmp	sl, r3
    2b86:	d00b      	beq.n	2ba0 <__aeabi_dadd+0x3f4>
    2b88:	4682      	mov	sl, r0
    2b8a:	e6e7      	b.n	295c <__aeabi_dadd+0x1b0>
    2b8c:	2800      	cmp	r0, #0
    2b8e:	d000      	beq.n	2b92 <__aeabi_dadd+0x3e6>
    2b90:	e09e      	b.n	2cd0 <__aeabi_dadd+0x524>
    2b92:	0018      	movs	r0, r3
    2b94:	4310      	orrs	r0, r2
    2b96:	d100      	bne.n	2b9a <__aeabi_dadd+0x3ee>
    2b98:	e0e9      	b.n	2d6e <__aeabi_dadd+0x5c2>
    2b9a:	001c      	movs	r4, r3
    2b9c:	0017      	movs	r7, r2
    2b9e:	46d8      	mov	r8, fp
    2ba0:	4e88      	ldr	r6, [pc, #544]	; (2dc4 <__aeabi_dadd+0x618>)
    2ba2:	e687      	b.n	28b4 <__aeabi_dadd+0x108>
    2ba4:	2500      	movs	r5, #0
    2ba6:	e772      	b.n	2a8e <__aeabi_dadd+0x2e2>
    2ba8:	2100      	movs	r1, #0
    2baa:	e782      	b.n	2ab2 <__aeabi_dadd+0x306>
    2bac:	0023      	movs	r3, r4
    2bae:	433b      	orrs	r3, r7
    2bb0:	2e00      	cmp	r6, #0
    2bb2:	d000      	beq.n	2bb6 <__aeabi_dadd+0x40a>
    2bb4:	e0ab      	b.n	2d0e <__aeabi_dadd+0x562>
    2bb6:	2b00      	cmp	r3, #0
    2bb8:	d100      	bne.n	2bbc <__aeabi_dadd+0x410>
    2bba:	e0e7      	b.n	2d8c <__aeabi_dadd+0x5e0>
    2bbc:	000b      	movs	r3, r1
    2bbe:	4313      	orrs	r3, r2
    2bc0:	d100      	bne.n	2bc4 <__aeabi_dadd+0x418>
    2bc2:	e677      	b.n	28b4 <__aeabi_dadd+0x108>
    2bc4:	18ba      	adds	r2, r7, r2
    2bc6:	42ba      	cmp	r2, r7
    2bc8:	41bf      	sbcs	r7, r7
    2bca:	1864      	adds	r4, r4, r1
    2bcc:	427f      	negs	r7, r7
    2bce:	19e4      	adds	r4, r4, r7
    2bd0:	0223      	lsls	r3, r4, #8
    2bd2:	d400      	bmi.n	2bd6 <__aeabi_dadd+0x42a>
    2bd4:	e0f2      	b.n	2dbc <__aeabi_dadd+0x610>
    2bd6:	4b7c      	ldr	r3, [pc, #496]	; (2dc8 <__aeabi_dadd+0x61c>)
    2bd8:	0017      	movs	r7, r2
    2bda:	401c      	ands	r4, r3
    2bdc:	0006      	movs	r6, r0
    2bde:	e669      	b.n	28b4 <__aeabi_dadd+0x108>
    2be0:	0020      	movs	r0, r4
    2be2:	4338      	orrs	r0, r7
    2be4:	2e00      	cmp	r6, #0
    2be6:	d1d1      	bne.n	2b8c <__aeabi_dadd+0x3e0>
    2be8:	2800      	cmp	r0, #0
    2bea:	d15b      	bne.n	2ca4 <__aeabi_dadd+0x4f8>
    2bec:	001c      	movs	r4, r3
    2bee:	4314      	orrs	r4, r2
    2bf0:	d100      	bne.n	2bf4 <__aeabi_dadd+0x448>
    2bf2:	e0a8      	b.n	2d46 <__aeabi_dadd+0x59a>
    2bf4:	001c      	movs	r4, r3
    2bf6:	0017      	movs	r7, r2
    2bf8:	46d8      	mov	r8, fp
    2bfa:	e65b      	b.n	28b4 <__aeabi_dadd+0x108>
    2bfc:	0006      	movs	r6, r0
    2bfe:	2400      	movs	r4, #0
    2c00:	2700      	movs	r7, #0
    2c02:	e697      	b.n	2934 <__aeabi_dadd+0x188>
    2c04:	4650      	mov	r0, sl
    2c06:	000b      	movs	r3, r1
    2c08:	3820      	subs	r0, #32
    2c0a:	40c3      	lsrs	r3, r0
    2c0c:	4699      	mov	r9, r3
    2c0e:	4653      	mov	r3, sl
    2c10:	2b20      	cmp	r3, #32
    2c12:	d100      	bne.n	2c16 <__aeabi_dadd+0x46a>
    2c14:	e095      	b.n	2d42 <__aeabi_dadd+0x596>
    2c16:	2340      	movs	r3, #64	; 0x40
    2c18:	4650      	mov	r0, sl
    2c1a:	1a1b      	subs	r3, r3, r0
    2c1c:	4099      	lsls	r1, r3
    2c1e:	430a      	orrs	r2, r1
    2c20:	1e51      	subs	r1, r2, #1
    2c22:	418a      	sbcs	r2, r1
    2c24:	464b      	mov	r3, r9
    2c26:	2100      	movs	r1, #0
    2c28:	431a      	orrs	r2, r3
    2c2a:	e69f      	b.n	296c <__aeabi_dadd+0x1c0>
    2c2c:	2e00      	cmp	r6, #0
    2c2e:	d130      	bne.n	2c92 <__aeabi_dadd+0x4e6>
    2c30:	0026      	movs	r6, r4
    2c32:	433e      	orrs	r6, r7
    2c34:	d067      	beq.n	2d06 <__aeabi_dadd+0x55a>
    2c36:	43db      	mvns	r3, r3
    2c38:	469a      	mov	sl, r3
    2c3a:	2b00      	cmp	r3, #0
    2c3c:	d01c      	beq.n	2c78 <__aeabi_dadd+0x4cc>
    2c3e:	4e61      	ldr	r6, [pc, #388]	; (2dc4 <__aeabi_dadd+0x618>)
    2c40:	42b0      	cmp	r0, r6
    2c42:	d060      	beq.n	2d06 <__aeabi_dadd+0x55a>
    2c44:	4653      	mov	r3, sl
    2c46:	2b38      	cmp	r3, #56	; 0x38
    2c48:	dd00      	ble.n	2c4c <__aeabi_dadd+0x4a0>
    2c4a:	e096      	b.n	2d7a <__aeabi_dadd+0x5ce>
    2c4c:	2b1f      	cmp	r3, #31
    2c4e:	dd00      	ble.n	2c52 <__aeabi_dadd+0x4a6>
    2c50:	e09f      	b.n	2d92 <__aeabi_dadd+0x5e6>
    2c52:	2620      	movs	r6, #32
    2c54:	1af3      	subs	r3, r6, r3
    2c56:	0026      	movs	r6, r4
    2c58:	409e      	lsls	r6, r3
    2c5a:	469c      	mov	ip, r3
    2c5c:	46b3      	mov	fp, r6
    2c5e:	4653      	mov	r3, sl
    2c60:	003e      	movs	r6, r7
    2c62:	40de      	lsrs	r6, r3
    2c64:	0033      	movs	r3, r6
    2c66:	465e      	mov	r6, fp
    2c68:	431e      	orrs	r6, r3
    2c6a:	4663      	mov	r3, ip
    2c6c:	409f      	lsls	r7, r3
    2c6e:	1e7b      	subs	r3, r7, #1
    2c70:	419f      	sbcs	r7, r3
    2c72:	4653      	mov	r3, sl
    2c74:	40dc      	lsrs	r4, r3
    2c76:	4337      	orrs	r7, r6
    2c78:	18bf      	adds	r7, r7, r2
    2c7a:	4297      	cmp	r7, r2
    2c7c:	4192      	sbcs	r2, r2
    2c7e:	1864      	adds	r4, r4, r1
    2c80:	4252      	negs	r2, r2
    2c82:	18a4      	adds	r4, r4, r2
    2c84:	0006      	movs	r6, r0
    2c86:	e678      	b.n	297a <__aeabi_dadd+0x1ce>
    2c88:	4327      	orrs	r7, r4
    2c8a:	1e7c      	subs	r4, r7, #1
    2c8c:	41a7      	sbcs	r7, r4
    2c8e:	2400      	movs	r4, #0
    2c90:	e737      	b.n	2b02 <__aeabi_dadd+0x356>
    2c92:	4e4c      	ldr	r6, [pc, #304]	; (2dc4 <__aeabi_dadd+0x618>)
    2c94:	42b0      	cmp	r0, r6
    2c96:	d036      	beq.n	2d06 <__aeabi_dadd+0x55a>
    2c98:	2680      	movs	r6, #128	; 0x80
    2c9a:	425b      	negs	r3, r3
    2c9c:	0436      	lsls	r6, r6, #16
    2c9e:	469a      	mov	sl, r3
    2ca0:	4334      	orrs	r4, r6
    2ca2:	e7cf      	b.n	2c44 <__aeabi_dadd+0x498>
    2ca4:	0018      	movs	r0, r3
    2ca6:	4310      	orrs	r0, r2
    2ca8:	d100      	bne.n	2cac <__aeabi_dadd+0x500>
    2caa:	e603      	b.n	28b4 <__aeabi_dadd+0x108>
    2cac:	1ab8      	subs	r0, r7, r2
    2cae:	4684      	mov	ip, r0
    2cb0:	4567      	cmp	r7, ip
    2cb2:	41ad      	sbcs	r5, r5
    2cb4:	1ae0      	subs	r0, r4, r3
    2cb6:	426d      	negs	r5, r5
    2cb8:	1b40      	subs	r0, r0, r5
    2cba:	0205      	lsls	r5, r0, #8
    2cbc:	d400      	bmi.n	2cc0 <__aeabi_dadd+0x514>
    2cbe:	e62c      	b.n	291a <__aeabi_dadd+0x16e>
    2cc0:	1bd7      	subs	r7, r2, r7
    2cc2:	42ba      	cmp	r2, r7
    2cc4:	4192      	sbcs	r2, r2
    2cc6:	1b1c      	subs	r4, r3, r4
    2cc8:	4252      	negs	r2, r2
    2cca:	1aa4      	subs	r4, r4, r2
    2ccc:	46d8      	mov	r8, fp
    2cce:	e5f1      	b.n	28b4 <__aeabi_dadd+0x108>
    2cd0:	0018      	movs	r0, r3
    2cd2:	4310      	orrs	r0, r2
    2cd4:	d100      	bne.n	2cd8 <__aeabi_dadd+0x52c>
    2cd6:	e763      	b.n	2ba0 <__aeabi_dadd+0x3f4>
    2cd8:	08f8      	lsrs	r0, r7, #3
    2cda:	0767      	lsls	r7, r4, #29
    2cdc:	4307      	orrs	r7, r0
    2cde:	2080      	movs	r0, #128	; 0x80
    2ce0:	08e4      	lsrs	r4, r4, #3
    2ce2:	0300      	lsls	r0, r0, #12
    2ce4:	4204      	tst	r4, r0
    2ce6:	d008      	beq.n	2cfa <__aeabi_dadd+0x54e>
    2ce8:	08dd      	lsrs	r5, r3, #3
    2cea:	4205      	tst	r5, r0
    2cec:	d105      	bne.n	2cfa <__aeabi_dadd+0x54e>
    2cee:	08d2      	lsrs	r2, r2, #3
    2cf0:	0759      	lsls	r1, r3, #29
    2cf2:	4311      	orrs	r1, r2
    2cf4:	000f      	movs	r7, r1
    2cf6:	002c      	movs	r4, r5
    2cf8:	46d8      	mov	r8, fp
    2cfa:	0f7b      	lsrs	r3, r7, #29
    2cfc:	00e4      	lsls	r4, r4, #3
    2cfe:	431c      	orrs	r4, r3
    2d00:	00ff      	lsls	r7, r7, #3
    2d02:	4e30      	ldr	r6, [pc, #192]	; (2dc4 <__aeabi_dadd+0x618>)
    2d04:	e5d6      	b.n	28b4 <__aeabi_dadd+0x108>
    2d06:	000c      	movs	r4, r1
    2d08:	0017      	movs	r7, r2
    2d0a:	0006      	movs	r6, r0
    2d0c:	e5d2      	b.n	28b4 <__aeabi_dadd+0x108>
    2d0e:	2b00      	cmp	r3, #0
    2d10:	d038      	beq.n	2d84 <__aeabi_dadd+0x5d8>
    2d12:	000b      	movs	r3, r1
    2d14:	4313      	orrs	r3, r2
    2d16:	d100      	bne.n	2d1a <__aeabi_dadd+0x56e>
    2d18:	e742      	b.n	2ba0 <__aeabi_dadd+0x3f4>
    2d1a:	08f8      	lsrs	r0, r7, #3
    2d1c:	0767      	lsls	r7, r4, #29
    2d1e:	4307      	orrs	r7, r0
    2d20:	2080      	movs	r0, #128	; 0x80
    2d22:	08e4      	lsrs	r4, r4, #3
    2d24:	0300      	lsls	r0, r0, #12
    2d26:	4204      	tst	r4, r0
    2d28:	d0e7      	beq.n	2cfa <__aeabi_dadd+0x54e>
    2d2a:	08cb      	lsrs	r3, r1, #3
    2d2c:	4203      	tst	r3, r0
    2d2e:	d1e4      	bne.n	2cfa <__aeabi_dadd+0x54e>
    2d30:	08d2      	lsrs	r2, r2, #3
    2d32:	0749      	lsls	r1, r1, #29
    2d34:	4311      	orrs	r1, r2
    2d36:	000f      	movs	r7, r1
    2d38:	001c      	movs	r4, r3
    2d3a:	e7de      	b.n	2cfa <__aeabi_dadd+0x54e>
    2d3c:	2700      	movs	r7, #0
    2d3e:	2400      	movs	r4, #0
    2d40:	e5d5      	b.n	28ee <__aeabi_dadd+0x142>
    2d42:	2100      	movs	r1, #0
    2d44:	e76b      	b.n	2c1e <__aeabi_dadd+0x472>
    2d46:	2500      	movs	r5, #0
    2d48:	2700      	movs	r7, #0
    2d4a:	e5f3      	b.n	2934 <__aeabi_dadd+0x188>
    2d4c:	464e      	mov	r6, r9
    2d4e:	0025      	movs	r5, r4
    2d50:	3e20      	subs	r6, #32
    2d52:	40f5      	lsrs	r5, r6
    2d54:	464b      	mov	r3, r9
    2d56:	002e      	movs	r6, r5
    2d58:	2b20      	cmp	r3, #32
    2d5a:	d02d      	beq.n	2db8 <__aeabi_dadd+0x60c>
    2d5c:	2540      	movs	r5, #64	; 0x40
    2d5e:	1aed      	subs	r5, r5, r3
    2d60:	40ac      	lsls	r4, r5
    2d62:	4327      	orrs	r7, r4
    2d64:	1e7c      	subs	r4, r7, #1
    2d66:	41a7      	sbcs	r7, r4
    2d68:	2400      	movs	r4, #0
    2d6a:	4337      	orrs	r7, r6
    2d6c:	e6c9      	b.n	2b02 <__aeabi_dadd+0x356>
    2d6e:	2480      	movs	r4, #128	; 0x80
    2d70:	2500      	movs	r5, #0
    2d72:	0324      	lsls	r4, r4, #12
    2d74:	4e13      	ldr	r6, [pc, #76]	; (2dc4 <__aeabi_dadd+0x618>)
    2d76:	2700      	movs	r7, #0
    2d78:	e5dc      	b.n	2934 <__aeabi_dadd+0x188>
    2d7a:	4327      	orrs	r7, r4
    2d7c:	1e7c      	subs	r4, r7, #1
    2d7e:	41a7      	sbcs	r7, r4
    2d80:	2400      	movs	r4, #0
    2d82:	e779      	b.n	2c78 <__aeabi_dadd+0x4cc>
    2d84:	000c      	movs	r4, r1
    2d86:	0017      	movs	r7, r2
    2d88:	4e0e      	ldr	r6, [pc, #56]	; (2dc4 <__aeabi_dadd+0x618>)
    2d8a:	e593      	b.n	28b4 <__aeabi_dadd+0x108>
    2d8c:	000c      	movs	r4, r1
    2d8e:	0017      	movs	r7, r2
    2d90:	e590      	b.n	28b4 <__aeabi_dadd+0x108>
    2d92:	4656      	mov	r6, sl
    2d94:	0023      	movs	r3, r4
    2d96:	3e20      	subs	r6, #32
    2d98:	40f3      	lsrs	r3, r6
    2d9a:	4699      	mov	r9, r3
    2d9c:	4653      	mov	r3, sl
    2d9e:	2b20      	cmp	r3, #32
    2da0:	d00e      	beq.n	2dc0 <__aeabi_dadd+0x614>
    2da2:	2340      	movs	r3, #64	; 0x40
    2da4:	4656      	mov	r6, sl
    2da6:	1b9b      	subs	r3, r3, r6
    2da8:	409c      	lsls	r4, r3
    2daa:	4327      	orrs	r7, r4
    2dac:	1e7c      	subs	r4, r7, #1
    2dae:	41a7      	sbcs	r7, r4
    2db0:	464b      	mov	r3, r9
    2db2:	2400      	movs	r4, #0
    2db4:	431f      	orrs	r7, r3
    2db6:	e75f      	b.n	2c78 <__aeabi_dadd+0x4cc>
    2db8:	2400      	movs	r4, #0
    2dba:	e7d2      	b.n	2d62 <__aeabi_dadd+0x5b6>
    2dbc:	0017      	movs	r7, r2
    2dbe:	e5b2      	b.n	2926 <__aeabi_dadd+0x17a>
    2dc0:	2400      	movs	r4, #0
    2dc2:	e7f2      	b.n	2daa <__aeabi_dadd+0x5fe>
    2dc4:	000007ff 	.word	0x000007ff
    2dc8:	ff7fffff 	.word	0xff7fffff

00002dcc <__aeabi_ddiv>:
    2dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dce:	4657      	mov	r7, sl
    2dd0:	4645      	mov	r5, r8
    2dd2:	46de      	mov	lr, fp
    2dd4:	464e      	mov	r6, r9
    2dd6:	b5e0      	push	{r5, r6, r7, lr}
    2dd8:	004c      	lsls	r4, r1, #1
    2dda:	030e      	lsls	r6, r1, #12
    2ddc:	b087      	sub	sp, #28
    2dde:	4683      	mov	fp, r0
    2de0:	4692      	mov	sl, r2
    2de2:	001d      	movs	r5, r3
    2de4:	4680      	mov	r8, r0
    2de6:	0b36      	lsrs	r6, r6, #12
    2de8:	0d64      	lsrs	r4, r4, #21
    2dea:	0fcf      	lsrs	r7, r1, #31
    2dec:	2c00      	cmp	r4, #0
    2dee:	d04f      	beq.n	2e90 <__aeabi_ddiv+0xc4>
    2df0:	4b6f      	ldr	r3, [pc, #444]	; (2fb0 <__aeabi_ddiv+0x1e4>)
    2df2:	429c      	cmp	r4, r3
    2df4:	d035      	beq.n	2e62 <__aeabi_ddiv+0x96>
    2df6:	2380      	movs	r3, #128	; 0x80
    2df8:	0f42      	lsrs	r2, r0, #29
    2dfa:	041b      	lsls	r3, r3, #16
    2dfc:	00f6      	lsls	r6, r6, #3
    2dfe:	4313      	orrs	r3, r2
    2e00:	4333      	orrs	r3, r6
    2e02:	4699      	mov	r9, r3
    2e04:	00c3      	lsls	r3, r0, #3
    2e06:	4698      	mov	r8, r3
    2e08:	4b6a      	ldr	r3, [pc, #424]	; (2fb4 <__aeabi_ddiv+0x1e8>)
    2e0a:	2600      	movs	r6, #0
    2e0c:	469c      	mov	ip, r3
    2e0e:	2300      	movs	r3, #0
    2e10:	4464      	add	r4, ip
    2e12:	9303      	str	r3, [sp, #12]
    2e14:	032b      	lsls	r3, r5, #12
    2e16:	0b1b      	lsrs	r3, r3, #12
    2e18:	469b      	mov	fp, r3
    2e1a:	006b      	lsls	r3, r5, #1
    2e1c:	0fed      	lsrs	r5, r5, #31
    2e1e:	4650      	mov	r0, sl
    2e20:	0d5b      	lsrs	r3, r3, #21
    2e22:	9501      	str	r5, [sp, #4]
    2e24:	d05e      	beq.n	2ee4 <__aeabi_ddiv+0x118>
    2e26:	4a62      	ldr	r2, [pc, #392]	; (2fb0 <__aeabi_ddiv+0x1e4>)
    2e28:	4293      	cmp	r3, r2
    2e2a:	d053      	beq.n	2ed4 <__aeabi_ddiv+0x108>
    2e2c:	465a      	mov	r2, fp
    2e2e:	00d1      	lsls	r1, r2, #3
    2e30:	2280      	movs	r2, #128	; 0x80
    2e32:	0f40      	lsrs	r0, r0, #29
    2e34:	0412      	lsls	r2, r2, #16
    2e36:	4302      	orrs	r2, r0
    2e38:	430a      	orrs	r2, r1
    2e3a:	4693      	mov	fp, r2
    2e3c:	4652      	mov	r2, sl
    2e3e:	00d1      	lsls	r1, r2, #3
    2e40:	4a5c      	ldr	r2, [pc, #368]	; (2fb4 <__aeabi_ddiv+0x1e8>)
    2e42:	4694      	mov	ip, r2
    2e44:	2200      	movs	r2, #0
    2e46:	4463      	add	r3, ip
    2e48:	0038      	movs	r0, r7
    2e4a:	4068      	eors	r0, r5
    2e4c:	4684      	mov	ip, r0
    2e4e:	9002      	str	r0, [sp, #8]
    2e50:	1ae4      	subs	r4, r4, r3
    2e52:	4316      	orrs	r6, r2
    2e54:	2e0f      	cmp	r6, #15
    2e56:	d900      	bls.n	2e5a <__aeabi_ddiv+0x8e>
    2e58:	e0b4      	b.n	2fc4 <__aeabi_ddiv+0x1f8>
    2e5a:	4b57      	ldr	r3, [pc, #348]	; (2fb8 <__aeabi_ddiv+0x1ec>)
    2e5c:	00b6      	lsls	r6, r6, #2
    2e5e:	599b      	ldr	r3, [r3, r6]
    2e60:	469f      	mov	pc, r3
    2e62:	0003      	movs	r3, r0
    2e64:	4333      	orrs	r3, r6
    2e66:	4699      	mov	r9, r3
    2e68:	d16c      	bne.n	2f44 <__aeabi_ddiv+0x178>
    2e6a:	2300      	movs	r3, #0
    2e6c:	4698      	mov	r8, r3
    2e6e:	3302      	adds	r3, #2
    2e70:	2608      	movs	r6, #8
    2e72:	9303      	str	r3, [sp, #12]
    2e74:	e7ce      	b.n	2e14 <__aeabi_ddiv+0x48>
    2e76:	46cb      	mov	fp, r9
    2e78:	4641      	mov	r1, r8
    2e7a:	9a03      	ldr	r2, [sp, #12]
    2e7c:	9701      	str	r7, [sp, #4]
    2e7e:	2a02      	cmp	r2, #2
    2e80:	d165      	bne.n	2f4e <__aeabi_ddiv+0x182>
    2e82:	9b01      	ldr	r3, [sp, #4]
    2e84:	4c4a      	ldr	r4, [pc, #296]	; (2fb0 <__aeabi_ddiv+0x1e4>)
    2e86:	469c      	mov	ip, r3
    2e88:	2300      	movs	r3, #0
    2e8a:	2200      	movs	r2, #0
    2e8c:	4698      	mov	r8, r3
    2e8e:	e06b      	b.n	2f68 <__aeabi_ddiv+0x19c>
    2e90:	0003      	movs	r3, r0
    2e92:	4333      	orrs	r3, r6
    2e94:	4699      	mov	r9, r3
    2e96:	d04e      	beq.n	2f36 <__aeabi_ddiv+0x16a>
    2e98:	2e00      	cmp	r6, #0
    2e9a:	d100      	bne.n	2e9e <__aeabi_ddiv+0xd2>
    2e9c:	e1bc      	b.n	3218 <__aeabi_ddiv+0x44c>
    2e9e:	0030      	movs	r0, r6
    2ea0:	f001 f8ca 	bl	4038 <__clzsi2>
    2ea4:	0003      	movs	r3, r0
    2ea6:	3b0b      	subs	r3, #11
    2ea8:	2b1c      	cmp	r3, #28
    2eaa:	dd00      	ble.n	2eae <__aeabi_ddiv+0xe2>
    2eac:	e1ac      	b.n	3208 <__aeabi_ddiv+0x43c>
    2eae:	221d      	movs	r2, #29
    2eb0:	1ad3      	subs	r3, r2, r3
    2eb2:	465a      	mov	r2, fp
    2eb4:	0001      	movs	r1, r0
    2eb6:	40da      	lsrs	r2, r3
    2eb8:	3908      	subs	r1, #8
    2eba:	408e      	lsls	r6, r1
    2ebc:	0013      	movs	r3, r2
    2ebe:	4333      	orrs	r3, r6
    2ec0:	4699      	mov	r9, r3
    2ec2:	465b      	mov	r3, fp
    2ec4:	408b      	lsls	r3, r1
    2ec6:	4698      	mov	r8, r3
    2ec8:	2300      	movs	r3, #0
    2eca:	4c3c      	ldr	r4, [pc, #240]	; (2fbc <__aeabi_ddiv+0x1f0>)
    2ecc:	2600      	movs	r6, #0
    2ece:	1a24      	subs	r4, r4, r0
    2ed0:	9303      	str	r3, [sp, #12]
    2ed2:	e79f      	b.n	2e14 <__aeabi_ddiv+0x48>
    2ed4:	4651      	mov	r1, sl
    2ed6:	465a      	mov	r2, fp
    2ed8:	4311      	orrs	r1, r2
    2eda:	d129      	bne.n	2f30 <__aeabi_ddiv+0x164>
    2edc:	2200      	movs	r2, #0
    2ede:	4693      	mov	fp, r2
    2ee0:	3202      	adds	r2, #2
    2ee2:	e7b1      	b.n	2e48 <__aeabi_ddiv+0x7c>
    2ee4:	4659      	mov	r1, fp
    2ee6:	4301      	orrs	r1, r0
    2ee8:	d01e      	beq.n	2f28 <__aeabi_ddiv+0x15c>
    2eea:	465b      	mov	r3, fp
    2eec:	2b00      	cmp	r3, #0
    2eee:	d100      	bne.n	2ef2 <__aeabi_ddiv+0x126>
    2ef0:	e19e      	b.n	3230 <__aeabi_ddiv+0x464>
    2ef2:	4658      	mov	r0, fp
    2ef4:	f001 f8a0 	bl	4038 <__clzsi2>
    2ef8:	0003      	movs	r3, r0
    2efa:	3b0b      	subs	r3, #11
    2efc:	2b1c      	cmp	r3, #28
    2efe:	dd00      	ble.n	2f02 <__aeabi_ddiv+0x136>
    2f00:	e18f      	b.n	3222 <__aeabi_ddiv+0x456>
    2f02:	0002      	movs	r2, r0
    2f04:	4659      	mov	r1, fp
    2f06:	3a08      	subs	r2, #8
    2f08:	4091      	lsls	r1, r2
    2f0a:	468b      	mov	fp, r1
    2f0c:	211d      	movs	r1, #29
    2f0e:	1acb      	subs	r3, r1, r3
    2f10:	4651      	mov	r1, sl
    2f12:	40d9      	lsrs	r1, r3
    2f14:	000b      	movs	r3, r1
    2f16:	4659      	mov	r1, fp
    2f18:	430b      	orrs	r3, r1
    2f1a:	4651      	mov	r1, sl
    2f1c:	469b      	mov	fp, r3
    2f1e:	4091      	lsls	r1, r2
    2f20:	4b26      	ldr	r3, [pc, #152]	; (2fbc <__aeabi_ddiv+0x1f0>)
    2f22:	2200      	movs	r2, #0
    2f24:	1a1b      	subs	r3, r3, r0
    2f26:	e78f      	b.n	2e48 <__aeabi_ddiv+0x7c>
    2f28:	2300      	movs	r3, #0
    2f2a:	2201      	movs	r2, #1
    2f2c:	469b      	mov	fp, r3
    2f2e:	e78b      	b.n	2e48 <__aeabi_ddiv+0x7c>
    2f30:	4651      	mov	r1, sl
    2f32:	2203      	movs	r2, #3
    2f34:	e788      	b.n	2e48 <__aeabi_ddiv+0x7c>
    2f36:	2300      	movs	r3, #0
    2f38:	4698      	mov	r8, r3
    2f3a:	3301      	adds	r3, #1
    2f3c:	2604      	movs	r6, #4
    2f3e:	2400      	movs	r4, #0
    2f40:	9303      	str	r3, [sp, #12]
    2f42:	e767      	b.n	2e14 <__aeabi_ddiv+0x48>
    2f44:	2303      	movs	r3, #3
    2f46:	46b1      	mov	r9, r6
    2f48:	9303      	str	r3, [sp, #12]
    2f4a:	260c      	movs	r6, #12
    2f4c:	e762      	b.n	2e14 <__aeabi_ddiv+0x48>
    2f4e:	2a03      	cmp	r2, #3
    2f50:	d100      	bne.n	2f54 <__aeabi_ddiv+0x188>
    2f52:	e25c      	b.n	340e <__aeabi_ddiv+0x642>
    2f54:	9b01      	ldr	r3, [sp, #4]
    2f56:	2a01      	cmp	r2, #1
    2f58:	d000      	beq.n	2f5c <__aeabi_ddiv+0x190>
    2f5a:	e1e4      	b.n	3326 <__aeabi_ddiv+0x55a>
    2f5c:	4013      	ands	r3, r2
    2f5e:	469c      	mov	ip, r3
    2f60:	2300      	movs	r3, #0
    2f62:	2400      	movs	r4, #0
    2f64:	2200      	movs	r2, #0
    2f66:	4698      	mov	r8, r3
    2f68:	2100      	movs	r1, #0
    2f6a:	0312      	lsls	r2, r2, #12
    2f6c:	0b13      	lsrs	r3, r2, #12
    2f6e:	0d0a      	lsrs	r2, r1, #20
    2f70:	0512      	lsls	r2, r2, #20
    2f72:	431a      	orrs	r2, r3
    2f74:	0523      	lsls	r3, r4, #20
    2f76:	4c12      	ldr	r4, [pc, #72]	; (2fc0 <__aeabi_ddiv+0x1f4>)
    2f78:	4640      	mov	r0, r8
    2f7a:	4022      	ands	r2, r4
    2f7c:	4313      	orrs	r3, r2
    2f7e:	4662      	mov	r2, ip
    2f80:	005b      	lsls	r3, r3, #1
    2f82:	07d2      	lsls	r2, r2, #31
    2f84:	085b      	lsrs	r3, r3, #1
    2f86:	4313      	orrs	r3, r2
    2f88:	0019      	movs	r1, r3
    2f8a:	b007      	add	sp, #28
    2f8c:	bc3c      	pop	{r2, r3, r4, r5}
    2f8e:	4690      	mov	r8, r2
    2f90:	4699      	mov	r9, r3
    2f92:	46a2      	mov	sl, r4
    2f94:	46ab      	mov	fp, r5
    2f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f98:	2300      	movs	r3, #0
    2f9a:	2280      	movs	r2, #128	; 0x80
    2f9c:	469c      	mov	ip, r3
    2f9e:	0312      	lsls	r2, r2, #12
    2fa0:	4698      	mov	r8, r3
    2fa2:	4c03      	ldr	r4, [pc, #12]	; (2fb0 <__aeabi_ddiv+0x1e4>)
    2fa4:	e7e0      	b.n	2f68 <__aeabi_ddiv+0x19c>
    2fa6:	2300      	movs	r3, #0
    2fa8:	4c01      	ldr	r4, [pc, #4]	; (2fb0 <__aeabi_ddiv+0x1e4>)
    2faa:	2200      	movs	r2, #0
    2fac:	4698      	mov	r8, r3
    2fae:	e7db      	b.n	2f68 <__aeabi_ddiv+0x19c>
    2fb0:	000007ff 	.word	0x000007ff
    2fb4:	fffffc01 	.word	0xfffffc01
    2fb8:	00004bc0 	.word	0x00004bc0
    2fbc:	fffffc0d 	.word	0xfffffc0d
    2fc0:	800fffff 	.word	0x800fffff
    2fc4:	45d9      	cmp	r9, fp
    2fc6:	d900      	bls.n	2fca <__aeabi_ddiv+0x1fe>
    2fc8:	e139      	b.n	323e <__aeabi_ddiv+0x472>
    2fca:	d100      	bne.n	2fce <__aeabi_ddiv+0x202>
    2fcc:	e134      	b.n	3238 <__aeabi_ddiv+0x46c>
    2fce:	2300      	movs	r3, #0
    2fd0:	4646      	mov	r6, r8
    2fd2:	464d      	mov	r5, r9
    2fd4:	469a      	mov	sl, r3
    2fd6:	3c01      	subs	r4, #1
    2fd8:	465b      	mov	r3, fp
    2fda:	0e0a      	lsrs	r2, r1, #24
    2fdc:	021b      	lsls	r3, r3, #8
    2fde:	431a      	orrs	r2, r3
    2fe0:	020b      	lsls	r3, r1, #8
    2fe2:	0c17      	lsrs	r7, r2, #16
    2fe4:	9303      	str	r3, [sp, #12]
    2fe6:	0413      	lsls	r3, r2, #16
    2fe8:	0c1b      	lsrs	r3, r3, #16
    2fea:	0039      	movs	r1, r7
    2fec:	0028      	movs	r0, r5
    2fee:	4690      	mov	r8, r2
    2ff0:	9301      	str	r3, [sp, #4]
    2ff2:	f7ff fb25 	bl	2640 <__udivsi3>
    2ff6:	0002      	movs	r2, r0
    2ff8:	9b01      	ldr	r3, [sp, #4]
    2ffa:	4683      	mov	fp, r0
    2ffc:	435a      	muls	r2, r3
    2ffe:	0028      	movs	r0, r5
    3000:	0039      	movs	r1, r7
    3002:	4691      	mov	r9, r2
    3004:	f7ff fba2 	bl	274c <__aeabi_uidivmod>
    3008:	0c35      	lsrs	r5, r6, #16
    300a:	0409      	lsls	r1, r1, #16
    300c:	430d      	orrs	r5, r1
    300e:	45a9      	cmp	r9, r5
    3010:	d90d      	bls.n	302e <__aeabi_ddiv+0x262>
    3012:	465b      	mov	r3, fp
    3014:	4445      	add	r5, r8
    3016:	3b01      	subs	r3, #1
    3018:	45a8      	cmp	r8, r5
    301a:	d900      	bls.n	301e <__aeabi_ddiv+0x252>
    301c:	e13a      	b.n	3294 <__aeabi_ddiv+0x4c8>
    301e:	45a9      	cmp	r9, r5
    3020:	d800      	bhi.n	3024 <__aeabi_ddiv+0x258>
    3022:	e137      	b.n	3294 <__aeabi_ddiv+0x4c8>
    3024:	2302      	movs	r3, #2
    3026:	425b      	negs	r3, r3
    3028:	469c      	mov	ip, r3
    302a:	4445      	add	r5, r8
    302c:	44e3      	add	fp, ip
    302e:	464b      	mov	r3, r9
    3030:	1aeb      	subs	r3, r5, r3
    3032:	0039      	movs	r1, r7
    3034:	0018      	movs	r0, r3
    3036:	9304      	str	r3, [sp, #16]
    3038:	f7ff fb02 	bl	2640 <__udivsi3>
    303c:	9b01      	ldr	r3, [sp, #4]
    303e:	0005      	movs	r5, r0
    3040:	4343      	muls	r3, r0
    3042:	0039      	movs	r1, r7
    3044:	9804      	ldr	r0, [sp, #16]
    3046:	4699      	mov	r9, r3
    3048:	f7ff fb80 	bl	274c <__aeabi_uidivmod>
    304c:	0433      	lsls	r3, r6, #16
    304e:	0409      	lsls	r1, r1, #16
    3050:	0c1b      	lsrs	r3, r3, #16
    3052:	430b      	orrs	r3, r1
    3054:	4599      	cmp	r9, r3
    3056:	d909      	bls.n	306c <__aeabi_ddiv+0x2a0>
    3058:	4443      	add	r3, r8
    305a:	1e6a      	subs	r2, r5, #1
    305c:	4598      	cmp	r8, r3
    305e:	d900      	bls.n	3062 <__aeabi_ddiv+0x296>
    3060:	e11a      	b.n	3298 <__aeabi_ddiv+0x4cc>
    3062:	4599      	cmp	r9, r3
    3064:	d800      	bhi.n	3068 <__aeabi_ddiv+0x29c>
    3066:	e117      	b.n	3298 <__aeabi_ddiv+0x4cc>
    3068:	3d02      	subs	r5, #2
    306a:	4443      	add	r3, r8
    306c:	464a      	mov	r2, r9
    306e:	1a9b      	subs	r3, r3, r2
    3070:	465a      	mov	r2, fp
    3072:	0412      	lsls	r2, r2, #16
    3074:	432a      	orrs	r2, r5
    3076:	9903      	ldr	r1, [sp, #12]
    3078:	4693      	mov	fp, r2
    307a:	0c10      	lsrs	r0, r2, #16
    307c:	0c0a      	lsrs	r2, r1, #16
    307e:	4691      	mov	r9, r2
    3080:	0409      	lsls	r1, r1, #16
    3082:	465a      	mov	r2, fp
    3084:	0c09      	lsrs	r1, r1, #16
    3086:	464e      	mov	r6, r9
    3088:	000d      	movs	r5, r1
    308a:	0412      	lsls	r2, r2, #16
    308c:	0c12      	lsrs	r2, r2, #16
    308e:	4345      	muls	r5, r0
    3090:	9105      	str	r1, [sp, #20]
    3092:	4351      	muls	r1, r2
    3094:	4372      	muls	r2, r6
    3096:	4370      	muls	r0, r6
    3098:	1952      	adds	r2, r2, r5
    309a:	0c0e      	lsrs	r6, r1, #16
    309c:	18b2      	adds	r2, r6, r2
    309e:	4295      	cmp	r5, r2
    30a0:	d903      	bls.n	30aa <__aeabi_ddiv+0x2de>
    30a2:	2580      	movs	r5, #128	; 0x80
    30a4:	026d      	lsls	r5, r5, #9
    30a6:	46ac      	mov	ip, r5
    30a8:	4460      	add	r0, ip
    30aa:	0c15      	lsrs	r5, r2, #16
    30ac:	0409      	lsls	r1, r1, #16
    30ae:	0412      	lsls	r2, r2, #16
    30b0:	0c09      	lsrs	r1, r1, #16
    30b2:	1828      	adds	r0, r5, r0
    30b4:	1852      	adds	r2, r2, r1
    30b6:	4283      	cmp	r3, r0
    30b8:	d200      	bcs.n	30bc <__aeabi_ddiv+0x2f0>
    30ba:	e0ce      	b.n	325a <__aeabi_ddiv+0x48e>
    30bc:	d100      	bne.n	30c0 <__aeabi_ddiv+0x2f4>
    30be:	e0c8      	b.n	3252 <__aeabi_ddiv+0x486>
    30c0:	1a1d      	subs	r5, r3, r0
    30c2:	4653      	mov	r3, sl
    30c4:	1a9e      	subs	r6, r3, r2
    30c6:	45b2      	cmp	sl, r6
    30c8:	4192      	sbcs	r2, r2
    30ca:	4252      	negs	r2, r2
    30cc:	1aab      	subs	r3, r5, r2
    30ce:	469a      	mov	sl, r3
    30d0:	4598      	cmp	r8, r3
    30d2:	d100      	bne.n	30d6 <__aeabi_ddiv+0x30a>
    30d4:	e117      	b.n	3306 <__aeabi_ddiv+0x53a>
    30d6:	0039      	movs	r1, r7
    30d8:	0018      	movs	r0, r3
    30da:	f7ff fab1 	bl	2640 <__udivsi3>
    30de:	9b01      	ldr	r3, [sp, #4]
    30e0:	0005      	movs	r5, r0
    30e2:	4343      	muls	r3, r0
    30e4:	0039      	movs	r1, r7
    30e6:	4650      	mov	r0, sl
    30e8:	9304      	str	r3, [sp, #16]
    30ea:	f7ff fb2f 	bl	274c <__aeabi_uidivmod>
    30ee:	9804      	ldr	r0, [sp, #16]
    30f0:	040b      	lsls	r3, r1, #16
    30f2:	0c31      	lsrs	r1, r6, #16
    30f4:	4319      	orrs	r1, r3
    30f6:	4288      	cmp	r0, r1
    30f8:	d909      	bls.n	310e <__aeabi_ddiv+0x342>
    30fa:	4441      	add	r1, r8
    30fc:	1e6b      	subs	r3, r5, #1
    30fe:	4588      	cmp	r8, r1
    3100:	d900      	bls.n	3104 <__aeabi_ddiv+0x338>
    3102:	e107      	b.n	3314 <__aeabi_ddiv+0x548>
    3104:	4288      	cmp	r0, r1
    3106:	d800      	bhi.n	310a <__aeabi_ddiv+0x33e>
    3108:	e104      	b.n	3314 <__aeabi_ddiv+0x548>
    310a:	3d02      	subs	r5, #2
    310c:	4441      	add	r1, r8
    310e:	9b04      	ldr	r3, [sp, #16]
    3110:	1acb      	subs	r3, r1, r3
    3112:	0018      	movs	r0, r3
    3114:	0039      	movs	r1, r7
    3116:	9304      	str	r3, [sp, #16]
    3118:	f7ff fa92 	bl	2640 <__udivsi3>
    311c:	9b01      	ldr	r3, [sp, #4]
    311e:	4682      	mov	sl, r0
    3120:	4343      	muls	r3, r0
    3122:	0039      	movs	r1, r7
    3124:	9804      	ldr	r0, [sp, #16]
    3126:	9301      	str	r3, [sp, #4]
    3128:	f7ff fb10 	bl	274c <__aeabi_uidivmod>
    312c:	9801      	ldr	r0, [sp, #4]
    312e:	040b      	lsls	r3, r1, #16
    3130:	0431      	lsls	r1, r6, #16
    3132:	0c09      	lsrs	r1, r1, #16
    3134:	4319      	orrs	r1, r3
    3136:	4288      	cmp	r0, r1
    3138:	d90d      	bls.n	3156 <__aeabi_ddiv+0x38a>
    313a:	4653      	mov	r3, sl
    313c:	4441      	add	r1, r8
    313e:	3b01      	subs	r3, #1
    3140:	4588      	cmp	r8, r1
    3142:	d900      	bls.n	3146 <__aeabi_ddiv+0x37a>
    3144:	e0e8      	b.n	3318 <__aeabi_ddiv+0x54c>
    3146:	4288      	cmp	r0, r1
    3148:	d800      	bhi.n	314c <__aeabi_ddiv+0x380>
    314a:	e0e5      	b.n	3318 <__aeabi_ddiv+0x54c>
    314c:	2302      	movs	r3, #2
    314e:	425b      	negs	r3, r3
    3150:	469c      	mov	ip, r3
    3152:	4441      	add	r1, r8
    3154:	44e2      	add	sl, ip
    3156:	9b01      	ldr	r3, [sp, #4]
    3158:	042d      	lsls	r5, r5, #16
    315a:	1ace      	subs	r6, r1, r3
    315c:	4651      	mov	r1, sl
    315e:	4329      	orrs	r1, r5
    3160:	9d05      	ldr	r5, [sp, #20]
    3162:	464f      	mov	r7, r9
    3164:	002a      	movs	r2, r5
    3166:	040b      	lsls	r3, r1, #16
    3168:	0c08      	lsrs	r0, r1, #16
    316a:	0c1b      	lsrs	r3, r3, #16
    316c:	435a      	muls	r2, r3
    316e:	4345      	muls	r5, r0
    3170:	437b      	muls	r3, r7
    3172:	4378      	muls	r0, r7
    3174:	195b      	adds	r3, r3, r5
    3176:	0c17      	lsrs	r7, r2, #16
    3178:	18fb      	adds	r3, r7, r3
    317a:	429d      	cmp	r5, r3
    317c:	d903      	bls.n	3186 <__aeabi_ddiv+0x3ba>
    317e:	2580      	movs	r5, #128	; 0x80
    3180:	026d      	lsls	r5, r5, #9
    3182:	46ac      	mov	ip, r5
    3184:	4460      	add	r0, ip
    3186:	0c1d      	lsrs	r5, r3, #16
    3188:	0412      	lsls	r2, r2, #16
    318a:	041b      	lsls	r3, r3, #16
    318c:	0c12      	lsrs	r2, r2, #16
    318e:	1828      	adds	r0, r5, r0
    3190:	189b      	adds	r3, r3, r2
    3192:	4286      	cmp	r6, r0
    3194:	d200      	bcs.n	3198 <__aeabi_ddiv+0x3cc>
    3196:	e093      	b.n	32c0 <__aeabi_ddiv+0x4f4>
    3198:	d100      	bne.n	319c <__aeabi_ddiv+0x3d0>
    319a:	e08e      	b.n	32ba <__aeabi_ddiv+0x4ee>
    319c:	2301      	movs	r3, #1
    319e:	4319      	orrs	r1, r3
    31a0:	4ba0      	ldr	r3, [pc, #640]	; (3424 <__aeabi_ddiv+0x658>)
    31a2:	18e3      	adds	r3, r4, r3
    31a4:	2b00      	cmp	r3, #0
    31a6:	dc00      	bgt.n	31aa <__aeabi_ddiv+0x3de>
    31a8:	e099      	b.n	32de <__aeabi_ddiv+0x512>
    31aa:	074a      	lsls	r2, r1, #29
    31ac:	d000      	beq.n	31b0 <__aeabi_ddiv+0x3e4>
    31ae:	e09e      	b.n	32ee <__aeabi_ddiv+0x522>
    31b0:	465a      	mov	r2, fp
    31b2:	01d2      	lsls	r2, r2, #7
    31b4:	d506      	bpl.n	31c4 <__aeabi_ddiv+0x3f8>
    31b6:	465a      	mov	r2, fp
    31b8:	4b9b      	ldr	r3, [pc, #620]	; (3428 <__aeabi_ddiv+0x65c>)
    31ba:	401a      	ands	r2, r3
    31bc:	2380      	movs	r3, #128	; 0x80
    31be:	4693      	mov	fp, r2
    31c0:	00db      	lsls	r3, r3, #3
    31c2:	18e3      	adds	r3, r4, r3
    31c4:	4a99      	ldr	r2, [pc, #612]	; (342c <__aeabi_ddiv+0x660>)
    31c6:	4293      	cmp	r3, r2
    31c8:	dd68      	ble.n	329c <__aeabi_ddiv+0x4d0>
    31ca:	2301      	movs	r3, #1
    31cc:	9a02      	ldr	r2, [sp, #8]
    31ce:	4c98      	ldr	r4, [pc, #608]	; (3430 <__aeabi_ddiv+0x664>)
    31d0:	401a      	ands	r2, r3
    31d2:	2300      	movs	r3, #0
    31d4:	4694      	mov	ip, r2
    31d6:	4698      	mov	r8, r3
    31d8:	2200      	movs	r2, #0
    31da:	e6c5      	b.n	2f68 <__aeabi_ddiv+0x19c>
    31dc:	2280      	movs	r2, #128	; 0x80
    31de:	464b      	mov	r3, r9
    31e0:	0312      	lsls	r2, r2, #12
    31e2:	4213      	tst	r3, r2
    31e4:	d00a      	beq.n	31fc <__aeabi_ddiv+0x430>
    31e6:	465b      	mov	r3, fp
    31e8:	4213      	tst	r3, r2
    31ea:	d106      	bne.n	31fa <__aeabi_ddiv+0x42e>
    31ec:	431a      	orrs	r2, r3
    31ee:	0312      	lsls	r2, r2, #12
    31f0:	0b12      	lsrs	r2, r2, #12
    31f2:	46ac      	mov	ip, r5
    31f4:	4688      	mov	r8, r1
    31f6:	4c8e      	ldr	r4, [pc, #568]	; (3430 <__aeabi_ddiv+0x664>)
    31f8:	e6b6      	b.n	2f68 <__aeabi_ddiv+0x19c>
    31fa:	464b      	mov	r3, r9
    31fc:	431a      	orrs	r2, r3
    31fe:	0312      	lsls	r2, r2, #12
    3200:	0b12      	lsrs	r2, r2, #12
    3202:	46bc      	mov	ip, r7
    3204:	4c8a      	ldr	r4, [pc, #552]	; (3430 <__aeabi_ddiv+0x664>)
    3206:	e6af      	b.n	2f68 <__aeabi_ddiv+0x19c>
    3208:	0003      	movs	r3, r0
    320a:	465a      	mov	r2, fp
    320c:	3b28      	subs	r3, #40	; 0x28
    320e:	409a      	lsls	r2, r3
    3210:	2300      	movs	r3, #0
    3212:	4691      	mov	r9, r2
    3214:	4698      	mov	r8, r3
    3216:	e657      	b.n	2ec8 <__aeabi_ddiv+0xfc>
    3218:	4658      	mov	r0, fp
    321a:	f000 ff0d 	bl	4038 <__clzsi2>
    321e:	3020      	adds	r0, #32
    3220:	e640      	b.n	2ea4 <__aeabi_ddiv+0xd8>
    3222:	0003      	movs	r3, r0
    3224:	4652      	mov	r2, sl
    3226:	3b28      	subs	r3, #40	; 0x28
    3228:	409a      	lsls	r2, r3
    322a:	2100      	movs	r1, #0
    322c:	4693      	mov	fp, r2
    322e:	e677      	b.n	2f20 <__aeabi_ddiv+0x154>
    3230:	f000 ff02 	bl	4038 <__clzsi2>
    3234:	3020      	adds	r0, #32
    3236:	e65f      	b.n	2ef8 <__aeabi_ddiv+0x12c>
    3238:	4588      	cmp	r8, r1
    323a:	d200      	bcs.n	323e <__aeabi_ddiv+0x472>
    323c:	e6c7      	b.n	2fce <__aeabi_ddiv+0x202>
    323e:	464b      	mov	r3, r9
    3240:	07de      	lsls	r6, r3, #31
    3242:	085d      	lsrs	r5, r3, #1
    3244:	4643      	mov	r3, r8
    3246:	085b      	lsrs	r3, r3, #1
    3248:	431e      	orrs	r6, r3
    324a:	4643      	mov	r3, r8
    324c:	07db      	lsls	r3, r3, #31
    324e:	469a      	mov	sl, r3
    3250:	e6c2      	b.n	2fd8 <__aeabi_ddiv+0x20c>
    3252:	2500      	movs	r5, #0
    3254:	4592      	cmp	sl, r2
    3256:	d300      	bcc.n	325a <__aeabi_ddiv+0x48e>
    3258:	e733      	b.n	30c2 <__aeabi_ddiv+0x2f6>
    325a:	9e03      	ldr	r6, [sp, #12]
    325c:	4659      	mov	r1, fp
    325e:	46b4      	mov	ip, r6
    3260:	44e2      	add	sl, ip
    3262:	45b2      	cmp	sl, r6
    3264:	41ad      	sbcs	r5, r5
    3266:	426d      	negs	r5, r5
    3268:	4445      	add	r5, r8
    326a:	18eb      	adds	r3, r5, r3
    326c:	3901      	subs	r1, #1
    326e:	4598      	cmp	r8, r3
    3270:	d207      	bcs.n	3282 <__aeabi_ddiv+0x4b6>
    3272:	4298      	cmp	r0, r3
    3274:	d900      	bls.n	3278 <__aeabi_ddiv+0x4ac>
    3276:	e07f      	b.n	3378 <__aeabi_ddiv+0x5ac>
    3278:	d100      	bne.n	327c <__aeabi_ddiv+0x4b0>
    327a:	e0bc      	b.n	33f6 <__aeabi_ddiv+0x62a>
    327c:	1a1d      	subs	r5, r3, r0
    327e:	468b      	mov	fp, r1
    3280:	e71f      	b.n	30c2 <__aeabi_ddiv+0x2f6>
    3282:	4598      	cmp	r8, r3
    3284:	d1fa      	bne.n	327c <__aeabi_ddiv+0x4b0>
    3286:	9d03      	ldr	r5, [sp, #12]
    3288:	4555      	cmp	r5, sl
    328a:	d9f2      	bls.n	3272 <__aeabi_ddiv+0x4a6>
    328c:	4643      	mov	r3, r8
    328e:	468b      	mov	fp, r1
    3290:	1a1d      	subs	r5, r3, r0
    3292:	e716      	b.n	30c2 <__aeabi_ddiv+0x2f6>
    3294:	469b      	mov	fp, r3
    3296:	e6ca      	b.n	302e <__aeabi_ddiv+0x262>
    3298:	0015      	movs	r5, r2
    329a:	e6e7      	b.n	306c <__aeabi_ddiv+0x2a0>
    329c:	465a      	mov	r2, fp
    329e:	08c9      	lsrs	r1, r1, #3
    32a0:	0752      	lsls	r2, r2, #29
    32a2:	430a      	orrs	r2, r1
    32a4:	055b      	lsls	r3, r3, #21
    32a6:	4690      	mov	r8, r2
    32a8:	0d5c      	lsrs	r4, r3, #21
    32aa:	465a      	mov	r2, fp
    32ac:	2301      	movs	r3, #1
    32ae:	9902      	ldr	r1, [sp, #8]
    32b0:	0252      	lsls	r2, r2, #9
    32b2:	4019      	ands	r1, r3
    32b4:	0b12      	lsrs	r2, r2, #12
    32b6:	468c      	mov	ip, r1
    32b8:	e656      	b.n	2f68 <__aeabi_ddiv+0x19c>
    32ba:	2b00      	cmp	r3, #0
    32bc:	d100      	bne.n	32c0 <__aeabi_ddiv+0x4f4>
    32be:	e76f      	b.n	31a0 <__aeabi_ddiv+0x3d4>
    32c0:	4446      	add	r6, r8
    32c2:	1e4a      	subs	r2, r1, #1
    32c4:	45b0      	cmp	r8, r6
    32c6:	d929      	bls.n	331c <__aeabi_ddiv+0x550>
    32c8:	0011      	movs	r1, r2
    32ca:	4286      	cmp	r6, r0
    32cc:	d000      	beq.n	32d0 <__aeabi_ddiv+0x504>
    32ce:	e765      	b.n	319c <__aeabi_ddiv+0x3d0>
    32d0:	9a03      	ldr	r2, [sp, #12]
    32d2:	4293      	cmp	r3, r2
    32d4:	d000      	beq.n	32d8 <__aeabi_ddiv+0x50c>
    32d6:	e761      	b.n	319c <__aeabi_ddiv+0x3d0>
    32d8:	e762      	b.n	31a0 <__aeabi_ddiv+0x3d4>
    32da:	2101      	movs	r1, #1
    32dc:	4249      	negs	r1, r1
    32de:	2001      	movs	r0, #1
    32e0:	1ac2      	subs	r2, r0, r3
    32e2:	2a38      	cmp	r2, #56	; 0x38
    32e4:	dd21      	ble.n	332a <__aeabi_ddiv+0x55e>
    32e6:	9b02      	ldr	r3, [sp, #8]
    32e8:	4003      	ands	r3, r0
    32ea:	469c      	mov	ip, r3
    32ec:	e638      	b.n	2f60 <__aeabi_ddiv+0x194>
    32ee:	220f      	movs	r2, #15
    32f0:	400a      	ands	r2, r1
    32f2:	2a04      	cmp	r2, #4
    32f4:	d100      	bne.n	32f8 <__aeabi_ddiv+0x52c>
    32f6:	e75b      	b.n	31b0 <__aeabi_ddiv+0x3e4>
    32f8:	000a      	movs	r2, r1
    32fa:	1d11      	adds	r1, r2, #4
    32fc:	4291      	cmp	r1, r2
    32fe:	4192      	sbcs	r2, r2
    3300:	4252      	negs	r2, r2
    3302:	4493      	add	fp, r2
    3304:	e754      	b.n	31b0 <__aeabi_ddiv+0x3e4>
    3306:	4b47      	ldr	r3, [pc, #284]	; (3424 <__aeabi_ddiv+0x658>)
    3308:	18e3      	adds	r3, r4, r3
    330a:	2b00      	cmp	r3, #0
    330c:	dde5      	ble.n	32da <__aeabi_ddiv+0x50e>
    330e:	2201      	movs	r2, #1
    3310:	4252      	negs	r2, r2
    3312:	e7f2      	b.n	32fa <__aeabi_ddiv+0x52e>
    3314:	001d      	movs	r5, r3
    3316:	e6fa      	b.n	310e <__aeabi_ddiv+0x342>
    3318:	469a      	mov	sl, r3
    331a:	e71c      	b.n	3156 <__aeabi_ddiv+0x38a>
    331c:	42b0      	cmp	r0, r6
    331e:	d839      	bhi.n	3394 <__aeabi_ddiv+0x5c8>
    3320:	d06e      	beq.n	3400 <__aeabi_ddiv+0x634>
    3322:	0011      	movs	r1, r2
    3324:	e73a      	b.n	319c <__aeabi_ddiv+0x3d0>
    3326:	9302      	str	r3, [sp, #8]
    3328:	e73a      	b.n	31a0 <__aeabi_ddiv+0x3d4>
    332a:	2a1f      	cmp	r2, #31
    332c:	dc3c      	bgt.n	33a8 <__aeabi_ddiv+0x5dc>
    332e:	2320      	movs	r3, #32
    3330:	1a9b      	subs	r3, r3, r2
    3332:	000c      	movs	r4, r1
    3334:	4658      	mov	r0, fp
    3336:	4099      	lsls	r1, r3
    3338:	4098      	lsls	r0, r3
    333a:	1e4b      	subs	r3, r1, #1
    333c:	4199      	sbcs	r1, r3
    333e:	465b      	mov	r3, fp
    3340:	40d4      	lsrs	r4, r2
    3342:	40d3      	lsrs	r3, r2
    3344:	4320      	orrs	r0, r4
    3346:	4308      	orrs	r0, r1
    3348:	001a      	movs	r2, r3
    334a:	0743      	lsls	r3, r0, #29
    334c:	d009      	beq.n	3362 <__aeabi_ddiv+0x596>
    334e:	230f      	movs	r3, #15
    3350:	4003      	ands	r3, r0
    3352:	2b04      	cmp	r3, #4
    3354:	d005      	beq.n	3362 <__aeabi_ddiv+0x596>
    3356:	0001      	movs	r1, r0
    3358:	1d08      	adds	r0, r1, #4
    335a:	4288      	cmp	r0, r1
    335c:	419b      	sbcs	r3, r3
    335e:	425b      	negs	r3, r3
    3360:	18d2      	adds	r2, r2, r3
    3362:	0213      	lsls	r3, r2, #8
    3364:	d53a      	bpl.n	33dc <__aeabi_ddiv+0x610>
    3366:	2301      	movs	r3, #1
    3368:	9a02      	ldr	r2, [sp, #8]
    336a:	2401      	movs	r4, #1
    336c:	401a      	ands	r2, r3
    336e:	2300      	movs	r3, #0
    3370:	4694      	mov	ip, r2
    3372:	4698      	mov	r8, r3
    3374:	2200      	movs	r2, #0
    3376:	e5f7      	b.n	2f68 <__aeabi_ddiv+0x19c>
    3378:	2102      	movs	r1, #2
    337a:	4249      	negs	r1, r1
    337c:	468c      	mov	ip, r1
    337e:	9d03      	ldr	r5, [sp, #12]
    3380:	44e3      	add	fp, ip
    3382:	46ac      	mov	ip, r5
    3384:	44e2      	add	sl, ip
    3386:	45aa      	cmp	sl, r5
    3388:	41ad      	sbcs	r5, r5
    338a:	426d      	negs	r5, r5
    338c:	4445      	add	r5, r8
    338e:	18ed      	adds	r5, r5, r3
    3390:	1a2d      	subs	r5, r5, r0
    3392:	e696      	b.n	30c2 <__aeabi_ddiv+0x2f6>
    3394:	1e8a      	subs	r2, r1, #2
    3396:	9903      	ldr	r1, [sp, #12]
    3398:	004d      	lsls	r5, r1, #1
    339a:	428d      	cmp	r5, r1
    339c:	4189      	sbcs	r1, r1
    339e:	4249      	negs	r1, r1
    33a0:	4441      	add	r1, r8
    33a2:	1876      	adds	r6, r6, r1
    33a4:	9503      	str	r5, [sp, #12]
    33a6:	e78f      	b.n	32c8 <__aeabi_ddiv+0x4fc>
    33a8:	201f      	movs	r0, #31
    33aa:	4240      	negs	r0, r0
    33ac:	1ac3      	subs	r3, r0, r3
    33ae:	4658      	mov	r0, fp
    33b0:	40d8      	lsrs	r0, r3
    33b2:	0003      	movs	r3, r0
    33b4:	2a20      	cmp	r2, #32
    33b6:	d028      	beq.n	340a <__aeabi_ddiv+0x63e>
    33b8:	2040      	movs	r0, #64	; 0x40
    33ba:	465d      	mov	r5, fp
    33bc:	1a82      	subs	r2, r0, r2
    33be:	4095      	lsls	r5, r2
    33c0:	4329      	orrs	r1, r5
    33c2:	1e4a      	subs	r2, r1, #1
    33c4:	4191      	sbcs	r1, r2
    33c6:	4319      	orrs	r1, r3
    33c8:	2307      	movs	r3, #7
    33ca:	2200      	movs	r2, #0
    33cc:	400b      	ands	r3, r1
    33ce:	d009      	beq.n	33e4 <__aeabi_ddiv+0x618>
    33d0:	230f      	movs	r3, #15
    33d2:	2200      	movs	r2, #0
    33d4:	400b      	ands	r3, r1
    33d6:	0008      	movs	r0, r1
    33d8:	2b04      	cmp	r3, #4
    33da:	d1bd      	bne.n	3358 <__aeabi_ddiv+0x58c>
    33dc:	0001      	movs	r1, r0
    33de:	0753      	lsls	r3, r2, #29
    33e0:	0252      	lsls	r2, r2, #9
    33e2:	0b12      	lsrs	r2, r2, #12
    33e4:	08c9      	lsrs	r1, r1, #3
    33e6:	4319      	orrs	r1, r3
    33e8:	2301      	movs	r3, #1
    33ea:	4688      	mov	r8, r1
    33ec:	9902      	ldr	r1, [sp, #8]
    33ee:	2400      	movs	r4, #0
    33f0:	4019      	ands	r1, r3
    33f2:	468c      	mov	ip, r1
    33f4:	e5b8      	b.n	2f68 <__aeabi_ddiv+0x19c>
    33f6:	4552      	cmp	r2, sl
    33f8:	d8be      	bhi.n	3378 <__aeabi_ddiv+0x5ac>
    33fa:	468b      	mov	fp, r1
    33fc:	2500      	movs	r5, #0
    33fe:	e660      	b.n	30c2 <__aeabi_ddiv+0x2f6>
    3400:	9d03      	ldr	r5, [sp, #12]
    3402:	429d      	cmp	r5, r3
    3404:	d3c6      	bcc.n	3394 <__aeabi_ddiv+0x5c8>
    3406:	0011      	movs	r1, r2
    3408:	e762      	b.n	32d0 <__aeabi_ddiv+0x504>
    340a:	2500      	movs	r5, #0
    340c:	e7d8      	b.n	33c0 <__aeabi_ddiv+0x5f4>
    340e:	2280      	movs	r2, #128	; 0x80
    3410:	465b      	mov	r3, fp
    3412:	0312      	lsls	r2, r2, #12
    3414:	431a      	orrs	r2, r3
    3416:	9b01      	ldr	r3, [sp, #4]
    3418:	0312      	lsls	r2, r2, #12
    341a:	0b12      	lsrs	r2, r2, #12
    341c:	469c      	mov	ip, r3
    341e:	4688      	mov	r8, r1
    3420:	4c03      	ldr	r4, [pc, #12]	; (3430 <__aeabi_ddiv+0x664>)
    3422:	e5a1      	b.n	2f68 <__aeabi_ddiv+0x19c>
    3424:	000003ff 	.word	0x000003ff
    3428:	feffffff 	.word	0xfeffffff
    342c:	000007fe 	.word	0x000007fe
    3430:	000007ff 	.word	0x000007ff

00003434 <__aeabi_dmul>:
    3434:	b5f0      	push	{r4, r5, r6, r7, lr}
    3436:	4657      	mov	r7, sl
    3438:	4645      	mov	r5, r8
    343a:	46de      	mov	lr, fp
    343c:	464e      	mov	r6, r9
    343e:	b5e0      	push	{r5, r6, r7, lr}
    3440:	030c      	lsls	r4, r1, #12
    3442:	4698      	mov	r8, r3
    3444:	004e      	lsls	r6, r1, #1
    3446:	0b23      	lsrs	r3, r4, #12
    3448:	b087      	sub	sp, #28
    344a:	0007      	movs	r7, r0
    344c:	4692      	mov	sl, r2
    344e:	469b      	mov	fp, r3
    3450:	0d76      	lsrs	r6, r6, #21
    3452:	0fcd      	lsrs	r5, r1, #31
    3454:	2e00      	cmp	r6, #0
    3456:	d06b      	beq.n	3530 <__aeabi_dmul+0xfc>
    3458:	4b6d      	ldr	r3, [pc, #436]	; (3610 <__aeabi_dmul+0x1dc>)
    345a:	429e      	cmp	r6, r3
    345c:	d035      	beq.n	34ca <__aeabi_dmul+0x96>
    345e:	2480      	movs	r4, #128	; 0x80
    3460:	465b      	mov	r3, fp
    3462:	0f42      	lsrs	r2, r0, #29
    3464:	0424      	lsls	r4, r4, #16
    3466:	00db      	lsls	r3, r3, #3
    3468:	4314      	orrs	r4, r2
    346a:	431c      	orrs	r4, r3
    346c:	00c3      	lsls	r3, r0, #3
    346e:	4699      	mov	r9, r3
    3470:	4b68      	ldr	r3, [pc, #416]	; (3614 <__aeabi_dmul+0x1e0>)
    3472:	46a3      	mov	fp, r4
    3474:	469c      	mov	ip, r3
    3476:	2300      	movs	r3, #0
    3478:	2700      	movs	r7, #0
    347a:	4466      	add	r6, ip
    347c:	9302      	str	r3, [sp, #8]
    347e:	4643      	mov	r3, r8
    3480:	031c      	lsls	r4, r3, #12
    3482:	005a      	lsls	r2, r3, #1
    3484:	0fdb      	lsrs	r3, r3, #31
    3486:	4650      	mov	r0, sl
    3488:	0b24      	lsrs	r4, r4, #12
    348a:	0d52      	lsrs	r2, r2, #21
    348c:	4698      	mov	r8, r3
    348e:	d100      	bne.n	3492 <__aeabi_dmul+0x5e>
    3490:	e076      	b.n	3580 <__aeabi_dmul+0x14c>
    3492:	4b5f      	ldr	r3, [pc, #380]	; (3610 <__aeabi_dmul+0x1dc>)
    3494:	429a      	cmp	r2, r3
    3496:	d06d      	beq.n	3574 <__aeabi_dmul+0x140>
    3498:	2380      	movs	r3, #128	; 0x80
    349a:	0f41      	lsrs	r1, r0, #29
    349c:	041b      	lsls	r3, r3, #16
    349e:	430b      	orrs	r3, r1
    34a0:	495c      	ldr	r1, [pc, #368]	; (3614 <__aeabi_dmul+0x1e0>)
    34a2:	00e4      	lsls	r4, r4, #3
    34a4:	468c      	mov	ip, r1
    34a6:	431c      	orrs	r4, r3
    34a8:	00c3      	lsls	r3, r0, #3
    34aa:	2000      	movs	r0, #0
    34ac:	4462      	add	r2, ip
    34ae:	4641      	mov	r1, r8
    34b0:	18b6      	adds	r6, r6, r2
    34b2:	4069      	eors	r1, r5
    34b4:	1c72      	adds	r2, r6, #1
    34b6:	9101      	str	r1, [sp, #4]
    34b8:	4694      	mov	ip, r2
    34ba:	4307      	orrs	r7, r0
    34bc:	2f0f      	cmp	r7, #15
    34be:	d900      	bls.n	34c2 <__aeabi_dmul+0x8e>
    34c0:	e0b0      	b.n	3624 <__aeabi_dmul+0x1f0>
    34c2:	4a55      	ldr	r2, [pc, #340]	; (3618 <__aeabi_dmul+0x1e4>)
    34c4:	00bf      	lsls	r7, r7, #2
    34c6:	59d2      	ldr	r2, [r2, r7]
    34c8:	4697      	mov	pc, r2
    34ca:	465b      	mov	r3, fp
    34cc:	4303      	orrs	r3, r0
    34ce:	4699      	mov	r9, r3
    34d0:	d000      	beq.n	34d4 <__aeabi_dmul+0xa0>
    34d2:	e087      	b.n	35e4 <__aeabi_dmul+0x1b0>
    34d4:	2300      	movs	r3, #0
    34d6:	469b      	mov	fp, r3
    34d8:	3302      	adds	r3, #2
    34da:	2708      	movs	r7, #8
    34dc:	9302      	str	r3, [sp, #8]
    34de:	e7ce      	b.n	347e <__aeabi_dmul+0x4a>
    34e0:	4642      	mov	r2, r8
    34e2:	9201      	str	r2, [sp, #4]
    34e4:	2802      	cmp	r0, #2
    34e6:	d067      	beq.n	35b8 <__aeabi_dmul+0x184>
    34e8:	2803      	cmp	r0, #3
    34ea:	d100      	bne.n	34ee <__aeabi_dmul+0xba>
    34ec:	e20e      	b.n	390c <__aeabi_dmul+0x4d8>
    34ee:	2801      	cmp	r0, #1
    34f0:	d000      	beq.n	34f4 <__aeabi_dmul+0xc0>
    34f2:	e162      	b.n	37ba <__aeabi_dmul+0x386>
    34f4:	2300      	movs	r3, #0
    34f6:	2400      	movs	r4, #0
    34f8:	2200      	movs	r2, #0
    34fa:	4699      	mov	r9, r3
    34fc:	9901      	ldr	r1, [sp, #4]
    34fe:	4001      	ands	r1, r0
    3500:	b2cd      	uxtb	r5, r1
    3502:	2100      	movs	r1, #0
    3504:	0312      	lsls	r2, r2, #12
    3506:	0d0b      	lsrs	r3, r1, #20
    3508:	0b12      	lsrs	r2, r2, #12
    350a:	051b      	lsls	r3, r3, #20
    350c:	4313      	orrs	r3, r2
    350e:	4a43      	ldr	r2, [pc, #268]	; (361c <__aeabi_dmul+0x1e8>)
    3510:	0524      	lsls	r4, r4, #20
    3512:	4013      	ands	r3, r2
    3514:	431c      	orrs	r4, r3
    3516:	0064      	lsls	r4, r4, #1
    3518:	07ed      	lsls	r5, r5, #31
    351a:	0864      	lsrs	r4, r4, #1
    351c:	432c      	orrs	r4, r5
    351e:	4648      	mov	r0, r9
    3520:	0021      	movs	r1, r4
    3522:	b007      	add	sp, #28
    3524:	bc3c      	pop	{r2, r3, r4, r5}
    3526:	4690      	mov	r8, r2
    3528:	4699      	mov	r9, r3
    352a:	46a2      	mov	sl, r4
    352c:	46ab      	mov	fp, r5
    352e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3530:	4303      	orrs	r3, r0
    3532:	4699      	mov	r9, r3
    3534:	d04f      	beq.n	35d6 <__aeabi_dmul+0x1a2>
    3536:	465b      	mov	r3, fp
    3538:	2b00      	cmp	r3, #0
    353a:	d100      	bne.n	353e <__aeabi_dmul+0x10a>
    353c:	e189      	b.n	3852 <__aeabi_dmul+0x41e>
    353e:	4658      	mov	r0, fp
    3540:	f000 fd7a 	bl	4038 <__clzsi2>
    3544:	0003      	movs	r3, r0
    3546:	3b0b      	subs	r3, #11
    3548:	2b1c      	cmp	r3, #28
    354a:	dd00      	ble.n	354e <__aeabi_dmul+0x11a>
    354c:	e17a      	b.n	3844 <__aeabi_dmul+0x410>
    354e:	221d      	movs	r2, #29
    3550:	1ad3      	subs	r3, r2, r3
    3552:	003a      	movs	r2, r7
    3554:	0001      	movs	r1, r0
    3556:	465c      	mov	r4, fp
    3558:	40da      	lsrs	r2, r3
    355a:	3908      	subs	r1, #8
    355c:	408c      	lsls	r4, r1
    355e:	0013      	movs	r3, r2
    3560:	408f      	lsls	r7, r1
    3562:	4323      	orrs	r3, r4
    3564:	469b      	mov	fp, r3
    3566:	46b9      	mov	r9, r7
    3568:	2300      	movs	r3, #0
    356a:	4e2d      	ldr	r6, [pc, #180]	; (3620 <__aeabi_dmul+0x1ec>)
    356c:	2700      	movs	r7, #0
    356e:	1a36      	subs	r6, r6, r0
    3570:	9302      	str	r3, [sp, #8]
    3572:	e784      	b.n	347e <__aeabi_dmul+0x4a>
    3574:	4653      	mov	r3, sl
    3576:	4323      	orrs	r3, r4
    3578:	d12a      	bne.n	35d0 <__aeabi_dmul+0x19c>
    357a:	2400      	movs	r4, #0
    357c:	2002      	movs	r0, #2
    357e:	e796      	b.n	34ae <__aeabi_dmul+0x7a>
    3580:	4653      	mov	r3, sl
    3582:	4323      	orrs	r3, r4
    3584:	d020      	beq.n	35c8 <__aeabi_dmul+0x194>
    3586:	2c00      	cmp	r4, #0
    3588:	d100      	bne.n	358c <__aeabi_dmul+0x158>
    358a:	e157      	b.n	383c <__aeabi_dmul+0x408>
    358c:	0020      	movs	r0, r4
    358e:	f000 fd53 	bl	4038 <__clzsi2>
    3592:	0003      	movs	r3, r0
    3594:	3b0b      	subs	r3, #11
    3596:	2b1c      	cmp	r3, #28
    3598:	dd00      	ble.n	359c <__aeabi_dmul+0x168>
    359a:	e149      	b.n	3830 <__aeabi_dmul+0x3fc>
    359c:	211d      	movs	r1, #29
    359e:	1acb      	subs	r3, r1, r3
    35a0:	4651      	mov	r1, sl
    35a2:	0002      	movs	r2, r0
    35a4:	40d9      	lsrs	r1, r3
    35a6:	4653      	mov	r3, sl
    35a8:	3a08      	subs	r2, #8
    35aa:	4094      	lsls	r4, r2
    35ac:	4093      	lsls	r3, r2
    35ae:	430c      	orrs	r4, r1
    35b0:	4a1b      	ldr	r2, [pc, #108]	; (3620 <__aeabi_dmul+0x1ec>)
    35b2:	1a12      	subs	r2, r2, r0
    35b4:	2000      	movs	r0, #0
    35b6:	e77a      	b.n	34ae <__aeabi_dmul+0x7a>
    35b8:	2501      	movs	r5, #1
    35ba:	9b01      	ldr	r3, [sp, #4]
    35bc:	4c14      	ldr	r4, [pc, #80]	; (3610 <__aeabi_dmul+0x1dc>)
    35be:	401d      	ands	r5, r3
    35c0:	2300      	movs	r3, #0
    35c2:	2200      	movs	r2, #0
    35c4:	4699      	mov	r9, r3
    35c6:	e79c      	b.n	3502 <__aeabi_dmul+0xce>
    35c8:	2400      	movs	r4, #0
    35ca:	2200      	movs	r2, #0
    35cc:	2001      	movs	r0, #1
    35ce:	e76e      	b.n	34ae <__aeabi_dmul+0x7a>
    35d0:	4653      	mov	r3, sl
    35d2:	2003      	movs	r0, #3
    35d4:	e76b      	b.n	34ae <__aeabi_dmul+0x7a>
    35d6:	2300      	movs	r3, #0
    35d8:	469b      	mov	fp, r3
    35da:	3301      	adds	r3, #1
    35dc:	2704      	movs	r7, #4
    35de:	2600      	movs	r6, #0
    35e0:	9302      	str	r3, [sp, #8]
    35e2:	e74c      	b.n	347e <__aeabi_dmul+0x4a>
    35e4:	2303      	movs	r3, #3
    35e6:	4681      	mov	r9, r0
    35e8:	270c      	movs	r7, #12
    35ea:	9302      	str	r3, [sp, #8]
    35ec:	e747      	b.n	347e <__aeabi_dmul+0x4a>
    35ee:	2280      	movs	r2, #128	; 0x80
    35f0:	2300      	movs	r3, #0
    35f2:	2500      	movs	r5, #0
    35f4:	0312      	lsls	r2, r2, #12
    35f6:	4699      	mov	r9, r3
    35f8:	4c05      	ldr	r4, [pc, #20]	; (3610 <__aeabi_dmul+0x1dc>)
    35fa:	e782      	b.n	3502 <__aeabi_dmul+0xce>
    35fc:	465c      	mov	r4, fp
    35fe:	464b      	mov	r3, r9
    3600:	9802      	ldr	r0, [sp, #8]
    3602:	e76f      	b.n	34e4 <__aeabi_dmul+0xb0>
    3604:	465c      	mov	r4, fp
    3606:	464b      	mov	r3, r9
    3608:	9501      	str	r5, [sp, #4]
    360a:	9802      	ldr	r0, [sp, #8]
    360c:	e76a      	b.n	34e4 <__aeabi_dmul+0xb0>
    360e:	46c0      	nop			; (mov r8, r8)
    3610:	000007ff 	.word	0x000007ff
    3614:	fffffc01 	.word	0xfffffc01
    3618:	00004c00 	.word	0x00004c00
    361c:	800fffff 	.word	0x800fffff
    3620:	fffffc0d 	.word	0xfffffc0d
    3624:	464a      	mov	r2, r9
    3626:	4649      	mov	r1, r9
    3628:	0c17      	lsrs	r7, r2, #16
    362a:	0c1a      	lsrs	r2, r3, #16
    362c:	041b      	lsls	r3, r3, #16
    362e:	0c1b      	lsrs	r3, r3, #16
    3630:	0408      	lsls	r0, r1, #16
    3632:	0019      	movs	r1, r3
    3634:	0c00      	lsrs	r0, r0, #16
    3636:	4341      	muls	r1, r0
    3638:	0015      	movs	r5, r2
    363a:	4688      	mov	r8, r1
    363c:	0019      	movs	r1, r3
    363e:	437d      	muls	r5, r7
    3640:	4379      	muls	r1, r7
    3642:	9503      	str	r5, [sp, #12]
    3644:	4689      	mov	r9, r1
    3646:	0029      	movs	r1, r5
    3648:	0015      	movs	r5, r2
    364a:	4345      	muls	r5, r0
    364c:	444d      	add	r5, r9
    364e:	9502      	str	r5, [sp, #8]
    3650:	4645      	mov	r5, r8
    3652:	0c2d      	lsrs	r5, r5, #16
    3654:	46aa      	mov	sl, r5
    3656:	9d02      	ldr	r5, [sp, #8]
    3658:	4455      	add	r5, sl
    365a:	45a9      	cmp	r9, r5
    365c:	d906      	bls.n	366c <__aeabi_dmul+0x238>
    365e:	468a      	mov	sl, r1
    3660:	2180      	movs	r1, #128	; 0x80
    3662:	0249      	lsls	r1, r1, #9
    3664:	4689      	mov	r9, r1
    3666:	44ca      	add	sl, r9
    3668:	4651      	mov	r1, sl
    366a:	9103      	str	r1, [sp, #12]
    366c:	0c29      	lsrs	r1, r5, #16
    366e:	9104      	str	r1, [sp, #16]
    3670:	4641      	mov	r1, r8
    3672:	0409      	lsls	r1, r1, #16
    3674:	042d      	lsls	r5, r5, #16
    3676:	0c09      	lsrs	r1, r1, #16
    3678:	4688      	mov	r8, r1
    367a:	0029      	movs	r1, r5
    367c:	0c25      	lsrs	r5, r4, #16
    367e:	0424      	lsls	r4, r4, #16
    3680:	4441      	add	r1, r8
    3682:	0c24      	lsrs	r4, r4, #16
    3684:	9105      	str	r1, [sp, #20]
    3686:	0021      	movs	r1, r4
    3688:	4341      	muls	r1, r0
    368a:	4688      	mov	r8, r1
    368c:	0021      	movs	r1, r4
    368e:	4379      	muls	r1, r7
    3690:	468a      	mov	sl, r1
    3692:	4368      	muls	r0, r5
    3694:	4641      	mov	r1, r8
    3696:	4450      	add	r0, sl
    3698:	4681      	mov	r9, r0
    369a:	0c08      	lsrs	r0, r1, #16
    369c:	4448      	add	r0, r9
    369e:	436f      	muls	r7, r5
    36a0:	4582      	cmp	sl, r0
    36a2:	d903      	bls.n	36ac <__aeabi_dmul+0x278>
    36a4:	2180      	movs	r1, #128	; 0x80
    36a6:	0249      	lsls	r1, r1, #9
    36a8:	4689      	mov	r9, r1
    36aa:	444f      	add	r7, r9
    36ac:	0c01      	lsrs	r1, r0, #16
    36ae:	4689      	mov	r9, r1
    36b0:	0039      	movs	r1, r7
    36b2:	4449      	add	r1, r9
    36b4:	9102      	str	r1, [sp, #8]
    36b6:	4641      	mov	r1, r8
    36b8:	040f      	lsls	r7, r1, #16
    36ba:	9904      	ldr	r1, [sp, #16]
    36bc:	0c3f      	lsrs	r7, r7, #16
    36be:	4688      	mov	r8, r1
    36c0:	0400      	lsls	r0, r0, #16
    36c2:	19c0      	adds	r0, r0, r7
    36c4:	4480      	add	r8, r0
    36c6:	4641      	mov	r1, r8
    36c8:	9104      	str	r1, [sp, #16]
    36ca:	4659      	mov	r1, fp
    36cc:	0c0f      	lsrs	r7, r1, #16
    36ce:	0409      	lsls	r1, r1, #16
    36d0:	0c09      	lsrs	r1, r1, #16
    36d2:	4688      	mov	r8, r1
    36d4:	4359      	muls	r1, r3
    36d6:	468a      	mov	sl, r1
    36d8:	0039      	movs	r1, r7
    36da:	4351      	muls	r1, r2
    36dc:	4689      	mov	r9, r1
    36de:	4641      	mov	r1, r8
    36e0:	434a      	muls	r2, r1
    36e2:	4651      	mov	r1, sl
    36e4:	0c09      	lsrs	r1, r1, #16
    36e6:	468b      	mov	fp, r1
    36e8:	437b      	muls	r3, r7
    36ea:	18d2      	adds	r2, r2, r3
    36ec:	445a      	add	r2, fp
    36ee:	4293      	cmp	r3, r2
    36f0:	d903      	bls.n	36fa <__aeabi_dmul+0x2c6>
    36f2:	2380      	movs	r3, #128	; 0x80
    36f4:	025b      	lsls	r3, r3, #9
    36f6:	469b      	mov	fp, r3
    36f8:	44d9      	add	r9, fp
    36fa:	4651      	mov	r1, sl
    36fc:	0409      	lsls	r1, r1, #16
    36fe:	0c09      	lsrs	r1, r1, #16
    3700:	468a      	mov	sl, r1
    3702:	4641      	mov	r1, r8
    3704:	4361      	muls	r1, r4
    3706:	437c      	muls	r4, r7
    3708:	0c13      	lsrs	r3, r2, #16
    370a:	0412      	lsls	r2, r2, #16
    370c:	444b      	add	r3, r9
    370e:	4452      	add	r2, sl
    3710:	46a1      	mov	r9, r4
    3712:	468a      	mov	sl, r1
    3714:	003c      	movs	r4, r7
    3716:	4641      	mov	r1, r8
    3718:	436c      	muls	r4, r5
    371a:	434d      	muls	r5, r1
    371c:	4651      	mov	r1, sl
    371e:	444d      	add	r5, r9
    3720:	0c0f      	lsrs	r7, r1, #16
    3722:	197d      	adds	r5, r7, r5
    3724:	45a9      	cmp	r9, r5
    3726:	d903      	bls.n	3730 <__aeabi_dmul+0x2fc>
    3728:	2180      	movs	r1, #128	; 0x80
    372a:	0249      	lsls	r1, r1, #9
    372c:	4688      	mov	r8, r1
    372e:	4444      	add	r4, r8
    3730:	9f04      	ldr	r7, [sp, #16]
    3732:	9903      	ldr	r1, [sp, #12]
    3734:	46b8      	mov	r8, r7
    3736:	4441      	add	r1, r8
    3738:	468b      	mov	fp, r1
    373a:	4583      	cmp	fp, r0
    373c:	4180      	sbcs	r0, r0
    373e:	4241      	negs	r1, r0
    3740:	4688      	mov	r8, r1
    3742:	4651      	mov	r1, sl
    3744:	0408      	lsls	r0, r1, #16
    3746:	042f      	lsls	r7, r5, #16
    3748:	0c00      	lsrs	r0, r0, #16
    374a:	183f      	adds	r7, r7, r0
    374c:	4658      	mov	r0, fp
    374e:	9902      	ldr	r1, [sp, #8]
    3750:	1810      	adds	r0, r2, r0
    3752:	4689      	mov	r9, r1
    3754:	4290      	cmp	r0, r2
    3756:	4192      	sbcs	r2, r2
    3758:	444f      	add	r7, r9
    375a:	46ba      	mov	sl, r7
    375c:	4252      	negs	r2, r2
    375e:	4699      	mov	r9, r3
    3760:	4693      	mov	fp, r2
    3762:	44c2      	add	sl, r8
    3764:	44d1      	add	r9, sl
    3766:	44cb      	add	fp, r9
    3768:	428f      	cmp	r7, r1
    376a:	41bf      	sbcs	r7, r7
    376c:	45c2      	cmp	sl, r8
    376e:	4189      	sbcs	r1, r1
    3770:	4599      	cmp	r9, r3
    3772:	419b      	sbcs	r3, r3
    3774:	4593      	cmp	fp, r2
    3776:	4192      	sbcs	r2, r2
    3778:	427f      	negs	r7, r7
    377a:	4249      	negs	r1, r1
    377c:	0c2d      	lsrs	r5, r5, #16
    377e:	4252      	negs	r2, r2
    3780:	430f      	orrs	r7, r1
    3782:	425b      	negs	r3, r3
    3784:	4313      	orrs	r3, r2
    3786:	197f      	adds	r7, r7, r5
    3788:	18ff      	adds	r7, r7, r3
    378a:	465b      	mov	r3, fp
    378c:	193c      	adds	r4, r7, r4
    378e:	0ddb      	lsrs	r3, r3, #23
    3790:	9a05      	ldr	r2, [sp, #20]
    3792:	0264      	lsls	r4, r4, #9
    3794:	431c      	orrs	r4, r3
    3796:	0243      	lsls	r3, r0, #9
    3798:	4313      	orrs	r3, r2
    379a:	1e5d      	subs	r5, r3, #1
    379c:	41ab      	sbcs	r3, r5
    379e:	465a      	mov	r2, fp
    37a0:	0dc0      	lsrs	r0, r0, #23
    37a2:	4303      	orrs	r3, r0
    37a4:	0252      	lsls	r2, r2, #9
    37a6:	4313      	orrs	r3, r2
    37a8:	01e2      	lsls	r2, r4, #7
    37aa:	d556      	bpl.n	385a <__aeabi_dmul+0x426>
    37ac:	2001      	movs	r0, #1
    37ae:	085a      	lsrs	r2, r3, #1
    37b0:	4003      	ands	r3, r0
    37b2:	4313      	orrs	r3, r2
    37b4:	07e2      	lsls	r2, r4, #31
    37b6:	4313      	orrs	r3, r2
    37b8:	0864      	lsrs	r4, r4, #1
    37ba:	485a      	ldr	r0, [pc, #360]	; (3924 <__aeabi_dmul+0x4f0>)
    37bc:	4460      	add	r0, ip
    37be:	2800      	cmp	r0, #0
    37c0:	dd4d      	ble.n	385e <__aeabi_dmul+0x42a>
    37c2:	075a      	lsls	r2, r3, #29
    37c4:	d009      	beq.n	37da <__aeabi_dmul+0x3a6>
    37c6:	220f      	movs	r2, #15
    37c8:	401a      	ands	r2, r3
    37ca:	2a04      	cmp	r2, #4
    37cc:	d005      	beq.n	37da <__aeabi_dmul+0x3a6>
    37ce:	1d1a      	adds	r2, r3, #4
    37d0:	429a      	cmp	r2, r3
    37d2:	419b      	sbcs	r3, r3
    37d4:	425b      	negs	r3, r3
    37d6:	18e4      	adds	r4, r4, r3
    37d8:	0013      	movs	r3, r2
    37da:	01e2      	lsls	r2, r4, #7
    37dc:	d504      	bpl.n	37e8 <__aeabi_dmul+0x3b4>
    37de:	2080      	movs	r0, #128	; 0x80
    37e0:	4a51      	ldr	r2, [pc, #324]	; (3928 <__aeabi_dmul+0x4f4>)
    37e2:	00c0      	lsls	r0, r0, #3
    37e4:	4014      	ands	r4, r2
    37e6:	4460      	add	r0, ip
    37e8:	4a50      	ldr	r2, [pc, #320]	; (392c <__aeabi_dmul+0x4f8>)
    37ea:	4290      	cmp	r0, r2
    37ec:	dd00      	ble.n	37f0 <__aeabi_dmul+0x3bc>
    37ee:	e6e3      	b.n	35b8 <__aeabi_dmul+0x184>
    37f0:	2501      	movs	r5, #1
    37f2:	08db      	lsrs	r3, r3, #3
    37f4:	0762      	lsls	r2, r4, #29
    37f6:	431a      	orrs	r2, r3
    37f8:	0264      	lsls	r4, r4, #9
    37fa:	9b01      	ldr	r3, [sp, #4]
    37fc:	4691      	mov	r9, r2
    37fe:	0b22      	lsrs	r2, r4, #12
    3800:	0544      	lsls	r4, r0, #21
    3802:	0d64      	lsrs	r4, r4, #21
    3804:	401d      	ands	r5, r3
    3806:	e67c      	b.n	3502 <__aeabi_dmul+0xce>
    3808:	2280      	movs	r2, #128	; 0x80
    380a:	4659      	mov	r1, fp
    380c:	0312      	lsls	r2, r2, #12
    380e:	4211      	tst	r1, r2
    3810:	d008      	beq.n	3824 <__aeabi_dmul+0x3f0>
    3812:	4214      	tst	r4, r2
    3814:	d106      	bne.n	3824 <__aeabi_dmul+0x3f0>
    3816:	4322      	orrs	r2, r4
    3818:	0312      	lsls	r2, r2, #12
    381a:	0b12      	lsrs	r2, r2, #12
    381c:	4645      	mov	r5, r8
    381e:	4699      	mov	r9, r3
    3820:	4c43      	ldr	r4, [pc, #268]	; (3930 <__aeabi_dmul+0x4fc>)
    3822:	e66e      	b.n	3502 <__aeabi_dmul+0xce>
    3824:	465b      	mov	r3, fp
    3826:	431a      	orrs	r2, r3
    3828:	0312      	lsls	r2, r2, #12
    382a:	0b12      	lsrs	r2, r2, #12
    382c:	4c40      	ldr	r4, [pc, #256]	; (3930 <__aeabi_dmul+0x4fc>)
    382e:	e668      	b.n	3502 <__aeabi_dmul+0xce>
    3830:	0003      	movs	r3, r0
    3832:	4654      	mov	r4, sl
    3834:	3b28      	subs	r3, #40	; 0x28
    3836:	409c      	lsls	r4, r3
    3838:	2300      	movs	r3, #0
    383a:	e6b9      	b.n	35b0 <__aeabi_dmul+0x17c>
    383c:	f000 fbfc 	bl	4038 <__clzsi2>
    3840:	3020      	adds	r0, #32
    3842:	e6a6      	b.n	3592 <__aeabi_dmul+0x15e>
    3844:	0003      	movs	r3, r0
    3846:	3b28      	subs	r3, #40	; 0x28
    3848:	409f      	lsls	r7, r3
    384a:	2300      	movs	r3, #0
    384c:	46bb      	mov	fp, r7
    384e:	4699      	mov	r9, r3
    3850:	e68a      	b.n	3568 <__aeabi_dmul+0x134>
    3852:	f000 fbf1 	bl	4038 <__clzsi2>
    3856:	3020      	adds	r0, #32
    3858:	e674      	b.n	3544 <__aeabi_dmul+0x110>
    385a:	46b4      	mov	ip, r6
    385c:	e7ad      	b.n	37ba <__aeabi_dmul+0x386>
    385e:	2501      	movs	r5, #1
    3860:	1a2a      	subs	r2, r5, r0
    3862:	2a38      	cmp	r2, #56	; 0x38
    3864:	dd06      	ble.n	3874 <__aeabi_dmul+0x440>
    3866:	9b01      	ldr	r3, [sp, #4]
    3868:	2400      	movs	r4, #0
    386a:	401d      	ands	r5, r3
    386c:	2300      	movs	r3, #0
    386e:	2200      	movs	r2, #0
    3870:	4699      	mov	r9, r3
    3872:	e646      	b.n	3502 <__aeabi_dmul+0xce>
    3874:	2a1f      	cmp	r2, #31
    3876:	dc21      	bgt.n	38bc <__aeabi_dmul+0x488>
    3878:	2520      	movs	r5, #32
    387a:	0020      	movs	r0, r4
    387c:	1aad      	subs	r5, r5, r2
    387e:	001e      	movs	r6, r3
    3880:	40ab      	lsls	r3, r5
    3882:	40a8      	lsls	r0, r5
    3884:	40d6      	lsrs	r6, r2
    3886:	1e5d      	subs	r5, r3, #1
    3888:	41ab      	sbcs	r3, r5
    388a:	4330      	orrs	r0, r6
    388c:	4318      	orrs	r0, r3
    388e:	40d4      	lsrs	r4, r2
    3890:	0743      	lsls	r3, r0, #29
    3892:	d009      	beq.n	38a8 <__aeabi_dmul+0x474>
    3894:	230f      	movs	r3, #15
    3896:	4003      	ands	r3, r0
    3898:	2b04      	cmp	r3, #4
    389a:	d005      	beq.n	38a8 <__aeabi_dmul+0x474>
    389c:	0003      	movs	r3, r0
    389e:	1d18      	adds	r0, r3, #4
    38a0:	4298      	cmp	r0, r3
    38a2:	419b      	sbcs	r3, r3
    38a4:	425b      	negs	r3, r3
    38a6:	18e4      	adds	r4, r4, r3
    38a8:	0223      	lsls	r3, r4, #8
    38aa:	d521      	bpl.n	38f0 <__aeabi_dmul+0x4bc>
    38ac:	2501      	movs	r5, #1
    38ae:	9b01      	ldr	r3, [sp, #4]
    38b0:	2401      	movs	r4, #1
    38b2:	401d      	ands	r5, r3
    38b4:	2300      	movs	r3, #0
    38b6:	2200      	movs	r2, #0
    38b8:	4699      	mov	r9, r3
    38ba:	e622      	b.n	3502 <__aeabi_dmul+0xce>
    38bc:	251f      	movs	r5, #31
    38be:	0021      	movs	r1, r4
    38c0:	426d      	negs	r5, r5
    38c2:	1a28      	subs	r0, r5, r0
    38c4:	40c1      	lsrs	r1, r0
    38c6:	0008      	movs	r0, r1
    38c8:	2a20      	cmp	r2, #32
    38ca:	d01d      	beq.n	3908 <__aeabi_dmul+0x4d4>
    38cc:	355f      	adds	r5, #95	; 0x5f
    38ce:	1aaa      	subs	r2, r5, r2
    38d0:	4094      	lsls	r4, r2
    38d2:	4323      	orrs	r3, r4
    38d4:	1e5c      	subs	r4, r3, #1
    38d6:	41a3      	sbcs	r3, r4
    38d8:	2507      	movs	r5, #7
    38da:	4303      	orrs	r3, r0
    38dc:	401d      	ands	r5, r3
    38de:	2200      	movs	r2, #0
    38e0:	2d00      	cmp	r5, #0
    38e2:	d009      	beq.n	38f8 <__aeabi_dmul+0x4c4>
    38e4:	220f      	movs	r2, #15
    38e6:	2400      	movs	r4, #0
    38e8:	401a      	ands	r2, r3
    38ea:	0018      	movs	r0, r3
    38ec:	2a04      	cmp	r2, #4
    38ee:	d1d6      	bne.n	389e <__aeabi_dmul+0x46a>
    38f0:	0003      	movs	r3, r0
    38f2:	0765      	lsls	r5, r4, #29
    38f4:	0264      	lsls	r4, r4, #9
    38f6:	0b22      	lsrs	r2, r4, #12
    38f8:	08db      	lsrs	r3, r3, #3
    38fa:	432b      	orrs	r3, r5
    38fc:	2501      	movs	r5, #1
    38fe:	4699      	mov	r9, r3
    3900:	9b01      	ldr	r3, [sp, #4]
    3902:	2400      	movs	r4, #0
    3904:	401d      	ands	r5, r3
    3906:	e5fc      	b.n	3502 <__aeabi_dmul+0xce>
    3908:	2400      	movs	r4, #0
    390a:	e7e2      	b.n	38d2 <__aeabi_dmul+0x49e>
    390c:	2280      	movs	r2, #128	; 0x80
    390e:	2501      	movs	r5, #1
    3910:	0312      	lsls	r2, r2, #12
    3912:	4322      	orrs	r2, r4
    3914:	9901      	ldr	r1, [sp, #4]
    3916:	0312      	lsls	r2, r2, #12
    3918:	0b12      	lsrs	r2, r2, #12
    391a:	400d      	ands	r5, r1
    391c:	4699      	mov	r9, r3
    391e:	4c04      	ldr	r4, [pc, #16]	; (3930 <__aeabi_dmul+0x4fc>)
    3920:	e5ef      	b.n	3502 <__aeabi_dmul+0xce>
    3922:	46c0      	nop			; (mov r8, r8)
    3924:	000003ff 	.word	0x000003ff
    3928:	feffffff 	.word	0xfeffffff
    392c:	000007fe 	.word	0x000007fe
    3930:	000007ff 	.word	0x000007ff

00003934 <__aeabi_dsub>:
    3934:	b5f0      	push	{r4, r5, r6, r7, lr}
    3936:	4646      	mov	r6, r8
    3938:	46d6      	mov	lr, sl
    393a:	464f      	mov	r7, r9
    393c:	030c      	lsls	r4, r1, #12
    393e:	b5c0      	push	{r6, r7, lr}
    3940:	0fcd      	lsrs	r5, r1, #31
    3942:	004e      	lsls	r6, r1, #1
    3944:	0a61      	lsrs	r1, r4, #9
    3946:	0f44      	lsrs	r4, r0, #29
    3948:	430c      	orrs	r4, r1
    394a:	00c1      	lsls	r1, r0, #3
    394c:	0058      	lsls	r0, r3, #1
    394e:	0d40      	lsrs	r0, r0, #21
    3950:	4684      	mov	ip, r0
    3952:	468a      	mov	sl, r1
    3954:	000f      	movs	r7, r1
    3956:	0319      	lsls	r1, r3, #12
    3958:	0f50      	lsrs	r0, r2, #29
    395a:	0a49      	lsrs	r1, r1, #9
    395c:	4301      	orrs	r1, r0
    395e:	48c6      	ldr	r0, [pc, #792]	; (3c78 <__aeabi_dsub+0x344>)
    3960:	0d76      	lsrs	r6, r6, #21
    3962:	46a8      	mov	r8, r5
    3964:	0fdb      	lsrs	r3, r3, #31
    3966:	00d2      	lsls	r2, r2, #3
    3968:	4584      	cmp	ip, r0
    396a:	d100      	bne.n	396e <__aeabi_dsub+0x3a>
    396c:	e0d8      	b.n	3b20 <__aeabi_dsub+0x1ec>
    396e:	2001      	movs	r0, #1
    3970:	4043      	eors	r3, r0
    3972:	42ab      	cmp	r3, r5
    3974:	d100      	bne.n	3978 <__aeabi_dsub+0x44>
    3976:	e0a6      	b.n	3ac6 <__aeabi_dsub+0x192>
    3978:	4660      	mov	r0, ip
    397a:	1a35      	subs	r5, r6, r0
    397c:	2d00      	cmp	r5, #0
    397e:	dc00      	bgt.n	3982 <__aeabi_dsub+0x4e>
    3980:	e105      	b.n	3b8e <__aeabi_dsub+0x25a>
    3982:	2800      	cmp	r0, #0
    3984:	d110      	bne.n	39a8 <__aeabi_dsub+0x74>
    3986:	000b      	movs	r3, r1
    3988:	4313      	orrs	r3, r2
    398a:	d100      	bne.n	398e <__aeabi_dsub+0x5a>
    398c:	e0d7      	b.n	3b3e <__aeabi_dsub+0x20a>
    398e:	1e6b      	subs	r3, r5, #1
    3990:	2b00      	cmp	r3, #0
    3992:	d000      	beq.n	3996 <__aeabi_dsub+0x62>
    3994:	e14b      	b.n	3c2e <__aeabi_dsub+0x2fa>
    3996:	4653      	mov	r3, sl
    3998:	1a9f      	subs	r7, r3, r2
    399a:	45ba      	cmp	sl, r7
    399c:	4180      	sbcs	r0, r0
    399e:	1a64      	subs	r4, r4, r1
    39a0:	4240      	negs	r0, r0
    39a2:	1a24      	subs	r4, r4, r0
    39a4:	2601      	movs	r6, #1
    39a6:	e01e      	b.n	39e6 <__aeabi_dsub+0xb2>
    39a8:	4bb3      	ldr	r3, [pc, #716]	; (3c78 <__aeabi_dsub+0x344>)
    39aa:	429e      	cmp	r6, r3
    39ac:	d048      	beq.n	3a40 <__aeabi_dsub+0x10c>
    39ae:	2380      	movs	r3, #128	; 0x80
    39b0:	041b      	lsls	r3, r3, #16
    39b2:	4319      	orrs	r1, r3
    39b4:	2d38      	cmp	r5, #56	; 0x38
    39b6:	dd00      	ble.n	39ba <__aeabi_dsub+0x86>
    39b8:	e119      	b.n	3bee <__aeabi_dsub+0x2ba>
    39ba:	2d1f      	cmp	r5, #31
    39bc:	dd00      	ble.n	39c0 <__aeabi_dsub+0x8c>
    39be:	e14c      	b.n	3c5a <__aeabi_dsub+0x326>
    39c0:	2320      	movs	r3, #32
    39c2:	000f      	movs	r7, r1
    39c4:	1b5b      	subs	r3, r3, r5
    39c6:	0010      	movs	r0, r2
    39c8:	409a      	lsls	r2, r3
    39ca:	409f      	lsls	r7, r3
    39cc:	40e8      	lsrs	r0, r5
    39ce:	1e53      	subs	r3, r2, #1
    39d0:	419a      	sbcs	r2, r3
    39d2:	40e9      	lsrs	r1, r5
    39d4:	4307      	orrs	r7, r0
    39d6:	4317      	orrs	r7, r2
    39d8:	4653      	mov	r3, sl
    39da:	1bdf      	subs	r7, r3, r7
    39dc:	1a61      	subs	r1, r4, r1
    39de:	45ba      	cmp	sl, r7
    39e0:	41a4      	sbcs	r4, r4
    39e2:	4264      	negs	r4, r4
    39e4:	1b0c      	subs	r4, r1, r4
    39e6:	0223      	lsls	r3, r4, #8
    39e8:	d400      	bmi.n	39ec <__aeabi_dsub+0xb8>
    39ea:	e0c5      	b.n	3b78 <__aeabi_dsub+0x244>
    39ec:	0264      	lsls	r4, r4, #9
    39ee:	0a65      	lsrs	r5, r4, #9
    39f0:	2d00      	cmp	r5, #0
    39f2:	d100      	bne.n	39f6 <__aeabi_dsub+0xc2>
    39f4:	e0f6      	b.n	3be4 <__aeabi_dsub+0x2b0>
    39f6:	0028      	movs	r0, r5
    39f8:	f000 fb1e 	bl	4038 <__clzsi2>
    39fc:	0003      	movs	r3, r0
    39fe:	3b08      	subs	r3, #8
    3a00:	2b1f      	cmp	r3, #31
    3a02:	dd00      	ble.n	3a06 <__aeabi_dsub+0xd2>
    3a04:	e0e9      	b.n	3bda <__aeabi_dsub+0x2a6>
    3a06:	2220      	movs	r2, #32
    3a08:	003c      	movs	r4, r7
    3a0a:	1ad2      	subs	r2, r2, r3
    3a0c:	409d      	lsls	r5, r3
    3a0e:	40d4      	lsrs	r4, r2
    3a10:	409f      	lsls	r7, r3
    3a12:	4325      	orrs	r5, r4
    3a14:	429e      	cmp	r6, r3
    3a16:	dd00      	ble.n	3a1a <__aeabi_dsub+0xe6>
    3a18:	e0db      	b.n	3bd2 <__aeabi_dsub+0x29e>
    3a1a:	1b9e      	subs	r6, r3, r6
    3a1c:	1c73      	adds	r3, r6, #1
    3a1e:	2b1f      	cmp	r3, #31
    3a20:	dd00      	ble.n	3a24 <__aeabi_dsub+0xf0>
    3a22:	e10a      	b.n	3c3a <__aeabi_dsub+0x306>
    3a24:	2220      	movs	r2, #32
    3a26:	0038      	movs	r0, r7
    3a28:	1ad2      	subs	r2, r2, r3
    3a2a:	0029      	movs	r1, r5
    3a2c:	4097      	lsls	r7, r2
    3a2e:	002c      	movs	r4, r5
    3a30:	4091      	lsls	r1, r2
    3a32:	40d8      	lsrs	r0, r3
    3a34:	1e7a      	subs	r2, r7, #1
    3a36:	4197      	sbcs	r7, r2
    3a38:	40dc      	lsrs	r4, r3
    3a3a:	2600      	movs	r6, #0
    3a3c:	4301      	orrs	r1, r0
    3a3e:	430f      	orrs	r7, r1
    3a40:	077b      	lsls	r3, r7, #29
    3a42:	d009      	beq.n	3a58 <__aeabi_dsub+0x124>
    3a44:	230f      	movs	r3, #15
    3a46:	403b      	ands	r3, r7
    3a48:	2b04      	cmp	r3, #4
    3a4a:	d005      	beq.n	3a58 <__aeabi_dsub+0x124>
    3a4c:	1d3b      	adds	r3, r7, #4
    3a4e:	42bb      	cmp	r3, r7
    3a50:	41bf      	sbcs	r7, r7
    3a52:	427f      	negs	r7, r7
    3a54:	19e4      	adds	r4, r4, r7
    3a56:	001f      	movs	r7, r3
    3a58:	0223      	lsls	r3, r4, #8
    3a5a:	d525      	bpl.n	3aa8 <__aeabi_dsub+0x174>
    3a5c:	4b86      	ldr	r3, [pc, #536]	; (3c78 <__aeabi_dsub+0x344>)
    3a5e:	3601      	adds	r6, #1
    3a60:	429e      	cmp	r6, r3
    3a62:	d100      	bne.n	3a66 <__aeabi_dsub+0x132>
    3a64:	e0af      	b.n	3bc6 <__aeabi_dsub+0x292>
    3a66:	4b85      	ldr	r3, [pc, #532]	; (3c7c <__aeabi_dsub+0x348>)
    3a68:	2501      	movs	r5, #1
    3a6a:	401c      	ands	r4, r3
    3a6c:	4643      	mov	r3, r8
    3a6e:	0762      	lsls	r2, r4, #29
    3a70:	08ff      	lsrs	r7, r7, #3
    3a72:	0264      	lsls	r4, r4, #9
    3a74:	0576      	lsls	r6, r6, #21
    3a76:	4317      	orrs	r7, r2
    3a78:	0b24      	lsrs	r4, r4, #12
    3a7a:	0d76      	lsrs	r6, r6, #21
    3a7c:	401d      	ands	r5, r3
    3a7e:	2100      	movs	r1, #0
    3a80:	0324      	lsls	r4, r4, #12
    3a82:	0b23      	lsrs	r3, r4, #12
    3a84:	0d0c      	lsrs	r4, r1, #20
    3a86:	4a7e      	ldr	r2, [pc, #504]	; (3c80 <__aeabi_dsub+0x34c>)
    3a88:	0524      	lsls	r4, r4, #20
    3a8a:	431c      	orrs	r4, r3
    3a8c:	4014      	ands	r4, r2
    3a8e:	0533      	lsls	r3, r6, #20
    3a90:	4323      	orrs	r3, r4
    3a92:	005b      	lsls	r3, r3, #1
    3a94:	07ed      	lsls	r5, r5, #31
    3a96:	085b      	lsrs	r3, r3, #1
    3a98:	432b      	orrs	r3, r5
    3a9a:	0038      	movs	r0, r7
    3a9c:	0019      	movs	r1, r3
    3a9e:	bc1c      	pop	{r2, r3, r4}
    3aa0:	4690      	mov	r8, r2
    3aa2:	4699      	mov	r9, r3
    3aa4:	46a2      	mov	sl, r4
    3aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3aa8:	2501      	movs	r5, #1
    3aaa:	4643      	mov	r3, r8
    3aac:	0762      	lsls	r2, r4, #29
    3aae:	08ff      	lsrs	r7, r7, #3
    3ab0:	4317      	orrs	r7, r2
    3ab2:	08e4      	lsrs	r4, r4, #3
    3ab4:	401d      	ands	r5, r3
    3ab6:	4b70      	ldr	r3, [pc, #448]	; (3c78 <__aeabi_dsub+0x344>)
    3ab8:	429e      	cmp	r6, r3
    3aba:	d036      	beq.n	3b2a <__aeabi_dsub+0x1f6>
    3abc:	0324      	lsls	r4, r4, #12
    3abe:	0576      	lsls	r6, r6, #21
    3ac0:	0b24      	lsrs	r4, r4, #12
    3ac2:	0d76      	lsrs	r6, r6, #21
    3ac4:	e7db      	b.n	3a7e <__aeabi_dsub+0x14a>
    3ac6:	4663      	mov	r3, ip
    3ac8:	1af3      	subs	r3, r6, r3
    3aca:	2b00      	cmp	r3, #0
    3acc:	dc00      	bgt.n	3ad0 <__aeabi_dsub+0x19c>
    3ace:	e094      	b.n	3bfa <__aeabi_dsub+0x2c6>
    3ad0:	4660      	mov	r0, ip
    3ad2:	2800      	cmp	r0, #0
    3ad4:	d035      	beq.n	3b42 <__aeabi_dsub+0x20e>
    3ad6:	4868      	ldr	r0, [pc, #416]	; (3c78 <__aeabi_dsub+0x344>)
    3ad8:	4286      	cmp	r6, r0
    3ada:	d0b1      	beq.n	3a40 <__aeabi_dsub+0x10c>
    3adc:	2780      	movs	r7, #128	; 0x80
    3ade:	043f      	lsls	r7, r7, #16
    3ae0:	4339      	orrs	r1, r7
    3ae2:	2b38      	cmp	r3, #56	; 0x38
    3ae4:	dc00      	bgt.n	3ae8 <__aeabi_dsub+0x1b4>
    3ae6:	e0fd      	b.n	3ce4 <__aeabi_dsub+0x3b0>
    3ae8:	430a      	orrs	r2, r1
    3aea:	0017      	movs	r7, r2
    3aec:	2100      	movs	r1, #0
    3aee:	1e7a      	subs	r2, r7, #1
    3af0:	4197      	sbcs	r7, r2
    3af2:	4457      	add	r7, sl
    3af4:	4557      	cmp	r7, sl
    3af6:	4180      	sbcs	r0, r0
    3af8:	1909      	adds	r1, r1, r4
    3afa:	4244      	negs	r4, r0
    3afc:	190c      	adds	r4, r1, r4
    3afe:	0223      	lsls	r3, r4, #8
    3b00:	d53a      	bpl.n	3b78 <__aeabi_dsub+0x244>
    3b02:	4b5d      	ldr	r3, [pc, #372]	; (3c78 <__aeabi_dsub+0x344>)
    3b04:	3601      	adds	r6, #1
    3b06:	429e      	cmp	r6, r3
    3b08:	d100      	bne.n	3b0c <__aeabi_dsub+0x1d8>
    3b0a:	e14b      	b.n	3da4 <__aeabi_dsub+0x470>
    3b0c:	2201      	movs	r2, #1
    3b0e:	4b5b      	ldr	r3, [pc, #364]	; (3c7c <__aeabi_dsub+0x348>)
    3b10:	401c      	ands	r4, r3
    3b12:	087b      	lsrs	r3, r7, #1
    3b14:	4017      	ands	r7, r2
    3b16:	431f      	orrs	r7, r3
    3b18:	07e2      	lsls	r2, r4, #31
    3b1a:	4317      	orrs	r7, r2
    3b1c:	0864      	lsrs	r4, r4, #1
    3b1e:	e78f      	b.n	3a40 <__aeabi_dsub+0x10c>
    3b20:	0008      	movs	r0, r1
    3b22:	4310      	orrs	r0, r2
    3b24:	d000      	beq.n	3b28 <__aeabi_dsub+0x1f4>
    3b26:	e724      	b.n	3972 <__aeabi_dsub+0x3e>
    3b28:	e721      	b.n	396e <__aeabi_dsub+0x3a>
    3b2a:	0023      	movs	r3, r4
    3b2c:	433b      	orrs	r3, r7
    3b2e:	d100      	bne.n	3b32 <__aeabi_dsub+0x1fe>
    3b30:	e1b9      	b.n	3ea6 <__aeabi_dsub+0x572>
    3b32:	2280      	movs	r2, #128	; 0x80
    3b34:	0312      	lsls	r2, r2, #12
    3b36:	4314      	orrs	r4, r2
    3b38:	0324      	lsls	r4, r4, #12
    3b3a:	0b24      	lsrs	r4, r4, #12
    3b3c:	e79f      	b.n	3a7e <__aeabi_dsub+0x14a>
    3b3e:	002e      	movs	r6, r5
    3b40:	e77e      	b.n	3a40 <__aeabi_dsub+0x10c>
    3b42:	0008      	movs	r0, r1
    3b44:	4310      	orrs	r0, r2
    3b46:	d100      	bne.n	3b4a <__aeabi_dsub+0x216>
    3b48:	e0ca      	b.n	3ce0 <__aeabi_dsub+0x3ac>
    3b4a:	1e58      	subs	r0, r3, #1
    3b4c:	4684      	mov	ip, r0
    3b4e:	2800      	cmp	r0, #0
    3b50:	d000      	beq.n	3b54 <__aeabi_dsub+0x220>
    3b52:	e0e7      	b.n	3d24 <__aeabi_dsub+0x3f0>
    3b54:	4452      	add	r2, sl
    3b56:	4552      	cmp	r2, sl
    3b58:	4180      	sbcs	r0, r0
    3b5a:	1864      	adds	r4, r4, r1
    3b5c:	4240      	negs	r0, r0
    3b5e:	1824      	adds	r4, r4, r0
    3b60:	0017      	movs	r7, r2
    3b62:	2601      	movs	r6, #1
    3b64:	0223      	lsls	r3, r4, #8
    3b66:	d507      	bpl.n	3b78 <__aeabi_dsub+0x244>
    3b68:	2602      	movs	r6, #2
    3b6a:	e7cf      	b.n	3b0c <__aeabi_dsub+0x1d8>
    3b6c:	4664      	mov	r4, ip
    3b6e:	432c      	orrs	r4, r5
    3b70:	d100      	bne.n	3b74 <__aeabi_dsub+0x240>
    3b72:	e1b3      	b.n	3edc <__aeabi_dsub+0x5a8>
    3b74:	002c      	movs	r4, r5
    3b76:	4667      	mov	r7, ip
    3b78:	077b      	lsls	r3, r7, #29
    3b7a:	d000      	beq.n	3b7e <__aeabi_dsub+0x24a>
    3b7c:	e762      	b.n	3a44 <__aeabi_dsub+0x110>
    3b7e:	0763      	lsls	r3, r4, #29
    3b80:	08ff      	lsrs	r7, r7, #3
    3b82:	431f      	orrs	r7, r3
    3b84:	2501      	movs	r5, #1
    3b86:	4643      	mov	r3, r8
    3b88:	08e4      	lsrs	r4, r4, #3
    3b8a:	401d      	ands	r5, r3
    3b8c:	e793      	b.n	3ab6 <__aeabi_dsub+0x182>
    3b8e:	2d00      	cmp	r5, #0
    3b90:	d178      	bne.n	3c84 <__aeabi_dsub+0x350>
    3b92:	1c75      	adds	r5, r6, #1
    3b94:	056d      	lsls	r5, r5, #21
    3b96:	0d6d      	lsrs	r5, r5, #21
    3b98:	2d01      	cmp	r5, #1
    3b9a:	dc00      	bgt.n	3b9e <__aeabi_dsub+0x26a>
    3b9c:	e0f2      	b.n	3d84 <__aeabi_dsub+0x450>
    3b9e:	4650      	mov	r0, sl
    3ba0:	1a80      	subs	r0, r0, r2
    3ba2:	4582      	cmp	sl, r0
    3ba4:	41bf      	sbcs	r7, r7
    3ba6:	1a65      	subs	r5, r4, r1
    3ba8:	427f      	negs	r7, r7
    3baa:	1bed      	subs	r5, r5, r7
    3bac:	4684      	mov	ip, r0
    3bae:	0228      	lsls	r0, r5, #8
    3bb0:	d400      	bmi.n	3bb4 <__aeabi_dsub+0x280>
    3bb2:	e08c      	b.n	3cce <__aeabi_dsub+0x39a>
    3bb4:	4650      	mov	r0, sl
    3bb6:	1a17      	subs	r7, r2, r0
    3bb8:	42ba      	cmp	r2, r7
    3bba:	4192      	sbcs	r2, r2
    3bbc:	1b0c      	subs	r4, r1, r4
    3bbe:	4255      	negs	r5, r2
    3bc0:	1b65      	subs	r5, r4, r5
    3bc2:	4698      	mov	r8, r3
    3bc4:	e714      	b.n	39f0 <__aeabi_dsub+0xbc>
    3bc6:	2501      	movs	r5, #1
    3bc8:	4643      	mov	r3, r8
    3bca:	2400      	movs	r4, #0
    3bcc:	401d      	ands	r5, r3
    3bce:	2700      	movs	r7, #0
    3bd0:	e755      	b.n	3a7e <__aeabi_dsub+0x14a>
    3bd2:	4c2a      	ldr	r4, [pc, #168]	; (3c7c <__aeabi_dsub+0x348>)
    3bd4:	1af6      	subs	r6, r6, r3
    3bd6:	402c      	ands	r4, r5
    3bd8:	e732      	b.n	3a40 <__aeabi_dsub+0x10c>
    3bda:	003d      	movs	r5, r7
    3bdc:	3828      	subs	r0, #40	; 0x28
    3bde:	4085      	lsls	r5, r0
    3be0:	2700      	movs	r7, #0
    3be2:	e717      	b.n	3a14 <__aeabi_dsub+0xe0>
    3be4:	0038      	movs	r0, r7
    3be6:	f000 fa27 	bl	4038 <__clzsi2>
    3bea:	3020      	adds	r0, #32
    3bec:	e706      	b.n	39fc <__aeabi_dsub+0xc8>
    3bee:	430a      	orrs	r2, r1
    3bf0:	0017      	movs	r7, r2
    3bf2:	2100      	movs	r1, #0
    3bf4:	1e7a      	subs	r2, r7, #1
    3bf6:	4197      	sbcs	r7, r2
    3bf8:	e6ee      	b.n	39d8 <__aeabi_dsub+0xa4>
    3bfa:	2b00      	cmp	r3, #0
    3bfc:	d000      	beq.n	3c00 <__aeabi_dsub+0x2cc>
    3bfe:	e0e5      	b.n	3dcc <__aeabi_dsub+0x498>
    3c00:	1c73      	adds	r3, r6, #1
    3c02:	469c      	mov	ip, r3
    3c04:	055b      	lsls	r3, r3, #21
    3c06:	0d5b      	lsrs	r3, r3, #21
    3c08:	2b01      	cmp	r3, #1
    3c0a:	dc00      	bgt.n	3c0e <__aeabi_dsub+0x2da>
    3c0c:	e09f      	b.n	3d4e <__aeabi_dsub+0x41a>
    3c0e:	4b1a      	ldr	r3, [pc, #104]	; (3c78 <__aeabi_dsub+0x344>)
    3c10:	459c      	cmp	ip, r3
    3c12:	d100      	bne.n	3c16 <__aeabi_dsub+0x2e2>
    3c14:	e0c5      	b.n	3da2 <__aeabi_dsub+0x46e>
    3c16:	4452      	add	r2, sl
    3c18:	4552      	cmp	r2, sl
    3c1a:	4180      	sbcs	r0, r0
    3c1c:	1864      	adds	r4, r4, r1
    3c1e:	4240      	negs	r0, r0
    3c20:	1824      	adds	r4, r4, r0
    3c22:	07e7      	lsls	r7, r4, #31
    3c24:	0852      	lsrs	r2, r2, #1
    3c26:	4317      	orrs	r7, r2
    3c28:	0864      	lsrs	r4, r4, #1
    3c2a:	4666      	mov	r6, ip
    3c2c:	e708      	b.n	3a40 <__aeabi_dsub+0x10c>
    3c2e:	4812      	ldr	r0, [pc, #72]	; (3c78 <__aeabi_dsub+0x344>)
    3c30:	4285      	cmp	r5, r0
    3c32:	d100      	bne.n	3c36 <__aeabi_dsub+0x302>
    3c34:	e085      	b.n	3d42 <__aeabi_dsub+0x40e>
    3c36:	001d      	movs	r5, r3
    3c38:	e6bc      	b.n	39b4 <__aeabi_dsub+0x80>
    3c3a:	0029      	movs	r1, r5
    3c3c:	3e1f      	subs	r6, #31
    3c3e:	40f1      	lsrs	r1, r6
    3c40:	2b20      	cmp	r3, #32
    3c42:	d100      	bne.n	3c46 <__aeabi_dsub+0x312>
    3c44:	e07f      	b.n	3d46 <__aeabi_dsub+0x412>
    3c46:	2240      	movs	r2, #64	; 0x40
    3c48:	1ad3      	subs	r3, r2, r3
    3c4a:	409d      	lsls	r5, r3
    3c4c:	432f      	orrs	r7, r5
    3c4e:	1e7d      	subs	r5, r7, #1
    3c50:	41af      	sbcs	r7, r5
    3c52:	2400      	movs	r4, #0
    3c54:	430f      	orrs	r7, r1
    3c56:	2600      	movs	r6, #0
    3c58:	e78e      	b.n	3b78 <__aeabi_dsub+0x244>
    3c5a:	002b      	movs	r3, r5
    3c5c:	000f      	movs	r7, r1
    3c5e:	3b20      	subs	r3, #32
    3c60:	40df      	lsrs	r7, r3
    3c62:	2d20      	cmp	r5, #32
    3c64:	d071      	beq.n	3d4a <__aeabi_dsub+0x416>
    3c66:	2340      	movs	r3, #64	; 0x40
    3c68:	1b5d      	subs	r5, r3, r5
    3c6a:	40a9      	lsls	r1, r5
    3c6c:	430a      	orrs	r2, r1
    3c6e:	1e51      	subs	r1, r2, #1
    3c70:	418a      	sbcs	r2, r1
    3c72:	2100      	movs	r1, #0
    3c74:	4317      	orrs	r7, r2
    3c76:	e6af      	b.n	39d8 <__aeabi_dsub+0xa4>
    3c78:	000007ff 	.word	0x000007ff
    3c7c:	ff7fffff 	.word	0xff7fffff
    3c80:	800fffff 	.word	0x800fffff
    3c84:	2e00      	cmp	r6, #0
    3c86:	d03e      	beq.n	3d06 <__aeabi_dsub+0x3d2>
    3c88:	4eb3      	ldr	r6, [pc, #716]	; (3f58 <__aeabi_dsub+0x624>)
    3c8a:	45b4      	cmp	ip, r6
    3c8c:	d045      	beq.n	3d1a <__aeabi_dsub+0x3e6>
    3c8e:	2680      	movs	r6, #128	; 0x80
    3c90:	0436      	lsls	r6, r6, #16
    3c92:	426d      	negs	r5, r5
    3c94:	4334      	orrs	r4, r6
    3c96:	2d38      	cmp	r5, #56	; 0x38
    3c98:	dd00      	ble.n	3c9c <__aeabi_dsub+0x368>
    3c9a:	e0a8      	b.n	3dee <__aeabi_dsub+0x4ba>
    3c9c:	2d1f      	cmp	r5, #31
    3c9e:	dd00      	ble.n	3ca2 <__aeabi_dsub+0x36e>
    3ca0:	e11f      	b.n	3ee2 <__aeabi_dsub+0x5ae>
    3ca2:	2620      	movs	r6, #32
    3ca4:	0027      	movs	r7, r4
    3ca6:	4650      	mov	r0, sl
    3ca8:	1b76      	subs	r6, r6, r5
    3caa:	40b7      	lsls	r7, r6
    3cac:	40e8      	lsrs	r0, r5
    3cae:	4307      	orrs	r7, r0
    3cb0:	4650      	mov	r0, sl
    3cb2:	40b0      	lsls	r0, r6
    3cb4:	1e46      	subs	r6, r0, #1
    3cb6:	41b0      	sbcs	r0, r6
    3cb8:	40ec      	lsrs	r4, r5
    3cba:	4338      	orrs	r0, r7
    3cbc:	1a17      	subs	r7, r2, r0
    3cbe:	42ba      	cmp	r2, r7
    3cc0:	4192      	sbcs	r2, r2
    3cc2:	1b0c      	subs	r4, r1, r4
    3cc4:	4252      	negs	r2, r2
    3cc6:	1aa4      	subs	r4, r4, r2
    3cc8:	4666      	mov	r6, ip
    3cca:	4698      	mov	r8, r3
    3ccc:	e68b      	b.n	39e6 <__aeabi_dsub+0xb2>
    3cce:	4664      	mov	r4, ip
    3cd0:	4667      	mov	r7, ip
    3cd2:	432c      	orrs	r4, r5
    3cd4:	d000      	beq.n	3cd8 <__aeabi_dsub+0x3a4>
    3cd6:	e68b      	b.n	39f0 <__aeabi_dsub+0xbc>
    3cd8:	2500      	movs	r5, #0
    3cda:	2600      	movs	r6, #0
    3cdc:	2700      	movs	r7, #0
    3cde:	e6ea      	b.n	3ab6 <__aeabi_dsub+0x182>
    3ce0:	001e      	movs	r6, r3
    3ce2:	e6ad      	b.n	3a40 <__aeabi_dsub+0x10c>
    3ce4:	2b1f      	cmp	r3, #31
    3ce6:	dc60      	bgt.n	3daa <__aeabi_dsub+0x476>
    3ce8:	2720      	movs	r7, #32
    3cea:	1af8      	subs	r0, r7, r3
    3cec:	000f      	movs	r7, r1
    3cee:	4684      	mov	ip, r0
    3cf0:	4087      	lsls	r7, r0
    3cf2:	0010      	movs	r0, r2
    3cf4:	40d8      	lsrs	r0, r3
    3cf6:	4307      	orrs	r7, r0
    3cf8:	4660      	mov	r0, ip
    3cfa:	4082      	lsls	r2, r0
    3cfc:	1e50      	subs	r0, r2, #1
    3cfe:	4182      	sbcs	r2, r0
    3d00:	40d9      	lsrs	r1, r3
    3d02:	4317      	orrs	r7, r2
    3d04:	e6f5      	b.n	3af2 <__aeabi_dsub+0x1be>
    3d06:	0026      	movs	r6, r4
    3d08:	4650      	mov	r0, sl
    3d0a:	4306      	orrs	r6, r0
    3d0c:	d005      	beq.n	3d1a <__aeabi_dsub+0x3e6>
    3d0e:	43ed      	mvns	r5, r5
    3d10:	2d00      	cmp	r5, #0
    3d12:	d0d3      	beq.n	3cbc <__aeabi_dsub+0x388>
    3d14:	4e90      	ldr	r6, [pc, #576]	; (3f58 <__aeabi_dsub+0x624>)
    3d16:	45b4      	cmp	ip, r6
    3d18:	d1bd      	bne.n	3c96 <__aeabi_dsub+0x362>
    3d1a:	000c      	movs	r4, r1
    3d1c:	0017      	movs	r7, r2
    3d1e:	4666      	mov	r6, ip
    3d20:	4698      	mov	r8, r3
    3d22:	e68d      	b.n	3a40 <__aeabi_dsub+0x10c>
    3d24:	488c      	ldr	r0, [pc, #560]	; (3f58 <__aeabi_dsub+0x624>)
    3d26:	4283      	cmp	r3, r0
    3d28:	d00b      	beq.n	3d42 <__aeabi_dsub+0x40e>
    3d2a:	4663      	mov	r3, ip
    3d2c:	e6d9      	b.n	3ae2 <__aeabi_dsub+0x1ae>
    3d2e:	2d00      	cmp	r5, #0
    3d30:	d000      	beq.n	3d34 <__aeabi_dsub+0x400>
    3d32:	e096      	b.n	3e62 <__aeabi_dsub+0x52e>
    3d34:	0008      	movs	r0, r1
    3d36:	4310      	orrs	r0, r2
    3d38:	d100      	bne.n	3d3c <__aeabi_dsub+0x408>
    3d3a:	e0e2      	b.n	3f02 <__aeabi_dsub+0x5ce>
    3d3c:	000c      	movs	r4, r1
    3d3e:	0017      	movs	r7, r2
    3d40:	4698      	mov	r8, r3
    3d42:	4e85      	ldr	r6, [pc, #532]	; (3f58 <__aeabi_dsub+0x624>)
    3d44:	e67c      	b.n	3a40 <__aeabi_dsub+0x10c>
    3d46:	2500      	movs	r5, #0
    3d48:	e780      	b.n	3c4c <__aeabi_dsub+0x318>
    3d4a:	2100      	movs	r1, #0
    3d4c:	e78e      	b.n	3c6c <__aeabi_dsub+0x338>
    3d4e:	0023      	movs	r3, r4
    3d50:	4650      	mov	r0, sl
    3d52:	4303      	orrs	r3, r0
    3d54:	2e00      	cmp	r6, #0
    3d56:	d000      	beq.n	3d5a <__aeabi_dsub+0x426>
    3d58:	e0a8      	b.n	3eac <__aeabi_dsub+0x578>
    3d5a:	2b00      	cmp	r3, #0
    3d5c:	d100      	bne.n	3d60 <__aeabi_dsub+0x42c>
    3d5e:	e0de      	b.n	3f1e <__aeabi_dsub+0x5ea>
    3d60:	000b      	movs	r3, r1
    3d62:	4313      	orrs	r3, r2
    3d64:	d100      	bne.n	3d68 <__aeabi_dsub+0x434>
    3d66:	e66b      	b.n	3a40 <__aeabi_dsub+0x10c>
    3d68:	4452      	add	r2, sl
    3d6a:	4552      	cmp	r2, sl
    3d6c:	4180      	sbcs	r0, r0
    3d6e:	1864      	adds	r4, r4, r1
    3d70:	4240      	negs	r0, r0
    3d72:	1824      	adds	r4, r4, r0
    3d74:	0017      	movs	r7, r2
    3d76:	0223      	lsls	r3, r4, #8
    3d78:	d400      	bmi.n	3d7c <__aeabi_dsub+0x448>
    3d7a:	e6fd      	b.n	3b78 <__aeabi_dsub+0x244>
    3d7c:	4b77      	ldr	r3, [pc, #476]	; (3f5c <__aeabi_dsub+0x628>)
    3d7e:	4666      	mov	r6, ip
    3d80:	401c      	ands	r4, r3
    3d82:	e65d      	b.n	3a40 <__aeabi_dsub+0x10c>
    3d84:	0025      	movs	r5, r4
    3d86:	4650      	mov	r0, sl
    3d88:	4305      	orrs	r5, r0
    3d8a:	2e00      	cmp	r6, #0
    3d8c:	d1cf      	bne.n	3d2e <__aeabi_dsub+0x3fa>
    3d8e:	2d00      	cmp	r5, #0
    3d90:	d14f      	bne.n	3e32 <__aeabi_dsub+0x4fe>
    3d92:	000c      	movs	r4, r1
    3d94:	4314      	orrs	r4, r2
    3d96:	d100      	bne.n	3d9a <__aeabi_dsub+0x466>
    3d98:	e0a0      	b.n	3edc <__aeabi_dsub+0x5a8>
    3d9a:	000c      	movs	r4, r1
    3d9c:	0017      	movs	r7, r2
    3d9e:	4698      	mov	r8, r3
    3da0:	e64e      	b.n	3a40 <__aeabi_dsub+0x10c>
    3da2:	4666      	mov	r6, ip
    3da4:	2400      	movs	r4, #0
    3da6:	2700      	movs	r7, #0
    3da8:	e685      	b.n	3ab6 <__aeabi_dsub+0x182>
    3daa:	001f      	movs	r7, r3
    3dac:	0008      	movs	r0, r1
    3dae:	3f20      	subs	r7, #32
    3db0:	40f8      	lsrs	r0, r7
    3db2:	0007      	movs	r7, r0
    3db4:	2b20      	cmp	r3, #32
    3db6:	d100      	bne.n	3dba <__aeabi_dsub+0x486>
    3db8:	e08e      	b.n	3ed8 <__aeabi_dsub+0x5a4>
    3dba:	2040      	movs	r0, #64	; 0x40
    3dbc:	1ac3      	subs	r3, r0, r3
    3dbe:	4099      	lsls	r1, r3
    3dc0:	430a      	orrs	r2, r1
    3dc2:	1e51      	subs	r1, r2, #1
    3dc4:	418a      	sbcs	r2, r1
    3dc6:	2100      	movs	r1, #0
    3dc8:	4317      	orrs	r7, r2
    3dca:	e692      	b.n	3af2 <__aeabi_dsub+0x1be>
    3dcc:	2e00      	cmp	r6, #0
    3dce:	d114      	bne.n	3dfa <__aeabi_dsub+0x4c6>
    3dd0:	0026      	movs	r6, r4
    3dd2:	4650      	mov	r0, sl
    3dd4:	4306      	orrs	r6, r0
    3dd6:	d062      	beq.n	3e9e <__aeabi_dsub+0x56a>
    3dd8:	43db      	mvns	r3, r3
    3dda:	2b00      	cmp	r3, #0
    3ddc:	d15c      	bne.n	3e98 <__aeabi_dsub+0x564>
    3dde:	1887      	adds	r7, r0, r2
    3de0:	4297      	cmp	r7, r2
    3de2:	4192      	sbcs	r2, r2
    3de4:	1864      	adds	r4, r4, r1
    3de6:	4252      	negs	r2, r2
    3de8:	18a4      	adds	r4, r4, r2
    3dea:	4666      	mov	r6, ip
    3dec:	e687      	b.n	3afe <__aeabi_dsub+0x1ca>
    3dee:	4650      	mov	r0, sl
    3df0:	4320      	orrs	r0, r4
    3df2:	1e44      	subs	r4, r0, #1
    3df4:	41a0      	sbcs	r0, r4
    3df6:	2400      	movs	r4, #0
    3df8:	e760      	b.n	3cbc <__aeabi_dsub+0x388>
    3dfa:	4e57      	ldr	r6, [pc, #348]	; (3f58 <__aeabi_dsub+0x624>)
    3dfc:	45b4      	cmp	ip, r6
    3dfe:	d04e      	beq.n	3e9e <__aeabi_dsub+0x56a>
    3e00:	2680      	movs	r6, #128	; 0x80
    3e02:	0436      	lsls	r6, r6, #16
    3e04:	425b      	negs	r3, r3
    3e06:	4334      	orrs	r4, r6
    3e08:	2b38      	cmp	r3, #56	; 0x38
    3e0a:	dd00      	ble.n	3e0e <__aeabi_dsub+0x4da>
    3e0c:	e07f      	b.n	3f0e <__aeabi_dsub+0x5da>
    3e0e:	2b1f      	cmp	r3, #31
    3e10:	dd00      	ble.n	3e14 <__aeabi_dsub+0x4e0>
    3e12:	e08b      	b.n	3f2c <__aeabi_dsub+0x5f8>
    3e14:	2620      	movs	r6, #32
    3e16:	0027      	movs	r7, r4
    3e18:	4650      	mov	r0, sl
    3e1a:	1af6      	subs	r6, r6, r3
    3e1c:	40b7      	lsls	r7, r6
    3e1e:	40d8      	lsrs	r0, r3
    3e20:	4307      	orrs	r7, r0
    3e22:	4650      	mov	r0, sl
    3e24:	40b0      	lsls	r0, r6
    3e26:	1e46      	subs	r6, r0, #1
    3e28:	41b0      	sbcs	r0, r6
    3e2a:	4307      	orrs	r7, r0
    3e2c:	40dc      	lsrs	r4, r3
    3e2e:	18bf      	adds	r7, r7, r2
    3e30:	e7d6      	b.n	3de0 <__aeabi_dsub+0x4ac>
    3e32:	000d      	movs	r5, r1
    3e34:	4315      	orrs	r5, r2
    3e36:	d100      	bne.n	3e3a <__aeabi_dsub+0x506>
    3e38:	e602      	b.n	3a40 <__aeabi_dsub+0x10c>
    3e3a:	4650      	mov	r0, sl
    3e3c:	1a80      	subs	r0, r0, r2
    3e3e:	4582      	cmp	sl, r0
    3e40:	41bf      	sbcs	r7, r7
    3e42:	1a65      	subs	r5, r4, r1
    3e44:	427f      	negs	r7, r7
    3e46:	1bed      	subs	r5, r5, r7
    3e48:	4684      	mov	ip, r0
    3e4a:	0228      	lsls	r0, r5, #8
    3e4c:	d400      	bmi.n	3e50 <__aeabi_dsub+0x51c>
    3e4e:	e68d      	b.n	3b6c <__aeabi_dsub+0x238>
    3e50:	4650      	mov	r0, sl
    3e52:	1a17      	subs	r7, r2, r0
    3e54:	42ba      	cmp	r2, r7
    3e56:	4192      	sbcs	r2, r2
    3e58:	1b0c      	subs	r4, r1, r4
    3e5a:	4252      	negs	r2, r2
    3e5c:	1aa4      	subs	r4, r4, r2
    3e5e:	4698      	mov	r8, r3
    3e60:	e5ee      	b.n	3a40 <__aeabi_dsub+0x10c>
    3e62:	000d      	movs	r5, r1
    3e64:	4315      	orrs	r5, r2
    3e66:	d100      	bne.n	3e6a <__aeabi_dsub+0x536>
    3e68:	e76b      	b.n	3d42 <__aeabi_dsub+0x40e>
    3e6a:	4650      	mov	r0, sl
    3e6c:	0767      	lsls	r7, r4, #29
    3e6e:	08c0      	lsrs	r0, r0, #3
    3e70:	4307      	orrs	r7, r0
    3e72:	2080      	movs	r0, #128	; 0x80
    3e74:	08e4      	lsrs	r4, r4, #3
    3e76:	0300      	lsls	r0, r0, #12
    3e78:	4204      	tst	r4, r0
    3e7a:	d007      	beq.n	3e8c <__aeabi_dsub+0x558>
    3e7c:	08cd      	lsrs	r5, r1, #3
    3e7e:	4205      	tst	r5, r0
    3e80:	d104      	bne.n	3e8c <__aeabi_dsub+0x558>
    3e82:	002c      	movs	r4, r5
    3e84:	4698      	mov	r8, r3
    3e86:	08d7      	lsrs	r7, r2, #3
    3e88:	0749      	lsls	r1, r1, #29
    3e8a:	430f      	orrs	r7, r1
    3e8c:	0f7b      	lsrs	r3, r7, #29
    3e8e:	00e4      	lsls	r4, r4, #3
    3e90:	431c      	orrs	r4, r3
    3e92:	00ff      	lsls	r7, r7, #3
    3e94:	4e30      	ldr	r6, [pc, #192]	; (3f58 <__aeabi_dsub+0x624>)
    3e96:	e5d3      	b.n	3a40 <__aeabi_dsub+0x10c>
    3e98:	4e2f      	ldr	r6, [pc, #188]	; (3f58 <__aeabi_dsub+0x624>)
    3e9a:	45b4      	cmp	ip, r6
    3e9c:	d1b4      	bne.n	3e08 <__aeabi_dsub+0x4d4>
    3e9e:	000c      	movs	r4, r1
    3ea0:	0017      	movs	r7, r2
    3ea2:	4666      	mov	r6, ip
    3ea4:	e5cc      	b.n	3a40 <__aeabi_dsub+0x10c>
    3ea6:	2700      	movs	r7, #0
    3ea8:	2400      	movs	r4, #0
    3eaa:	e5e8      	b.n	3a7e <__aeabi_dsub+0x14a>
    3eac:	2b00      	cmp	r3, #0
    3eae:	d039      	beq.n	3f24 <__aeabi_dsub+0x5f0>
    3eb0:	000b      	movs	r3, r1
    3eb2:	4313      	orrs	r3, r2
    3eb4:	d100      	bne.n	3eb8 <__aeabi_dsub+0x584>
    3eb6:	e744      	b.n	3d42 <__aeabi_dsub+0x40e>
    3eb8:	08c0      	lsrs	r0, r0, #3
    3eba:	0767      	lsls	r7, r4, #29
    3ebc:	4307      	orrs	r7, r0
    3ebe:	2080      	movs	r0, #128	; 0x80
    3ec0:	08e4      	lsrs	r4, r4, #3
    3ec2:	0300      	lsls	r0, r0, #12
    3ec4:	4204      	tst	r4, r0
    3ec6:	d0e1      	beq.n	3e8c <__aeabi_dsub+0x558>
    3ec8:	08cb      	lsrs	r3, r1, #3
    3eca:	4203      	tst	r3, r0
    3ecc:	d1de      	bne.n	3e8c <__aeabi_dsub+0x558>
    3ece:	08d7      	lsrs	r7, r2, #3
    3ed0:	0749      	lsls	r1, r1, #29
    3ed2:	430f      	orrs	r7, r1
    3ed4:	001c      	movs	r4, r3
    3ed6:	e7d9      	b.n	3e8c <__aeabi_dsub+0x558>
    3ed8:	2100      	movs	r1, #0
    3eda:	e771      	b.n	3dc0 <__aeabi_dsub+0x48c>
    3edc:	2500      	movs	r5, #0
    3ede:	2700      	movs	r7, #0
    3ee0:	e5e9      	b.n	3ab6 <__aeabi_dsub+0x182>
    3ee2:	002e      	movs	r6, r5
    3ee4:	0027      	movs	r7, r4
    3ee6:	3e20      	subs	r6, #32
    3ee8:	40f7      	lsrs	r7, r6
    3eea:	2d20      	cmp	r5, #32
    3eec:	d02f      	beq.n	3f4e <__aeabi_dsub+0x61a>
    3eee:	2640      	movs	r6, #64	; 0x40
    3ef0:	1b75      	subs	r5, r6, r5
    3ef2:	40ac      	lsls	r4, r5
    3ef4:	4650      	mov	r0, sl
    3ef6:	4320      	orrs	r0, r4
    3ef8:	1e44      	subs	r4, r0, #1
    3efa:	41a0      	sbcs	r0, r4
    3efc:	2400      	movs	r4, #0
    3efe:	4338      	orrs	r0, r7
    3f00:	e6dc      	b.n	3cbc <__aeabi_dsub+0x388>
    3f02:	2480      	movs	r4, #128	; 0x80
    3f04:	2500      	movs	r5, #0
    3f06:	0324      	lsls	r4, r4, #12
    3f08:	4e13      	ldr	r6, [pc, #76]	; (3f58 <__aeabi_dsub+0x624>)
    3f0a:	2700      	movs	r7, #0
    3f0c:	e5d3      	b.n	3ab6 <__aeabi_dsub+0x182>
    3f0e:	4650      	mov	r0, sl
    3f10:	4320      	orrs	r0, r4
    3f12:	0007      	movs	r7, r0
    3f14:	1e78      	subs	r0, r7, #1
    3f16:	4187      	sbcs	r7, r0
    3f18:	2400      	movs	r4, #0
    3f1a:	18bf      	adds	r7, r7, r2
    3f1c:	e760      	b.n	3de0 <__aeabi_dsub+0x4ac>
    3f1e:	000c      	movs	r4, r1
    3f20:	0017      	movs	r7, r2
    3f22:	e58d      	b.n	3a40 <__aeabi_dsub+0x10c>
    3f24:	000c      	movs	r4, r1
    3f26:	0017      	movs	r7, r2
    3f28:	4e0b      	ldr	r6, [pc, #44]	; (3f58 <__aeabi_dsub+0x624>)
    3f2a:	e589      	b.n	3a40 <__aeabi_dsub+0x10c>
    3f2c:	001e      	movs	r6, r3
    3f2e:	0027      	movs	r7, r4
    3f30:	3e20      	subs	r6, #32
    3f32:	40f7      	lsrs	r7, r6
    3f34:	2b20      	cmp	r3, #32
    3f36:	d00c      	beq.n	3f52 <__aeabi_dsub+0x61e>
    3f38:	2640      	movs	r6, #64	; 0x40
    3f3a:	1af3      	subs	r3, r6, r3
    3f3c:	409c      	lsls	r4, r3
    3f3e:	4650      	mov	r0, sl
    3f40:	4320      	orrs	r0, r4
    3f42:	1e44      	subs	r4, r0, #1
    3f44:	41a0      	sbcs	r0, r4
    3f46:	4307      	orrs	r7, r0
    3f48:	2400      	movs	r4, #0
    3f4a:	18bf      	adds	r7, r7, r2
    3f4c:	e748      	b.n	3de0 <__aeabi_dsub+0x4ac>
    3f4e:	2400      	movs	r4, #0
    3f50:	e7d0      	b.n	3ef4 <__aeabi_dsub+0x5c0>
    3f52:	2400      	movs	r4, #0
    3f54:	e7f3      	b.n	3f3e <__aeabi_dsub+0x60a>
    3f56:	46c0      	nop			; (mov r8, r8)
    3f58:	000007ff 	.word	0x000007ff
    3f5c:	ff7fffff 	.word	0xff7fffff

00003f60 <__aeabi_d2iz>:
    3f60:	b530      	push	{r4, r5, lr}
    3f62:	4d13      	ldr	r5, [pc, #76]	; (3fb0 <__aeabi_d2iz+0x50>)
    3f64:	030a      	lsls	r2, r1, #12
    3f66:	004b      	lsls	r3, r1, #1
    3f68:	0b12      	lsrs	r2, r2, #12
    3f6a:	0d5b      	lsrs	r3, r3, #21
    3f6c:	0fc9      	lsrs	r1, r1, #31
    3f6e:	2400      	movs	r4, #0
    3f70:	42ab      	cmp	r3, r5
    3f72:	dd10      	ble.n	3f96 <__aeabi_d2iz+0x36>
    3f74:	4c0f      	ldr	r4, [pc, #60]	; (3fb4 <__aeabi_d2iz+0x54>)
    3f76:	42a3      	cmp	r3, r4
    3f78:	dc0f      	bgt.n	3f9a <__aeabi_d2iz+0x3a>
    3f7a:	2480      	movs	r4, #128	; 0x80
    3f7c:	4d0e      	ldr	r5, [pc, #56]	; (3fb8 <__aeabi_d2iz+0x58>)
    3f7e:	0364      	lsls	r4, r4, #13
    3f80:	4322      	orrs	r2, r4
    3f82:	1aed      	subs	r5, r5, r3
    3f84:	2d1f      	cmp	r5, #31
    3f86:	dd0b      	ble.n	3fa0 <__aeabi_d2iz+0x40>
    3f88:	480c      	ldr	r0, [pc, #48]	; (3fbc <__aeabi_d2iz+0x5c>)
    3f8a:	1ac3      	subs	r3, r0, r3
    3f8c:	40da      	lsrs	r2, r3
    3f8e:	4254      	negs	r4, r2
    3f90:	2900      	cmp	r1, #0
    3f92:	d100      	bne.n	3f96 <__aeabi_d2iz+0x36>
    3f94:	0014      	movs	r4, r2
    3f96:	0020      	movs	r0, r4
    3f98:	bd30      	pop	{r4, r5, pc}
    3f9a:	4b09      	ldr	r3, [pc, #36]	; (3fc0 <__aeabi_d2iz+0x60>)
    3f9c:	18cc      	adds	r4, r1, r3
    3f9e:	e7fa      	b.n	3f96 <__aeabi_d2iz+0x36>
    3fa0:	4c08      	ldr	r4, [pc, #32]	; (3fc4 <__aeabi_d2iz+0x64>)
    3fa2:	40e8      	lsrs	r0, r5
    3fa4:	46a4      	mov	ip, r4
    3fa6:	4463      	add	r3, ip
    3fa8:	409a      	lsls	r2, r3
    3faa:	4302      	orrs	r2, r0
    3fac:	e7ef      	b.n	3f8e <__aeabi_d2iz+0x2e>
    3fae:	46c0      	nop			; (mov r8, r8)
    3fb0:	000003fe 	.word	0x000003fe
    3fb4:	0000041d 	.word	0x0000041d
    3fb8:	00000433 	.word	0x00000433
    3fbc:	00000413 	.word	0x00000413
    3fc0:	7fffffff 	.word	0x7fffffff
    3fc4:	fffffbed 	.word	0xfffffbed

00003fc8 <__aeabi_ui2d>:
    3fc8:	b510      	push	{r4, lr}
    3fca:	1e04      	subs	r4, r0, #0
    3fcc:	d028      	beq.n	4020 <__aeabi_ui2d+0x58>
    3fce:	f000 f833 	bl	4038 <__clzsi2>
    3fd2:	4b15      	ldr	r3, [pc, #84]	; (4028 <__aeabi_ui2d+0x60>)
    3fd4:	4a15      	ldr	r2, [pc, #84]	; (402c <__aeabi_ui2d+0x64>)
    3fd6:	1a1b      	subs	r3, r3, r0
    3fd8:	1ad2      	subs	r2, r2, r3
    3fda:	2a1f      	cmp	r2, #31
    3fdc:	dd15      	ble.n	400a <__aeabi_ui2d+0x42>
    3fde:	4a14      	ldr	r2, [pc, #80]	; (4030 <__aeabi_ui2d+0x68>)
    3fe0:	1ad2      	subs	r2, r2, r3
    3fe2:	4094      	lsls	r4, r2
    3fe4:	2200      	movs	r2, #0
    3fe6:	0324      	lsls	r4, r4, #12
    3fe8:	055b      	lsls	r3, r3, #21
    3fea:	0b24      	lsrs	r4, r4, #12
    3fec:	0d5b      	lsrs	r3, r3, #21
    3fee:	2100      	movs	r1, #0
    3ff0:	0010      	movs	r0, r2
    3ff2:	0324      	lsls	r4, r4, #12
    3ff4:	0d0a      	lsrs	r2, r1, #20
    3ff6:	0b24      	lsrs	r4, r4, #12
    3ff8:	0512      	lsls	r2, r2, #20
    3ffa:	4322      	orrs	r2, r4
    3ffc:	4c0d      	ldr	r4, [pc, #52]	; (4034 <__aeabi_ui2d+0x6c>)
    3ffe:	051b      	lsls	r3, r3, #20
    4000:	4022      	ands	r2, r4
    4002:	4313      	orrs	r3, r2
    4004:	005b      	lsls	r3, r3, #1
    4006:	0859      	lsrs	r1, r3, #1
    4008:	bd10      	pop	{r4, pc}
    400a:	0021      	movs	r1, r4
    400c:	4091      	lsls	r1, r2
    400e:	000a      	movs	r2, r1
    4010:	210b      	movs	r1, #11
    4012:	1a08      	subs	r0, r1, r0
    4014:	40c4      	lsrs	r4, r0
    4016:	055b      	lsls	r3, r3, #21
    4018:	0324      	lsls	r4, r4, #12
    401a:	0b24      	lsrs	r4, r4, #12
    401c:	0d5b      	lsrs	r3, r3, #21
    401e:	e7e6      	b.n	3fee <__aeabi_ui2d+0x26>
    4020:	2300      	movs	r3, #0
    4022:	2400      	movs	r4, #0
    4024:	2200      	movs	r2, #0
    4026:	e7e2      	b.n	3fee <__aeabi_ui2d+0x26>
    4028:	0000041e 	.word	0x0000041e
    402c:	00000433 	.word	0x00000433
    4030:	00000413 	.word	0x00000413
    4034:	800fffff 	.word	0x800fffff

00004038 <__clzsi2>:
    4038:	211c      	movs	r1, #28
    403a:	2301      	movs	r3, #1
    403c:	041b      	lsls	r3, r3, #16
    403e:	4298      	cmp	r0, r3
    4040:	d301      	bcc.n	4046 <__clzsi2+0xe>
    4042:	0c00      	lsrs	r0, r0, #16
    4044:	3910      	subs	r1, #16
    4046:	0a1b      	lsrs	r3, r3, #8
    4048:	4298      	cmp	r0, r3
    404a:	d301      	bcc.n	4050 <__clzsi2+0x18>
    404c:	0a00      	lsrs	r0, r0, #8
    404e:	3908      	subs	r1, #8
    4050:	091b      	lsrs	r3, r3, #4
    4052:	4298      	cmp	r0, r3
    4054:	d301      	bcc.n	405a <__clzsi2+0x22>
    4056:	0900      	lsrs	r0, r0, #4
    4058:	3904      	subs	r1, #4
    405a:	a202      	add	r2, pc, #8	; (adr r2, 4064 <__clzsi2+0x2c>)
    405c:	5c10      	ldrb	r0, [r2, r0]
    405e:	1840      	adds	r0, r0, r1
    4060:	4770      	bx	lr
    4062:	46c0      	nop			; (mov r8, r8)
    4064:	02020304 	.word	0x02020304
    4068:	01010101 	.word	0x01010101
	...

00004074 <__libc_init_array>:
    4074:	b570      	push	{r4, r5, r6, lr}
    4076:	2600      	movs	r6, #0
    4078:	4d0c      	ldr	r5, [pc, #48]	; (40ac <__libc_init_array+0x38>)
    407a:	4c0d      	ldr	r4, [pc, #52]	; (40b0 <__libc_init_array+0x3c>)
    407c:	1b64      	subs	r4, r4, r5
    407e:	10a4      	asrs	r4, r4, #2
    4080:	42a6      	cmp	r6, r4
    4082:	d109      	bne.n	4098 <__libc_init_array+0x24>
    4084:	2600      	movs	r6, #0
    4086:	f000 fdf5 	bl	4c74 <_init>
    408a:	4d0a      	ldr	r5, [pc, #40]	; (40b4 <__libc_init_array+0x40>)
    408c:	4c0a      	ldr	r4, [pc, #40]	; (40b8 <__libc_init_array+0x44>)
    408e:	1b64      	subs	r4, r4, r5
    4090:	10a4      	asrs	r4, r4, #2
    4092:	42a6      	cmp	r6, r4
    4094:	d105      	bne.n	40a2 <__libc_init_array+0x2e>
    4096:	bd70      	pop	{r4, r5, r6, pc}
    4098:	00b3      	lsls	r3, r6, #2
    409a:	58eb      	ldr	r3, [r5, r3]
    409c:	4798      	blx	r3
    409e:	3601      	adds	r6, #1
    40a0:	e7ee      	b.n	4080 <__libc_init_array+0xc>
    40a2:	00b3      	lsls	r3, r6, #2
    40a4:	58eb      	ldr	r3, [r5, r3]
    40a6:	4798      	blx	r3
    40a8:	3601      	adds	r6, #1
    40aa:	e7f2      	b.n	4092 <__libc_init_array+0x1e>
    40ac:	00004c80 	.word	0x00004c80
    40b0:	00004c80 	.word	0x00004c80
    40b4:	00004c80 	.word	0x00004c80
    40b8:	00004c84 	.word	0x00004c84

000040bc <memcpy>:
    40bc:	2300      	movs	r3, #0
    40be:	b510      	push	{r4, lr}
    40c0:	429a      	cmp	r2, r3
    40c2:	d100      	bne.n	40c6 <memcpy+0xa>
    40c4:	bd10      	pop	{r4, pc}
    40c6:	5ccc      	ldrb	r4, [r1, r3]
    40c8:	54c4      	strb	r4, [r0, r3]
    40ca:	3301      	adds	r3, #1
    40cc:	e7f8      	b.n	40c0 <memcpy+0x4>

000040ce <memset>:
    40ce:	0003      	movs	r3, r0
    40d0:	1882      	adds	r2, r0, r2
    40d2:	4293      	cmp	r3, r2
    40d4:	d100      	bne.n	40d8 <memset+0xa>
    40d6:	4770      	bx	lr
    40d8:	7019      	strb	r1, [r3, #0]
    40da:	3301      	adds	r3, #1
    40dc:	e7f9      	b.n	40d2 <memset+0x4>
	...

000040e0 <sniprintf>:
    40e0:	b40c      	push	{r2, r3}
    40e2:	b530      	push	{r4, r5, lr}
    40e4:	4b16      	ldr	r3, [pc, #88]	; (4140 <sniprintf+0x60>)
    40e6:	b09d      	sub	sp, #116	; 0x74
    40e8:	1e0c      	subs	r4, r1, #0
    40ea:	681d      	ldr	r5, [r3, #0]
    40ec:	da08      	bge.n	4100 <sniprintf+0x20>
    40ee:	238b      	movs	r3, #139	; 0x8b
    40f0:	2001      	movs	r0, #1
    40f2:	602b      	str	r3, [r5, #0]
    40f4:	4240      	negs	r0, r0
    40f6:	b01d      	add	sp, #116	; 0x74
    40f8:	bc30      	pop	{r4, r5}
    40fa:	bc08      	pop	{r3}
    40fc:	b002      	add	sp, #8
    40fe:	4718      	bx	r3
    4100:	2382      	movs	r3, #130	; 0x82
    4102:	a902      	add	r1, sp, #8
    4104:	009b      	lsls	r3, r3, #2
    4106:	818b      	strh	r3, [r1, #12]
    4108:	2300      	movs	r3, #0
    410a:	9002      	str	r0, [sp, #8]
    410c:	6108      	str	r0, [r1, #16]
    410e:	429c      	cmp	r4, r3
    4110:	d000      	beq.n	4114 <sniprintf+0x34>
    4112:	1e63      	subs	r3, r4, #1
    4114:	608b      	str	r3, [r1, #8]
    4116:	614b      	str	r3, [r1, #20]
    4118:	2301      	movs	r3, #1
    411a:	425b      	negs	r3, r3
    411c:	81cb      	strh	r3, [r1, #14]
    411e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    4120:	ab21      	add	r3, sp, #132	; 0x84
    4122:	0028      	movs	r0, r5
    4124:	9301      	str	r3, [sp, #4]
    4126:	f000 f86f 	bl	4208 <_svfiprintf_r>
    412a:	1c43      	adds	r3, r0, #1
    412c:	da01      	bge.n	4132 <sniprintf+0x52>
    412e:	238b      	movs	r3, #139	; 0x8b
    4130:	602b      	str	r3, [r5, #0]
    4132:	2c00      	cmp	r4, #0
    4134:	d0df      	beq.n	40f6 <sniprintf+0x16>
    4136:	2300      	movs	r3, #0
    4138:	9a02      	ldr	r2, [sp, #8]
    413a:	7013      	strb	r3, [r2, #0]
    413c:	e7db      	b.n	40f6 <sniprintf+0x16>
    413e:	46c0      	nop			; (mov r8, r8)
    4140:	20000010 	.word	0x20000010

00004144 <__ssputs_r>:
    4144:	b5f0      	push	{r4, r5, r6, r7, lr}
    4146:	688e      	ldr	r6, [r1, #8]
    4148:	b085      	sub	sp, #20
    414a:	0007      	movs	r7, r0
    414c:	000c      	movs	r4, r1
    414e:	9203      	str	r2, [sp, #12]
    4150:	9301      	str	r3, [sp, #4]
    4152:	429e      	cmp	r6, r3
    4154:	d839      	bhi.n	41ca <__ssputs_r+0x86>
    4156:	2390      	movs	r3, #144	; 0x90
    4158:	898a      	ldrh	r2, [r1, #12]
    415a:	00db      	lsls	r3, r3, #3
    415c:	421a      	tst	r2, r3
    415e:	d034      	beq.n	41ca <__ssputs_r+0x86>
    4160:	2503      	movs	r5, #3
    4162:	6909      	ldr	r1, [r1, #16]
    4164:	6823      	ldr	r3, [r4, #0]
    4166:	1a5b      	subs	r3, r3, r1
    4168:	9302      	str	r3, [sp, #8]
    416a:	6963      	ldr	r3, [r4, #20]
    416c:	9802      	ldr	r0, [sp, #8]
    416e:	435d      	muls	r5, r3
    4170:	0feb      	lsrs	r3, r5, #31
    4172:	195d      	adds	r5, r3, r5
    4174:	9b01      	ldr	r3, [sp, #4]
    4176:	106d      	asrs	r5, r5, #1
    4178:	3301      	adds	r3, #1
    417a:	181b      	adds	r3, r3, r0
    417c:	42ab      	cmp	r3, r5
    417e:	d900      	bls.n	4182 <__ssputs_r+0x3e>
    4180:	001d      	movs	r5, r3
    4182:	0553      	lsls	r3, r2, #21
    4184:	d532      	bpl.n	41ec <__ssputs_r+0xa8>
    4186:	0029      	movs	r1, r5
    4188:	0038      	movs	r0, r7
    418a:	f000 fb31 	bl	47f0 <_malloc_r>
    418e:	1e06      	subs	r6, r0, #0
    4190:	d109      	bne.n	41a6 <__ssputs_r+0x62>
    4192:	230c      	movs	r3, #12
    4194:	603b      	str	r3, [r7, #0]
    4196:	2340      	movs	r3, #64	; 0x40
    4198:	2001      	movs	r0, #1
    419a:	89a2      	ldrh	r2, [r4, #12]
    419c:	4240      	negs	r0, r0
    419e:	4313      	orrs	r3, r2
    41a0:	81a3      	strh	r3, [r4, #12]
    41a2:	b005      	add	sp, #20
    41a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41a6:	9a02      	ldr	r2, [sp, #8]
    41a8:	6921      	ldr	r1, [r4, #16]
    41aa:	f7ff ff87 	bl	40bc <memcpy>
    41ae:	89a3      	ldrh	r3, [r4, #12]
    41b0:	4a14      	ldr	r2, [pc, #80]	; (4204 <__ssputs_r+0xc0>)
    41b2:	401a      	ands	r2, r3
    41b4:	2380      	movs	r3, #128	; 0x80
    41b6:	4313      	orrs	r3, r2
    41b8:	81a3      	strh	r3, [r4, #12]
    41ba:	9b02      	ldr	r3, [sp, #8]
    41bc:	6126      	str	r6, [r4, #16]
    41be:	18f6      	adds	r6, r6, r3
    41c0:	6026      	str	r6, [r4, #0]
    41c2:	6165      	str	r5, [r4, #20]
    41c4:	9e01      	ldr	r6, [sp, #4]
    41c6:	1aed      	subs	r5, r5, r3
    41c8:	60a5      	str	r5, [r4, #8]
    41ca:	9b01      	ldr	r3, [sp, #4]
    41cc:	42b3      	cmp	r3, r6
    41ce:	d200      	bcs.n	41d2 <__ssputs_r+0x8e>
    41d0:	001e      	movs	r6, r3
    41d2:	0032      	movs	r2, r6
    41d4:	9903      	ldr	r1, [sp, #12]
    41d6:	6820      	ldr	r0, [r4, #0]
    41d8:	f000 faad 	bl	4736 <memmove>
    41dc:	68a3      	ldr	r3, [r4, #8]
    41de:	2000      	movs	r0, #0
    41e0:	1b9b      	subs	r3, r3, r6
    41e2:	60a3      	str	r3, [r4, #8]
    41e4:	6823      	ldr	r3, [r4, #0]
    41e6:	199e      	adds	r6, r3, r6
    41e8:	6026      	str	r6, [r4, #0]
    41ea:	e7da      	b.n	41a2 <__ssputs_r+0x5e>
    41ec:	002a      	movs	r2, r5
    41ee:	0038      	movs	r0, r7
    41f0:	f000 fb5c 	bl	48ac <_realloc_r>
    41f4:	1e06      	subs	r6, r0, #0
    41f6:	d1e0      	bne.n	41ba <__ssputs_r+0x76>
    41f8:	6921      	ldr	r1, [r4, #16]
    41fa:	0038      	movs	r0, r7
    41fc:	f000 faae 	bl	475c <_free_r>
    4200:	e7c7      	b.n	4192 <__ssputs_r+0x4e>
    4202:	46c0      	nop			; (mov r8, r8)
    4204:	fffffb7f 	.word	0xfffffb7f

00004208 <_svfiprintf_r>:
    4208:	b5f0      	push	{r4, r5, r6, r7, lr}
    420a:	b09f      	sub	sp, #124	; 0x7c
    420c:	9002      	str	r0, [sp, #8]
    420e:	9305      	str	r3, [sp, #20]
    4210:	898b      	ldrh	r3, [r1, #12]
    4212:	000f      	movs	r7, r1
    4214:	0016      	movs	r6, r2
    4216:	061b      	lsls	r3, r3, #24
    4218:	d511      	bpl.n	423e <_svfiprintf_r+0x36>
    421a:	690b      	ldr	r3, [r1, #16]
    421c:	2b00      	cmp	r3, #0
    421e:	d10e      	bne.n	423e <_svfiprintf_r+0x36>
    4220:	2140      	movs	r1, #64	; 0x40
    4222:	f000 fae5 	bl	47f0 <_malloc_r>
    4226:	6038      	str	r0, [r7, #0]
    4228:	6138      	str	r0, [r7, #16]
    422a:	2800      	cmp	r0, #0
    422c:	d105      	bne.n	423a <_svfiprintf_r+0x32>
    422e:	230c      	movs	r3, #12
    4230:	9a02      	ldr	r2, [sp, #8]
    4232:	3801      	subs	r0, #1
    4234:	6013      	str	r3, [r2, #0]
    4236:	b01f      	add	sp, #124	; 0x7c
    4238:	bdf0      	pop	{r4, r5, r6, r7, pc}
    423a:	2340      	movs	r3, #64	; 0x40
    423c:	617b      	str	r3, [r7, #20]
    423e:	2300      	movs	r3, #0
    4240:	ad06      	add	r5, sp, #24
    4242:	616b      	str	r3, [r5, #20]
    4244:	3320      	adds	r3, #32
    4246:	766b      	strb	r3, [r5, #25]
    4248:	3310      	adds	r3, #16
    424a:	76ab      	strb	r3, [r5, #26]
    424c:	0034      	movs	r4, r6
    424e:	7823      	ldrb	r3, [r4, #0]
    4250:	2b00      	cmp	r3, #0
    4252:	d147      	bne.n	42e4 <_svfiprintf_r+0xdc>
    4254:	1ba3      	subs	r3, r4, r6
    4256:	9304      	str	r3, [sp, #16]
    4258:	d00d      	beq.n	4276 <_svfiprintf_r+0x6e>
    425a:	1ba3      	subs	r3, r4, r6
    425c:	0032      	movs	r2, r6
    425e:	0039      	movs	r1, r7
    4260:	9802      	ldr	r0, [sp, #8]
    4262:	f7ff ff6f 	bl	4144 <__ssputs_r>
    4266:	1c43      	adds	r3, r0, #1
    4268:	d100      	bne.n	426c <_svfiprintf_r+0x64>
    426a:	e0b5      	b.n	43d8 <_svfiprintf_r+0x1d0>
    426c:	696a      	ldr	r2, [r5, #20]
    426e:	9b04      	ldr	r3, [sp, #16]
    4270:	4694      	mov	ip, r2
    4272:	4463      	add	r3, ip
    4274:	616b      	str	r3, [r5, #20]
    4276:	7823      	ldrb	r3, [r4, #0]
    4278:	2b00      	cmp	r3, #0
    427a:	d100      	bne.n	427e <_svfiprintf_r+0x76>
    427c:	e0ac      	b.n	43d8 <_svfiprintf_r+0x1d0>
    427e:	2201      	movs	r2, #1
    4280:	2300      	movs	r3, #0
    4282:	4252      	negs	r2, r2
    4284:	606a      	str	r2, [r5, #4]
    4286:	a902      	add	r1, sp, #8
    4288:	3254      	adds	r2, #84	; 0x54
    428a:	1852      	adds	r2, r2, r1
    428c:	3401      	adds	r4, #1
    428e:	602b      	str	r3, [r5, #0]
    4290:	60eb      	str	r3, [r5, #12]
    4292:	60ab      	str	r3, [r5, #8]
    4294:	7013      	strb	r3, [r2, #0]
    4296:	65ab      	str	r3, [r5, #88]	; 0x58
    4298:	4e58      	ldr	r6, [pc, #352]	; (43fc <_svfiprintf_r+0x1f4>)
    429a:	2205      	movs	r2, #5
    429c:	7821      	ldrb	r1, [r4, #0]
    429e:	0030      	movs	r0, r6
    42a0:	f000 fa3e 	bl	4720 <memchr>
    42a4:	1c62      	adds	r2, r4, #1
    42a6:	2800      	cmp	r0, #0
    42a8:	d120      	bne.n	42ec <_svfiprintf_r+0xe4>
    42aa:	6829      	ldr	r1, [r5, #0]
    42ac:	06cb      	lsls	r3, r1, #27
    42ae:	d504      	bpl.n	42ba <_svfiprintf_r+0xb2>
    42b0:	2353      	movs	r3, #83	; 0x53
    42b2:	ae02      	add	r6, sp, #8
    42b4:	3020      	adds	r0, #32
    42b6:	199b      	adds	r3, r3, r6
    42b8:	7018      	strb	r0, [r3, #0]
    42ba:	070b      	lsls	r3, r1, #28
    42bc:	d504      	bpl.n	42c8 <_svfiprintf_r+0xc0>
    42be:	2353      	movs	r3, #83	; 0x53
    42c0:	202b      	movs	r0, #43	; 0x2b
    42c2:	ae02      	add	r6, sp, #8
    42c4:	199b      	adds	r3, r3, r6
    42c6:	7018      	strb	r0, [r3, #0]
    42c8:	7823      	ldrb	r3, [r4, #0]
    42ca:	2b2a      	cmp	r3, #42	; 0x2a
    42cc:	d016      	beq.n	42fc <_svfiprintf_r+0xf4>
    42ce:	2000      	movs	r0, #0
    42d0:	210a      	movs	r1, #10
    42d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    42d4:	7822      	ldrb	r2, [r4, #0]
    42d6:	3a30      	subs	r2, #48	; 0x30
    42d8:	2a09      	cmp	r2, #9
    42da:	d955      	bls.n	4388 <_svfiprintf_r+0x180>
    42dc:	2800      	cmp	r0, #0
    42de:	d015      	beq.n	430c <_svfiprintf_r+0x104>
    42e0:	9309      	str	r3, [sp, #36]	; 0x24
    42e2:	e013      	b.n	430c <_svfiprintf_r+0x104>
    42e4:	2b25      	cmp	r3, #37	; 0x25
    42e6:	d0b5      	beq.n	4254 <_svfiprintf_r+0x4c>
    42e8:	3401      	adds	r4, #1
    42ea:	e7b0      	b.n	424e <_svfiprintf_r+0x46>
    42ec:	2301      	movs	r3, #1
    42ee:	1b80      	subs	r0, r0, r6
    42f0:	4083      	lsls	r3, r0
    42f2:	6829      	ldr	r1, [r5, #0]
    42f4:	0014      	movs	r4, r2
    42f6:	430b      	orrs	r3, r1
    42f8:	602b      	str	r3, [r5, #0]
    42fa:	e7cd      	b.n	4298 <_svfiprintf_r+0x90>
    42fc:	9b05      	ldr	r3, [sp, #20]
    42fe:	1d18      	adds	r0, r3, #4
    4300:	681b      	ldr	r3, [r3, #0]
    4302:	9005      	str	r0, [sp, #20]
    4304:	2b00      	cmp	r3, #0
    4306:	db39      	blt.n	437c <_svfiprintf_r+0x174>
    4308:	9309      	str	r3, [sp, #36]	; 0x24
    430a:	0014      	movs	r4, r2
    430c:	7823      	ldrb	r3, [r4, #0]
    430e:	2b2e      	cmp	r3, #46	; 0x2e
    4310:	d10b      	bne.n	432a <_svfiprintf_r+0x122>
    4312:	7863      	ldrb	r3, [r4, #1]
    4314:	1c62      	adds	r2, r4, #1
    4316:	2b2a      	cmp	r3, #42	; 0x2a
    4318:	d13e      	bne.n	4398 <_svfiprintf_r+0x190>
    431a:	9b05      	ldr	r3, [sp, #20]
    431c:	3402      	adds	r4, #2
    431e:	1d1a      	adds	r2, r3, #4
    4320:	681b      	ldr	r3, [r3, #0]
    4322:	9205      	str	r2, [sp, #20]
    4324:	2b00      	cmp	r3, #0
    4326:	db34      	blt.n	4392 <_svfiprintf_r+0x18a>
    4328:	9307      	str	r3, [sp, #28]
    432a:	4e35      	ldr	r6, [pc, #212]	; (4400 <_svfiprintf_r+0x1f8>)
    432c:	7821      	ldrb	r1, [r4, #0]
    432e:	2203      	movs	r2, #3
    4330:	0030      	movs	r0, r6
    4332:	f000 f9f5 	bl	4720 <memchr>
    4336:	2800      	cmp	r0, #0
    4338:	d006      	beq.n	4348 <_svfiprintf_r+0x140>
    433a:	2340      	movs	r3, #64	; 0x40
    433c:	1b80      	subs	r0, r0, r6
    433e:	4083      	lsls	r3, r0
    4340:	682a      	ldr	r2, [r5, #0]
    4342:	3401      	adds	r4, #1
    4344:	4313      	orrs	r3, r2
    4346:	602b      	str	r3, [r5, #0]
    4348:	7821      	ldrb	r1, [r4, #0]
    434a:	2206      	movs	r2, #6
    434c:	482d      	ldr	r0, [pc, #180]	; (4404 <_svfiprintf_r+0x1fc>)
    434e:	1c66      	adds	r6, r4, #1
    4350:	7629      	strb	r1, [r5, #24]
    4352:	f000 f9e5 	bl	4720 <memchr>
    4356:	2800      	cmp	r0, #0
    4358:	d046      	beq.n	43e8 <_svfiprintf_r+0x1e0>
    435a:	4b2b      	ldr	r3, [pc, #172]	; (4408 <_svfiprintf_r+0x200>)
    435c:	2b00      	cmp	r3, #0
    435e:	d12f      	bne.n	43c0 <_svfiprintf_r+0x1b8>
    4360:	6829      	ldr	r1, [r5, #0]
    4362:	9b05      	ldr	r3, [sp, #20]
    4364:	2207      	movs	r2, #7
    4366:	05c9      	lsls	r1, r1, #23
    4368:	d528      	bpl.n	43bc <_svfiprintf_r+0x1b4>
    436a:	189b      	adds	r3, r3, r2
    436c:	4393      	bics	r3, r2
    436e:	3308      	adds	r3, #8
    4370:	9305      	str	r3, [sp, #20]
    4372:	696b      	ldr	r3, [r5, #20]
    4374:	9a03      	ldr	r2, [sp, #12]
    4376:	189b      	adds	r3, r3, r2
    4378:	616b      	str	r3, [r5, #20]
    437a:	e767      	b.n	424c <_svfiprintf_r+0x44>
    437c:	425b      	negs	r3, r3
    437e:	60eb      	str	r3, [r5, #12]
    4380:	2302      	movs	r3, #2
    4382:	430b      	orrs	r3, r1
    4384:	602b      	str	r3, [r5, #0]
    4386:	e7c0      	b.n	430a <_svfiprintf_r+0x102>
    4388:	434b      	muls	r3, r1
    438a:	3401      	adds	r4, #1
    438c:	189b      	adds	r3, r3, r2
    438e:	2001      	movs	r0, #1
    4390:	e7a0      	b.n	42d4 <_svfiprintf_r+0xcc>
    4392:	2301      	movs	r3, #1
    4394:	425b      	negs	r3, r3
    4396:	e7c7      	b.n	4328 <_svfiprintf_r+0x120>
    4398:	2300      	movs	r3, #0
    439a:	0014      	movs	r4, r2
    439c:	200a      	movs	r0, #10
    439e:	001a      	movs	r2, r3
    43a0:	606b      	str	r3, [r5, #4]
    43a2:	7821      	ldrb	r1, [r4, #0]
    43a4:	3930      	subs	r1, #48	; 0x30
    43a6:	2909      	cmp	r1, #9
    43a8:	d903      	bls.n	43b2 <_svfiprintf_r+0x1aa>
    43aa:	2b00      	cmp	r3, #0
    43ac:	d0bd      	beq.n	432a <_svfiprintf_r+0x122>
    43ae:	9207      	str	r2, [sp, #28]
    43b0:	e7bb      	b.n	432a <_svfiprintf_r+0x122>
    43b2:	4342      	muls	r2, r0
    43b4:	3401      	adds	r4, #1
    43b6:	1852      	adds	r2, r2, r1
    43b8:	2301      	movs	r3, #1
    43ba:	e7f2      	b.n	43a2 <_svfiprintf_r+0x19a>
    43bc:	3307      	adds	r3, #7
    43be:	e7d5      	b.n	436c <_svfiprintf_r+0x164>
    43c0:	ab05      	add	r3, sp, #20
    43c2:	9300      	str	r3, [sp, #0]
    43c4:	003a      	movs	r2, r7
    43c6:	4b11      	ldr	r3, [pc, #68]	; (440c <_svfiprintf_r+0x204>)
    43c8:	0029      	movs	r1, r5
    43ca:	9802      	ldr	r0, [sp, #8]
    43cc:	e000      	b.n	43d0 <_svfiprintf_r+0x1c8>
    43ce:	bf00      	nop
    43d0:	9003      	str	r0, [sp, #12]
    43d2:	9b03      	ldr	r3, [sp, #12]
    43d4:	3301      	adds	r3, #1
    43d6:	d1cc      	bne.n	4372 <_svfiprintf_r+0x16a>
    43d8:	89bb      	ldrh	r3, [r7, #12]
    43da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    43dc:	065b      	lsls	r3, r3, #25
    43de:	d400      	bmi.n	43e2 <_svfiprintf_r+0x1da>
    43e0:	e729      	b.n	4236 <_svfiprintf_r+0x2e>
    43e2:	2001      	movs	r0, #1
    43e4:	4240      	negs	r0, r0
    43e6:	e726      	b.n	4236 <_svfiprintf_r+0x2e>
    43e8:	ab05      	add	r3, sp, #20
    43ea:	9300      	str	r3, [sp, #0]
    43ec:	003a      	movs	r2, r7
    43ee:	4b07      	ldr	r3, [pc, #28]	; (440c <_svfiprintf_r+0x204>)
    43f0:	0029      	movs	r1, r5
    43f2:	9802      	ldr	r0, [sp, #8]
    43f4:	f000 f87a 	bl	44ec <_printf_i>
    43f8:	e7ea      	b.n	43d0 <_svfiprintf_r+0x1c8>
    43fa:	46c0      	nop			; (mov r8, r8)
    43fc:	00004c40 	.word	0x00004c40
    4400:	00004c46 	.word	0x00004c46
    4404:	00004c4a 	.word	0x00004c4a
    4408:	00000000 	.word	0x00000000
    440c:	00004145 	.word	0x00004145

00004410 <_printf_common>:
    4410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4412:	0015      	movs	r5, r2
    4414:	9301      	str	r3, [sp, #4]
    4416:	688a      	ldr	r2, [r1, #8]
    4418:	690b      	ldr	r3, [r1, #16]
    441a:	9000      	str	r0, [sp, #0]
    441c:	000c      	movs	r4, r1
    441e:	4293      	cmp	r3, r2
    4420:	da00      	bge.n	4424 <_printf_common+0x14>
    4422:	0013      	movs	r3, r2
    4424:	0022      	movs	r2, r4
    4426:	602b      	str	r3, [r5, #0]
    4428:	3243      	adds	r2, #67	; 0x43
    442a:	7812      	ldrb	r2, [r2, #0]
    442c:	2a00      	cmp	r2, #0
    442e:	d001      	beq.n	4434 <_printf_common+0x24>
    4430:	3301      	adds	r3, #1
    4432:	602b      	str	r3, [r5, #0]
    4434:	6823      	ldr	r3, [r4, #0]
    4436:	069b      	lsls	r3, r3, #26
    4438:	d502      	bpl.n	4440 <_printf_common+0x30>
    443a:	682b      	ldr	r3, [r5, #0]
    443c:	3302      	adds	r3, #2
    443e:	602b      	str	r3, [r5, #0]
    4440:	2706      	movs	r7, #6
    4442:	6823      	ldr	r3, [r4, #0]
    4444:	401f      	ands	r7, r3
    4446:	d027      	beq.n	4498 <_printf_common+0x88>
    4448:	0023      	movs	r3, r4
    444a:	3343      	adds	r3, #67	; 0x43
    444c:	781b      	ldrb	r3, [r3, #0]
    444e:	1e5a      	subs	r2, r3, #1
    4450:	4193      	sbcs	r3, r2
    4452:	6822      	ldr	r2, [r4, #0]
    4454:	0692      	lsls	r2, r2, #26
    4456:	d430      	bmi.n	44ba <_printf_common+0xaa>
    4458:	0022      	movs	r2, r4
    445a:	9901      	ldr	r1, [sp, #4]
    445c:	3243      	adds	r2, #67	; 0x43
    445e:	9800      	ldr	r0, [sp, #0]
    4460:	9e08      	ldr	r6, [sp, #32]
    4462:	47b0      	blx	r6
    4464:	1c43      	adds	r3, r0, #1
    4466:	d025      	beq.n	44b4 <_printf_common+0xa4>
    4468:	2306      	movs	r3, #6
    446a:	6820      	ldr	r0, [r4, #0]
    446c:	682a      	ldr	r2, [r5, #0]
    446e:	68e1      	ldr	r1, [r4, #12]
    4470:	4003      	ands	r3, r0
    4472:	2500      	movs	r5, #0
    4474:	2b04      	cmp	r3, #4
    4476:	d103      	bne.n	4480 <_printf_common+0x70>
    4478:	1a8d      	subs	r5, r1, r2
    447a:	43eb      	mvns	r3, r5
    447c:	17db      	asrs	r3, r3, #31
    447e:	401d      	ands	r5, r3
    4480:	68a3      	ldr	r3, [r4, #8]
    4482:	6922      	ldr	r2, [r4, #16]
    4484:	4293      	cmp	r3, r2
    4486:	dd01      	ble.n	448c <_printf_common+0x7c>
    4488:	1a9b      	subs	r3, r3, r2
    448a:	18ed      	adds	r5, r5, r3
    448c:	2700      	movs	r7, #0
    448e:	42bd      	cmp	r5, r7
    4490:	d120      	bne.n	44d4 <_printf_common+0xc4>
    4492:	2000      	movs	r0, #0
    4494:	e010      	b.n	44b8 <_printf_common+0xa8>
    4496:	3701      	adds	r7, #1
    4498:	68e3      	ldr	r3, [r4, #12]
    449a:	682a      	ldr	r2, [r5, #0]
    449c:	1a9b      	subs	r3, r3, r2
    449e:	429f      	cmp	r7, r3
    44a0:	dad2      	bge.n	4448 <_printf_common+0x38>
    44a2:	0022      	movs	r2, r4
    44a4:	2301      	movs	r3, #1
    44a6:	3219      	adds	r2, #25
    44a8:	9901      	ldr	r1, [sp, #4]
    44aa:	9800      	ldr	r0, [sp, #0]
    44ac:	9e08      	ldr	r6, [sp, #32]
    44ae:	47b0      	blx	r6
    44b0:	1c43      	adds	r3, r0, #1
    44b2:	d1f0      	bne.n	4496 <_printf_common+0x86>
    44b4:	2001      	movs	r0, #1
    44b6:	4240      	negs	r0, r0
    44b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    44ba:	2030      	movs	r0, #48	; 0x30
    44bc:	18e1      	adds	r1, r4, r3
    44be:	3143      	adds	r1, #67	; 0x43
    44c0:	7008      	strb	r0, [r1, #0]
    44c2:	0021      	movs	r1, r4
    44c4:	1c5a      	adds	r2, r3, #1
    44c6:	3145      	adds	r1, #69	; 0x45
    44c8:	7809      	ldrb	r1, [r1, #0]
    44ca:	18a2      	adds	r2, r4, r2
    44cc:	3243      	adds	r2, #67	; 0x43
    44ce:	3302      	adds	r3, #2
    44d0:	7011      	strb	r1, [r2, #0]
    44d2:	e7c1      	b.n	4458 <_printf_common+0x48>
    44d4:	0022      	movs	r2, r4
    44d6:	2301      	movs	r3, #1
    44d8:	321a      	adds	r2, #26
    44da:	9901      	ldr	r1, [sp, #4]
    44dc:	9800      	ldr	r0, [sp, #0]
    44de:	9e08      	ldr	r6, [sp, #32]
    44e0:	47b0      	blx	r6
    44e2:	1c43      	adds	r3, r0, #1
    44e4:	d0e6      	beq.n	44b4 <_printf_common+0xa4>
    44e6:	3701      	adds	r7, #1
    44e8:	e7d1      	b.n	448e <_printf_common+0x7e>
	...

000044ec <_printf_i>:
    44ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    44ee:	b08b      	sub	sp, #44	; 0x2c
    44f0:	9206      	str	r2, [sp, #24]
    44f2:	000a      	movs	r2, r1
    44f4:	3243      	adds	r2, #67	; 0x43
    44f6:	9307      	str	r3, [sp, #28]
    44f8:	9005      	str	r0, [sp, #20]
    44fa:	9204      	str	r2, [sp, #16]
    44fc:	7e0a      	ldrb	r2, [r1, #24]
    44fe:	000c      	movs	r4, r1
    4500:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4502:	2a6e      	cmp	r2, #110	; 0x6e
    4504:	d100      	bne.n	4508 <_printf_i+0x1c>
    4506:	e08f      	b.n	4628 <_printf_i+0x13c>
    4508:	d817      	bhi.n	453a <_printf_i+0x4e>
    450a:	2a63      	cmp	r2, #99	; 0x63
    450c:	d02c      	beq.n	4568 <_printf_i+0x7c>
    450e:	d808      	bhi.n	4522 <_printf_i+0x36>
    4510:	2a00      	cmp	r2, #0
    4512:	d100      	bne.n	4516 <_printf_i+0x2a>
    4514:	e099      	b.n	464a <_printf_i+0x15e>
    4516:	2a58      	cmp	r2, #88	; 0x58
    4518:	d054      	beq.n	45c4 <_printf_i+0xd8>
    451a:	0026      	movs	r6, r4
    451c:	3642      	adds	r6, #66	; 0x42
    451e:	7032      	strb	r2, [r6, #0]
    4520:	e029      	b.n	4576 <_printf_i+0x8a>
    4522:	2a64      	cmp	r2, #100	; 0x64
    4524:	d001      	beq.n	452a <_printf_i+0x3e>
    4526:	2a69      	cmp	r2, #105	; 0x69
    4528:	d1f7      	bne.n	451a <_printf_i+0x2e>
    452a:	6821      	ldr	r1, [r4, #0]
    452c:	681a      	ldr	r2, [r3, #0]
    452e:	0608      	lsls	r0, r1, #24
    4530:	d523      	bpl.n	457a <_printf_i+0x8e>
    4532:	1d11      	adds	r1, r2, #4
    4534:	6019      	str	r1, [r3, #0]
    4536:	6815      	ldr	r5, [r2, #0]
    4538:	e025      	b.n	4586 <_printf_i+0x9a>
    453a:	2a73      	cmp	r2, #115	; 0x73
    453c:	d100      	bne.n	4540 <_printf_i+0x54>
    453e:	e088      	b.n	4652 <_printf_i+0x166>
    4540:	d808      	bhi.n	4554 <_printf_i+0x68>
    4542:	2a6f      	cmp	r2, #111	; 0x6f
    4544:	d029      	beq.n	459a <_printf_i+0xae>
    4546:	2a70      	cmp	r2, #112	; 0x70
    4548:	d1e7      	bne.n	451a <_printf_i+0x2e>
    454a:	2220      	movs	r2, #32
    454c:	6809      	ldr	r1, [r1, #0]
    454e:	430a      	orrs	r2, r1
    4550:	6022      	str	r2, [r4, #0]
    4552:	e003      	b.n	455c <_printf_i+0x70>
    4554:	2a75      	cmp	r2, #117	; 0x75
    4556:	d020      	beq.n	459a <_printf_i+0xae>
    4558:	2a78      	cmp	r2, #120	; 0x78
    455a:	d1de      	bne.n	451a <_printf_i+0x2e>
    455c:	0022      	movs	r2, r4
    455e:	2178      	movs	r1, #120	; 0x78
    4560:	3245      	adds	r2, #69	; 0x45
    4562:	7011      	strb	r1, [r2, #0]
    4564:	4a6c      	ldr	r2, [pc, #432]	; (4718 <_printf_i+0x22c>)
    4566:	e030      	b.n	45ca <_printf_i+0xde>
    4568:	000e      	movs	r6, r1
    456a:	681a      	ldr	r2, [r3, #0]
    456c:	3642      	adds	r6, #66	; 0x42
    456e:	1d11      	adds	r1, r2, #4
    4570:	6019      	str	r1, [r3, #0]
    4572:	6813      	ldr	r3, [r2, #0]
    4574:	7033      	strb	r3, [r6, #0]
    4576:	2301      	movs	r3, #1
    4578:	e079      	b.n	466e <_printf_i+0x182>
    457a:	0649      	lsls	r1, r1, #25
    457c:	d5d9      	bpl.n	4532 <_printf_i+0x46>
    457e:	1d11      	adds	r1, r2, #4
    4580:	6019      	str	r1, [r3, #0]
    4582:	2300      	movs	r3, #0
    4584:	5ed5      	ldrsh	r5, [r2, r3]
    4586:	2d00      	cmp	r5, #0
    4588:	da03      	bge.n	4592 <_printf_i+0xa6>
    458a:	232d      	movs	r3, #45	; 0x2d
    458c:	9a04      	ldr	r2, [sp, #16]
    458e:	426d      	negs	r5, r5
    4590:	7013      	strb	r3, [r2, #0]
    4592:	4b62      	ldr	r3, [pc, #392]	; (471c <_printf_i+0x230>)
    4594:	270a      	movs	r7, #10
    4596:	9303      	str	r3, [sp, #12]
    4598:	e02f      	b.n	45fa <_printf_i+0x10e>
    459a:	6820      	ldr	r0, [r4, #0]
    459c:	6819      	ldr	r1, [r3, #0]
    459e:	0605      	lsls	r5, r0, #24
    45a0:	d503      	bpl.n	45aa <_printf_i+0xbe>
    45a2:	1d08      	adds	r0, r1, #4
    45a4:	6018      	str	r0, [r3, #0]
    45a6:	680d      	ldr	r5, [r1, #0]
    45a8:	e005      	b.n	45b6 <_printf_i+0xca>
    45aa:	0640      	lsls	r0, r0, #25
    45ac:	d5f9      	bpl.n	45a2 <_printf_i+0xb6>
    45ae:	680d      	ldr	r5, [r1, #0]
    45b0:	1d08      	adds	r0, r1, #4
    45b2:	6018      	str	r0, [r3, #0]
    45b4:	b2ad      	uxth	r5, r5
    45b6:	4b59      	ldr	r3, [pc, #356]	; (471c <_printf_i+0x230>)
    45b8:	2708      	movs	r7, #8
    45ba:	9303      	str	r3, [sp, #12]
    45bc:	2a6f      	cmp	r2, #111	; 0x6f
    45be:	d018      	beq.n	45f2 <_printf_i+0x106>
    45c0:	270a      	movs	r7, #10
    45c2:	e016      	b.n	45f2 <_printf_i+0x106>
    45c4:	3145      	adds	r1, #69	; 0x45
    45c6:	700a      	strb	r2, [r1, #0]
    45c8:	4a54      	ldr	r2, [pc, #336]	; (471c <_printf_i+0x230>)
    45ca:	9203      	str	r2, [sp, #12]
    45cc:	681a      	ldr	r2, [r3, #0]
    45ce:	6821      	ldr	r1, [r4, #0]
    45d0:	1d10      	adds	r0, r2, #4
    45d2:	6018      	str	r0, [r3, #0]
    45d4:	6815      	ldr	r5, [r2, #0]
    45d6:	0608      	lsls	r0, r1, #24
    45d8:	d522      	bpl.n	4620 <_printf_i+0x134>
    45da:	07cb      	lsls	r3, r1, #31
    45dc:	d502      	bpl.n	45e4 <_printf_i+0xf8>
    45de:	2320      	movs	r3, #32
    45e0:	4319      	orrs	r1, r3
    45e2:	6021      	str	r1, [r4, #0]
    45e4:	2710      	movs	r7, #16
    45e6:	2d00      	cmp	r5, #0
    45e8:	d103      	bne.n	45f2 <_printf_i+0x106>
    45ea:	2320      	movs	r3, #32
    45ec:	6822      	ldr	r2, [r4, #0]
    45ee:	439a      	bics	r2, r3
    45f0:	6022      	str	r2, [r4, #0]
    45f2:	0023      	movs	r3, r4
    45f4:	2200      	movs	r2, #0
    45f6:	3343      	adds	r3, #67	; 0x43
    45f8:	701a      	strb	r2, [r3, #0]
    45fa:	6863      	ldr	r3, [r4, #4]
    45fc:	60a3      	str	r3, [r4, #8]
    45fe:	2b00      	cmp	r3, #0
    4600:	db5c      	blt.n	46bc <_printf_i+0x1d0>
    4602:	2204      	movs	r2, #4
    4604:	6821      	ldr	r1, [r4, #0]
    4606:	4391      	bics	r1, r2
    4608:	6021      	str	r1, [r4, #0]
    460a:	2d00      	cmp	r5, #0
    460c:	d158      	bne.n	46c0 <_printf_i+0x1d4>
    460e:	9e04      	ldr	r6, [sp, #16]
    4610:	2b00      	cmp	r3, #0
    4612:	d064      	beq.n	46de <_printf_i+0x1f2>
    4614:	0026      	movs	r6, r4
    4616:	9b03      	ldr	r3, [sp, #12]
    4618:	3642      	adds	r6, #66	; 0x42
    461a:	781b      	ldrb	r3, [r3, #0]
    461c:	7033      	strb	r3, [r6, #0]
    461e:	e05e      	b.n	46de <_printf_i+0x1f2>
    4620:	0648      	lsls	r0, r1, #25
    4622:	d5da      	bpl.n	45da <_printf_i+0xee>
    4624:	b2ad      	uxth	r5, r5
    4626:	e7d8      	b.n	45da <_printf_i+0xee>
    4628:	6809      	ldr	r1, [r1, #0]
    462a:	681a      	ldr	r2, [r3, #0]
    462c:	0608      	lsls	r0, r1, #24
    462e:	d505      	bpl.n	463c <_printf_i+0x150>
    4630:	1d11      	adds	r1, r2, #4
    4632:	6019      	str	r1, [r3, #0]
    4634:	6813      	ldr	r3, [r2, #0]
    4636:	6962      	ldr	r2, [r4, #20]
    4638:	601a      	str	r2, [r3, #0]
    463a:	e006      	b.n	464a <_printf_i+0x15e>
    463c:	0649      	lsls	r1, r1, #25
    463e:	d5f7      	bpl.n	4630 <_printf_i+0x144>
    4640:	1d11      	adds	r1, r2, #4
    4642:	6019      	str	r1, [r3, #0]
    4644:	6813      	ldr	r3, [r2, #0]
    4646:	8aa2      	ldrh	r2, [r4, #20]
    4648:	801a      	strh	r2, [r3, #0]
    464a:	2300      	movs	r3, #0
    464c:	9e04      	ldr	r6, [sp, #16]
    464e:	6123      	str	r3, [r4, #16]
    4650:	e054      	b.n	46fc <_printf_i+0x210>
    4652:	681a      	ldr	r2, [r3, #0]
    4654:	1d11      	adds	r1, r2, #4
    4656:	6019      	str	r1, [r3, #0]
    4658:	6816      	ldr	r6, [r2, #0]
    465a:	2100      	movs	r1, #0
    465c:	6862      	ldr	r2, [r4, #4]
    465e:	0030      	movs	r0, r6
    4660:	f000 f85e 	bl	4720 <memchr>
    4664:	2800      	cmp	r0, #0
    4666:	d001      	beq.n	466c <_printf_i+0x180>
    4668:	1b80      	subs	r0, r0, r6
    466a:	6060      	str	r0, [r4, #4]
    466c:	6863      	ldr	r3, [r4, #4]
    466e:	6123      	str	r3, [r4, #16]
    4670:	2300      	movs	r3, #0
    4672:	9a04      	ldr	r2, [sp, #16]
    4674:	7013      	strb	r3, [r2, #0]
    4676:	e041      	b.n	46fc <_printf_i+0x210>
    4678:	6923      	ldr	r3, [r4, #16]
    467a:	0032      	movs	r2, r6
    467c:	9906      	ldr	r1, [sp, #24]
    467e:	9805      	ldr	r0, [sp, #20]
    4680:	9d07      	ldr	r5, [sp, #28]
    4682:	47a8      	blx	r5
    4684:	1c43      	adds	r3, r0, #1
    4686:	d043      	beq.n	4710 <_printf_i+0x224>
    4688:	6823      	ldr	r3, [r4, #0]
    468a:	2500      	movs	r5, #0
    468c:	079b      	lsls	r3, r3, #30
    468e:	d40f      	bmi.n	46b0 <_printf_i+0x1c4>
    4690:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4692:	68e0      	ldr	r0, [r4, #12]
    4694:	4298      	cmp	r0, r3
    4696:	da3d      	bge.n	4714 <_printf_i+0x228>
    4698:	0018      	movs	r0, r3
    469a:	e03b      	b.n	4714 <_printf_i+0x228>
    469c:	0022      	movs	r2, r4
    469e:	2301      	movs	r3, #1
    46a0:	3219      	adds	r2, #25
    46a2:	9906      	ldr	r1, [sp, #24]
    46a4:	9805      	ldr	r0, [sp, #20]
    46a6:	9e07      	ldr	r6, [sp, #28]
    46a8:	47b0      	blx	r6
    46aa:	1c43      	adds	r3, r0, #1
    46ac:	d030      	beq.n	4710 <_printf_i+0x224>
    46ae:	3501      	adds	r5, #1
    46b0:	68e3      	ldr	r3, [r4, #12]
    46b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    46b4:	1a9b      	subs	r3, r3, r2
    46b6:	429d      	cmp	r5, r3
    46b8:	dbf0      	blt.n	469c <_printf_i+0x1b0>
    46ba:	e7e9      	b.n	4690 <_printf_i+0x1a4>
    46bc:	2d00      	cmp	r5, #0
    46be:	d0a9      	beq.n	4614 <_printf_i+0x128>
    46c0:	9e04      	ldr	r6, [sp, #16]
    46c2:	0028      	movs	r0, r5
    46c4:	0039      	movs	r1, r7
    46c6:	f7fe f841 	bl	274c <__aeabi_uidivmod>
    46ca:	9b03      	ldr	r3, [sp, #12]
    46cc:	3e01      	subs	r6, #1
    46ce:	5c5b      	ldrb	r3, [r3, r1]
    46d0:	0028      	movs	r0, r5
    46d2:	7033      	strb	r3, [r6, #0]
    46d4:	0039      	movs	r1, r7
    46d6:	f7fd ffb3 	bl	2640 <__udivsi3>
    46da:	1e05      	subs	r5, r0, #0
    46dc:	d1f1      	bne.n	46c2 <_printf_i+0x1d6>
    46de:	2f08      	cmp	r7, #8
    46e0:	d109      	bne.n	46f6 <_printf_i+0x20a>
    46e2:	6823      	ldr	r3, [r4, #0]
    46e4:	07db      	lsls	r3, r3, #31
    46e6:	d506      	bpl.n	46f6 <_printf_i+0x20a>
    46e8:	6863      	ldr	r3, [r4, #4]
    46ea:	6922      	ldr	r2, [r4, #16]
    46ec:	4293      	cmp	r3, r2
    46ee:	dc02      	bgt.n	46f6 <_printf_i+0x20a>
    46f0:	2330      	movs	r3, #48	; 0x30
    46f2:	3e01      	subs	r6, #1
    46f4:	7033      	strb	r3, [r6, #0]
    46f6:	9b04      	ldr	r3, [sp, #16]
    46f8:	1b9b      	subs	r3, r3, r6
    46fa:	6123      	str	r3, [r4, #16]
    46fc:	9b07      	ldr	r3, [sp, #28]
    46fe:	aa09      	add	r2, sp, #36	; 0x24
    4700:	9300      	str	r3, [sp, #0]
    4702:	0021      	movs	r1, r4
    4704:	9b06      	ldr	r3, [sp, #24]
    4706:	9805      	ldr	r0, [sp, #20]
    4708:	f7ff fe82 	bl	4410 <_printf_common>
    470c:	1c43      	adds	r3, r0, #1
    470e:	d1b3      	bne.n	4678 <_printf_i+0x18c>
    4710:	2001      	movs	r0, #1
    4712:	4240      	negs	r0, r0
    4714:	b00b      	add	sp, #44	; 0x2c
    4716:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4718:	00004c62 	.word	0x00004c62
    471c:	00004c51 	.word	0x00004c51

00004720 <memchr>:
    4720:	b2c9      	uxtb	r1, r1
    4722:	1882      	adds	r2, r0, r2
    4724:	4290      	cmp	r0, r2
    4726:	d101      	bne.n	472c <memchr+0xc>
    4728:	2000      	movs	r0, #0
    472a:	4770      	bx	lr
    472c:	7803      	ldrb	r3, [r0, #0]
    472e:	428b      	cmp	r3, r1
    4730:	d0fb      	beq.n	472a <memchr+0xa>
    4732:	3001      	adds	r0, #1
    4734:	e7f6      	b.n	4724 <memchr+0x4>

00004736 <memmove>:
    4736:	b510      	push	{r4, lr}
    4738:	4288      	cmp	r0, r1
    473a:	d902      	bls.n	4742 <memmove+0xc>
    473c:	188b      	adds	r3, r1, r2
    473e:	4298      	cmp	r0, r3
    4740:	d308      	bcc.n	4754 <memmove+0x1e>
    4742:	2300      	movs	r3, #0
    4744:	429a      	cmp	r2, r3
    4746:	d007      	beq.n	4758 <memmove+0x22>
    4748:	5ccc      	ldrb	r4, [r1, r3]
    474a:	54c4      	strb	r4, [r0, r3]
    474c:	3301      	adds	r3, #1
    474e:	e7f9      	b.n	4744 <memmove+0xe>
    4750:	5c8b      	ldrb	r3, [r1, r2]
    4752:	5483      	strb	r3, [r0, r2]
    4754:	3a01      	subs	r2, #1
    4756:	d2fb      	bcs.n	4750 <memmove+0x1a>
    4758:	bd10      	pop	{r4, pc}
	...

0000475c <_free_r>:
    475c:	b570      	push	{r4, r5, r6, lr}
    475e:	0005      	movs	r5, r0
    4760:	2900      	cmp	r1, #0
    4762:	d010      	beq.n	4786 <_free_r+0x2a>
    4764:	1f0c      	subs	r4, r1, #4
    4766:	6823      	ldr	r3, [r4, #0]
    4768:	2b00      	cmp	r3, #0
    476a:	da00      	bge.n	476e <_free_r+0x12>
    476c:	18e4      	adds	r4, r4, r3
    476e:	0028      	movs	r0, r5
    4770:	f000 f8d4 	bl	491c <__malloc_lock>
    4774:	4a1d      	ldr	r2, [pc, #116]	; (47ec <_free_r+0x90>)
    4776:	6813      	ldr	r3, [r2, #0]
    4778:	2b00      	cmp	r3, #0
    477a:	d105      	bne.n	4788 <_free_r+0x2c>
    477c:	6063      	str	r3, [r4, #4]
    477e:	6014      	str	r4, [r2, #0]
    4780:	0028      	movs	r0, r5
    4782:	f000 f8cc 	bl	491e <__malloc_unlock>
    4786:	bd70      	pop	{r4, r5, r6, pc}
    4788:	42a3      	cmp	r3, r4
    478a:	d909      	bls.n	47a0 <_free_r+0x44>
    478c:	6821      	ldr	r1, [r4, #0]
    478e:	1860      	adds	r0, r4, r1
    4790:	4283      	cmp	r3, r0
    4792:	d1f3      	bne.n	477c <_free_r+0x20>
    4794:	6818      	ldr	r0, [r3, #0]
    4796:	685b      	ldr	r3, [r3, #4]
    4798:	1841      	adds	r1, r0, r1
    479a:	6021      	str	r1, [r4, #0]
    479c:	e7ee      	b.n	477c <_free_r+0x20>
    479e:	0013      	movs	r3, r2
    47a0:	685a      	ldr	r2, [r3, #4]
    47a2:	2a00      	cmp	r2, #0
    47a4:	d001      	beq.n	47aa <_free_r+0x4e>
    47a6:	42a2      	cmp	r2, r4
    47a8:	d9f9      	bls.n	479e <_free_r+0x42>
    47aa:	6819      	ldr	r1, [r3, #0]
    47ac:	1858      	adds	r0, r3, r1
    47ae:	42a0      	cmp	r0, r4
    47b0:	d10b      	bne.n	47ca <_free_r+0x6e>
    47b2:	6820      	ldr	r0, [r4, #0]
    47b4:	1809      	adds	r1, r1, r0
    47b6:	1858      	adds	r0, r3, r1
    47b8:	6019      	str	r1, [r3, #0]
    47ba:	4282      	cmp	r2, r0
    47bc:	d1e0      	bne.n	4780 <_free_r+0x24>
    47be:	6810      	ldr	r0, [r2, #0]
    47c0:	6852      	ldr	r2, [r2, #4]
    47c2:	1841      	adds	r1, r0, r1
    47c4:	6019      	str	r1, [r3, #0]
    47c6:	605a      	str	r2, [r3, #4]
    47c8:	e7da      	b.n	4780 <_free_r+0x24>
    47ca:	42a0      	cmp	r0, r4
    47cc:	d902      	bls.n	47d4 <_free_r+0x78>
    47ce:	230c      	movs	r3, #12
    47d0:	602b      	str	r3, [r5, #0]
    47d2:	e7d5      	b.n	4780 <_free_r+0x24>
    47d4:	6821      	ldr	r1, [r4, #0]
    47d6:	1860      	adds	r0, r4, r1
    47d8:	4282      	cmp	r2, r0
    47da:	d103      	bne.n	47e4 <_free_r+0x88>
    47dc:	6810      	ldr	r0, [r2, #0]
    47de:	6852      	ldr	r2, [r2, #4]
    47e0:	1841      	adds	r1, r0, r1
    47e2:	6021      	str	r1, [r4, #0]
    47e4:	6062      	str	r2, [r4, #4]
    47e6:	605c      	str	r4, [r3, #4]
    47e8:	e7ca      	b.n	4780 <_free_r+0x24>
    47ea:	46c0      	nop			; (mov r8, r8)
    47ec:	200000ec 	.word	0x200000ec

000047f0 <_malloc_r>:
    47f0:	2303      	movs	r3, #3
    47f2:	b570      	push	{r4, r5, r6, lr}
    47f4:	1ccd      	adds	r5, r1, #3
    47f6:	439d      	bics	r5, r3
    47f8:	3508      	adds	r5, #8
    47fa:	0006      	movs	r6, r0
    47fc:	2d0c      	cmp	r5, #12
    47fe:	d21e      	bcs.n	483e <_malloc_r+0x4e>
    4800:	250c      	movs	r5, #12
    4802:	42a9      	cmp	r1, r5
    4804:	d81d      	bhi.n	4842 <_malloc_r+0x52>
    4806:	0030      	movs	r0, r6
    4808:	f000 f888 	bl	491c <__malloc_lock>
    480c:	4a25      	ldr	r2, [pc, #148]	; (48a4 <_malloc_r+0xb4>)
    480e:	6814      	ldr	r4, [r2, #0]
    4810:	0021      	movs	r1, r4
    4812:	2900      	cmp	r1, #0
    4814:	d119      	bne.n	484a <_malloc_r+0x5a>
    4816:	4c24      	ldr	r4, [pc, #144]	; (48a8 <_malloc_r+0xb8>)
    4818:	6823      	ldr	r3, [r4, #0]
    481a:	2b00      	cmp	r3, #0
    481c:	d103      	bne.n	4826 <_malloc_r+0x36>
    481e:	0030      	movs	r0, r6
    4820:	f000 f86a 	bl	48f8 <_sbrk_r>
    4824:	6020      	str	r0, [r4, #0]
    4826:	0029      	movs	r1, r5
    4828:	0030      	movs	r0, r6
    482a:	f000 f865 	bl	48f8 <_sbrk_r>
    482e:	1c43      	adds	r3, r0, #1
    4830:	d12c      	bne.n	488c <_malloc_r+0x9c>
    4832:	230c      	movs	r3, #12
    4834:	0030      	movs	r0, r6
    4836:	6033      	str	r3, [r6, #0]
    4838:	f000 f871 	bl	491e <__malloc_unlock>
    483c:	e003      	b.n	4846 <_malloc_r+0x56>
    483e:	2d00      	cmp	r5, #0
    4840:	dadf      	bge.n	4802 <_malloc_r+0x12>
    4842:	230c      	movs	r3, #12
    4844:	6033      	str	r3, [r6, #0]
    4846:	2000      	movs	r0, #0
    4848:	bd70      	pop	{r4, r5, r6, pc}
    484a:	680b      	ldr	r3, [r1, #0]
    484c:	1b5b      	subs	r3, r3, r5
    484e:	d41a      	bmi.n	4886 <_malloc_r+0x96>
    4850:	2b0b      	cmp	r3, #11
    4852:	d903      	bls.n	485c <_malloc_r+0x6c>
    4854:	600b      	str	r3, [r1, #0]
    4856:	18cc      	adds	r4, r1, r3
    4858:	6025      	str	r5, [r4, #0]
    485a:	e003      	b.n	4864 <_malloc_r+0x74>
    485c:	428c      	cmp	r4, r1
    485e:	d10e      	bne.n	487e <_malloc_r+0x8e>
    4860:	6863      	ldr	r3, [r4, #4]
    4862:	6013      	str	r3, [r2, #0]
    4864:	0030      	movs	r0, r6
    4866:	f000 f85a 	bl	491e <__malloc_unlock>
    486a:	0020      	movs	r0, r4
    486c:	2207      	movs	r2, #7
    486e:	300b      	adds	r0, #11
    4870:	1d23      	adds	r3, r4, #4
    4872:	4390      	bics	r0, r2
    4874:	1ac3      	subs	r3, r0, r3
    4876:	d0e7      	beq.n	4848 <_malloc_r+0x58>
    4878:	425a      	negs	r2, r3
    487a:	50e2      	str	r2, [r4, r3]
    487c:	e7e4      	b.n	4848 <_malloc_r+0x58>
    487e:	684b      	ldr	r3, [r1, #4]
    4880:	6063      	str	r3, [r4, #4]
    4882:	000c      	movs	r4, r1
    4884:	e7ee      	b.n	4864 <_malloc_r+0x74>
    4886:	000c      	movs	r4, r1
    4888:	6849      	ldr	r1, [r1, #4]
    488a:	e7c2      	b.n	4812 <_malloc_r+0x22>
    488c:	2303      	movs	r3, #3
    488e:	1cc4      	adds	r4, r0, #3
    4890:	439c      	bics	r4, r3
    4892:	42a0      	cmp	r0, r4
    4894:	d0e0      	beq.n	4858 <_malloc_r+0x68>
    4896:	1a21      	subs	r1, r4, r0
    4898:	0030      	movs	r0, r6
    489a:	f000 f82d 	bl	48f8 <_sbrk_r>
    489e:	1c43      	adds	r3, r0, #1
    48a0:	d1da      	bne.n	4858 <_malloc_r+0x68>
    48a2:	e7c6      	b.n	4832 <_malloc_r+0x42>
    48a4:	200000ec 	.word	0x200000ec
    48a8:	200000f0 	.word	0x200000f0

000048ac <_realloc_r>:
    48ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48ae:	0007      	movs	r7, r0
    48b0:	000d      	movs	r5, r1
    48b2:	0016      	movs	r6, r2
    48b4:	2900      	cmp	r1, #0
    48b6:	d105      	bne.n	48c4 <_realloc_r+0x18>
    48b8:	0011      	movs	r1, r2
    48ba:	f7ff ff99 	bl	47f0 <_malloc_r>
    48be:	0004      	movs	r4, r0
    48c0:	0020      	movs	r0, r4
    48c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48c4:	2a00      	cmp	r2, #0
    48c6:	d103      	bne.n	48d0 <_realloc_r+0x24>
    48c8:	f7ff ff48 	bl	475c <_free_r>
    48cc:	0034      	movs	r4, r6
    48ce:	e7f7      	b.n	48c0 <_realloc_r+0x14>
    48d0:	f000 f826 	bl	4920 <_malloc_usable_size_r>
    48d4:	002c      	movs	r4, r5
    48d6:	4286      	cmp	r6, r0
    48d8:	d9f2      	bls.n	48c0 <_realloc_r+0x14>
    48da:	0031      	movs	r1, r6
    48dc:	0038      	movs	r0, r7
    48de:	f7ff ff87 	bl	47f0 <_malloc_r>
    48e2:	1e04      	subs	r4, r0, #0
    48e4:	d0ec      	beq.n	48c0 <_realloc_r+0x14>
    48e6:	0029      	movs	r1, r5
    48e8:	0032      	movs	r2, r6
    48ea:	f7ff fbe7 	bl	40bc <memcpy>
    48ee:	0029      	movs	r1, r5
    48f0:	0038      	movs	r0, r7
    48f2:	f7ff ff33 	bl	475c <_free_r>
    48f6:	e7e3      	b.n	48c0 <_realloc_r+0x14>

000048f8 <_sbrk_r>:
    48f8:	2300      	movs	r3, #0
    48fa:	b570      	push	{r4, r5, r6, lr}
    48fc:	4c06      	ldr	r4, [pc, #24]	; (4918 <_sbrk_r+0x20>)
    48fe:	0005      	movs	r5, r0
    4900:	0008      	movs	r0, r1
    4902:	6023      	str	r3, [r4, #0]
    4904:	f7fd fb60 	bl	1fc8 <_sbrk>
    4908:	1c43      	adds	r3, r0, #1
    490a:	d103      	bne.n	4914 <_sbrk_r+0x1c>
    490c:	6823      	ldr	r3, [r4, #0]
    490e:	2b00      	cmp	r3, #0
    4910:	d000      	beq.n	4914 <_sbrk_r+0x1c>
    4912:	602b      	str	r3, [r5, #0]
    4914:	bd70      	pop	{r4, r5, r6, pc}
    4916:	46c0      	nop			; (mov r8, r8)
    4918:	200001c4 	.word	0x200001c4

0000491c <__malloc_lock>:
    491c:	4770      	bx	lr

0000491e <__malloc_unlock>:
    491e:	4770      	bx	lr

00004920 <_malloc_usable_size_r>:
    4920:	1f0b      	subs	r3, r1, #4
    4922:	681b      	ldr	r3, [r3, #0]
    4924:	1f18      	subs	r0, r3, #4
    4926:	2b00      	cmp	r3, #0
    4928:	da01      	bge.n	492e <_malloc_usable_size_r+0xe>
    492a:	580b      	ldr	r3, [r1, r0]
    492c:	18c0      	adds	r0, r0, r3
    492e:	4770      	bx	lr
    4930:	42000800 	.word	0x42000800
    4934:	42000c00 	.word	0x42000c00
    4938:	42001000 	.word	0x42001000
    493c:	42001400 	.word	0x42001400
    4940:	42001800 	.word	0x42001800
    4944:	42001c00 	.word	0x42001c00
    4948:	00001956 	.word	0x00001956
    494c:	00001952 	.word	0x00001952
    4950:	00001952 	.word	0x00001952
    4954:	000019b4 	.word	0x000019b4
    4958:	000019b4 	.word	0x000019b4
    495c:	0000196a 	.word	0x0000196a
    4960:	0000195c 	.word	0x0000195c
    4964:	00001970 	.word	0x00001970
    4968:	000019a2 	.word	0x000019a2
    496c:	00001a3c 	.word	0x00001a3c
    4970:	00001a1c 	.word	0x00001a1c
    4974:	00001a1c 	.word	0x00001a1c
    4978:	00001aa8 	.word	0x00001aa8
    497c:	00001a2e 	.word	0x00001a2e
    4980:	00001a4a 	.word	0x00001a4a
    4984:	00001a20 	.word	0x00001a20
    4988:	00001a58 	.word	0x00001a58
    498c:	00001a98 	.word	0x00001a98
    4990:	6f48207c 	.word	0x6f48207c
    4994:	3e207473 	.word	0x3e207473
    4998:	6e654720 	.word	0x6e654720
    499c:	3e206569 	.word	0x3e206569
    49a0:	25783020 	.word	0x25783020
    49a4:	20583230 	.word	0x20583230
    49a8:	00000000 	.word	0x00000000
    49ac:	0000207c 	.word	0x0000207c
    49b0:	58323025 	.word	0x58323025
    49b4:	00000020 	.word	0x00000020
    49b8:	74736574 	.word	0x74736574
    49bc:	00000000 	.word	0x00000000
    49c0:	2a2a2a0a 	.word	0x2a2a2a0a
    49c4:	2a2a2a2a 	.word	0x2a2a2a2a
    49c8:	2a2a2a2a 	.word	0x2a2a2a2a
    49cc:	2a2a2a2a 	.word	0x2a2a2a2a
    49d0:	2a2a2a2a 	.word	0x2a2a2a2a
    49d4:	20200a2a 	.word	0x20200a2a
    49d8:	4f415320 	.word	0x4f415320
    49dc:	4e454720 	.word	0x4e454720
    49e0:	76204549 	.word	0x76204549
    49e4:	0a312e30 	.word	0x0a312e30
    49e8:	20202020 	.word	0x20202020
    49ec:	64656d20 	.word	0x64656d20
    49f0:	726d7569 	.word	0x726d7569
    49f4:	0a726865 	.word	0x0a726865
    49f8:	2a2a2a2a 	.word	0x2a2a2a2a
    49fc:	2a2a2a2a 	.word	0x2a2a2a2a
    4a00:	2a2a2a2a 	.word	0x2a2a2a2a
    4a04:	2a2a2a2a 	.word	0x2a2a2a2a
    4a08:	2a2a2a2a 	.word	0x2a2a2a2a
    4a0c:	00000a0a 	.word	0x00000a0a
    4a10:	2d2d2d2f 	.word	0x2d2d2d2f
    4a14:	2d2d2d2d 	.word	0x2d2d2d2d
    4a18:	2d2d2d2d 	.word	0x2d2d2d2d
    4a1c:	2d2d2d2d 	.word	0x2d2d2d2d
    4a20:	2d2d2d2d 	.word	0x2d2d2d2d
    4a24:	2d7c2d2d 	.word	0x2d7c2d2d
    4a28:	2d2d2d2d 	.word	0x2d2d2d2d
    4a2c:	2d2d2d2d 	.word	0x2d2d2d2d
    4a30:	2d2d2d2d 	.word	0x2d2d2d2d
    4a34:	2d2d2d2d 	.word	0x2d2d2d2d
    4a38:	2d2d2d2d 	.word	0x2d2d2d2d
    4a3c:	2d2d2d2d 	.word	0x2d2d2d2d
    4a40:	2d2d2d2d 	.word	0x2d2d2d2d
    4a44:	2d2d2d2d 	.word	0x2d2d2d2d
    4a48:	2d2d2d2d 	.word	0x2d2d2d2d
    4a4c:	2d2d2d2d 	.word	0x2d2d2d2d
    4a50:	2d2d2d2d 	.word	0x2d2d2d2d
    4a54:	2d2d2d2d 	.word	0x2d2d2d2d
    4a58:	207c0a5c 	.word	0x207c0a5c
    4a5c:	20202020 	.word	0x20202020
    4a60:	72694420 	.word	0x72694420
    4a64:	69746365 	.word	0x69746365
    4a68:	20206e6f 	.word	0x20206e6f
    4a6c:	20202020 	.word	0x20202020
    4a70:	4420207c 	.word	0x4420207c
    4a74:	20617461 	.word	0x20617461
    4a78:	20202020 	.word	0x20202020
    4a7c:	20202020 	.word	0x20202020
    4a80:	20202020 	.word	0x20202020
    4a84:	20202020 	.word	0x20202020
    4a88:	20202020 	.word	0x20202020
    4a8c:	20202020 	.word	0x20202020
    4a90:	20202020 	.word	0x20202020
    4a94:	20202020 	.word	0x20202020
    4a98:	20202020 	.word	0x20202020
    4a9c:	20202020 	.word	0x20202020
    4aa0:	0a7c2020 	.word	0x0a7c2020
    4aa4:	2d2d2d7c 	.word	0x2d2d2d7c
    4aa8:	2d2d2d2d 	.word	0x2d2d2d2d
    4aac:	2d2d2d2d 	.word	0x2d2d2d2d
    4ab0:	2d2d2d2d 	.word	0x2d2d2d2d
    4ab4:	2d2d2d2d 	.word	0x2d2d2d2d
    4ab8:	2d7c2d2d 	.word	0x2d7c2d2d
    4abc:	2d2d2d2d 	.word	0x2d2d2d2d
    4ac0:	2d2d2d2d 	.word	0x2d2d2d2d
    4ac4:	2d2d2d2d 	.word	0x2d2d2d2d
    4ac8:	2d2d2d2d 	.word	0x2d2d2d2d
    4acc:	2d2d2d2d 	.word	0x2d2d2d2d
    4ad0:	2d2d2d2d 	.word	0x2d2d2d2d
    4ad4:	2d2d2d2d 	.word	0x2d2d2d2d
    4ad8:	2d2d2d2d 	.word	0x2d2d2d2d
    4adc:	2d2d2d2d 	.word	0x2d2d2d2d
    4ae0:	2d2d2d2d 	.word	0x2d2d2d2d
    4ae4:	2d2d2d2d 	.word	0x2d2d2d2d
    4ae8:	2d2d2d2d 	.word	0x2d2d2d2d
    4aec:	00000a7c 	.word	0x00000a7c
    4af0:	2020207c 	.word	0x2020207c
    4af4:	20202020 	.word	0x20202020
    4af8:	20202020 	.word	0x20202020
    4afc:	20202020 	.word	0x20202020
    4b00:	20202020 	.word	0x20202020
    4b04:	207c2020 	.word	0x207c2020
    4b08:	205d2a5b 	.word	0x205d2a5b
    4b0c:	65646f6d 	.word	0x65646f6d
    4b10:	74657320 	.word	0x74657320
    4b14:	3a6f7420 	.word	0x3a6f7420
    4b18:	66666f20 	.word	0x66666f20
    4b1c:	0000000a 	.word	0x0000000a
    4b20:	2020207c 	.word	0x2020207c
    4b24:	20202020 	.word	0x20202020
    4b28:	20202020 	.word	0x20202020
    4b2c:	20202020 	.word	0x20202020
    4b30:	20202020 	.word	0x20202020
    4b34:	207c2020 	.word	0x207c2020
    4b38:	205d2a5b 	.word	0x205d2a5b
    4b3c:	65646f6d 	.word	0x65646f6d
    4b40:	74657320 	.word	0x74657320
    4b44:	3a6f7420 	.word	0x3a6f7420
    4b48:	73617020 	.word	0x73617020
    4b4c:	72687473 	.word	0x72687473
    4b50:	6867756f 	.word	0x6867756f
    4b54:	0000000a 	.word	0x0000000a
    4b58:	2020207c 	.word	0x2020207c
    4b5c:	20202020 	.word	0x20202020
    4b60:	20202020 	.word	0x20202020
    4b64:	20202020 	.word	0x20202020
    4b68:	20202020 	.word	0x20202020
    4b6c:	207c2020 	.word	0x207c2020
    4b70:	205d2a5b 	.word	0x205d2a5b
    4b74:	65646f6d 	.word	0x65646f6d
    4b78:	74657320 	.word	0x74657320
    4b7c:	3a6f7420 	.word	0x3a6f7420
    4b80:	6a6e6920 	.word	0x6a6e6920
    4b84:	0a746365 	.word	0x0a746365
    4b88:	00000000 	.word	0x00000000
    4b8c:	2020207c 	.word	0x2020207c
    4b90:	20202020 	.word	0x20202020
    4b94:	20202020 	.word	0x20202020
    4b98:	20202020 	.word	0x20202020
    4b9c:	20202020 	.word	0x20202020
    4ba0:	207c2020 	.word	0x207c2020
    4ba4:	205d2a5b 	.word	0x205d2a5b
    4ba8:	65646f6d 	.word	0x65646f6d
    4bac:	74657320 	.word	0x74657320
    4bb0:	3a6f7420 	.word	0x3a6f7420
    4bb4:	64657220 	.word	0x64657220
    4bb8:	63657269 	.word	0x63657269
    4bbc:	00000a74 	.word	0x00000a74
    4bc0:	00002fc4 	.word	0x00002fc4
    4bc4:	00002fa6 	.word	0x00002fa6
    4bc8:	00002f60 	.word	0x00002f60
    4bcc:	00002e7e 	.word	0x00002e7e
    4bd0:	00002f60 	.word	0x00002f60
    4bd4:	00002f98 	.word	0x00002f98
    4bd8:	00002f60 	.word	0x00002f60
    4bdc:	00002e7e 	.word	0x00002e7e
    4be0:	00002fa6 	.word	0x00002fa6
    4be4:	00002fa6 	.word	0x00002fa6
    4be8:	00002f98 	.word	0x00002f98
    4bec:	00002e7e 	.word	0x00002e7e
    4bf0:	00002e76 	.word	0x00002e76
    4bf4:	00002e76 	.word	0x00002e76
    4bf8:	00002e76 	.word	0x00002e76
    4bfc:	000031dc 	.word	0x000031dc
    4c00:	00003624 	.word	0x00003624
    4c04:	000034e4 	.word	0x000034e4
    4c08:	000034e4 	.word	0x000034e4
    4c0c:	000034e0 	.word	0x000034e0
    4c10:	000035fc 	.word	0x000035fc
    4c14:	000035fc 	.word	0x000035fc
    4c18:	000035ee 	.word	0x000035ee
    4c1c:	000034e0 	.word	0x000034e0
    4c20:	000035fc 	.word	0x000035fc
    4c24:	000035ee 	.word	0x000035ee
    4c28:	000035fc 	.word	0x000035fc
    4c2c:	000034e0 	.word	0x000034e0
    4c30:	00003604 	.word	0x00003604
    4c34:	00003604 	.word	0x00003604
    4c38:	00003604 	.word	0x00003604
    4c3c:	00003808 	.word	0x00003808
    4c40:	2b302d23 	.word	0x2b302d23
    4c44:	6c680020 	.word	0x6c680020
    4c48:	6665004c 	.word	0x6665004c
    4c4c:	47464567 	.word	0x47464567
    4c50:	00          	.byte	0x00
    4c51:	30          	.byte	0x30
    4c52:	3231      	.short	0x3231
    4c54:	36353433 	.word	0x36353433
    4c58:	41393837 	.word	0x41393837
    4c5c:	45444342 	.word	0x45444342
    4c60:	31300046 	.word	0x31300046
    4c64:	35343332 	.word	0x35343332
    4c68:	39383736 	.word	0x39383736
    4c6c:	64636261 	.word	0x64636261
    4c70:	00006665 	.word	0x00006665

00004c74 <_init>:
    4c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c76:	46c0      	nop			; (mov r8, r8)
    4c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4c7a:	bc08      	pop	{r3}
    4c7c:	469e      	mov	lr, r3
    4c7e:	4770      	bx	lr

00004c80 <__init_array_start>:
    4c80:	000000dd 	.word	0x000000dd

00004c84 <_fini>:
    4c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c86:	46c0      	nop			; (mov r8, r8)
    4c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4c8a:	bc08      	pop	{r3}
    4c8c:	469e      	mov	lr, r3
    4c8e:	4770      	bx	lr

00004c90 <__fini_array_start>:
    4c90:	000000b5 	.word	0x000000b5
