Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: VGA_Oscillator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Oscillator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Oscillator"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA_Oscillator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Study\PLIS\CommandCalculator\PLIS_Project\H_Synch.vf" into library work
Parsing module <H_Synch>.
Analyzing Verilog file "D:\Study\PLIS\CommandCalculator\PLIS_Project\V_Synch.vf" into library work
Parsing module <H_Synch_MUSER_V_Synch>.
Parsing module <V_Synch>.
Analyzing Verilog file "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" into library work
Parsing module <H_Synch_MUSER_VGA_Oscillator>.
Parsing module <V_Synch_MUSER_VGA_Oscillator>.
Parsing module <VGA_Oscillator>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" into library work
Parsing entity <Special_Counter>.
Parsing architecture <Behavioral> of entity <special_counter>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_PulseWidth.vhd" into library work
Parsing entity <const_MODC_PulseWidth>.
Parsing architecture <Behavioral> of entity <const_modc_pulsewidth>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_FrontPorch.vhd" into library work
Parsing entity <const_MODC_FrontPorch>.
Parsing architecture <Behavioral> of entity <const_modc_frontporch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_Display.vhd" into library work
Parsing entity <const_MODC_Display>.
Parsing architecture <Behavioral> of entity <const_modc_display>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_BackPorch.vhd" into library work
Parsing entity <const_MODC_BackPorch>.
Parsing architecture <Behavioral> of entity <const_modc_backporch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_PulseWidth.vhd" into library work
Parsing entity <const_MODC_V_PulseWidth>.
Parsing architecture <Behavioral> of entity <const_modc_v_pulsewidth>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_FrontPorch.vhd" into library work
Parsing entity <const_MODC_V_FrontPorch>.
Parsing architecture <Behavioral> of entity <const_modc_v_frontporch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_Display.vhd" into library work
Parsing entity <const_MODC_V_Display>.
Parsing architecture <Behavioral> of entity <const_modc_v_display>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_BackPorch.vhd" into library work
Parsing entity <const_MODC_V_BackPorch>.
Parsing architecture <Behavioral> of entity <const_modc_v_backporch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\Devider_25MHz.vhd" into library work
Parsing entity <Divider_25MHz>.
Parsing architecture <Behavioral> of entity <divider_25mhz>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_COLOR.vhd" into library work
Parsing entity <const_COLOR>.
Parsing architecture <Behavioral> of entity <const_color>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGA_Oscillator>.

Elaborating module <V_Synch_MUSER_VGA_Oscillator>.

Elaborating module <H_Synch_MUSER_VGA_Oscillator>.
Going to vhdl side to elaborate module const_MODC_PulseWidth

Elaborating entity <const_MODC_PulseWidth> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_BackPorch

Elaborating entity <const_MODC_BackPorch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_Display

Elaborating entity <const_MODC_Display> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_FrontPorch

Elaborating entity <const_MODC_FrontPorch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 25: endcount_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 29: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 31: clk_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 34: rst_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 37: clk_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 38: count should be on the sensitivity list of the process
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:758 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 5: Replacing existing netlist Special_Counter(Behavioral)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <AND2>.

Elaborating module <OR3>.
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 25: endcount_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 29: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 31: clk_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 34: rst_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 37: clk_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 38: count should be on the sensitivity list of the process
WARNING:HDLCompiler:758 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd" Line 5: Replacing existing netlist Special_Counter(Behavioral)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_V_PulseWidth

Elaborating entity <const_MODC_V_PulseWidth> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Special_Counter

Elaborating entity <Special_Counter> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_V_BackPorch

Elaborating entity <const_MODC_V_BackPorch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_V_Display

Elaborating entity <const_MODC_V_Display> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_MODC_V_FrontPorch

Elaborating entity <const_MODC_V_FrontPorch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Divider_25MHz

Elaborating entity <Divider_25MHz> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_COLOR

Elaborating entity <const_COLOR> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_Oscillator>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf".
    Summary:
	no macro.
Unit <VGA_Oscillator> synthesized.

Synthesizing Unit <V_Synch_MUSER_VGA_Oscillator>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf".
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 115: Output port <Q> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 123: Output port <Q> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 130: Output port <Q> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 137: Output port <Q> of the instance <XLXI_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <V_Synch_MUSER_VGA_Oscillator> synthesized.

Synthesizing Unit <H_Synch_MUSER_VGA_Oscillator>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf".
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 49: Output port <Q> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 56: Output port <Q> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 63: Output port <Q> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\PLIS_Project\VGA_Oscillator.vf" line 70: Output port <Q> of the instance <XLXI_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <H_Synch_MUSER_VGA_Oscillator> synthesized.

Synthesizing Unit <const_MODC_PulseWidth>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_PulseWidth.vhd".
    Summary:
	no macro.
Unit <const_MODC_PulseWidth> synthesized.

Synthesizing Unit <const_MODC_BackPorch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_BackPorch.vhd".
    Summary:
	no macro.
Unit <const_MODC_BackPorch> synthesized.

Synthesizing Unit <const_MODC_Display>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_Display.vhd".
    Summary:
	no macro.
Unit <const_MODC_Display> synthesized.

Synthesizing Unit <const_MODC_FrontPorch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_FrontPorch.vhd".
    Summary:
	no macro.
Unit <const_MODC_FrontPorch> synthesized.

Synthesizing Unit <Special_Counter>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\Special_Counter.vhd".
    Found 10-bit adder for signal <count[9]_GND_106_o_add_1_OUT> created at line 38.
WARNING:Xst:737 - Found 1-bit latch for signal <trnsprnt_int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator equal for signal <count[9]_MODC[9]_equal_1_o> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 Latch(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Special_Counter> synthesized.

Synthesizing Unit <const_MODC_V_PulseWidth>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_PulseWidth.vhd".
    Summary:
	no macro.
Unit <const_MODC_V_PulseWidth> synthesized.

Synthesizing Unit <const_MODC_V_BackPorch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_BackPorch.vhd".
    Summary:
	no macro.
Unit <const_MODC_V_BackPorch> synthesized.

Synthesizing Unit <const_MODC_V_Display>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_Display.vhd".
    Summary:
	no macro.
Unit <const_MODC_V_Display> synthesized.

Synthesizing Unit <const_MODC_V_FrontPorch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_MODC_V_FrontPorch.vhd".
    Summary:
	no macro.
Unit <const_MODC_V_FrontPorch> synthesized.

Synthesizing Unit <Divider_25MHz>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\Devider_25MHz.vhd".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_122_o_add_0_OUT> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Divider_25MHz> synthesized.

Synthesizing Unit <const_COLOR>.
    Related source file is "D:\Study\PLIS\CommandCalculator\PLIS_Project\const_COLOR.vhd".
    Summary:
	no macro.
Unit <const_COLOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 8
 32-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Latches                                              : 96
 1-bit latch                                           : 96
# Comparators                                          : 8
 10-bit comparator equal                               : 8
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 112

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <XLXI_6>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Divider_25MHz>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Divider_25MHz> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 8
# Counters                                             : 1
 32-bit up counter                                     : 1
# Comparators                                          : 8
 10-bit comparator equal                               : 8
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 112

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count_9> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_8> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_7> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_5> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_3> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_2> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_1> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_int> has a constant value of 0 in block <Special_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_1/XLXI_7/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_1/XLXI_6/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_1/XLXI_8/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_1/XLXI_5/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_7/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_6/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_8/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.
WARNING:Xst:2677 - Node <XLXI_1/XLXI_2/trnsprnt_int> of sequential type is unconnected in block <VGA_Oscillator>.

Optimizing unit <VGA_Oscillator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_Oscillator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_Oscillator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 108
#      AND2                        : 1
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT6                        : 7
#      MUXCY                       : 31
#      OR3                         : 2
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 32
#      FDC                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  18224     0%  
 Number of Slice LUTs:                   40  out of   9112     0%  
    Number used as Logic:                40  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     41
   Number with an unused Flip Flop:       9  out of     41    21%  
   Number with an unused LUT:             1  out of     41     2%  
   Number of fully used LUT-FF pairs:    31  out of     41    75%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_100MHz                         | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.252ns (Maximum Frequency: 235.167MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100MHz'
  Clock period: 4.252ns (frequency: 235.167MHz)
  Total number of paths / destination ports: 1552 / 64
-------------------------------------------------------------------------
Delay:               4.252ns (Levels of Logic = 2)
  Source:            XLXI_2/count_25 (FF)
  Destination:       XLXI_2/count_0 (FF)
  Source Clock:      CLK_100MHz rising
  Destination Clock: CLK_100MHz rising

  Data Path: XLXI_2/count_25 to XLXI_2/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_2/count_25 (XLXI_2/count_25)
     LUT6:I0->O            2   0.203   0.961  XLXI_2/CLK_25MHz<31>5 (XLXI_2/CLK_25MHz<31>4)
     LUT6:I1->O           17   0.203   1.027  XLXI_2/CLK_25MHz<31>7 (XLXN_9)
     FDC:CLR                   0.430          XLXI_2/count_0
    ----------------------------------------
    Total                      4.252ns (1.283ns logic, 2.969ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    4.252|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.06 secs
 
--> 

Total memory usage is 4502276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  125 (   0 filtered)
Number of infos    :    8 (   0 filtered)

