// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Fri Jul 18 10:40:06 2025
// Host        : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_hw0_0_0_sim_netlist.v
// Design      : design_1_hw0_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tlfgg484-2L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXPROC
   (ADDRA,
    Q,
    hostS1RxPack_w,
    rxPack_f_reg_0,
    hostS1RxGate_f_reg,
    laCh,
    rxClk4m_f_reg_0,
    hostS1RxGateTimeCnt,
    hostS1RxGateDelayTimeCnt_reg_10_sp_1,
    rxPack_f_reg_1,
    O,
    \rxData0_reg[7]_0 ,
    \hostS1RxGateDelayTimeCnt_reg[11] ,
    \hostS1RxGateDelayTimeCnt_reg[15] ,
    \rxData1_reg[15]_0 ,
    \rxData3_reg[15]_0 ,
    hostS1RxGateDelayTimeCnt_reg,
    hostS1RxPack_ff,
    hostS1RxGate_f_reg_0,
    hostS1RxGate_f_reg_1,
    hostS1RxGate_f,
    \laCh[7] ,
    \laCh[7]_0 ,
    \laCh[7]_1 ,
    \laCh[7]_2 ,
    fibRxB7,
    \laCh[6] ,
    txData_o,
    \hostS1RxGateTimeCnt_reg[0] ,
    \hostS1RxGateTimeCnt_reg[0]_0 ,
    clk160m,
    D);
  output [0:0]ADDRA;
  output [15:0]Q;
  output hostS1RxPack_w;
  output rxPack_f_reg_0;
  output hostS1RxGate_f_reg;
  output [0:0]laCh;
  output rxClk4m_f_reg_0;
  output hostS1RxGateTimeCnt;
  output hostS1RxGateDelayTimeCnt_reg_10_sp_1;
  output rxPack_f_reg_1;
  output [3:0]O;
  output [3:0]\rxData0_reg[7]_0 ;
  output [3:0]\hostS1RxGateDelayTimeCnt_reg[11] ;
  output [3:0]\hostS1RxGateDelayTimeCnt_reg[15] ;
  output [15:0]\rxData1_reg[15]_0 ;
  output [31:0]\rxData3_reg[15]_0 ;
  input [15:0]hostS1RxGateDelayTimeCnt_reg;
  input hostS1RxPack_ff;
  input hostS1RxGate_f_reg_0;
  input hostS1RxGate_f_reg_1;
  input hostS1RxGate_f;
  input \laCh[7] ;
  input [3:0]\laCh[7]_0 ;
  input \laCh[7]_1 ;
  input \laCh[7]_2 ;
  input fibRxB7;
  input \laCh[6] ;
  input txData_o;
  input \hostS1RxGateTimeCnt_reg[0] ;
  input \hostS1RxGateTimeCnt_reg[0]_0 ;
  input clk160m;
  input [0:0]D;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [3:0]O;
  wire [15:0]Q;
  wire clk160m;
  wire fibRxB7;
  wire hostS1RxClk4m_w;
  wire \hostS1RxGateDelayTimeCnt[0]_i_3_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[0]_i_4_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[0]_i_5_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[0]_i_6_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[0]_i_7_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[0]_i_8_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[12]_i_2_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[12]_i_3_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[12]_i_4_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[12]_i_5_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[4]_i_2_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[4]_i_3_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[4]_i_4_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[4]_i_5_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[8]_i_2_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[8]_i_3_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[8]_i_4_n_0 ;
  wire \hostS1RxGateDelayTimeCnt[8]_i_5_n_0 ;
  wire [15:0]hostS1RxGateDelayTimeCnt_reg;
  wire \hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_0 ;
  wire \hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_1 ;
  wire \hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_2 ;
  wire \hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_3 ;
  wire [3:0]\hostS1RxGateDelayTimeCnt_reg[11] ;
  wire \hostS1RxGateDelayTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostS1RxGateDelayTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostS1RxGateDelayTimeCnt_reg[12]_i_1_n_3 ;
  wire [3:0]\hostS1RxGateDelayTimeCnt_reg[15] ;
  wire \hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_3 ;
  wire hostS1RxGateDelayTimeCnt_reg_10_sn_1;
  wire hostS1RxGateTimeCnt;
  wire \hostS1RxGateTimeCnt[0]_i_5_n_0 ;
  wire \hostS1RxGateTimeCnt_reg[0] ;
  wire \hostS1RxGateTimeCnt_reg[0]_0 ;
  wire hostS1RxGate_f;
  wire hostS1RxGate_f_reg;
  wire hostS1RxGate_f_reg_0;
  wire hostS1RxGate_f_reg_1;
  wire hostS1RxPack_ff;
  wire hostS1RxPack_w;
  wire [0:0]laCh;
  wire \laCh[6] ;
  wire \laCh[7] ;
  wire [3:0]\laCh[7]_0 ;
  wire \laCh[7]_1 ;
  wire \laCh[7]_2 ;
  wire \laCh[7]_INST_0_i_2_n_0 ;
  wire [4:0]p_0_in;
  wire p_0_in0;
  wire [9:0]p_0_in__0;
  wire [15:0]p_14_out;
  wire [5:0]rx4mTimeCnt;
  wire \rx4mTimeCnt[0]_i_1__0_n_0 ;
  wire \rx4mTimeCnt[1]_i_1__0_n_0 ;
  wire \rx4mTimeCnt[2]_i_1__0_n_0 ;
  wire \rx4mTimeCnt[3]_i_1__0_n_0 ;
  wire \rx4mTimeCnt[4]_i_1__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_1__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_2__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_3__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_4_n_0 ;
  wire \rx4mTimeCnt[5]_i_5__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_6__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_7__1_n_0 ;
  wire rxClk4m_f_i_1__1_n_0;
  wire rxClk4m_f_reg_0;
  wire rxClkHTime1;
  wire rxClkHTime10_out;
  wire rxClkHTime11_out;
  wire rxClkHTime12_out;
  wire rxClkHTime13_out;
  wire \rxClkHTime[0]_i_1__1_n_0 ;
  wire \rxClkHTime[1]_i_1__1_n_0 ;
  wire \rxClkHTime[1]_i_2_n_0 ;
  wire \rxClkHTime[1]_i_3_n_0 ;
  wire \rxClkHTime[2]_i_1__1_n_0 ;
  wire \rxClkHTime[2]_i_2_n_0 ;
  wire \rxClkHTime[3]_i_1__1_n_0 ;
  wire \rxClkHTime[3]_i_2_n_0 ;
  wire \rxClkHTime[3]_i_3_n_0 ;
  wire \rxClkHTime[4]_i_1__1_n_0 ;
  wire \rxClkHTime[4]_i_2__1_n_0 ;
  wire \rxClkHTime[4]_i_3__1_n_0 ;
  wire \rxClkHTime[5]_i_13_n_0 ;
  wire \rxClkHTime[5]_i_15_n_0 ;
  wire \rxClkHTime[5]_i_16_n_0 ;
  wire \rxClkHTime[5]_i_18_n_0 ;
  wire \rxClkHTime[5]_i_19_n_0 ;
  wire \rxClkHTime[5]_i_1__1_n_0 ;
  wire \rxClkHTime[5]_i_21_n_0 ;
  wire \rxClkHTime[5]_i_22_n_0 ;
  wire \rxClkHTime[5]_i_24_n_0 ;
  wire \rxClkHTime[5]_i_25_n_0 ;
  wire \rxClkHTime[5]_i_27_n_0 ;
  wire \rxClkHTime[5]_i_28_n_0 ;
  wire \rxClkHTime[5]_i_29_n_0 ;
  wire \rxClkHTime[5]_i_2__1_n_0 ;
  wire \rxClkHTime[5]_i_30_n_0 ;
  wire \rxClkHTime[5]_i_31_n_0 ;
  wire \rxClkHTime[5]_i_32_n_0 ;
  wire \rxClkHTime[5]_i_33_n_0 ;
  wire \rxClkHTime[5]_i_34_n_0 ;
  wire \rxClkHTime[5]_i_35_n_0 ;
  wire \rxClkHTime[5]_i_36_n_0 ;
  wire \rxClkHTime[5]_i_37_n_0 ;
  wire \rxClkHTime[5]_i_38_n_0 ;
  wire \rxClkHTime[5]_i_39_n_0 ;
  wire \rxClkHTime[5]_i_3__1_n_0 ;
  wire \rxClkHTime[5]_i_40_n_0 ;
  wire \rxClkHTime[5]_i_41_n_0 ;
  wire \rxClkHTime[5]_i_42_n_0 ;
  wire \rxClkHTime[5]_i_43_n_0 ;
  wire \rxClkHTime[5]_i_44_n_0 ;
  wire \rxClkHTime[5]_i_45_n_0 ;
  wire \rxClkHTime[5]_i_46_n_0 ;
  wire \rxClkHTime[5]_i_47_n_0 ;
  wire \rxClkHTime[5]_i_48_n_0 ;
  wire \rxClkHTime[5]_i_4__1_n_0 ;
  wire \rxClkHTime[5]_i_5__1_n_0 ;
  wire \rxClkHTime[5]_i_6__1_n_0 ;
  wire \rxClkHTime[5]_i_9_n_0 ;
  wire \rxClkHTime[7]_i_1__1_n_0 ;
  wire \rxClkHTime[7]_i_2__1_n_0 ;
  wire \rxClkHTime_reg[5]_i_10_n_3 ;
  wire \rxClkHTime_reg[5]_i_11_n_3 ;
  wire \rxClkHTime_reg[5]_i_12_n_3 ;
  wire \rxClkHTime_reg[5]_i_14_n_0 ;
  wire \rxClkHTime_reg[5]_i_14_n_1 ;
  wire \rxClkHTime_reg[5]_i_14_n_2 ;
  wire \rxClkHTime_reg[5]_i_14_n_3 ;
  wire \rxClkHTime_reg[5]_i_17_n_0 ;
  wire \rxClkHTime_reg[5]_i_17_n_1 ;
  wire \rxClkHTime_reg[5]_i_17_n_2 ;
  wire \rxClkHTime_reg[5]_i_17_n_3 ;
  wire \rxClkHTime_reg[5]_i_20_n_0 ;
  wire \rxClkHTime_reg[5]_i_20_n_1 ;
  wire \rxClkHTime_reg[5]_i_20_n_2 ;
  wire \rxClkHTime_reg[5]_i_20_n_3 ;
  wire \rxClkHTime_reg[5]_i_23_n_0 ;
  wire \rxClkHTime_reg[5]_i_23_n_1 ;
  wire \rxClkHTime_reg[5]_i_23_n_2 ;
  wire \rxClkHTime_reg[5]_i_23_n_3 ;
  wire \rxClkHTime_reg[5]_i_26_n_0 ;
  wire \rxClkHTime_reg[5]_i_26_n_1 ;
  wire \rxClkHTime_reg[5]_i_26_n_2 ;
  wire \rxClkHTime_reg[5]_i_26_n_3 ;
  wire \rxClkHTime_reg[5]_i_7_n_3 ;
  wire \rxClkHTime_reg[5]_i_8_n_3 ;
  wire \rxClkHTime_reg_n_0_[0] ;
  wire \rxClkHTime_reg_n_0_[1] ;
  wire \rxClkHTime_reg_n_0_[2] ;
  wire \rxClkHTime_reg_n_0_[3] ;
  wire \rxClkHTime_reg_n_0_[4] ;
  wire \rxClkHTime_reg_n_0_[5] ;
  wire \rxClkHTime_reg_n_0_[7] ;
  wire rxData0;
  wire \rxData0[15]_i_10_n_0 ;
  wire \rxData0[15]_i_11_n_0 ;
  wire \rxData0[15]_i_2__1_n_0 ;
  wire \rxData0[15]_i_3__1_n_0 ;
  wire \rxData0[15]_i_6_n_0 ;
  wire \rxData0[15]_i_7_n_0 ;
  wire \rxData0[15]_i_8_n_0 ;
  wire \rxData0[15]_i_9_n_0 ;
  wire \rxData0_reg[15]_i_4_n_2 ;
  wire \rxData0_reg[15]_i_4_n_3 ;
  wire \rxData0_reg[15]_i_5_n_0 ;
  wire \rxData0_reg[15]_i_5_n_1 ;
  wire \rxData0_reg[15]_i_5_n_2 ;
  wire \rxData0_reg[15]_i_5_n_3 ;
  wire [3:0]\rxData0_reg[7]_0 ;
  wire [15:0]\rxData1_reg[15]_0 ;
  wire [31:0]\rxData3_reg[15]_0 ;
  wire [15:0]rxHead;
  wire \rxPackTime[5]_i_2__1_n_0 ;
  wire \rxPackTime[9]_i_1__1_n_0 ;
  wire \rxPackTime[9]_i_3__1_n_0 ;
  wire [9:0]rxPackTime_reg;
  wire rxPack_f_i_1__0_n_0;
  wire rxPack_f_i_2__0_n_0;
  wire rxPack_f_i_3__0_n_0;
  wire rxPack_f_reg_0;
  wire rxPack_f_reg_1;
  wire [13:1]rxbuf10;
  wire [15:15]rxbuf10__0;
  wire [13:1]rxbuf11;
  wire [15:15]rxbuf11__0;
  wire [13:1]rxbuf12;
  wire [15:15]rxbuf12__0;
  wire [13:0]rxbuf13;
  wire \rxbuf4_reg_n_0_[11] ;
  wire \rxbuf4_reg_n_0_[13] ;
  wire \rxbuf4_reg_n_0_[15] ;
  wire \rxbuf4_reg_n_0_[1] ;
  wire \rxbuf4_reg_n_0_[3] ;
  wire \rxbuf4_reg_n_0_[5] ;
  wire \rxbuf4_reg_n_0_[7] ;
  wire \rxbuf4_reg_n_0_[9] ;
  wire \rxbuf5_reg_n_0_[11] ;
  wire \rxbuf5_reg_n_0_[13] ;
  wire \rxbuf5_reg_n_0_[15] ;
  wire \rxbuf5_reg_n_0_[1] ;
  wire \rxbuf5_reg_n_0_[3] ;
  wire \rxbuf5_reg_n_0_[5] ;
  wire \rxbuf5_reg_n_0_[7] ;
  wire \rxbuf5_reg_n_0_[9] ;
  wire [13:1]rxbuf6;
  wire [15:15]rxbuf6__0;
  wire [13:1]rxbuf7;
  wire [15:15]rxbuf7__0;
  wire [13:1]rxbuf8;
  wire [15:15]rxbuf8__0;
  wire [13:1]rxbuf9;
  wire [15:15]rxbuf9__0;
  wire [15:0]rxchk;
  wire [15:0]rxchk0_in;
  wire \rxchk[11]_i_10_n_0 ;
  wire \rxchk[11]_i_11_n_0 ;
  wire \rxchk[11]_i_12_n_0 ;
  wire \rxchk[11]_i_13_n_0 ;
  wire \rxchk[11]_i_2_n_0 ;
  wire \rxchk[11]_i_3_n_0 ;
  wire \rxchk[11]_i_4_n_0 ;
  wire \rxchk[11]_i_5_n_0 ;
  wire \rxchk[11]_i_6_n_0 ;
  wire \rxchk[11]_i_7_n_0 ;
  wire \rxchk[11]_i_8_n_0 ;
  wire \rxchk[11]_i_9_n_0 ;
  wire \rxchk[15]_i_10_n_0 ;
  wire \rxchk[15]_i_11_n_0 ;
  wire \rxchk[15]_i_12_n_0 ;
  wire \rxchk[15]_i_13_n_0 ;
  wire \rxchk[15]_i_14_n_0 ;
  wire \rxchk[15]_i_15_n_0 ;
  wire \rxchk[15]_i_16_n_0 ;
  wire \rxchk[15]_i_17_n_0 ;
  wire \rxchk[15]_i_1__1_n_0 ;
  wire \rxchk[15]_i_3_n_0 ;
  wire \rxchk[15]_i_4_n_0 ;
  wire \rxchk[15]_i_5_n_0 ;
  wire \rxchk[15]_i_6_n_0 ;
  wire \rxchk[15]_i_7_n_0 ;
  wire \rxchk[15]_i_8_n_0 ;
  wire \rxchk[15]_i_9_n_0 ;
  wire \rxchk[3]_i_10_n_0 ;
  wire \rxchk[3]_i_11_n_0 ;
  wire \rxchk[3]_i_12_n_0 ;
  wire \rxchk[3]_i_13_n_0 ;
  wire \rxchk[3]_i_2_n_0 ;
  wire \rxchk[3]_i_3_n_0 ;
  wire \rxchk[3]_i_4_n_0 ;
  wire \rxchk[3]_i_5_n_0 ;
  wire \rxchk[3]_i_6_n_0 ;
  wire \rxchk[3]_i_7_n_0 ;
  wire \rxchk[3]_i_8_n_0 ;
  wire \rxchk[3]_i_9_n_0 ;
  wire \rxchk[7]_i_10_n_0 ;
  wire \rxchk[7]_i_11_n_0 ;
  wire \rxchk[7]_i_12_n_0 ;
  wire \rxchk[7]_i_13_n_0 ;
  wire \rxchk[7]_i_2_n_0 ;
  wire \rxchk[7]_i_3_n_0 ;
  wire \rxchk[7]_i_4_n_0 ;
  wire \rxchk[7]_i_5_n_0 ;
  wire \rxchk[7]_i_6_n_0 ;
  wire \rxchk[7]_i_7_n_0 ;
  wire \rxchk[7]_i_8_n_0 ;
  wire \rxchk[7]_i_9_n_0 ;
  wire \rxchk_reg[11]_i_1_n_0 ;
  wire \rxchk_reg[11]_i_1_n_1 ;
  wire \rxchk_reg[11]_i_1_n_2 ;
  wire \rxchk_reg[11]_i_1_n_3 ;
  wire \rxchk_reg[15]_i_2_n_1 ;
  wire \rxchk_reg[15]_i_2_n_2 ;
  wire \rxchk_reg[15]_i_2_n_3 ;
  wire \rxchk_reg[3]_i_1_n_0 ;
  wire \rxchk_reg[3]_i_1_n_1 ;
  wire \rxchk_reg[3]_i_1_n_2 ;
  wire \rxchk_reg[3]_i_1_n_3 ;
  wire \rxchk_reg[7]_i_1_n_0 ;
  wire \rxchk_reg[7]_i_1_n_1 ;
  wire \rxchk_reg[7]_i_1_n_2 ;
  wire \rxchk_reg[7]_i_1_n_3 ;
  wire [15:0]rxd0;
  wire [15:0]rxd0b;
  wire [15:0]rxd1;
  wire [15:0]rxd1b;
  wire \rxd1b[0]_i_1__1_n_0 ;
  wire \rxd1b[10]_i_1__1_n_0 ;
  wire \rxd1b[11]_i_1__1_n_0 ;
  wire \rxd1b[12]_i_1__1_n_0 ;
  wire \rxd1b[13]_i_1__1_n_0 ;
  wire \rxd1b[14]_i_1__1_n_0 ;
  wire \rxd1b[15]_i_1__1_n_0 ;
  wire \rxd1b[1]_i_1__1_n_0 ;
  wire \rxd1b[2]_i_1__1_n_0 ;
  wire \rxd1b[3]_i_1__1_n_0 ;
  wire \rxd1b[4]_i_1__1_n_0 ;
  wire \rxd1b[5]_i_1__1_n_0 ;
  wire \rxd1b[6]_i_1__1_n_0 ;
  wire \rxd1b[7]_i_1__1_n_0 ;
  wire \rxd1b[8]_i_1__1_n_0 ;
  wire \rxd1b[9]_i_1__1_n_0 ;
  wire [15:0]rxd2;
  wire [15:0]rxd2b;
  wire \rxd2b[0]_i_1__1_n_0 ;
  wire \rxd2b[10]_i_1__1_n_0 ;
  wire \rxd2b[11]_i_1__1_n_0 ;
  wire \rxd2b[12]_i_1__1_n_0 ;
  wire \rxd2b[13]_i_1__1_n_0 ;
  wire \rxd2b[14]_i_1__1_n_0 ;
  wire \rxd2b[15]_i_1__1_n_0 ;
  wire \rxd2b[1]_i_1__1_n_0 ;
  wire \rxd2b[2]_i_1__1_n_0 ;
  wire \rxd2b[3]_i_1__1_n_0 ;
  wire \rxd2b[4]_i_1__1_n_0 ;
  wire \rxd2b[5]_i_1__1_n_0 ;
  wire \rxd2b[6]_i_1__1_n_0 ;
  wire \rxd2b[7]_i_1__1_n_0 ;
  wire \rxd2b[8]_i_1__1_n_0 ;
  wire \rxd2b[9]_i_1__1_n_0 ;
  wire [15:0]rxd3;
  wire [15:0]rxd3b;
  wire \rxd3b[0]_i_1__1_n_0 ;
  wire \rxd3b[10]_i_1__1_n_0 ;
  wire \rxd3b[11]_i_1__1_n_0 ;
  wire \rxd3b[12]_i_1__1_n_0 ;
  wire \rxd3b[13]_i_1__1_n_0 ;
  wire \rxd3b[14]_i_1__1_n_0 ;
  wire \rxd3b[15]_i_1__1_n_0 ;
  wire \rxd3b[1]_i_1__1_n_0 ;
  wire \rxd3b[2]_i_1__1_n_0 ;
  wire \rxd3b[3]_i_1__1_n_0 ;
  wire \rxd3b[4]_i_1__1_n_0 ;
  wire \rxd3b[5]_i_1__1_n_0 ;
  wire \rxd3b[6]_i_1__1_n_0 ;
  wire \rxd3b[7]_i_1__1_n_0 ;
  wire \rxd3b[8]_i_1__1_n_0 ;
  wire \rxd3b[9]_i_1__1_n_0 ;
  wire [15:0]rxd4;
  wire [15:0]rxd4b;
  wire \rxd4b[0]_i_1__1_n_0 ;
  wire \rxd4b[10]_i_1__1_n_0 ;
  wire \rxd4b[11]_i_1__1_n_0 ;
  wire \rxd4b[12]_i_1__1_n_0 ;
  wire \rxd4b[13]_i_1__1_n_0 ;
  wire \rxd4b[14]_i_1__1_n_0 ;
  wire \rxd4b[15]_i_1__1_n_0 ;
  wire \rxd4b[1]_i_1__1_n_0 ;
  wire \rxd4b[2]_i_1__1_n_0 ;
  wire \rxd4b[3]_i_1__1_n_0 ;
  wire \rxd4b[4]_i_1__1_n_0 ;
  wire \rxd4b[5]_i_1__1_n_0 ;
  wire \rxd4b[6]_i_1__1_n_0 ;
  wire \rxd4b[7]_i_1__1_n_0 ;
  wire \rxd4b[8]_i_1__1_n_0 ;
  wire \rxd4b[9]_i_1__1_n_0 ;
  wire \rxinHTimeCnt[3]_i_1__1_n_0 ;
  wire [3:0]rxinHTimeCnt_reg;
  wire sel;
  wire txData_o;
  wire [3:3]\NLW_hostS1RxGateDelayTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime_reg[5]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime_reg[5]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime_reg[5]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_26_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime_reg[5]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime_reg[5]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime_reg[5]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_rxData0_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxData0_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_rxData0_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_rxchk_reg[15]_i_2_CO_UNCONNECTED ;

  assign hostS1RxGateDelayTimeCnt_reg_10_sp_1 = hostS1RxGateDelayTimeCnt_reg_10_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxCnt[0]_i_1 
       (.I0(hostS1RxPack_w),
        .I1(hostS1RxPack_ff),
        .O(rxPack_f_reg_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \hostS1RxGateDelayTimeCnt[0]_i_1 
       (.I0(hostS1RxGateDelayTimeCnt_reg[10]),
        .I1(hostS1RxGateDelayTimeCnt_reg[9]),
        .I2(hostS1RxGateDelayTimeCnt_reg[11]),
        .I3(hostS1RxGateDelayTimeCnt_reg[12]),
        .I4(\hostS1RxGateDelayTimeCnt[0]_i_3_n_0 ),
        .O(hostS1RxGateDelayTimeCnt_reg_10_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \hostS1RxGateDelayTimeCnt[0]_i_3 
       (.I0(hostS1RxGateDelayTimeCnt_reg[14]),
        .I1(hostS1RxGateDelayTimeCnt_reg[13]),
        .I2(hostS1RxGateDelayTimeCnt_reg[15]),
        .I3(hostS1RxPack_w),
        .I4(hostS1RxGateDelayTimeCnt_reg[8]),
        .O(\hostS1RxGateDelayTimeCnt[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[0]_i_4 
       (.I0(Q[0]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[0]),
        .O(\hostS1RxGateDelayTimeCnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[0]_i_5 
       (.I0(Q[3]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[3]),
        .O(\hostS1RxGateDelayTimeCnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[0]_i_6 
       (.I0(Q[2]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[2]),
        .O(\hostS1RxGateDelayTimeCnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[0]_i_7 
       (.I0(Q[1]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[1]),
        .O(\hostS1RxGateDelayTimeCnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \hostS1RxGateDelayTimeCnt[0]_i_8 
       (.I0(hostS1RxGateDelayTimeCnt_reg[0]),
        .I1(Q[0]),
        .I2(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[12]_i_2 
       (.I0(hostS1RxGateDelayTimeCnt_reg[15]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[12]_i_3 
       (.I0(hostS1RxGateDelayTimeCnt_reg[14]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[12]_i_4 
       (.I0(hostS1RxGateDelayTimeCnt_reg[13]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[12]_i_5 
       (.I0(hostS1RxGateDelayTimeCnt_reg[12]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[4]_i_2 
       (.I0(Q[7]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[7]),
        .O(\hostS1RxGateDelayTimeCnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[4]_i_3 
       (.I0(Q[6]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[6]),
        .O(\hostS1RxGateDelayTimeCnt[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[4]_i_4 
       (.I0(Q[5]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[5]),
        .O(\hostS1RxGateDelayTimeCnt[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1RxGateDelayTimeCnt[4]_i_5 
       (.I0(Q[4]),
        .I1(hostS1RxPack_w),
        .I2(hostS1RxGateDelayTimeCnt_reg[4]),
        .O(\hostS1RxGateDelayTimeCnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[8]_i_2 
       (.I0(hostS1RxGateDelayTimeCnt_reg[11]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[8]_i_3 
       (.I0(hostS1RxGateDelayTimeCnt_reg[10]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[8]_i_4 
       (.I0(hostS1RxGateDelayTimeCnt_reg[9]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostS1RxGateDelayTimeCnt[8]_i_5 
       (.I0(hostS1RxGateDelayTimeCnt_reg[8]),
        .I1(hostS1RxPack_w),
        .O(\hostS1RxGateDelayTimeCnt[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateDelayTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_0 ,\hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_1 ,\hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_2 ,\hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hostS1RxGateDelayTimeCnt[0]_i_4_n_0 }),
        .O(O),
        .S({\hostS1RxGateDelayTimeCnt[0]_i_5_n_0 ,\hostS1RxGateDelayTimeCnt[0]_i_6_n_0 ,\hostS1RxGateDelayTimeCnt[0]_i_7_n_0 ,\hostS1RxGateDelayTimeCnt[0]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateDelayTimeCnt_reg[12]_i_1 
       (.CI(\hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS1RxGateDelayTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS1RxGateDelayTimeCnt_reg[12]_i_1_n_1 ,\hostS1RxGateDelayTimeCnt_reg[12]_i_1_n_2 ,\hostS1RxGateDelayTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\hostS1RxGateDelayTimeCnt_reg[15] ),
        .S({\hostS1RxGateDelayTimeCnt[12]_i_2_n_0 ,\hostS1RxGateDelayTimeCnt[12]_i_3_n_0 ,\hostS1RxGateDelayTimeCnt[12]_i_4_n_0 ,\hostS1RxGateDelayTimeCnt[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateDelayTimeCnt_reg[4]_i_1 
       (.CI(\hostS1RxGateDelayTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_0 ,\hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_1 ,\hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_2 ,\hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rxData0_reg[7]_0 ),
        .S({\hostS1RxGateDelayTimeCnt[4]_i_2_n_0 ,\hostS1RxGateDelayTimeCnt[4]_i_3_n_0 ,\hostS1RxGateDelayTimeCnt[4]_i_4_n_0 ,\hostS1RxGateDelayTimeCnt[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateDelayTimeCnt_reg[8]_i_1 
       (.CI(\hostS1RxGateDelayTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_0 ,\hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_1 ,\hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_2 ,\hostS1RxGateDelayTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\hostS1RxGateDelayTimeCnt_reg[11] ),
        .S({\hostS1RxGateDelayTimeCnt[8]_i_2_n_0 ,\hostS1RxGateDelayTimeCnt[8]_i_3_n_0 ,\hostS1RxGateDelayTimeCnt[8]_i_4_n_0 ,\hostS1RxGateDelayTimeCnt[8]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \hostS1RxGateTimeCnt[0]_i_1 
       (.I0(\hostS1RxGateTimeCnt_reg[0] ),
        .I1(hostS1RxGateDelayTimeCnt_reg[0]),
        .I2(hostS1RxGateDelayTimeCnt_reg[1]),
        .I3(hostS1RxGateDelayTimeCnt_reg[2]),
        .I4(\hostS1RxGateTimeCnt[0]_i_5_n_0 ),
        .I5(\hostS1RxGateTimeCnt_reg[0]_0 ),
        .O(hostS1RxGateTimeCnt));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1RxGateTimeCnt[0]_i_2 
       (.I0(hostS1RxPack_w),
        .O(rxPack_f_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \hostS1RxGateTimeCnt[0]_i_5 
       (.I0(hostS1RxPack_w),
        .I1(hostS1RxGateDelayTimeCnt_reg[8]),
        .O(\hostS1RxGateTimeCnt[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    hostS1RxGate_f_i_1
       (.I0(hostS1RxGate_f_reg_0),
        .I1(hostS1RxGate_f_reg_1),
        .I2(hostS1RxGate_f),
        .I3(hostS1RxPack_w),
        .O(hostS1RxGate_f_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[6]_INST_0_i_3 
       (.I0(hostS1RxClk4m_w),
        .I1(hostS1RxPack_w),
        .I2(\laCh[7]_0 [1]),
        .I3(\laCh[6] ),
        .I4(\laCh[7]_0 [0]),
        .I5(txData_o),
        .O(rxClk4m_f_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[7]_INST_0 
       (.I0(\laCh[7] ),
        .I1(\laCh[7]_INST_0_i_2_n_0 ),
        .I2(\laCh[7]_0 [3]),
        .I3(\laCh[7]_1 ),
        .I4(\laCh[7]_0 [2]),
        .I5(\laCh[7]_2 ),
        .O(laCh));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \laCh[7]_INST_0_i_2 
       (.I0(fibRxB7),
        .I1(\laCh[7]_0 [0]),
        .I2(hostS1RxPack_w),
        .I3(\laCh[7]_0 [1]),
        .O(\laCh[7]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    preTxTime_reg_r2_0_1_0_5_i_1
       (.I0(Q[8]),
        .O(ADDRA));
  LUT6 #(
    .INIT(64'h0000FFFFFFFF0001)) 
    \rx4mTimeCnt[0]_i_1__0 
       (.I0(rx4mTimeCnt[4]),
        .I1(\rx4mTimeCnt[5]_i_3__1_n_0 ),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[1]),
        .I4(rx4mTimeCnt[0]),
        .I5(\rx4mTimeCnt[5]_i_4_n_0 ),
        .O(\rx4mTimeCnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFF0000FE)) 
    \rx4mTimeCnt[1]_i_1__0 
       (.I0(rx4mTimeCnt[4]),
        .I1(\rx4mTimeCnt[5]_i_3__1_n_0 ),
        .I2(rx4mTimeCnt[5]),
        .I3(\rx4mTimeCnt[5]_i_4_n_0 ),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h4FFF4F00)) 
    \rx4mTimeCnt[2]_i_1__0 
       (.I0(rx4mTimeCnt[0]),
        .I1(\rx4mTimeCnt[5]_i_4_n_0 ),
        .I2(rx4mTimeCnt[1]),
        .I3(rx4mTimeCnt[2]),
        .I4(\rx4mTimeCnt[5]_i_6__1_n_0 ),
        .O(\rx4mTimeCnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACA0A0A0ACA0)) 
    \rx4mTimeCnt[3]_i_1__0 
       (.I0(\rx4mTimeCnt[5]_i_5__1_n_0 ),
        .I1(\rx4mTimeCnt[5]_i_6__1_n_0 ),
        .I2(rx4mTimeCnt[3]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[5]),
        .I5(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \rx4mTimeCnt[4]_i_1__1 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[2]),
        .I2(\rx4mTimeCnt[5]_i_6__1_n_0 ),
        .I3(rx4mTimeCnt[4]),
        .I4(\rx4mTimeCnt[5]_i_5__1_n_0 ),
        .O(\rx4mTimeCnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF001)) 
    \rx4mTimeCnt[5]_i_1__1 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[0]),
        .I2(rx4mTimeCnt[4]),
        .I3(\rx4mTimeCnt[5]_i_3__1_n_0 ),
        .I4(rx4mTimeCnt[5]),
        .I5(\rx4mTimeCnt[5]_i_4_n_0 ),
        .O(\rx4mTimeCnt[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBCE0B0E0B0E0B0E0)) 
    \rx4mTimeCnt[5]_i_2__1 
       (.I0(\rx4mTimeCnt[5]_i_5__1_n_0 ),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[4]),
        .I4(\rx4mTimeCnt[5]_i_6__1_n_0 ),
        .I5(rx4mTimeCnt[2]),
        .O(\rx4mTimeCnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx4mTimeCnt[5]_i_3__1 
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[3]),
        .O(\rx4mTimeCnt[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \rx4mTimeCnt[5]_i_4 
       (.I0(\rx4mTimeCnt[5]_i_7__1_n_0 ),
        .I1(D),
        .I2(rxinHTimeCnt_reg[2]),
        .O(\rx4mTimeCnt[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    \rx4mTimeCnt[5]_i_5__1 
       (.I0(rx4mTimeCnt[1]),
        .I1(\rx4mTimeCnt[5]_i_4_n_0 ),
        .I2(rx4mTimeCnt[0]),
        .I3(rx4mTimeCnt[2]),
        .O(\rx4mTimeCnt[5]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hBAAA0000)) 
    \rx4mTimeCnt[5]_i_6__1 
       (.I0(rx4mTimeCnt[0]),
        .I1(\rx4mTimeCnt[5]_i_7__1_n_0 ),
        .I2(D),
        .I3(rxinHTimeCnt_reg[2]),
        .I4(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[5]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rx4mTimeCnt[5]_i_7__1 
       (.I0(rxinHTimeCnt_reg[1]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(sel),
        .I3(rxinHTimeCnt_reg[3]),
        .O(\rx4mTimeCnt[5]_i_7__1_n_0 ));
  FDRE \rx4mTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__1_n_0 ),
        .D(\rx4mTimeCnt[0]_i_1__0_n_0 ),
        .Q(rx4mTimeCnt[0]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__1_n_0 ),
        .D(\rx4mTimeCnt[1]_i_1__0_n_0 ),
        .Q(rx4mTimeCnt[1]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__1_n_0 ),
        .D(\rx4mTimeCnt[2]_i_1__0_n_0 ),
        .Q(rx4mTimeCnt[2]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__1_n_0 ),
        .D(\rx4mTimeCnt[3]_i_1__0_n_0 ),
        .Q(rx4mTimeCnt[3]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__1_n_0 ),
        .D(\rx4mTimeCnt[4]_i_1__1_n_0 ),
        .Q(rx4mTimeCnt[4]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__1_n_0 ),
        .D(\rx4mTimeCnt[5]_i_2__1_n_0 ),
        .Q(rx4mTimeCnt[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0F10)) 
    rxClk4m_f_i_1__1
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[4]),
        .O(rxClk4m_f_i_1__1_n_0));
  FDRE rxClk4m_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxClk4m_f_i_1__1_n_0),
        .Q(hostS1RxClk4m_w),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFECCFFFF00000000)) 
    \rxClkHTime[0]_i_1__1 
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime[4]_i_3__1_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(hostS1RxClk4m_w),
        .O(\rxClkHTime[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF60602060)) 
    \rxClkHTime[1]_i_1__1 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .I2(hostS1RxClk4m_w),
        .I3(\rxClkHTime[5]_i_3__1_n_0 ),
        .I4(\rxClkHTime[1]_i_2_n_0 ),
        .I5(\rxClkHTime[1]_i_3_n_0 ),
        .O(\rxClkHTime[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxClkHTime[1]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[3] ),
        .I1(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \rxClkHTime[1]_i_3 
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(hostS1RxClk4m_w),
        .I4(\rxClkHTime[7]_i_2__1_n_0 ),
        .O(\rxClkHTime[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFC0000FFF00000)) 
    \rxClkHTime[2]_i_1__1 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime[2]_i_2_n_0 ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(hostS1RxClk4m_w),
        .I5(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \rxClkHTime[2]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[3] ),
        .I2(\rxClkHTime_reg_n_0_[7] ),
        .I3(\rxClkHTime_reg_n_0_[5] ),
        .O(\rxClkHTime[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \rxClkHTime[3]_i_1__1 
       (.I0(\rxClkHTime[5]_i_3__1_n_0 ),
        .I1(\rxClkHTime[5]_i_2__1_n_0 ),
        .I2(\rxClkHTime[3]_i_2_n_0 ),
        .I3(\rxClkHTime[3]_i_3_n_0 ),
        .O(\rxClkHTime[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hF0F0F020)) 
    \rxClkHTime[3]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[3] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .I2(hostS1RxClk4m_w),
        .I3(\rxClkHTime_reg_n_0_[5] ),
        .I4(\rxClkHTime_reg_n_0_[7] ),
        .O(\rxClkHTime[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF00BF00E000A000)) 
    \rxClkHTime[3]_i_3 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(hostS1RxClk4m_w),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxClkHTime[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF000800)) 
    \rxClkHTime[4]_i_1__1 
       (.I0(\rxClkHTime_reg_n_0_[0] ),
        .I1(\rxClkHTime_reg_n_0_[3] ),
        .I2(\rxClkHTime[4]_i_2__1_n_0 ),
        .I3(hostS1RxClk4m_w),
        .I4(\rxClkHTime[4]_i_3__1_n_0 ),
        .I5(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxClkHTime[4]_i_2__1 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .O(\rxClkHTime[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxClkHTime[4]_i_3__1 
       (.I0(\rxClkHTime_reg_n_0_[5] ),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .O(\rxClkHTime[4]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_13 
       (.I0(rxHead[8]),
        .I1(rxHead[7]),
        .I2(rxHead[10]),
        .I3(rxHead[9]),
        .O(\rxClkHTime[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxClkHTime[5]_i_15 
       (.I0(rxd1b[15]),
        .I1(rxd1[15]),
        .O(\rxClkHTime[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_16 
       (.I0(rxd1b[14]),
        .I1(rxd1[14]),
        .I2(rxd1b[13]),
        .I3(rxd1[13]),
        .I4(rxd1[12]),
        .I5(rxd1b[12]),
        .O(\rxClkHTime[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxClkHTime[5]_i_18 
       (.I0(rxd0b[15]),
        .I1(rxd0[15]),
        .O(\rxClkHTime[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_19 
       (.I0(rxd0b[14]),
        .I1(rxd0[14]),
        .I2(rxd0b[13]),
        .I3(rxd0[13]),
        .I4(rxd0[12]),
        .I5(rxd0b[12]),
        .O(\rxClkHTime[5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \rxClkHTime[5]_i_1__1 
       (.I0(\rxClkHTime[5]_i_2__1_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[3] ),
        .I2(\rxClkHTime[5]_i_3__1_n_0 ),
        .I3(\rxClkHTime[7]_i_2__1_n_0 ),
        .O(\rxClkHTime[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxClkHTime[5]_i_21 
       (.I0(rxd3b[15]),
        .I1(rxd3[15]),
        .O(\rxClkHTime[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_22 
       (.I0(rxd3b[14]),
        .I1(rxd3[14]),
        .I2(rxd3b[13]),
        .I3(rxd3[13]),
        .I4(rxd3[12]),
        .I5(rxd3b[12]),
        .O(\rxClkHTime[5]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxClkHTime[5]_i_24 
       (.I0(rxd2b[15]),
        .I1(rxd2[15]),
        .O(\rxClkHTime[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_25 
       (.I0(rxd2b[14]),
        .I1(rxd2[14]),
        .I2(rxd2b[13]),
        .I3(rxd2[13]),
        .I4(rxd2[12]),
        .I5(rxd2b[12]),
        .O(\rxClkHTime[5]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxClkHTime[5]_i_27 
       (.I0(rxd4b[15]),
        .I1(rxd4[15]),
        .O(\rxClkHTime[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_28 
       (.I0(rxd4b[14]),
        .I1(rxd4[14]),
        .I2(rxd4b[13]),
        .I3(rxd4[13]),
        .I4(rxd4[12]),
        .I5(rxd4b[12]),
        .O(\rxClkHTime[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_29 
       (.I0(rxd1b[11]),
        .I1(rxd1[11]),
        .I2(rxd1b[10]),
        .I3(rxd1[10]),
        .I4(rxd1[9]),
        .I5(rxd1b[9]),
        .O(\rxClkHTime[5]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \rxClkHTime[5]_i_2__1 
       (.I0(hostS1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_30 
       (.I0(rxd1b[8]),
        .I1(rxd1[8]),
        .I2(rxd1b[7]),
        .I3(rxd1[7]),
        .I4(rxd1[6]),
        .I5(rxd1b[6]),
        .O(\rxClkHTime[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_31 
       (.I0(rxd1b[5]),
        .I1(rxd1[5]),
        .I2(rxd1b[4]),
        .I3(rxd1[4]),
        .I4(rxd1[3]),
        .I5(rxd1b[3]),
        .O(\rxClkHTime[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_32 
       (.I0(rxd1b[2]),
        .I1(rxd1[2]),
        .I2(rxd1b[1]),
        .I3(rxd1[1]),
        .I4(rxd1[0]),
        .I5(rxd1b[0]),
        .O(\rxClkHTime[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_33 
       (.I0(rxd0b[11]),
        .I1(rxd0[11]),
        .I2(rxd0b[10]),
        .I3(rxd0[10]),
        .I4(rxd0[9]),
        .I5(rxd0b[9]),
        .O(\rxClkHTime[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_34 
       (.I0(rxd0b[8]),
        .I1(rxd0[8]),
        .I2(rxd0b[7]),
        .I3(rxd0[7]),
        .I4(rxd0[6]),
        .I5(rxd0b[6]),
        .O(\rxClkHTime[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_35 
       (.I0(rxd0b[5]),
        .I1(rxd0[5]),
        .I2(rxd0b[4]),
        .I3(rxd0[4]),
        .I4(rxd0[3]),
        .I5(rxd0b[3]),
        .O(\rxClkHTime[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_36 
       (.I0(rxd0b[2]),
        .I1(rxd0[2]),
        .I2(rxd0b[1]),
        .I3(rxd0[1]),
        .I4(rxd0[0]),
        .I5(rxd0b[0]),
        .O(\rxClkHTime[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_37 
       (.I0(rxd3b[11]),
        .I1(rxd3[11]),
        .I2(rxd3b[10]),
        .I3(rxd3[10]),
        .I4(rxd3[9]),
        .I5(rxd3b[9]),
        .O(\rxClkHTime[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_38 
       (.I0(rxd3b[8]),
        .I1(rxd3[8]),
        .I2(rxd3b[7]),
        .I3(rxd3[7]),
        .I4(rxd3[6]),
        .I5(rxd3b[6]),
        .O(\rxClkHTime[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_39 
       (.I0(rxd3b[5]),
        .I1(rxd3[5]),
        .I2(rxd3b[4]),
        .I3(rxd3[4]),
        .I4(rxd3[3]),
        .I5(rxd3b[3]),
        .O(\rxClkHTime[5]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rxClkHTime[5]_i_3__1 
       (.I0(\rxClkHTime[5]_i_4__1_n_0 ),
        .I1(\rxClkHTime[5]_i_5__1_n_0 ),
        .I2(\rxClkHTime[5]_i_6__1_n_0 ),
        .O(\rxClkHTime[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_40 
       (.I0(rxd3b[2]),
        .I1(rxd3[2]),
        .I2(rxd3b[1]),
        .I3(rxd3[1]),
        .I4(rxd3[0]),
        .I5(rxd3b[0]),
        .O(\rxClkHTime[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_41 
       (.I0(rxd2b[11]),
        .I1(rxd2[11]),
        .I2(rxd2b[10]),
        .I3(rxd2[10]),
        .I4(rxd2[9]),
        .I5(rxd2b[9]),
        .O(\rxClkHTime[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_42 
       (.I0(rxd2b[8]),
        .I1(rxd2[8]),
        .I2(rxd2b[7]),
        .I3(rxd2[7]),
        .I4(rxd2[6]),
        .I5(rxd2b[6]),
        .O(\rxClkHTime[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_43 
       (.I0(rxd2b[5]),
        .I1(rxd2[5]),
        .I2(rxd2b[4]),
        .I3(rxd2[4]),
        .I4(rxd2[3]),
        .I5(rxd2b[3]),
        .O(\rxClkHTime[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_44 
       (.I0(rxd2b[2]),
        .I1(rxd2[2]),
        .I2(rxd2b[1]),
        .I3(rxd2[1]),
        .I4(rxd2[0]),
        .I5(rxd2b[0]),
        .O(\rxClkHTime[5]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_45 
       (.I0(rxd4b[11]),
        .I1(rxd4[11]),
        .I2(rxd4b[10]),
        .I3(rxd4[10]),
        .I4(rxd4[9]),
        .I5(rxd4b[9]),
        .O(\rxClkHTime[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_46 
       (.I0(rxd4b[8]),
        .I1(rxd4[8]),
        .I2(rxd4b[7]),
        .I3(rxd4[7]),
        .I4(rxd4[6]),
        .I5(rxd4b[6]),
        .O(\rxClkHTime[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_47 
       (.I0(rxd4b[5]),
        .I1(rxd4[5]),
        .I2(rxd4b[4]),
        .I3(rxd4[4]),
        .I4(rxd4[3]),
        .I5(rxd4b[3]),
        .O(\rxClkHTime[5]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxClkHTime[5]_i_48 
       (.I0(rxd4b[2]),
        .I1(rxd4[2]),
        .I2(rxd4b[1]),
        .I3(rxd4[1]),
        .I4(rxd4[0]),
        .I5(rxd4b[0]),
        .O(\rxClkHTime[5]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \rxClkHTime[5]_i_4__1 
       (.I0(rxHead[0]),
        .I1(rxClkHTime10_out),
        .I2(rxClkHTime1),
        .I3(rxHead[2]),
        .I4(rxHead[1]),
        .O(\rxClkHTime[5]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rxClkHTime[5]_i_5__1 
       (.I0(\rxClkHTime[5]_i_9_n_0 ),
        .I1(rxClkHTime12_out),
        .I2(rxClkHTime11_out),
        .I3(rxHead[15]),
        .I4(rxClkHTime13_out),
        .O(\rxClkHTime[5]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \rxClkHTime[5]_i_6__1 
       (.I0(rxHead[5]),
        .I1(rxHead[6]),
        .I2(rxHead[3]),
        .I3(rxHead[4]),
        .I4(\rxClkHTime[5]_i_13_n_0 ),
        .O(\rxClkHTime[5]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_9 
       (.I0(rxHead[12]),
        .I1(rxHead[11]),
        .I2(rxHead[14]),
        .I3(rxHead[13]),
        .O(\rxClkHTime[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h555755575557555F)) 
    \rxClkHTime[7]_i_1__1 
       (.I0(hostS1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[4] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .I3(\rxClkHTime_reg_n_0_[7] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxClkHTime[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFF800000000)) 
    \rxClkHTime[7]_i_2__1 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[3] ),
        .I2(\rxClkHTime_reg_n_0_[7] ),
        .I3(\rxClkHTime_reg_n_0_[5] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(hostS1RxClk4m_w),
        .O(\rxClkHTime[7]_i_2__1_n_0 ));
  FDRE \rxClkHTime_reg[0] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[0]_i_1__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[1] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[1]_i_1__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[2] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[2]_i_1__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[3] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[3]_i_1__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[4] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[4]_i_1__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[5] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[5]_i_1__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[5] ),
        .R(1'b0));
  CARRY4 \rxClkHTime_reg[5]_i_10 
       (.CI(\rxClkHTime_reg[5]_i_20_n_0 ),
        .CO({\NLW_rxClkHTime_reg[5]_i_10_CO_UNCONNECTED [3:2],rxClkHTime12_out,\rxClkHTime_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\rxClkHTime[5]_i_21_n_0 ,\rxClkHTime[5]_i_22_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_11 
       (.CI(\rxClkHTime_reg[5]_i_23_n_0 ),
        .CO({\NLW_rxClkHTime_reg[5]_i_11_CO_UNCONNECTED [3:2],rxClkHTime11_out,\rxClkHTime_reg[5]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\rxClkHTime[5]_i_24_n_0 ,\rxClkHTime[5]_i_25_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_12 
       (.CI(\rxClkHTime_reg[5]_i_26_n_0 ),
        .CO({\NLW_rxClkHTime_reg[5]_i_12_CO_UNCONNECTED [3:2],rxClkHTime13_out,\rxClkHTime_reg[5]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\rxClkHTime[5]_i_27_n_0 ,\rxClkHTime[5]_i_28_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_14 
       (.CI(1'b0),
        .CO({\rxClkHTime_reg[5]_i_14_n_0 ,\rxClkHTime_reg[5]_i_14_n_1 ,\rxClkHTime_reg[5]_i_14_n_2 ,\rxClkHTime_reg[5]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_14_O_UNCONNECTED [3:0]),
        .S({\rxClkHTime[5]_i_29_n_0 ,\rxClkHTime[5]_i_30_n_0 ,\rxClkHTime[5]_i_31_n_0 ,\rxClkHTime[5]_i_32_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_17 
       (.CI(1'b0),
        .CO({\rxClkHTime_reg[5]_i_17_n_0 ,\rxClkHTime_reg[5]_i_17_n_1 ,\rxClkHTime_reg[5]_i_17_n_2 ,\rxClkHTime_reg[5]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_17_O_UNCONNECTED [3:0]),
        .S({\rxClkHTime[5]_i_33_n_0 ,\rxClkHTime[5]_i_34_n_0 ,\rxClkHTime[5]_i_35_n_0 ,\rxClkHTime[5]_i_36_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_20 
       (.CI(1'b0),
        .CO({\rxClkHTime_reg[5]_i_20_n_0 ,\rxClkHTime_reg[5]_i_20_n_1 ,\rxClkHTime_reg[5]_i_20_n_2 ,\rxClkHTime_reg[5]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_20_O_UNCONNECTED [3:0]),
        .S({\rxClkHTime[5]_i_37_n_0 ,\rxClkHTime[5]_i_38_n_0 ,\rxClkHTime[5]_i_39_n_0 ,\rxClkHTime[5]_i_40_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_23 
       (.CI(1'b0),
        .CO({\rxClkHTime_reg[5]_i_23_n_0 ,\rxClkHTime_reg[5]_i_23_n_1 ,\rxClkHTime_reg[5]_i_23_n_2 ,\rxClkHTime_reg[5]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({\rxClkHTime[5]_i_41_n_0 ,\rxClkHTime[5]_i_42_n_0 ,\rxClkHTime[5]_i_43_n_0 ,\rxClkHTime[5]_i_44_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_26 
       (.CI(1'b0),
        .CO({\rxClkHTime_reg[5]_i_26_n_0 ,\rxClkHTime_reg[5]_i_26_n_1 ,\rxClkHTime_reg[5]_i_26_n_2 ,\rxClkHTime_reg[5]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_26_O_UNCONNECTED [3:0]),
        .S({\rxClkHTime[5]_i_45_n_0 ,\rxClkHTime[5]_i_46_n_0 ,\rxClkHTime[5]_i_47_n_0 ,\rxClkHTime[5]_i_48_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_7 
       (.CI(\rxClkHTime_reg[5]_i_14_n_0 ),
        .CO({\NLW_rxClkHTime_reg[5]_i_7_CO_UNCONNECTED [3:2],rxClkHTime10_out,\rxClkHTime_reg[5]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\rxClkHTime[5]_i_15_n_0 ,\rxClkHTime[5]_i_16_n_0 }));
  CARRY4 \rxClkHTime_reg[5]_i_8 
       (.CI(\rxClkHTime_reg[5]_i_17_n_0 ),
        .CO({\NLW_rxClkHTime_reg[5]_i_8_CO_UNCONNECTED [3:2],rxClkHTime1,\rxClkHTime_reg[5]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime_reg[5]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\rxClkHTime[5]_i_18_n_0 ,\rxClkHTime[5]_i_19_n_0 }));
  FDRE \rxClkHTime_reg[7] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__1_n_0 ),
        .D(\rxClkHTime[7]_i_2__1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxData0[15]_i_10 
       (.I0(rxchk[5]),
        .I1(rxd4[5]),
        .I2(rxchk[4]),
        .I3(rxd4[4]),
        .I4(rxd4[3]),
        .I5(rxchk[3]),
        .O(\rxData0[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxData0[15]_i_11 
       (.I0(rxchk[2]),
        .I1(rxd4[2]),
        .I2(rxchk[1]),
        .I3(rxd4[1]),
        .I4(rxd4[0]),
        .I5(rxchk[0]),
        .O(\rxData0[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxData0[15]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .O(rxData0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \rxData0[15]_i_2__1 
       (.I0(\rxData0[15]_i_3__1_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(hostS1RxClk4m_w),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .I5(\rxData0_reg[15]_i_4_n_2 ),
        .O(\rxData0[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rxData0[15]_i_3__1 
       (.I0(\rxClkHTime_reg_n_0_[7] ),
        .I1(\rxClkHTime_reg_n_0_[5] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxData0[15]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxData0[15]_i_6 
       (.I0(rxd4[15]),
        .I1(rxchk[15]),
        .O(\rxData0[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxData0[15]_i_7 
       (.I0(rxchk[14]),
        .I1(rxd4[14]),
        .I2(rxchk[13]),
        .I3(rxd4[13]),
        .I4(rxd4[12]),
        .I5(rxchk[12]),
        .O(\rxData0[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxData0[15]_i_8 
       (.I0(rxchk[11]),
        .I1(rxd4[11]),
        .I2(rxchk[10]),
        .I3(rxd4[10]),
        .I4(rxd4[9]),
        .I5(rxchk[9]),
        .O(\rxData0[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxData0[15]_i_9 
       (.I0(rxchk[8]),
        .I1(rxd4[8]),
        .I2(rxchk[7]),
        .I3(rxd4[7]),
        .I4(rxd4[6]),
        .I5(rxchk[6]),
        .O(\rxData0[15]_i_9_n_0 ));
  FDRE \rxData0_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rxData0_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \rxData0_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \rxData0_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \rxData0_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \rxData0_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \rxData0_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[15]),
        .Q(Q[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxData0_reg[15]_i_4 
       (.CI(\rxData0_reg[15]_i_5_n_0 ),
        .CO({\NLW_rxData0_reg[15]_i_4_CO_UNCONNECTED [3:2],\rxData0_reg[15]_i_4_n_2 ,\rxData0_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxData0_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\rxData0[15]_i_6_n_0 ,\rxData0[15]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxData0_reg[15]_i_5 
       (.CI(1'b0),
        .CO({\rxData0_reg[15]_i_5_n_0 ,\rxData0_reg[15]_i_5_n_1 ,\rxData0_reg[15]_i_5_n_2 ,\rxData0_reg[15]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxData0_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({\rxData0[15]_i_8_n_0 ,\rxData0[15]_i_9_n_0 ,\rxData0[15]_i_10_n_0 ,\rxData0[15]_i_11_n_0 }));
  FDRE \rxData0_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rxData0_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rxData0_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rxData0_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \rxData0_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \rxData0_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \rxData0_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \rxData0_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \rxData0_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \rxData1_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[0]),
        .Q(\rxData1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \rxData1_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[10]),
        .Q(\rxData1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \rxData1_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[11]),
        .Q(\rxData1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \rxData1_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[12]),
        .Q(\rxData1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \rxData1_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[13]),
        .Q(\rxData1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \rxData1_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[14]),
        .Q(\rxData1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \rxData1_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[15]),
        .Q(\rxData1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \rxData1_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[1]),
        .Q(\rxData1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \rxData1_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[2]),
        .Q(\rxData1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \rxData1_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[3]),
        .Q(\rxData1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \rxData1_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[4]),
        .Q(\rxData1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \rxData1_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[5]),
        .Q(\rxData1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \rxData1_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[6]),
        .Q(\rxData1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \rxData1_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[7]),
        .Q(\rxData1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \rxData1_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[8]),
        .Q(\rxData1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \rxData1_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[9]),
        .Q(\rxData1_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \rxData2_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[0]),
        .Q(\rxData3_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \rxData2_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[10]),
        .Q(\rxData3_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \rxData2_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[11]),
        .Q(\rxData3_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \rxData2_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[12]),
        .Q(\rxData3_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \rxData2_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[13]),
        .Q(\rxData3_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \rxData2_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[14]),
        .Q(\rxData3_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \rxData2_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[15]),
        .Q(\rxData3_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \rxData2_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[1]),
        .Q(\rxData3_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \rxData2_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[2]),
        .Q(\rxData3_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \rxData2_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[3]),
        .Q(\rxData3_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \rxData2_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[4]),
        .Q(\rxData3_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \rxData2_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[5]),
        .Q(\rxData3_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \rxData2_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[6]),
        .Q(\rxData3_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \rxData2_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[7]),
        .Q(\rxData3_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \rxData2_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[8]),
        .Q(\rxData3_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \rxData2_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[9]),
        .Q(\rxData3_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \rxData3_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[0]),
        .Q(\rxData3_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \rxData3_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[10]),
        .Q(\rxData3_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \rxData3_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[11]),
        .Q(\rxData3_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \rxData3_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[12]),
        .Q(\rxData3_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \rxData3_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[13]),
        .Q(\rxData3_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \rxData3_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[14]),
        .Q(\rxData3_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \rxData3_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[15]),
        .Q(\rxData3_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \rxData3_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[1]),
        .Q(\rxData3_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \rxData3_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[2]),
        .Q(\rxData3_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \rxData3_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[3]),
        .Q(\rxData3_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \rxData3_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[4]),
        .Q(\rxData3_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \rxData3_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[5]),
        .Q(\rxData3_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \rxData3_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[6]),
        .Q(\rxData3_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \rxData3_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[7]),
        .Q(\rxData3_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \rxData3_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[8]),
        .Q(\rxData3_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \rxData3_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[9]),
        .Q(\rxData3_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \rxHead_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[15]),
        .Q(rxHead[0]),
        .R(1'b0));
  FDRE \rxHead_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[9]),
        .Q(rxHead[10]),
        .R(1'b0));
  FDRE \rxHead_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[10]),
        .Q(rxHead[11]),
        .R(1'b0));
  FDRE \rxHead_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[11]),
        .Q(rxHead[12]),
        .R(1'b0));
  FDRE \rxHead_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[12]),
        .Q(rxHead[13]),
        .R(1'b0));
  FDRE \rxHead_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[13]),
        .Q(rxHead[14]),
        .R(1'b0));
  FDRE \rxHead_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[14]),
        .Q(rxHead[15]),
        .R(1'b0));
  FDRE \rxHead_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[0]),
        .Q(rxHead[1]),
        .R(1'b0));
  FDRE \rxHead_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[1]),
        .Q(rxHead[2]),
        .R(1'b0));
  FDRE \rxHead_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[2]),
        .Q(rxHead[3]),
        .R(1'b0));
  FDRE \rxHead_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[3]),
        .Q(rxHead[4]),
        .R(1'b0));
  FDRE \rxHead_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[4]),
        .Q(rxHead[5]),
        .R(1'b0));
  FDRE \rxHead_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[5]),
        .Q(rxHead[6]),
        .R(1'b0));
  FDRE \rxHead_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[6]),
        .Q(rxHead[7]),
        .R(1'b0));
  FDRE \rxHead_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[7]),
        .Q(rxHead[8]),
        .R(1'b0));
  FDRE \rxHead_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[8]),
        .Q(rxHead[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxPackTime[0]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .I1(rxPackTime_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rxPackTime[1]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rxPackTime[2]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .I1(rxPackTime_reg[1]),
        .I2(rxPackTime_reg[0]),
        .I3(rxPackTime_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rxPackTime[3]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .I1(rxPackTime_reg[2]),
        .I2(rxPackTime_reg[0]),
        .I3(rxPackTime_reg[1]),
        .I4(rxPackTime_reg[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rxPackTime[4]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .I1(rxPackTime_reg[3]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[0]),
        .I4(rxPackTime_reg[2]),
        .I5(rxPackTime_reg[4]),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rxPackTime[5]_i_1__1 
       (.I0(\rxPackTime[5]_i_2__1_n_0 ),
        .I1(\rxData0[15]_i_2__1_n_0 ),
        .I2(rxPackTime_reg[5]),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxPackTime[5]_i_2__1 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[1]),
        .I2(rxPackTime_reg[0]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[4]),
        .O(\rxPackTime[5]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \rxPackTime[6]_i_1__1 
       (.I0(\rxPackTime[9]_i_3__1_n_0 ),
        .I1(\rxData0[15]_i_2__1_n_0 ),
        .I2(rxPackTime_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rxPackTime[7]_i_1__1 
       (.I0(\rxPackTime[9]_i_3__1_n_0 ),
        .I1(rxPackTime_reg[6]),
        .I2(\rxData0[15]_i_2__1_n_0 ),
        .I3(rxPackTime_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \rxPackTime[8]_i_1__1 
       (.I0(rxPackTime_reg[6]),
        .I1(\rxPackTime[9]_i_3__1_n_0 ),
        .I2(rxPackTime_reg[7]),
        .I3(\rxData0[15]_i_2__1_n_0 ),
        .I4(rxPackTime_reg[8]),
        .O(p_0_in__0[8]));
  LUT4 #(
    .INIT(16'h777F)) 
    \rxPackTime[9]_i_1__1 
       (.I0(\rxData0[15]_i_2__1_n_0 ),
        .I1(rxPackTime_reg[9]),
        .I2(rxPackTime_reg[8]),
        .I3(rxPackTime_reg[7]),
        .O(\rxPackTime[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \rxPackTime[9]_i_2__1 
       (.I0(rxPackTime_reg[7]),
        .I1(\rxPackTime[9]_i_3__1_n_0 ),
        .I2(rxPackTime_reg[6]),
        .I3(rxPackTime_reg[8]),
        .I4(\rxData0[15]_i_2__1_n_0 ),
        .I5(rxPackTime_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxPackTime[9]_i_3__1 
       (.I0(rxPackTime_reg[4]),
        .I1(rxPackTime_reg[2]),
        .I2(rxPackTime_reg[0]),
        .I3(rxPackTime_reg[1]),
        .I4(rxPackTime_reg[3]),
        .I5(rxPackTime_reg[5]),
        .O(\rxPackTime[9]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[0] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(rxPackTime_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[1] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(rxPackTime_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[2] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(rxPackTime_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[3] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(rxPackTime_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[4] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(rxPackTime_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[5] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(rxPackTime_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[6] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(rxPackTime_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[7] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(rxPackTime_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[8] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(rxPackTime_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[9] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(rxPackTime_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF01)) 
    rxPack_f_i_1__0
       (.I0(rxPack_f_i_2__0_n_0),
        .I1(rxPackTime_reg[5]),
        .I2(rxPackTime_reg[7]),
        .I3(hostS1RxPack_w),
        .O(rxPack_f_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    rxPack_f_i_2__0
       (.I0(rxPackTime_reg[4]),
        .I1(rxPackTime_reg[6]),
        .I2(rxPackTime_reg[2]),
        .I3(rxPackTime_reg[3]),
        .I4(rxPack_f_i_3__0_n_0),
        .O(rxPack_f_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    rxPack_f_i_3__0
       (.I0(rxPackTime_reg[9]),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[0]),
        .O(rxPack_f_i_3__0_n_0));
  FDRE rxPack_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxPack_f_i_1__0_n_0),
        .Q(hostS1RxPack_w),
        .R(1'b0));
  FDRE \rxbuf10_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[12]),
        .Q(rxbuf10[11]),
        .R(1'b0));
  FDRE \rxbuf10_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[13]),
        .Q(rxbuf10[13]),
        .R(1'b0));
  FDRE \rxbuf10_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[14]),
        .Q(rxbuf10__0),
        .R(1'b0));
  FDRE \rxbuf10_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[7]),
        .Q(rxbuf10[1]),
        .R(1'b0));
  FDRE \rxbuf10_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[8]),
        .Q(rxbuf10[3]),
        .R(1'b0));
  FDRE \rxbuf10_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[9]),
        .Q(rxbuf10[5]),
        .R(1'b0));
  FDRE \rxbuf10_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[10]),
        .Q(rxbuf10[7]),
        .R(1'b0));
  FDRE \rxbuf10_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[11]),
        .Q(rxbuf10[9]),
        .R(1'b0));
  FDRE \rxbuf11_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[4]),
        .Q(rxbuf11[11]),
        .R(1'b0));
  FDRE \rxbuf11_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[5]),
        .Q(rxbuf11[13]),
        .R(1'b0));
  FDRE \rxbuf11_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[6]),
        .Q(rxbuf11__0),
        .R(1'b0));
  FDRE \rxbuf11_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[15]),
        .Q(rxbuf11[1]),
        .R(1'b0));
  FDRE \rxbuf11_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[0]),
        .Q(rxbuf11[3]),
        .R(1'b0));
  FDRE \rxbuf11_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[1]),
        .Q(rxbuf11[5]),
        .R(1'b0));
  FDRE \rxbuf11_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[2]),
        .Q(rxbuf11[7]),
        .R(1'b0));
  FDRE \rxbuf11_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[3]),
        .Q(rxbuf11[9]),
        .R(1'b0));
  FDRE \rxbuf12_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[12]),
        .Q(rxbuf12[11]),
        .R(1'b0));
  FDRE \rxbuf12_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[13]),
        .Q(rxbuf12[13]),
        .R(1'b0));
  FDRE \rxbuf12_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[14]),
        .Q(rxbuf12__0),
        .R(1'b0));
  FDRE \rxbuf12_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[7]),
        .Q(rxbuf12[1]),
        .R(1'b0));
  FDRE \rxbuf12_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[8]),
        .Q(rxbuf12[3]),
        .R(1'b0));
  FDRE \rxbuf12_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[9]),
        .Q(rxbuf12[5]),
        .R(1'b0));
  FDRE \rxbuf12_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[10]),
        .Q(rxbuf12[7]),
        .R(1'b0));
  FDRE \rxbuf12_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[11]),
        .Q(rxbuf12[9]),
        .R(1'b0));
  FDRE \rxbuf13_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(D),
        .Q(rxbuf13[0]),
        .R(1'b0));
  FDRE \rxbuf13_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[4]),
        .Q(rxbuf13[11]),
        .R(1'b0));
  FDRE \rxbuf13_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[5]),
        .Q(rxbuf13[13]),
        .R(1'b0));
  FDRE \rxbuf13_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[6]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \rxbuf13_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[0]),
        .Q(rxbuf13[1]),
        .R(1'b0));
  FDRE \rxbuf13_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[0]),
        .Q(rxbuf13[3]),
        .R(1'b0));
  FDRE \rxbuf13_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[1]),
        .Q(rxbuf13[5]),
        .R(1'b0));
  FDRE \rxbuf13_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[2]),
        .Q(rxbuf13[7]),
        .R(1'b0));
  FDRE \rxbuf13_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[3]),
        .Q(rxbuf13[9]),
        .R(1'b0));
  FDRE \rxbuf4_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[12]),
        .Q(\rxbuf4_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[13]),
        .Q(\rxbuf4_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[14]),
        .Q(\rxbuf4_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[7]),
        .Q(\rxbuf4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[8]),
        .Q(\rxbuf4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[9]),
        .Q(\rxbuf4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[10]),
        .Q(\rxbuf4_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[11]),
        .Q(\rxbuf4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[4]),
        .Q(\rxbuf5_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[5]),
        .Q(\rxbuf5_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[6]),
        .Q(\rxbuf5_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[15]),
        .Q(\rxbuf5_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[0]),
        .Q(\rxbuf5_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[1]),
        .Q(\rxbuf5_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[2]),
        .Q(\rxbuf5_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[3]),
        .Q(\rxbuf5_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf6_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[12]),
        .Q(rxbuf6[11]),
        .R(1'b0));
  FDRE \rxbuf6_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[13]),
        .Q(rxbuf6[13]),
        .R(1'b0));
  FDRE \rxbuf6_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[14]),
        .Q(rxbuf6__0),
        .R(1'b0));
  FDRE \rxbuf6_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[7]),
        .Q(rxbuf6[1]),
        .R(1'b0));
  FDRE \rxbuf6_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[8]),
        .Q(rxbuf6[3]),
        .R(1'b0));
  FDRE \rxbuf6_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[9]),
        .Q(rxbuf6[5]),
        .R(1'b0));
  FDRE \rxbuf6_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[10]),
        .Q(rxbuf6[7]),
        .R(1'b0));
  FDRE \rxbuf6_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[11]),
        .Q(rxbuf6[9]),
        .R(1'b0));
  FDRE \rxbuf7_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[4]),
        .Q(rxbuf7[11]),
        .R(1'b0));
  FDRE \rxbuf7_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[5]),
        .Q(rxbuf7[13]),
        .R(1'b0));
  FDRE \rxbuf7_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[6]),
        .Q(rxbuf7__0),
        .R(1'b0));
  FDRE \rxbuf7_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[15]),
        .Q(rxbuf7[1]),
        .R(1'b0));
  FDRE \rxbuf7_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[0]),
        .Q(rxbuf7[3]),
        .R(1'b0));
  FDRE \rxbuf7_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[1]),
        .Q(rxbuf7[5]),
        .R(1'b0));
  FDRE \rxbuf7_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[2]),
        .Q(rxbuf7[7]),
        .R(1'b0));
  FDRE \rxbuf7_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[3]),
        .Q(rxbuf7[9]),
        .R(1'b0));
  FDRE \rxbuf8_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[12]),
        .Q(rxbuf8[11]),
        .R(1'b0));
  FDRE \rxbuf8_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[13]),
        .Q(rxbuf8[13]),
        .R(1'b0));
  FDRE \rxbuf8_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[14]),
        .Q(rxbuf8__0),
        .R(1'b0));
  FDRE \rxbuf8_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[7]),
        .Q(rxbuf8[1]),
        .R(1'b0));
  FDRE \rxbuf8_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[8]),
        .Q(rxbuf8[3]),
        .R(1'b0));
  FDRE \rxbuf8_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[9]),
        .Q(rxbuf8[5]),
        .R(1'b0));
  FDRE \rxbuf8_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[10]),
        .Q(rxbuf8[7]),
        .R(1'b0));
  FDRE \rxbuf8_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[11]),
        .Q(rxbuf8[9]),
        .R(1'b0));
  FDRE \rxbuf9_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[4]),
        .Q(rxbuf9[11]),
        .R(1'b0));
  FDRE \rxbuf9_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[5]),
        .Q(rxbuf9[13]),
        .R(1'b0));
  FDRE \rxbuf9_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[6]),
        .Q(rxbuf9__0),
        .R(1'b0));
  FDRE \rxbuf9_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[15]),
        .Q(rxbuf9[1]),
        .R(1'b0));
  FDRE \rxbuf9_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[0]),
        .Q(rxbuf9[3]),
        .R(1'b0));
  FDRE \rxbuf9_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[1]),
        .Q(rxbuf9[5]),
        .R(1'b0));
  FDRE \rxbuf9_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[2]),
        .Q(rxbuf9[7]),
        .R(1'b0));
  FDRE \rxbuf9_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[3]),
        .Q(rxbuf9[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_10 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[11]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[11]),
        .I4(rxchk[11]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_11 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[10]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[10]),
        .I4(rxchk[10]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_12 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[9]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[9]),
        .I4(rxchk[9]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_13 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[8]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[8]),
        .I4(rxchk[8]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_2 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[11]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[11]),
        .I4(rxchk[11]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_3 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[10]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[10]),
        .I4(rxchk[10]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_4 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[9]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[9]),
        .I4(rxchk[9]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[11]_i_5 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[8]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[8]),
        .I4(rxchk[8]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[11]_i_6 
       (.I0(\rxchk[11]_i_2_n_0 ),
        .I1(\rxchk[11]_i_10_n_0 ),
        .O(\rxchk[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[11]_i_7 
       (.I0(\rxchk[11]_i_3_n_0 ),
        .I1(\rxchk[11]_i_11_n_0 ),
        .O(\rxchk[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[11]_i_8 
       (.I0(\rxchk[11]_i_4_n_0 ),
        .I1(\rxchk[11]_i_12_n_0 ),
        .O(\rxchk[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[11]_i_9 
       (.I0(\rxchk[11]_i_5_n_0 ),
        .I1(\rxchk[11]_i_13_n_0 ),
        .O(\rxchk[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[15]_i_10 
       (.I0(\rxchk[15]_i_6_n_0 ),
        .I1(\rxchk[15]_i_17_n_0 ),
        .O(\rxchk[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF9FFFF)) 
    \rxchk[15]_i_11 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime[4]_i_3__1_n_0 ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxchk[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \rxchk[15]_i_12 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime[4]_i_3__1_n_0 ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxchk[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \rxchk[15]_i_13 
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime[4]_i_3__1_n_0 ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxchk[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    \rxchk[15]_i_14 
       (.I0(rxd2[15]),
        .I1(rxchk[15]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd0[15]),
        .I4(rxd1[15]),
        .I5(\rxchk[15]_i_11_n_0 ),
        .O(\rxchk[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[15]_i_15 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[14]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[14]),
        .I4(rxchk[14]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[15]_i_16 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[13]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[13]),
        .I4(rxchk[13]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[15]_i_17 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[12]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[12]),
        .I4(rxchk[12]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \rxchk[15]_i_1__1 
       (.I0(hostS1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxchk[15]_i_3_n_0 ),
        .O(\rxchk[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \rxchk[15]_i_3 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .I3(\rxClkHTime_reg_n_0_[7] ),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxchk[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[15]_i_4 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[14]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[14]),
        .I4(rxchk[14]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[15]_i_5 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[13]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[13]),
        .I4(rxchk[13]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[15]_i_6 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[12]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[12]),
        .I4(rxchk[12]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAEEA)) 
    \rxchk[15]_i_7 
       (.I0(\rxchk[15]_i_14_n_0 ),
        .I1(\rxchk[15]_i_12_n_0 ),
        .I2(rxd3[15]),
        .I3(rxchk[15]),
        .O(\rxchk[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[15]_i_8 
       (.I0(\rxchk[15]_i_4_n_0 ),
        .I1(\rxchk[15]_i_15_n_0 ),
        .O(\rxchk[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[15]_i_9 
       (.I0(\rxchk[15]_i_5_n_0 ),
        .I1(\rxchk[15]_i_16_n_0 ),
        .O(\rxchk[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_10 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[3]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[3]),
        .I4(rxchk[3]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_11 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[2]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[2]),
        .I4(rxchk[2]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_12 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[1]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[1]),
        .I4(rxchk[1]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_13 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[0]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[0]),
        .I4(rxchk[0]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_2 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[3]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[3]),
        .I4(rxchk[3]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_3 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[2]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[2]),
        .I4(rxchk[2]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_4 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[1]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[1]),
        .I4(rxchk[1]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[3]_i_5 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[0]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[0]),
        .I4(rxchk[0]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[3]_i_6 
       (.I0(\rxchk[3]_i_2_n_0 ),
        .I1(\rxchk[3]_i_10_n_0 ),
        .O(\rxchk[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[3]_i_7 
       (.I0(\rxchk[3]_i_3_n_0 ),
        .I1(\rxchk[3]_i_11_n_0 ),
        .O(\rxchk[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[3]_i_8 
       (.I0(\rxchk[3]_i_4_n_0 ),
        .I1(\rxchk[3]_i_12_n_0 ),
        .O(\rxchk[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[3]_i_9 
       (.I0(\rxchk[3]_i_5_n_0 ),
        .I1(\rxchk[3]_i_13_n_0 ),
        .O(\rxchk[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_10 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[7]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[7]),
        .I4(rxchk[7]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_11 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[6]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[6]),
        .I4(rxchk[6]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_12 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[5]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[5]),
        .I4(rxchk[5]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_13 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd1[4]),
        .I2(\rxchk[15]_i_13_n_0 ),
        .I3(rxd2[4]),
        .I4(rxchk[4]),
        .I5(\rxchk[15]_i_12_n_0 ),
        .O(\rxchk[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_2 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[7]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[7]),
        .I4(rxchk[7]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_3 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[6]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[6]),
        .I4(rxchk[6]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_4 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[5]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[5]),
        .I4(rxchk[5]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rxchk[7]_i_5 
       (.I0(\rxchk[15]_i_11_n_0 ),
        .I1(rxd0[4]),
        .I2(\rxchk[15]_i_12_n_0 ),
        .I3(rxd3[4]),
        .I4(rxchk[4]),
        .I5(\rxchk[15]_i_13_n_0 ),
        .O(\rxchk[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[7]_i_6 
       (.I0(\rxchk[7]_i_2_n_0 ),
        .I1(\rxchk[7]_i_10_n_0 ),
        .O(\rxchk[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[7]_i_7 
       (.I0(\rxchk[7]_i_3_n_0 ),
        .I1(\rxchk[7]_i_11_n_0 ),
        .O(\rxchk[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[7]_i_8 
       (.I0(\rxchk[7]_i_4_n_0 ),
        .I1(\rxchk[7]_i_12_n_0 ),
        .O(\rxchk[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rxchk[7]_i_9 
       (.I0(\rxchk[7]_i_5_n_0 ),
        .I1(\rxchk[7]_i_13_n_0 ),
        .O(\rxchk[7]_i_9_n_0 ));
  FDRE \rxchk_reg[0] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[0]),
        .Q(rxchk[0]),
        .R(1'b0));
  FDRE \rxchk_reg[10] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[10]),
        .Q(rxchk[10]),
        .R(1'b0));
  FDRE \rxchk_reg[11] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[11]),
        .Q(rxchk[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxchk_reg[11]_i_1 
       (.CI(\rxchk_reg[7]_i_1_n_0 ),
        .CO({\rxchk_reg[11]_i_1_n_0 ,\rxchk_reg[11]_i_1_n_1 ,\rxchk_reg[11]_i_1_n_2 ,\rxchk_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxchk[11]_i_2_n_0 ,\rxchk[11]_i_3_n_0 ,\rxchk[11]_i_4_n_0 ,\rxchk[11]_i_5_n_0 }),
        .O(rxchk0_in[11:8]),
        .S({\rxchk[11]_i_6_n_0 ,\rxchk[11]_i_7_n_0 ,\rxchk[11]_i_8_n_0 ,\rxchk[11]_i_9_n_0 }));
  FDRE \rxchk_reg[12] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[12]),
        .Q(rxchk[12]),
        .R(1'b0));
  FDRE \rxchk_reg[13] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[13]),
        .Q(rxchk[13]),
        .R(1'b0));
  FDRE \rxchk_reg[14] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[14]),
        .Q(rxchk[14]),
        .R(1'b0));
  FDRE \rxchk_reg[15] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[15]),
        .Q(rxchk[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxchk_reg[15]_i_2 
       (.CI(\rxchk_reg[11]_i_1_n_0 ),
        .CO({\NLW_rxchk_reg[15]_i_2_CO_UNCONNECTED [3],\rxchk_reg[15]_i_2_n_1 ,\rxchk_reg[15]_i_2_n_2 ,\rxchk_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\rxchk[15]_i_4_n_0 ,\rxchk[15]_i_5_n_0 ,\rxchk[15]_i_6_n_0 }),
        .O(rxchk0_in[15:12]),
        .S({\rxchk[15]_i_7_n_0 ,\rxchk[15]_i_8_n_0 ,\rxchk[15]_i_9_n_0 ,\rxchk[15]_i_10_n_0 }));
  FDRE \rxchk_reg[1] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[1]),
        .Q(rxchk[1]),
        .R(1'b0));
  FDRE \rxchk_reg[2] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[2]),
        .Q(rxchk[2]),
        .R(1'b0));
  FDRE \rxchk_reg[3] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[3]),
        .Q(rxchk[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxchk_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\rxchk_reg[3]_i_1_n_0 ,\rxchk_reg[3]_i_1_n_1 ,\rxchk_reg[3]_i_1_n_2 ,\rxchk_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxchk[3]_i_2_n_0 ,\rxchk[3]_i_3_n_0 ,\rxchk[3]_i_4_n_0 ,\rxchk[3]_i_5_n_0 }),
        .O(rxchk0_in[3:0]),
        .S({\rxchk[3]_i_6_n_0 ,\rxchk[3]_i_7_n_0 ,\rxchk[3]_i_8_n_0 ,\rxchk[3]_i_9_n_0 }));
  FDRE \rxchk_reg[4] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[4]),
        .Q(rxchk[4]),
        .R(1'b0));
  FDRE \rxchk_reg[5] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[5]),
        .Q(rxchk[5]),
        .R(1'b0));
  FDRE \rxchk_reg[6] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[6]),
        .Q(rxchk[6]),
        .R(1'b0));
  FDRE \rxchk_reg[7] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[7]),
        .Q(rxchk[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxchk_reg[7]_i_1 
       (.CI(\rxchk_reg[3]_i_1_n_0 ),
        .CO({\rxchk_reg[7]_i_1_n_0 ,\rxchk_reg[7]_i_1_n_1 ,\rxchk_reg[7]_i_1_n_2 ,\rxchk_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxchk[7]_i_2_n_0 ,\rxchk[7]_i_3_n_0 ,\rxchk[7]_i_4_n_0 ,\rxchk[7]_i_5_n_0 }),
        .O(rxchk0_in[7:4]),
        .S({\rxchk[7]_i_6_n_0 ,\rxchk[7]_i_7_n_0 ,\rxchk[7]_i_8_n_0 ,\rxchk[7]_i_9_n_0 }));
  FDRE \rxchk_reg[8] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[8]),
        .Q(rxchk[8]),
        .R(1'b0));
  FDRE \rxchk_reg[9] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__1_n_0 ),
        .D(rxchk0_in[9]),
        .Q(rxchk[9]),
        .R(1'b0));
  FDRE \rxd0_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[1] ),
        .Q(rxd0[0]),
        .R(1'b0));
  FDRE \rxd0_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[5] ),
        .Q(rxd0[10]),
        .R(1'b0));
  FDRE \rxd0_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[7] ),
        .Q(rxd0[11]),
        .R(1'b0));
  FDRE \rxd0_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[9] ),
        .Q(rxd0[12]),
        .R(1'b0));
  FDRE \rxd0_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[11] ),
        .Q(rxd0[13]),
        .R(1'b0));
  FDRE \rxd0_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[13] ),
        .Q(rxd0[14]),
        .R(1'b0));
  FDRE \rxd0_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[15] ),
        .Q(rxd0[15]),
        .R(1'b0));
  FDRE \rxd0_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[3] ),
        .Q(rxd0[1]),
        .R(1'b0));
  FDRE \rxd0_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[5] ),
        .Q(rxd0[2]),
        .R(1'b0));
  FDRE \rxd0_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[7] ),
        .Q(rxd0[3]),
        .R(1'b0));
  FDRE \rxd0_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[9] ),
        .Q(rxd0[4]),
        .R(1'b0));
  FDRE \rxd0_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[11] ),
        .Q(rxd0[5]),
        .R(1'b0));
  FDRE \rxd0_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[13] ),
        .Q(rxd0[6]),
        .R(1'b0));
  FDRE \rxd0_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[15] ),
        .Q(rxd0[7]),
        .R(1'b0));
  FDRE \rxd0_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[1] ),
        .Q(rxd0[8]),
        .R(1'b0));
  FDRE \rxd0_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[3] ),
        .Q(rxd0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[0]_i_1__1 
       (.I0(rxd1[15]),
        .O(p_14_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[10]_i_1__1 
       (.I0(rxd0[9]),
        .O(p_14_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[11]_i_1__1 
       (.I0(rxd0[10]),
        .O(p_14_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[12]_i_1__1 
       (.I0(rxd0[11]),
        .O(p_14_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[13]_i_1__1 
       (.I0(rxd0[12]),
        .O(p_14_out[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[14]_i_1__1 
       (.I0(rxd0[13]),
        .O(p_14_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[15]_i_1__1 
       (.I0(rxd0[14]),
        .O(p_14_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[1]_i_1__1 
       (.I0(rxd0[0]),
        .O(p_14_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[2]_i_1__1 
       (.I0(rxd0[1]),
        .O(p_14_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[3]_i_1__1 
       (.I0(rxd0[2]),
        .O(p_14_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[4]_i_1__1 
       (.I0(rxd0[3]),
        .O(p_14_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[5]_i_1__1 
       (.I0(rxd0[4]),
        .O(p_14_out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[6]_i_1__1 
       (.I0(rxd0[5]),
        .O(p_14_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[7]_i_1__1 
       (.I0(rxd0[6]),
        .O(p_14_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[8]_i_1__1 
       (.I0(rxd0[7]),
        .O(p_14_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[9]_i_1__1 
       (.I0(rxd0[8]),
        .O(p_14_out[9]));
  FDRE \rxd0b_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[0]),
        .Q(rxd0b[0]),
        .R(1'b0));
  FDRE \rxd0b_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[10]),
        .Q(rxd0b[10]),
        .R(1'b0));
  FDRE \rxd0b_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[11]),
        .Q(rxd0b[11]),
        .R(1'b0));
  FDRE \rxd0b_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[12]),
        .Q(rxd0b[12]),
        .R(1'b0));
  FDRE \rxd0b_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[13]),
        .Q(rxd0b[13]),
        .R(1'b0));
  FDRE \rxd0b_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[14]),
        .Q(rxd0b[14]),
        .R(1'b0));
  FDRE \rxd0b_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[15]),
        .Q(rxd0b[15]),
        .R(1'b0));
  FDRE \rxd0b_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[1]),
        .Q(rxd0b[1]),
        .R(1'b0));
  FDRE \rxd0b_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[2]),
        .Q(rxd0b[2]),
        .R(1'b0));
  FDRE \rxd0b_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[3]),
        .Q(rxd0b[3]),
        .R(1'b0));
  FDRE \rxd0b_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[4]),
        .Q(rxd0b[4]),
        .R(1'b0));
  FDRE \rxd0b_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[5]),
        .Q(rxd0b[5]),
        .R(1'b0));
  FDRE \rxd0b_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[6]),
        .Q(rxd0b[6]),
        .R(1'b0));
  FDRE \rxd0b_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[7]),
        .Q(rxd0b[7]),
        .R(1'b0));
  FDRE \rxd0b_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[8]),
        .Q(rxd0b[8]),
        .R(1'b0));
  FDRE \rxd0b_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[9]),
        .Q(rxd0b[9]),
        .R(1'b0));
  FDRE \rxd1_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[1]),
        .Q(rxd1[0]),
        .R(1'b0));
  FDRE \rxd1_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[5]),
        .Q(rxd1[10]),
        .R(1'b0));
  FDRE \rxd1_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[7]),
        .Q(rxd1[11]),
        .R(1'b0));
  FDRE \rxd1_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[9]),
        .Q(rxd1[12]),
        .R(1'b0));
  FDRE \rxd1_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[11]),
        .Q(rxd1[13]),
        .R(1'b0));
  FDRE \rxd1_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[13]),
        .Q(rxd1[14]),
        .R(1'b0));
  FDRE \rxd1_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6__0),
        .Q(rxd1[15]),
        .R(1'b0));
  FDRE \rxd1_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[3]),
        .Q(rxd1[1]),
        .R(1'b0));
  FDRE \rxd1_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[5]),
        .Q(rxd1[2]),
        .R(1'b0));
  FDRE \rxd1_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[7]),
        .Q(rxd1[3]),
        .R(1'b0));
  FDRE \rxd1_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[9]),
        .Q(rxd1[4]),
        .R(1'b0));
  FDRE \rxd1_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[11]),
        .Q(rxd1[5]),
        .R(1'b0));
  FDRE \rxd1_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[13]),
        .Q(rxd1[6]),
        .R(1'b0));
  FDRE \rxd1_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7__0),
        .Q(rxd1[7]),
        .R(1'b0));
  FDRE \rxd1_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[1]),
        .Q(rxd1[8]),
        .R(1'b0));
  FDRE \rxd1_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[3]),
        .Q(rxd1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[0]_i_1__1 
       (.I0(rxd2[15]),
        .O(\rxd1b[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[10]_i_1__1 
       (.I0(rxd1[9]),
        .O(\rxd1b[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[11]_i_1__1 
       (.I0(rxd1[10]),
        .O(\rxd1b[11]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[12]_i_1__1 
       (.I0(rxd1[11]),
        .O(\rxd1b[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[13]_i_1__1 
       (.I0(rxd1[12]),
        .O(\rxd1b[13]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[14]_i_1__1 
       (.I0(rxd1[13]),
        .O(\rxd1b[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[15]_i_1__1 
       (.I0(rxd1[14]),
        .O(\rxd1b[15]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[1]_i_1__1 
       (.I0(rxd1[0]),
        .O(\rxd1b[1]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[2]_i_1__1 
       (.I0(rxd1[1]),
        .O(\rxd1b[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[3]_i_1__1 
       (.I0(rxd1[2]),
        .O(\rxd1b[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[4]_i_1__1 
       (.I0(rxd1[3]),
        .O(\rxd1b[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[5]_i_1__1 
       (.I0(rxd1[4]),
        .O(\rxd1b[5]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[6]_i_1__1 
       (.I0(rxd1[5]),
        .O(\rxd1b[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[7]_i_1__1 
       (.I0(rxd1[6]),
        .O(\rxd1b[7]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[8]_i_1__1 
       (.I0(rxd1[7]),
        .O(\rxd1b[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[9]_i_1__1 
       (.I0(rxd1[8]),
        .O(\rxd1b[9]_i_1__1_n_0 ));
  FDRE \rxd1b_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[0]_i_1__1_n_0 ),
        .Q(rxd1b[0]),
        .R(1'b0));
  FDRE \rxd1b_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[10]_i_1__1_n_0 ),
        .Q(rxd1b[10]),
        .R(1'b0));
  FDRE \rxd1b_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[11]_i_1__1_n_0 ),
        .Q(rxd1b[11]),
        .R(1'b0));
  FDRE \rxd1b_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[12]_i_1__1_n_0 ),
        .Q(rxd1b[12]),
        .R(1'b0));
  FDRE \rxd1b_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[13]_i_1__1_n_0 ),
        .Q(rxd1b[13]),
        .R(1'b0));
  FDRE \rxd1b_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[14]_i_1__1_n_0 ),
        .Q(rxd1b[14]),
        .R(1'b0));
  FDRE \rxd1b_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[15]_i_1__1_n_0 ),
        .Q(rxd1b[15]),
        .R(1'b0));
  FDRE \rxd1b_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[1]_i_1__1_n_0 ),
        .Q(rxd1b[1]),
        .R(1'b0));
  FDRE \rxd1b_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[2]_i_1__1_n_0 ),
        .Q(rxd1b[2]),
        .R(1'b0));
  FDRE \rxd1b_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[3]_i_1__1_n_0 ),
        .Q(rxd1b[3]),
        .R(1'b0));
  FDRE \rxd1b_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[4]_i_1__1_n_0 ),
        .Q(rxd1b[4]),
        .R(1'b0));
  FDRE \rxd1b_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[5]_i_1__1_n_0 ),
        .Q(rxd1b[5]),
        .R(1'b0));
  FDRE \rxd1b_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[6]_i_1__1_n_0 ),
        .Q(rxd1b[6]),
        .R(1'b0));
  FDRE \rxd1b_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[7]_i_1__1_n_0 ),
        .Q(rxd1b[7]),
        .R(1'b0));
  FDRE \rxd1b_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[8]_i_1__1_n_0 ),
        .Q(rxd1b[8]),
        .R(1'b0));
  FDRE \rxd1b_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[9]_i_1__1_n_0 ),
        .Q(rxd1b[9]),
        .R(1'b0));
  FDRE \rxd2_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[1]),
        .Q(rxd2[0]),
        .R(1'b0));
  FDRE \rxd2_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[5]),
        .Q(rxd2[10]),
        .R(1'b0));
  FDRE \rxd2_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[7]),
        .Q(rxd2[11]),
        .R(1'b0));
  FDRE \rxd2_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[9]),
        .Q(rxd2[12]),
        .R(1'b0));
  FDRE \rxd2_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[11]),
        .Q(rxd2[13]),
        .R(1'b0));
  FDRE \rxd2_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[13]),
        .Q(rxd2[14]),
        .R(1'b0));
  FDRE \rxd2_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8__0),
        .Q(rxd2[15]),
        .R(1'b0));
  FDRE \rxd2_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[3]),
        .Q(rxd2[1]),
        .R(1'b0));
  FDRE \rxd2_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[5]),
        .Q(rxd2[2]),
        .R(1'b0));
  FDRE \rxd2_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[7]),
        .Q(rxd2[3]),
        .R(1'b0));
  FDRE \rxd2_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[9]),
        .Q(rxd2[4]),
        .R(1'b0));
  FDRE \rxd2_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[11]),
        .Q(rxd2[5]),
        .R(1'b0));
  FDRE \rxd2_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[13]),
        .Q(rxd2[6]),
        .R(1'b0));
  FDRE \rxd2_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9__0),
        .Q(rxd2[7]),
        .R(1'b0));
  FDRE \rxd2_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[1]),
        .Q(rxd2[8]),
        .R(1'b0));
  FDRE \rxd2_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[3]),
        .Q(rxd2[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[0]_i_1__1 
       (.I0(rxd3[15]),
        .O(\rxd2b[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[10]_i_1__1 
       (.I0(rxd2[9]),
        .O(\rxd2b[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[11]_i_1__1 
       (.I0(rxd2[10]),
        .O(\rxd2b[11]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[12]_i_1__1 
       (.I0(rxd2[11]),
        .O(\rxd2b[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[13]_i_1__1 
       (.I0(rxd2[12]),
        .O(\rxd2b[13]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[14]_i_1__1 
       (.I0(rxd2[13]),
        .O(\rxd2b[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[15]_i_1__1 
       (.I0(rxd2[14]),
        .O(\rxd2b[15]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[1]_i_1__1 
       (.I0(rxd2[0]),
        .O(\rxd2b[1]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[2]_i_1__1 
       (.I0(rxd2[1]),
        .O(\rxd2b[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[3]_i_1__1 
       (.I0(rxd2[2]),
        .O(\rxd2b[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[4]_i_1__1 
       (.I0(rxd2[3]),
        .O(\rxd2b[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[5]_i_1__1 
       (.I0(rxd2[4]),
        .O(\rxd2b[5]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[6]_i_1__1 
       (.I0(rxd2[5]),
        .O(\rxd2b[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[7]_i_1__1 
       (.I0(rxd2[6]),
        .O(\rxd2b[7]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[8]_i_1__1 
       (.I0(rxd2[7]),
        .O(\rxd2b[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[9]_i_1__1 
       (.I0(rxd2[8]),
        .O(\rxd2b[9]_i_1__1_n_0 ));
  FDRE \rxd2b_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[0]_i_1__1_n_0 ),
        .Q(rxd2b[0]),
        .R(1'b0));
  FDRE \rxd2b_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[10]_i_1__1_n_0 ),
        .Q(rxd2b[10]),
        .R(1'b0));
  FDRE \rxd2b_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[11]_i_1__1_n_0 ),
        .Q(rxd2b[11]),
        .R(1'b0));
  FDRE \rxd2b_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[12]_i_1__1_n_0 ),
        .Q(rxd2b[12]),
        .R(1'b0));
  FDRE \rxd2b_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[13]_i_1__1_n_0 ),
        .Q(rxd2b[13]),
        .R(1'b0));
  FDRE \rxd2b_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[14]_i_1__1_n_0 ),
        .Q(rxd2b[14]),
        .R(1'b0));
  FDRE \rxd2b_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[15]_i_1__1_n_0 ),
        .Q(rxd2b[15]),
        .R(1'b0));
  FDRE \rxd2b_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[1]_i_1__1_n_0 ),
        .Q(rxd2b[1]),
        .R(1'b0));
  FDRE \rxd2b_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[2]_i_1__1_n_0 ),
        .Q(rxd2b[2]),
        .R(1'b0));
  FDRE \rxd2b_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[3]_i_1__1_n_0 ),
        .Q(rxd2b[3]),
        .R(1'b0));
  FDRE \rxd2b_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[4]_i_1__1_n_0 ),
        .Q(rxd2b[4]),
        .R(1'b0));
  FDRE \rxd2b_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[5]_i_1__1_n_0 ),
        .Q(rxd2b[5]),
        .R(1'b0));
  FDRE \rxd2b_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[6]_i_1__1_n_0 ),
        .Q(rxd2b[6]),
        .R(1'b0));
  FDRE \rxd2b_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[7]_i_1__1_n_0 ),
        .Q(rxd2b[7]),
        .R(1'b0));
  FDRE \rxd2b_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[8]_i_1__1_n_0 ),
        .Q(rxd2b[8]),
        .R(1'b0));
  FDRE \rxd2b_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[9]_i_1__1_n_0 ),
        .Q(rxd2b[9]),
        .R(1'b0));
  FDRE \rxd3_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[1]),
        .Q(rxd3[0]),
        .R(1'b0));
  FDRE \rxd3_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[5]),
        .Q(rxd3[10]),
        .R(1'b0));
  FDRE \rxd3_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[7]),
        .Q(rxd3[11]),
        .R(1'b0));
  FDRE \rxd3_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[9]),
        .Q(rxd3[12]),
        .R(1'b0));
  FDRE \rxd3_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[11]),
        .Q(rxd3[13]),
        .R(1'b0));
  FDRE \rxd3_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[13]),
        .Q(rxd3[14]),
        .R(1'b0));
  FDRE \rxd3_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10__0),
        .Q(rxd3[15]),
        .R(1'b0));
  FDRE \rxd3_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[3]),
        .Q(rxd3[1]),
        .R(1'b0));
  FDRE \rxd3_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[5]),
        .Q(rxd3[2]),
        .R(1'b0));
  FDRE \rxd3_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[7]),
        .Q(rxd3[3]),
        .R(1'b0));
  FDRE \rxd3_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[9]),
        .Q(rxd3[4]),
        .R(1'b0));
  FDRE \rxd3_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[11]),
        .Q(rxd3[5]),
        .R(1'b0));
  FDRE \rxd3_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[13]),
        .Q(rxd3[6]),
        .R(1'b0));
  FDRE \rxd3_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11__0),
        .Q(rxd3[7]),
        .R(1'b0));
  FDRE \rxd3_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[1]),
        .Q(rxd3[8]),
        .R(1'b0));
  FDRE \rxd3_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[3]),
        .Q(rxd3[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[0]_i_1__1 
       (.I0(rxd4[15]),
        .O(\rxd3b[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[10]_i_1__1 
       (.I0(rxd3[9]),
        .O(\rxd3b[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[11]_i_1__1 
       (.I0(rxd3[10]),
        .O(\rxd3b[11]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[12]_i_1__1 
       (.I0(rxd3[11]),
        .O(\rxd3b[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[13]_i_1__1 
       (.I0(rxd3[12]),
        .O(\rxd3b[13]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[14]_i_1__1 
       (.I0(rxd3[13]),
        .O(\rxd3b[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[15]_i_1__1 
       (.I0(rxd3[14]),
        .O(\rxd3b[15]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[1]_i_1__1 
       (.I0(rxd3[0]),
        .O(\rxd3b[1]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[2]_i_1__1 
       (.I0(rxd3[1]),
        .O(\rxd3b[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[3]_i_1__1 
       (.I0(rxd3[2]),
        .O(\rxd3b[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[4]_i_1__1 
       (.I0(rxd3[3]),
        .O(\rxd3b[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[5]_i_1__1 
       (.I0(rxd3[4]),
        .O(\rxd3b[5]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[6]_i_1__1 
       (.I0(rxd3[5]),
        .O(\rxd3b[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[7]_i_1__1 
       (.I0(rxd3[6]),
        .O(\rxd3b[7]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[8]_i_1__1 
       (.I0(rxd3[7]),
        .O(\rxd3b[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[9]_i_1__1 
       (.I0(rxd3[8]),
        .O(\rxd3b[9]_i_1__1_n_0 ));
  FDRE \rxd3b_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[0]_i_1__1_n_0 ),
        .Q(rxd3b[0]),
        .R(1'b0));
  FDRE \rxd3b_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[10]_i_1__1_n_0 ),
        .Q(rxd3b[10]),
        .R(1'b0));
  FDRE \rxd3b_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[11]_i_1__1_n_0 ),
        .Q(rxd3b[11]),
        .R(1'b0));
  FDRE \rxd3b_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[12]_i_1__1_n_0 ),
        .Q(rxd3b[12]),
        .R(1'b0));
  FDRE \rxd3b_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[13]_i_1__1_n_0 ),
        .Q(rxd3b[13]),
        .R(1'b0));
  FDRE \rxd3b_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[14]_i_1__1_n_0 ),
        .Q(rxd3b[14]),
        .R(1'b0));
  FDRE \rxd3b_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[15]_i_1__1_n_0 ),
        .Q(rxd3b[15]),
        .R(1'b0));
  FDRE \rxd3b_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[1]_i_1__1_n_0 ),
        .Q(rxd3b[1]),
        .R(1'b0));
  FDRE \rxd3b_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[2]_i_1__1_n_0 ),
        .Q(rxd3b[2]),
        .R(1'b0));
  FDRE \rxd3b_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[3]_i_1__1_n_0 ),
        .Q(rxd3b[3]),
        .R(1'b0));
  FDRE \rxd3b_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[4]_i_1__1_n_0 ),
        .Q(rxd3b[4]),
        .R(1'b0));
  FDRE \rxd3b_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[5]_i_1__1_n_0 ),
        .Q(rxd3b[5]),
        .R(1'b0));
  FDRE \rxd3b_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[6]_i_1__1_n_0 ),
        .Q(rxd3b[6]),
        .R(1'b0));
  FDRE \rxd3b_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[7]_i_1__1_n_0 ),
        .Q(rxd3b[7]),
        .R(1'b0));
  FDRE \rxd3b_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[8]_i_1__1_n_0 ),
        .Q(rxd3b[8]),
        .R(1'b0));
  FDRE \rxd3b_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[9]_i_1__1_n_0 ),
        .Q(rxd3b[9]),
        .R(1'b0));
  FDRE \rxd4_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[1]),
        .Q(rxd4[0]),
        .R(1'b0));
  FDRE \rxd4_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[5]),
        .Q(rxd4[10]),
        .R(1'b0));
  FDRE \rxd4_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[7]),
        .Q(rxd4[11]),
        .R(1'b0));
  FDRE \rxd4_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[9]),
        .Q(rxd4[12]),
        .R(1'b0));
  FDRE \rxd4_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[11]),
        .Q(rxd4[13]),
        .R(1'b0));
  FDRE \rxd4_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[13]),
        .Q(rxd4[14]),
        .R(1'b0));
  FDRE \rxd4_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12__0),
        .Q(rxd4[15]),
        .R(1'b0));
  FDRE \rxd4_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[3]),
        .Q(rxd4[1]),
        .R(1'b0));
  FDRE \rxd4_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[5]),
        .Q(rxd4[2]),
        .R(1'b0));
  FDRE \rxd4_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[7]),
        .Q(rxd4[3]),
        .R(1'b0));
  FDRE \rxd4_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[9]),
        .Q(rxd4[4]),
        .R(1'b0));
  FDRE \rxd4_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[11]),
        .Q(rxd4[5]),
        .R(1'b0));
  FDRE \rxd4_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[13]),
        .Q(rxd4[6]),
        .R(1'b0));
  FDRE \rxd4_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(rxd4[7]),
        .R(1'b0));
  FDRE \rxd4_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[1]),
        .Q(rxd4[8]),
        .R(1'b0));
  FDRE \rxd4_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[3]),
        .Q(rxd4[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[0]_i_1__1 
       (.I0(rxbuf13[0]),
        .O(\rxd4b[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[10]_i_1__1 
       (.I0(rxd4[9]),
        .O(\rxd4b[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[11]_i_1__1 
       (.I0(rxd4[10]),
        .O(\rxd4b[11]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[12]_i_1__1 
       (.I0(rxd4[11]),
        .O(\rxd4b[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[13]_i_1__1 
       (.I0(rxd4[12]),
        .O(\rxd4b[13]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[14]_i_1__1 
       (.I0(rxd4[13]),
        .O(\rxd4b[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[15]_i_1__1 
       (.I0(rxd4[14]),
        .O(\rxd4b[15]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[1]_i_1__1 
       (.I0(rxd4[0]),
        .O(\rxd4b[1]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[2]_i_1__1 
       (.I0(rxd4[1]),
        .O(\rxd4b[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[3]_i_1__1 
       (.I0(rxd4[2]),
        .O(\rxd4b[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[4]_i_1__1 
       (.I0(rxd4[3]),
        .O(\rxd4b[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[5]_i_1__1 
       (.I0(rxd4[4]),
        .O(\rxd4b[5]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[6]_i_1__1 
       (.I0(rxd4[5]),
        .O(\rxd4b[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[7]_i_1__1 
       (.I0(rxd4[6]),
        .O(\rxd4b[7]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[8]_i_1__1 
       (.I0(rxd4[7]),
        .O(\rxd4b[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[9]_i_1__1 
       (.I0(rxd4[8]),
        .O(\rxd4b[9]_i_1__1_n_0 ));
  FDRE \rxd4b_reg[0] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[0]_i_1__1_n_0 ),
        .Q(rxd4b[0]),
        .R(1'b0));
  FDRE \rxd4b_reg[10] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[10]_i_1__1_n_0 ),
        .Q(rxd4b[10]),
        .R(1'b0));
  FDRE \rxd4b_reg[11] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[11]_i_1__1_n_0 ),
        .Q(rxd4b[11]),
        .R(1'b0));
  FDRE \rxd4b_reg[12] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[12]_i_1__1_n_0 ),
        .Q(rxd4b[12]),
        .R(1'b0));
  FDRE \rxd4b_reg[13] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[13]_i_1__1_n_0 ),
        .Q(rxd4b[13]),
        .R(1'b0));
  FDRE \rxd4b_reg[14] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[14]_i_1__1_n_0 ),
        .Q(rxd4b[14]),
        .R(1'b0));
  FDRE \rxd4b_reg[15] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[15]_i_1__1_n_0 ),
        .Q(rxd4b[15]),
        .R(1'b0));
  FDRE \rxd4b_reg[1] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[1]_i_1__1_n_0 ),
        .Q(rxd4b[1]),
        .R(1'b0));
  FDRE \rxd4b_reg[2] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[2]_i_1__1_n_0 ),
        .Q(rxd4b[2]),
        .R(1'b0));
  FDRE \rxd4b_reg[3] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[3]_i_1__1_n_0 ),
        .Q(rxd4b[3]),
        .R(1'b0));
  FDRE \rxd4b_reg[4] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[4]_i_1__1_n_0 ),
        .Q(rxd4b[4]),
        .R(1'b0));
  FDRE \rxd4b_reg[5] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[5]_i_1__1_n_0 ),
        .Q(rxd4b[5]),
        .R(1'b0));
  FDRE \rxd4b_reg[6] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[6]_i_1__1_n_0 ),
        .Q(rxd4b[6]),
        .R(1'b0));
  FDRE \rxd4b_reg[7] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[7]_i_1__1_n_0 ),
        .Q(rxd4b[7]),
        .R(1'b0));
  FDRE \rxd4b_reg[8] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[8]_i_1__1_n_0 ),
        .Q(rxd4b[8]),
        .R(1'b0));
  FDRE \rxd4b_reg[9] 
       (.C(hostS1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[9]_i_1__1_n_0 ),
        .Q(rxd4b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[0]_i_1__1 
       (.I0(rxinHTimeCnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxinHTimeCnt[1]_i_1__1 
       (.I0(rxinHTimeCnt_reg[0]),
        .I1(rxinHTimeCnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxinHTimeCnt[2]_i_1__1 
       (.I0(rxinHTimeCnt_reg[1]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[3]_i_1__1 
       (.I0(D),
        .O(\rxinHTimeCnt[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxinHTimeCnt[3]_i_2__1 
       (.I0(rxinHTimeCnt_reg[2]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[1]),
        .I3(rxinHTimeCnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxinHTimeCnt[4]_inv_i_1__1 
       (.I0(rxinHTimeCnt_reg[3]),
        .I1(rxinHTimeCnt_reg[1]),
        .I2(rxinHTimeCnt_reg[0]),
        .I3(rxinHTimeCnt_reg[2]),
        .O(p_0_in[4]));
  FDRE \rxinHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(rxinHTimeCnt_reg[0]),
        .R(\rxinHTimeCnt[3]_i_1__1_n_0 ));
  FDRE \rxinHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(rxinHTimeCnt_reg[1]),
        .R(\rxinHTimeCnt[3]_i_1__1_n_0 ));
  FDRE \rxinHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in[2]),
        .Q(rxinHTimeCnt_reg[2]),
        .R(\rxinHTimeCnt[3]_i_1__1_n_0 ));
  FDRE \rxinHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in[3]),
        .Q(rxinHTimeCnt_reg[3]),
        .R(\rxinHTimeCnt[3]_i_1__1_n_0 ));
  (* inverted = "yes" *) 
  FDSE \rxinHTimeCnt_reg[4]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in[4]),
        .Q(sel),
        .S(\rxinHTimeCnt[3]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "RXPROC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXPROC_0
   (hostS2RxPack_w,
    ADDRA,
    D,
    hostS2RxGate_f_reg,
    hostS2RxGateTimeCnt,
    hostS2RxGateDelayTimeCnt_reg_10_sp_1,
    O,
    \rxData0_reg[7]_0 ,
    \hostS2RxGateDelayTimeCnt_reg[11] ,
    \hostS2RxGateDelayTimeCnt_reg[15] ,
    \rxData3_reg[15]_0 ,
    clk160m,
    hostS2RxGateDelayTimeCnt_reg,
    \rxbuf13_reg[0]_0 ,
    hostS2RxGate_f_reg_0,
    hostS2RxGate_f_reg_1,
    hostS2RxGate_f,
    \hostS2RxGateTimeCnt_reg[0] ,
    \hostS2RxGateTimeCnt_reg[0]_0 );
  output hostS2RxPack_w;
  output [0:0]ADDRA;
  output [31:0]D;
  output hostS2RxGate_f_reg;
  output hostS2RxGateTimeCnt;
  output hostS2RxGateDelayTimeCnt_reg_10_sp_1;
  output [3:0]O;
  output [3:0]\rxData0_reg[7]_0 ;
  output [3:0]\hostS2RxGateDelayTimeCnt_reg[11] ;
  output [3:0]\hostS2RxGateDelayTimeCnt_reg[15] ;
  output [31:0]\rxData3_reg[15]_0 ;
  input clk160m;
  input [15:0]hostS2RxGateDelayTimeCnt_reg;
  input [0:0]\rxbuf13_reg[0]_0 ;
  input hostS2RxGate_f_reg_0;
  input hostS2RxGate_f_reg_1;
  input hostS2RxGate_f;
  input \hostS2RxGateTimeCnt_reg[0] ;
  input \hostS2RxGateTimeCnt_reg[0]_0 ;

  wire [0:0]ADDRA;
  wire [31:0]D;
  wire [3:0]O;
  wire clk160m;
  wire \hostS2RxGateDelayTimeCnt[0]_i_3_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[0]_i_4_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[0]_i_5_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[0]_i_6_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[0]_i_7_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[0]_i_8_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[12]_i_2_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[12]_i_3_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[12]_i_4_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[12]_i_5_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[4]_i_2_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[4]_i_3_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[4]_i_4_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[4]_i_5_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[8]_i_2_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[8]_i_3_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[8]_i_4_n_0 ;
  wire \hostS2RxGateDelayTimeCnt[8]_i_5_n_0 ;
  wire [15:0]hostS2RxGateDelayTimeCnt_reg;
  wire \hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_0 ;
  wire \hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_1 ;
  wire \hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_2 ;
  wire \hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_3 ;
  wire [3:0]\hostS2RxGateDelayTimeCnt_reg[11] ;
  wire \hostS2RxGateDelayTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostS2RxGateDelayTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostS2RxGateDelayTimeCnt_reg[12]_i_1_n_3 ;
  wire [3:0]\hostS2RxGateDelayTimeCnt_reg[15] ;
  wire \hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_3 ;
  wire hostS2RxGateDelayTimeCnt_reg_10_sn_1;
  wire hostS2RxGateTimeCnt;
  wire \hostS2RxGateTimeCnt[0]_i_4_n_0 ;
  wire \hostS2RxGateTimeCnt_reg[0] ;
  wire \hostS2RxGateTimeCnt_reg[0]_0 ;
  wire hostS2RxGate_f;
  wire hostS2RxGate_f_reg;
  wire hostS2RxGate_f_reg_0;
  wire hostS2RxGate_f_reg_1;
  wire hostS2RxPack_w;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1__7_n_0;
  wire i__carry__0_i_1__8_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_2__7_n_0;
  wire i__carry__0_i_2__8_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_4__8_n_0;
  wire p_0_in0;
  wire [4:0]p_0_in__1;
  wire [9:4]p_0_in__2;
  wire [15:0]p_14_out;
  wire [5:0]rx4mTimeCnt;
  wire \rx4mTimeCnt[0]_i_1_n_0 ;
  wire \rx4mTimeCnt[0]_i_2__0_n_0 ;
  wire \rx4mTimeCnt[1]_i_1_n_0 ;
  wire \rx4mTimeCnt[2]_i_1_n_0 ;
  wire \rx4mTimeCnt[3]_i_1_n_0 ;
  wire \rx4mTimeCnt[3]_i_2_n_0 ;
  wire \rx4mTimeCnt[3]_i_3__0_n_0 ;
  wire \rx4mTimeCnt[4]_i_1__0_n_0 ;
  wire \rx4mTimeCnt[4]_i_2__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_1__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_2__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_3__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_4__1_n_0 ;
  wire \rx4mTimeCnt[5]_i_5__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_6__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_7__0_n_0 ;
  wire rxClk4m_f_i_1__0_n_0;
  wire rxClk4m_f_reg_n_0;
  wire rxClkHTime1;
  wire rxClkHTime10_out;
  wire rxClkHTime11_out;
  wire rxClkHTime12_out;
  wire rxClkHTime13_out;
  wire \rxClkHTime1_inferred__0/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__1/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__2/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__3/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__4/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_3 ;
  wire \rxClkHTime[0]_i_1__0_n_0 ;
  wire \rxClkHTime[1]_i_1__0_n_0 ;
  wire \rxClkHTime[2]_i_1__0_n_0 ;
  wire \rxClkHTime[3]_i_1__0_n_0 ;
  wire \rxClkHTime[4]_i_1__0_n_0 ;
  wire \rxClkHTime[4]_i_2_n_0 ;
  wire \rxClkHTime[4]_i_3__0_n_0 ;
  wire \rxClkHTime[5]_i_1__0_n_0 ;
  wire \rxClkHTime[5]_i_2__0_n_0 ;
  wire \rxClkHTime[5]_i_3__0_n_0 ;
  wire \rxClkHTime[5]_i_4__0_n_0 ;
  wire \rxClkHTime[5]_i_5_n_0 ;
  wire \rxClkHTime[5]_i_6_n_0 ;
  wire \rxClkHTime[5]_i_7__0_n_0 ;
  wire \rxClkHTime[5]_i_8_n_0 ;
  wire \rxClkHTime[7]_i_1__0_n_0 ;
  wire \rxClkHTime[7]_i_2__0_n_0 ;
  wire \rxClkHTime_reg_n_0_[0] ;
  wire \rxClkHTime_reg_n_0_[1] ;
  wire \rxClkHTime_reg_n_0_[2] ;
  wire \rxClkHTime_reg_n_0_[3] ;
  wire \rxClkHTime_reg_n_0_[4] ;
  wire \rxClkHTime_reg_n_0_[5] ;
  wire \rxClkHTime_reg_n_0_[7] ;
  wire rxData0;
  wire \rxData0[15]_i_2__0_n_0 ;
  wire \rxData0[15]_i_3__0_n_0 ;
  wire [3:0]\rxData0_reg[7]_0 ;
  wire [31:0]\rxData3_reg[15]_0 ;
  wire [15:0]rxHead;
  wire rxPackTime2_carry__0_i_1_n_0;
  wire rxPackTime2_carry__0_i_2__0_n_0;
  wire rxPackTime2_carry__0_n_2;
  wire rxPackTime2_carry__0_n_3;
  wire rxPackTime2_carry_i_1__0_n_0;
  wire rxPackTime2_carry_i_2__0_n_0;
  wire rxPackTime2_carry_i_3__0_n_0;
  wire rxPackTime2_carry_i_4__0_n_0;
  wire rxPackTime2_carry_n_0;
  wire rxPackTime2_carry_n_1;
  wire rxPackTime2_carry_n_2;
  wire rxPackTime2_carry_n_3;
  wire \rxPackTime[0]_i_1__0_n_0 ;
  wire \rxPackTime[1]_i_1__0_n_0 ;
  wire \rxPackTime[2]_i_1__0_n_0 ;
  wire \rxPackTime[3]_i_1__0_n_0 ;
  wire \rxPackTime[5]_i_2__0_n_0 ;
  wire \rxPackTime[9]_i_1__0_n_0 ;
  wire \rxPackTime[9]_i_3__0_n_0 ;
  wire [9:0]rxPackTime_reg;
  wire rxPack_f_inv_i_1_n_0;
  wire rxPack_f_inv_i_2_n_0;
  wire rxPack_f_inv_i_3_n_0;
  wire [13:1]rxbuf10;
  wire [15:15]rxbuf10__0;
  wire [13:1]rxbuf11;
  wire [15:15]rxbuf11__0;
  wire [13:1]rxbuf12;
  wire [15:15]rxbuf12__0;
  wire [13:0]rxbuf13;
  wire [0:0]\rxbuf13_reg[0]_0 ;
  wire \rxbuf4_reg_n_0_[11] ;
  wire \rxbuf4_reg_n_0_[13] ;
  wire \rxbuf4_reg_n_0_[15] ;
  wire \rxbuf4_reg_n_0_[1] ;
  wire \rxbuf4_reg_n_0_[3] ;
  wire \rxbuf4_reg_n_0_[5] ;
  wire \rxbuf4_reg_n_0_[7] ;
  wire \rxbuf4_reg_n_0_[9] ;
  wire \rxbuf5_reg_n_0_[11] ;
  wire \rxbuf5_reg_n_0_[13] ;
  wire \rxbuf5_reg_n_0_[15] ;
  wire \rxbuf5_reg_n_0_[1] ;
  wire \rxbuf5_reg_n_0_[3] ;
  wire \rxbuf5_reg_n_0_[5] ;
  wire \rxbuf5_reg_n_0_[7] ;
  wire \rxbuf5_reg_n_0_[9] ;
  wire [13:1]rxbuf6;
  wire [15:15]rxbuf6__0;
  wire [13:1]rxbuf7;
  wire [15:15]rxbuf7__0;
  wire [13:1]rxbuf8;
  wire [15:15]rxbuf8__0;
  wire [13:1]rxbuf9;
  wire [15:15]rxbuf9__0;
  wire [15:0]rxchk;
  wire rxchk0_carry__0_i_10__0_n_0;
  wire rxchk0_carry__0_i_11__0_n_0;
  wire rxchk0_carry__0_i_12__0_n_0;
  wire rxchk0_carry__0_i_1__0_n_0;
  wire rxchk0_carry__0_i_2__0_n_0;
  wire rxchk0_carry__0_i_3__0_n_0;
  wire rxchk0_carry__0_i_4__0_n_0;
  wire rxchk0_carry__0_i_5__0_n_0;
  wire rxchk0_carry__0_i_6__0_n_0;
  wire rxchk0_carry__0_i_7__0_n_0;
  wire rxchk0_carry__0_i_8__0_n_0;
  wire rxchk0_carry__0_i_9__0_n_0;
  wire rxchk0_carry__0_n_0;
  wire rxchk0_carry__0_n_1;
  wire rxchk0_carry__0_n_2;
  wire rxchk0_carry__0_n_3;
  wire rxchk0_carry__1_i_10__0_n_0;
  wire rxchk0_carry__1_i_11__0_n_0;
  wire rxchk0_carry__1_i_12__0_n_0;
  wire rxchk0_carry__1_i_1__0_n_0;
  wire rxchk0_carry__1_i_2__0_n_0;
  wire rxchk0_carry__1_i_3__0_n_0;
  wire rxchk0_carry__1_i_4__0_n_0;
  wire rxchk0_carry__1_i_5__0_n_0;
  wire rxchk0_carry__1_i_6__0_n_0;
  wire rxchk0_carry__1_i_7__0_n_0;
  wire rxchk0_carry__1_i_8__0_n_0;
  wire rxchk0_carry__1_i_9__0_n_0;
  wire rxchk0_carry__1_n_0;
  wire rxchk0_carry__1_n_1;
  wire rxchk0_carry__1_n_2;
  wire rxchk0_carry__1_n_3;
  wire rxchk0_carry__2_i_10__0_n_0;
  wire rxchk0_carry__2_i_11__0_n_0;
  wire rxchk0_carry__2_i_12__0_n_0;
  wire rxchk0_carry__2_i_1__0_n_0;
  wire rxchk0_carry__2_i_2__0_n_0;
  wire rxchk0_carry__2_i_3__0_n_0;
  wire rxchk0_carry__2_i_4__0_n_0;
  wire rxchk0_carry__2_i_5__0_n_0;
  wire rxchk0_carry__2_i_6__0_n_0;
  wire rxchk0_carry__2_i_7__0_n_0;
  wire rxchk0_carry__2_i_8__0_n_0;
  wire rxchk0_carry__2_i_9__0_n_0;
  wire rxchk0_carry__2_n_1;
  wire rxchk0_carry__2_n_2;
  wire rxchk0_carry__2_n_3;
  wire rxchk0_carry_i_10__0_n_0;
  wire rxchk0_carry_i_11__0_n_0;
  wire rxchk0_carry_i_12__0_n_0;
  wire rxchk0_carry_i_13__0_n_0;
  wire rxchk0_carry_i_14__0_n_0;
  wire rxchk0_carry_i_15__0_n_0;
  wire rxchk0_carry_i_1__0_n_0;
  wire rxchk0_carry_i_2__0_n_0;
  wire rxchk0_carry_i_3__0_n_0;
  wire rxchk0_carry_i_4__0_n_0;
  wire rxchk0_carry_i_5__0_n_0;
  wire rxchk0_carry_i_6__0_n_0;
  wire rxchk0_carry_i_7__0_n_0;
  wire rxchk0_carry_i_8__0_n_0;
  wire rxchk0_carry_i_9__0_n_0;
  wire rxchk0_carry_n_0;
  wire rxchk0_carry_n_1;
  wire rxchk0_carry_n_2;
  wire rxchk0_carry_n_3;
  wire [15:0]rxchk0_in;
  wire \rxchk[15]_i_1__0_n_0 ;
  wire \rxchk[15]_i_2__0_n_0 ;
  wire [15:0]rxd0;
  wire [15:0]rxd0b;
  wire [15:0]rxd1;
  wire [15:0]rxd1b;
  wire \rxd1b[0]_i_1__0_n_0 ;
  wire \rxd1b[10]_i_1__0_n_0 ;
  wire \rxd1b[11]_i_1__0_n_0 ;
  wire \rxd1b[12]_i_1_n_0 ;
  wire \rxd1b[13]_i_1__0_n_0 ;
  wire \rxd1b[14]_i_1__0_n_0 ;
  wire \rxd1b[15]_i_1__0_n_0 ;
  wire \rxd1b[1]_i_1__0_n_0 ;
  wire \rxd1b[2]_i_1__0_n_0 ;
  wire \rxd1b[3]_i_1__0_n_0 ;
  wire \rxd1b[4]_i_1__0_n_0 ;
  wire \rxd1b[5]_i_1__0_n_0 ;
  wire \rxd1b[6]_i_1__0_n_0 ;
  wire \rxd1b[7]_i_1__0_n_0 ;
  wire \rxd1b[8]_i_1__0_n_0 ;
  wire \rxd1b[9]_i_1__0_n_0 ;
  wire [15:0]rxd2;
  wire [15:0]rxd2b;
  wire \rxd2b[0]_i_1__0_n_0 ;
  wire \rxd2b[10]_i_1__0_n_0 ;
  wire \rxd2b[11]_i_1__0_n_0 ;
  wire \rxd2b[12]_i_1__0_n_0 ;
  wire \rxd2b[13]_i_1__0_n_0 ;
  wire \rxd2b[14]_i_1__0_n_0 ;
  wire \rxd2b[15]_i_1__0_n_0 ;
  wire \rxd2b[1]_i_1__0_n_0 ;
  wire \rxd2b[2]_i_1__0_n_0 ;
  wire \rxd2b[3]_i_1__0_n_0 ;
  wire \rxd2b[4]_i_1__0_n_0 ;
  wire \rxd2b[5]_i_1__0_n_0 ;
  wire \rxd2b[6]_i_1__0_n_0 ;
  wire \rxd2b[7]_i_1__0_n_0 ;
  wire \rxd2b[8]_i_1_n_0 ;
  wire \rxd2b[9]_i_1__0_n_0 ;
  wire [15:0]rxd3;
  wire [15:0]rxd3b;
  wire \rxd3b[0]_i_1_n_0 ;
  wire \rxd3b[10]_i_1_n_0 ;
  wire \rxd3b[11]_i_1__0_n_0 ;
  wire \rxd3b[12]_i_1_n_0 ;
  wire \rxd3b[13]_i_1_n_0 ;
  wire \rxd3b[14]_i_1_n_0 ;
  wire \rxd3b[15]_i_1__0_n_0 ;
  wire \rxd3b[1]_i_1_n_0 ;
  wire \rxd3b[2]_i_1_n_0 ;
  wire \rxd3b[3]_i_1__0_n_0 ;
  wire \rxd3b[4]_i_1_n_0 ;
  wire \rxd3b[5]_i_1_n_0 ;
  wire \rxd3b[6]_i_1__0_n_0 ;
  wire \rxd3b[7]_i_1_n_0 ;
  wire \rxd3b[8]_i_1_n_0 ;
  wire \rxd3b[9]_i_1__0_n_0 ;
  wire [15:0]rxd4;
  wire [15:0]rxd4b;
  wire \rxd4b[0]_i_1__0_n_0 ;
  wire \rxd4b[10]_i_1__0_n_0 ;
  wire \rxd4b[11]_i_1__0_n_0 ;
  wire \rxd4b[12]_i_1__0_n_0 ;
  wire \rxd4b[13]_i_1__0_n_0 ;
  wire \rxd4b[14]_i_1__0_n_0 ;
  wire \rxd4b[15]_i_1__0_n_0 ;
  wire \rxd4b[1]_i_1__0_n_0 ;
  wire \rxd4b[2]_i_1__0_n_0 ;
  wire \rxd4b[3]_i_1__0_n_0 ;
  wire \rxd4b[4]_i_1__0_n_0 ;
  wire \rxd4b[5]_i_1__0_n_0 ;
  wire \rxd4b[6]_i_1__0_n_0 ;
  wire \rxd4b[7]_i_1__0_n_0 ;
  wire \rxd4b[8]_i_1__0_n_0 ;
  wire \rxd4b[9]_i_1__0_n_0 ;
  wire \rxinHTimeCnt[3]_i_1__0_n_0 ;
  wire [3:0]rxinHTimeCnt_reg;
  wire sel;
  wire [3:3]\NLW_hostS2RxGateDelayTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_rxPackTime2_carry_O_UNCONNECTED;
  wire [3:2]NLW_rxPackTime2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rxPackTime2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_rxchk0_carry__2_CO_UNCONNECTED;

  assign hostS2RxGateDelayTimeCnt_reg_10_sp_1 = hostS2RxGateDelayTimeCnt_reg_10_sn_1;
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \hostS2RxGateDelayTimeCnt[0]_i_1 
       (.I0(hostS2RxGateDelayTimeCnt_reg[10]),
        .I1(hostS2RxGateDelayTimeCnt_reg[9]),
        .I2(hostS2RxGateDelayTimeCnt_reg[11]),
        .I3(hostS2RxGateDelayTimeCnt_reg[12]),
        .I4(\hostS2RxGateDelayTimeCnt[0]_i_3_n_0 ),
        .O(hostS2RxGateDelayTimeCnt_reg_10_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hostS2RxGateDelayTimeCnt[0]_i_3 
       (.I0(hostS2RxGateDelayTimeCnt_reg[14]),
        .I1(hostS2RxGateDelayTimeCnt_reg[13]),
        .I2(hostS2RxGateDelayTimeCnt_reg[15]),
        .I3(hostS2RxPack_w),
        .I4(hostS2RxGateDelayTimeCnt_reg[8]),
        .O(\hostS2RxGateDelayTimeCnt[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[0]_i_4 
       (.I0(D[0]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[0]),
        .O(\hostS2RxGateDelayTimeCnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[0]_i_5 
       (.I0(D[3]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[3]),
        .O(\hostS2RxGateDelayTimeCnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[0]_i_6 
       (.I0(D[2]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[2]),
        .O(\hostS2RxGateDelayTimeCnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[0]_i_7 
       (.I0(D[1]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[1]),
        .O(\hostS2RxGateDelayTimeCnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \hostS2RxGateDelayTimeCnt[0]_i_8 
       (.I0(hostS2RxGateDelayTimeCnt_reg[0]),
        .I1(D[0]),
        .I2(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[12]_i_2 
       (.I0(hostS2RxGateDelayTimeCnt_reg[15]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[12]_i_3 
       (.I0(hostS2RxGateDelayTimeCnt_reg[14]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[12]_i_4 
       (.I0(hostS2RxGateDelayTimeCnt_reg[13]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[12]_i_5 
       (.I0(hostS2RxGateDelayTimeCnt_reg[12]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[4]_i_2 
       (.I0(D[7]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[7]),
        .O(\hostS2RxGateDelayTimeCnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[4]_i_3 
       (.I0(D[6]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[6]),
        .O(\hostS2RxGateDelayTimeCnt[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[4]_i_4 
       (.I0(D[5]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[5]),
        .O(\hostS2RxGateDelayTimeCnt[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \hostS2RxGateDelayTimeCnt[4]_i_5 
       (.I0(D[4]),
        .I1(hostS2RxPack_w),
        .I2(hostS2RxGateDelayTimeCnt_reg[4]),
        .O(\hostS2RxGateDelayTimeCnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[8]_i_2 
       (.I0(hostS2RxGateDelayTimeCnt_reg[11]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[8]_i_3 
       (.I0(hostS2RxGateDelayTimeCnt_reg[10]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[8]_i_4 
       (.I0(hostS2RxGateDelayTimeCnt_reg[9]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostS2RxGateDelayTimeCnt[8]_i_5 
       (.I0(hostS2RxGateDelayTimeCnt_reg[8]),
        .I1(hostS2RxPack_w),
        .O(\hostS2RxGateDelayTimeCnt[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateDelayTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_0 ,\hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_1 ,\hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_2 ,\hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hostS2RxGateDelayTimeCnt[0]_i_4_n_0 }),
        .O(O),
        .S({\hostS2RxGateDelayTimeCnt[0]_i_5_n_0 ,\hostS2RxGateDelayTimeCnt[0]_i_6_n_0 ,\hostS2RxGateDelayTimeCnt[0]_i_7_n_0 ,\hostS2RxGateDelayTimeCnt[0]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateDelayTimeCnt_reg[12]_i_1 
       (.CI(\hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS2RxGateDelayTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS2RxGateDelayTimeCnt_reg[12]_i_1_n_1 ,\hostS2RxGateDelayTimeCnt_reg[12]_i_1_n_2 ,\hostS2RxGateDelayTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\hostS2RxGateDelayTimeCnt_reg[15] ),
        .S({\hostS2RxGateDelayTimeCnt[12]_i_2_n_0 ,\hostS2RxGateDelayTimeCnt[12]_i_3_n_0 ,\hostS2RxGateDelayTimeCnt[12]_i_4_n_0 ,\hostS2RxGateDelayTimeCnt[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateDelayTimeCnt_reg[4]_i_1 
       (.CI(\hostS2RxGateDelayTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_0 ,\hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_1 ,\hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_2 ,\hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rxData0_reg[7]_0 ),
        .S({\hostS2RxGateDelayTimeCnt[4]_i_2_n_0 ,\hostS2RxGateDelayTimeCnt[4]_i_3_n_0 ,\hostS2RxGateDelayTimeCnt[4]_i_4_n_0 ,\hostS2RxGateDelayTimeCnt[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateDelayTimeCnt_reg[8]_i_1 
       (.CI(\hostS2RxGateDelayTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_0 ,\hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_1 ,\hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_2 ,\hostS2RxGateDelayTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\hostS2RxGateDelayTimeCnt_reg[11] ),
        .S({\hostS2RxGateDelayTimeCnt[8]_i_2_n_0 ,\hostS2RxGateDelayTimeCnt[8]_i_3_n_0 ,\hostS2RxGateDelayTimeCnt[8]_i_4_n_0 ,\hostS2RxGateDelayTimeCnt[8]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \hostS2RxGateTimeCnt[0]_i_1 
       (.I0(\hostS2RxGateTimeCnt_reg[0] ),
        .I1(hostS2RxGateDelayTimeCnt_reg[0]),
        .I2(hostS2RxGateDelayTimeCnt_reg[1]),
        .I3(hostS2RxGateDelayTimeCnt_reg[2]),
        .I4(\hostS2RxGateTimeCnt[0]_i_4_n_0 ),
        .I5(\hostS2RxGateTimeCnt_reg[0]_0 ),
        .O(hostS2RxGateTimeCnt));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \hostS2RxGateTimeCnt[0]_i_4 
       (.I0(hostS2RxPack_w),
        .I1(hostS2RxGateDelayTimeCnt_reg[8]),
        .O(\hostS2RxGateTimeCnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h32FF)) 
    hostS2RxGate_f_i_1
       (.I0(hostS2RxGate_f_reg_0),
        .I1(hostS2RxGate_f_reg_1),
        .I2(hostS2RxGate_f),
        .I3(hostS2RxPack_w),
        .O(hostS2RxGate_f_reg));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(rxd0b[15]),
        .I1(rxd0[15]),
        .O(i__carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__5
       (.I0(rxd1b[15]),
        .I1(rxd1[15]),
        .O(i__carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__6
       (.I0(rxd2b[15]),
        .I1(rxd2[15]),
        .O(i__carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__7
       (.I0(rxd3b[15]),
        .I1(rxd3[15]),
        .O(i__carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__8
       (.I0(rxd4b[15]),
        .I1(rxd4[15]),
        .O(i__carry__0_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__4
       (.I0(rxd0b[14]),
        .I1(rxd0[14]),
        .I2(rxd0[13]),
        .I3(rxd0b[13]),
        .I4(rxd0[12]),
        .I5(rxd0b[12]),
        .O(i__carry__0_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__5
       (.I0(rxd1b[14]),
        .I1(rxd1[14]),
        .I2(rxd1[12]),
        .I3(rxd1b[12]),
        .I4(rxd1[13]),
        .I5(rxd1b[13]),
        .O(i__carry__0_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__6
       (.I0(rxd2b[14]),
        .I1(rxd2[14]),
        .I2(rxd2[12]),
        .I3(rxd2b[12]),
        .I4(rxd2[13]),
        .I5(rxd2b[13]),
        .O(i__carry__0_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__7
       (.I0(rxd3b[14]),
        .I1(rxd3[14]),
        .I2(rxd3[12]),
        .I3(rxd3b[12]),
        .I4(rxd3[13]),
        .I5(rxd3b[13]),
        .O(i__carry__0_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__8
       (.I0(rxd4b[14]),
        .I1(rxd4[14]),
        .I2(rxd4[12]),
        .I3(rxd4b[12]),
        .I4(rxd4[13]),
        .I5(rxd4b[13]),
        .O(i__carry__0_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__4
       (.I0(rxd0b[11]),
        .I1(rxd0[11]),
        .I2(rxd0[10]),
        .I3(rxd0b[10]),
        .I4(rxd0[9]),
        .I5(rxd0b[9]),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__5
       (.I0(rxd1b[11]),
        .I1(rxd1[11]),
        .I2(rxd1[9]),
        .I3(rxd1b[9]),
        .I4(rxd1[10]),
        .I5(rxd1b[10]),
        .O(i__carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__6
       (.I0(rxd2b[10]),
        .I1(rxd2[10]),
        .I2(rxd2[11]),
        .I3(rxd2b[11]),
        .I4(rxd2[9]),
        .I5(rxd2b[9]),
        .O(i__carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__7
       (.I0(rxd3b[10]),
        .I1(rxd3[10]),
        .I2(rxd3[11]),
        .I3(rxd3b[11]),
        .I4(rxd3[9]),
        .I5(rxd3b[9]),
        .O(i__carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__8
       (.I0(rxd4b[10]),
        .I1(rxd4[10]),
        .I2(rxd4[11]),
        .I3(rxd4b[11]),
        .I4(rxd4[9]),
        .I5(rxd4b[9]),
        .O(i__carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__4
       (.I0(rxd0b[7]),
        .I1(rxd0[7]),
        .I2(rxd0[8]),
        .I3(rxd0b[8]),
        .I4(rxd0[6]),
        .I5(rxd0b[6]),
        .O(i__carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__5
       (.I0(rxd1b[7]),
        .I1(rxd1[7]),
        .I2(rxd1[8]),
        .I3(rxd1b[8]),
        .I4(rxd1[6]),
        .I5(rxd1b[6]),
        .O(i__carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__6
       (.I0(rxd2b[7]),
        .I1(rxd2[7]),
        .I2(rxd2[8]),
        .I3(rxd2b[8]),
        .I4(rxd2[6]),
        .I5(rxd2b[6]),
        .O(i__carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__7
       (.I0(rxd3b[8]),
        .I1(rxd3[8]),
        .I2(rxd3[6]),
        .I3(rxd3b[6]),
        .I4(rxd3[7]),
        .I5(rxd3b[7]),
        .O(i__carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__8
       (.I0(rxd4b[8]),
        .I1(rxd4[8]),
        .I2(rxd4[6]),
        .I3(rxd4b[6]),
        .I4(rxd4[7]),
        .I5(rxd4b[7]),
        .O(i__carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__4
       (.I0(rxd0b[5]),
        .I1(rxd0[5]),
        .I2(rxd0[3]),
        .I3(rxd0b[3]),
        .I4(rxd0[4]),
        .I5(rxd0b[4]),
        .O(i__carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__5
       (.I0(rxd1b[5]),
        .I1(rxd1[5]),
        .I2(rxd1[3]),
        .I3(rxd1b[3]),
        .I4(rxd1[4]),
        .I5(rxd1b[4]),
        .O(i__carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__6
       (.I0(rxd2b[5]),
        .I1(rxd2[5]),
        .I2(rxd2[3]),
        .I3(rxd2b[3]),
        .I4(rxd2[4]),
        .I5(rxd2b[4]),
        .O(i__carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__7
       (.I0(rxd3b[5]),
        .I1(rxd3[5]),
        .I2(rxd3[3]),
        .I3(rxd3b[3]),
        .I4(rxd3[4]),
        .I5(rxd3b[4]),
        .O(i__carry_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__8
       (.I0(rxd4b[5]),
        .I1(rxd4[5]),
        .I2(rxd4[3]),
        .I3(rxd4b[3]),
        .I4(rxd4[4]),
        .I5(rxd4b[4]),
        .O(i__carry_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__4
       (.I0(rxd0b[2]),
        .I1(rxd0[2]),
        .I2(rxd0[0]),
        .I3(rxd0b[0]),
        .I4(rxd0[1]),
        .I5(rxd0b[1]),
        .O(i__carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__5
       (.I0(rxd1b[2]),
        .I1(rxd1[2]),
        .I2(rxd1[0]),
        .I3(rxd1b[0]),
        .I4(rxd1[1]),
        .I5(rxd1b[1]),
        .O(i__carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__6
       (.I0(rxd2b[2]),
        .I1(rxd2[2]),
        .I2(rxd2[0]),
        .I3(rxd2b[0]),
        .I4(rxd2[1]),
        .I5(rxd2b[1]),
        .O(i__carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__7
       (.I0(rxd3b[2]),
        .I1(rxd3[2]),
        .I2(rxd3[0]),
        .I3(rxd3b[0]),
        .I4(rxd3[1]),
        .I5(rxd3b[1]),
        .O(i__carry_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__8
       (.I0(rxd4b[2]),
        .I1(rxd4[2]),
        .I2(rxd4[0]),
        .I3(rxd4b[0]),
        .I4(rxd4[1]),
        .I5(rxd4b[1]),
        .O(i__carry_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    preTxTime_reg_r3_0_1_0_5_i_1
       (.I0(D[8]),
        .O(ADDRA));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h03F2)) 
    \rx4mTimeCnt[0]_i_1 
       (.I0(\rx4mTimeCnt[3]_i_3__0_n_0 ),
        .I1(\rx4mTimeCnt[0]_i_2__0_n_0 ),
        .I2(\rx4mTimeCnt[5]_i_4__1_n_0 ),
        .I3(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \rx4mTimeCnt[0]_i_2__0 
       (.I0(rx4mTimeCnt[4]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h3C11)) 
    \rx4mTimeCnt[1]_i_1 
       (.I0(\rx4mTimeCnt[3]_i_3__0_n_0 ),
        .I1(rx4mTimeCnt[1]),
        .I2(rx4mTimeCnt[0]),
        .I3(\rx4mTimeCnt[5]_i_4__1_n_0 ),
        .O(\rx4mTimeCnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h0F78F0F0)) 
    \rx4mTimeCnt[2]_i_1 
       (.I0(\rx4mTimeCnt[5]_i_6__0_n_0 ),
        .I1(\rxbuf13_reg[0]_0 ),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[0]),
        .I4(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A9A8A9A00009899)) 
    \rx4mTimeCnt[3]_i_1 
       (.I0(rx4mTimeCnt[3]),
        .I1(\rx4mTimeCnt[4]_i_2__0_n_0 ),
        .I2(rx4mTimeCnt[0]),
        .I3(\rx4mTimeCnt[3]_i_2_n_0 ),
        .I4(\rx4mTimeCnt[3]_i_3__0_n_0 ),
        .I5(\rx4mTimeCnt[5]_i_4__1_n_0 ),
        .O(\rx4mTimeCnt[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rx4mTimeCnt[3]_i_2 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000001)) 
    \rx4mTimeCnt[3]_i_3__0 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[4]),
        .I4(rx4mTimeCnt[0]),
        .I5(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF0F0F078F0F0)) 
    \rx4mTimeCnt[4]_i_1__0 
       (.I0(\rx4mTimeCnt[5]_i_6__0_n_0 ),
        .I1(\rxbuf13_reg[0]_0 ),
        .I2(rx4mTimeCnt[4]),
        .I3(\rx4mTimeCnt[4]_i_2__0_n_0 ),
        .I4(rx4mTimeCnt[3]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rx4mTimeCnt[4]_i_2__0 
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    \rx4mTimeCnt[5]_i_1__0 
       (.I0(\rx4mTimeCnt[5]_i_3__0_n_0 ),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[3]),
        .I4(rx4mTimeCnt[4]),
        .I5(\rx4mTimeCnt[5]_i_4__1_n_0 ),
        .O(\rx4mTimeCnt[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rx4mTimeCnt[5]_i_2__0 
       (.I0(\rx4mTimeCnt[5]_i_5__0_n_0 ),
        .I1(\rx4mTimeCnt[5]_i_6__0_n_0 ),
        .I2(\rxbuf13_reg[0]_0 ),
        .I3(\rx4mTimeCnt[5]_i_7__0_n_0 ),
        .O(\rx4mTimeCnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000400001)) 
    \rx4mTimeCnt[5]_i_3__0 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[4]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \rx4mTimeCnt[5]_i_4__1 
       (.I0(sel),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[1]),
        .I3(rxinHTimeCnt_reg[3]),
        .I4(rxinHTimeCnt_reg[2]),
        .I5(\rxbuf13_reg[0]_0 ),
        .O(\rx4mTimeCnt[5]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7F80DF00)) 
    \rx4mTimeCnt[5]_i_5__0 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[4]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[5]),
        .I4(rx4mTimeCnt[3]),
        .O(\rx4mTimeCnt[5]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \rx4mTimeCnt[5]_i_6__0 
       (.I0(rxinHTimeCnt_reg[1]),
        .I1(rxinHTimeCnt_reg[3]),
        .I2(sel),
        .I3(rxinHTimeCnt_reg[2]),
        .I4(rxinHTimeCnt_reg[0]),
        .O(\rx4mTimeCnt[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF007F00)) 
    \rx4mTimeCnt[5]_i_7__0 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[2]),
        .I2(rx4mTimeCnt[0]),
        .I3(rx4mTimeCnt[5]),
        .I4(rx4mTimeCnt[3]),
        .I5(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[5]_i_7__0_n_0 ));
  FDRE \rx4mTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__0_n_0 ),
        .D(\rx4mTimeCnt[0]_i_1_n_0 ),
        .Q(rx4mTimeCnt[0]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__0_n_0 ),
        .D(\rx4mTimeCnt[1]_i_1_n_0 ),
        .Q(rx4mTimeCnt[1]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__0_n_0 ),
        .D(\rx4mTimeCnt[2]_i_1_n_0 ),
        .Q(rx4mTimeCnt[2]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__0_n_0 ),
        .D(\rx4mTimeCnt[3]_i_1_n_0 ),
        .Q(rx4mTimeCnt[3]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__0_n_0 ),
        .D(\rx4mTimeCnt[4]_i_1__0_n_0 ),
        .Q(rx4mTimeCnt[4]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__0_n_0 ),
        .D(\rx4mTimeCnt[5]_i_2__0_n_0 ),
        .Q(rx4mTimeCnt[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0F10)) 
    rxClk4m_f_i_1__0
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[4]),
        .O(rxClk4m_f_i_1__0_n_0));
  FDRE rxClk4m_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxClk4m_f_i_1__0_n_0),
        .Q(rxClk4m_f_reg_n_0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__0/i__carry_n_0 ,\rxClkHTime1_inferred__0/i__carry_n_1 ,\rxClkHTime1_inferred__0/i__carry_n_2 ,\rxClkHTime1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__0/i__carry__0 
       (.CI(\rxClkHTime1_inferred__0/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime1,\rxClkHTime1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__1/i__carry_n_0 ,\rxClkHTime1_inferred__1/i__carry_n_1 ,\rxClkHTime1_inferred__1/i__carry_n_2 ,\rxClkHTime1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__5_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__1/i__carry__0 
       (.CI(\rxClkHTime1_inferred__1/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__1/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime10_out,\rxClkHTime1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__5_n_0,i__carry__0_i_2__5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__2/i__carry_n_0 ,\rxClkHTime1_inferred__2/i__carry_n_1 ,\rxClkHTime1_inferred__2/i__carry_n_2 ,\rxClkHTime1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__6_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__2/i__carry__0 
       (.CI(\rxClkHTime1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__2/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime11_out,\rxClkHTime1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__6_n_0,i__carry__0_i_2__6_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__3/i__carry_n_0 ,\rxClkHTime1_inferred__3/i__carry_n_1 ,\rxClkHTime1_inferred__3/i__carry_n_2 ,\rxClkHTime1_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__7_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__3/i__carry__0 
       (.CI(\rxClkHTime1_inferred__3/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__3/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime12_out,\rxClkHTime1_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__7_n_0,i__carry__0_i_2__7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__4/i__carry_n_0 ,\rxClkHTime1_inferred__4/i__carry_n_1 ,\rxClkHTime1_inferred__4/i__carry_n_2 ,\rxClkHTime1_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__8_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,i__carry_i_4__8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxClkHTime1_inferred__4/i__carry__0 
       (.CI(\rxClkHTime1_inferred__4/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__4/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime13_out,\rxClkHTime1_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__8_n_0,i__carry__0_i_2__8_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rxClkHTime[0]_i_1__0 
       (.I0(\rxClkHTime[4]_i_2_n_0 ),
        .I1(\rxClkHTime[5]_i_6_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \rxClkHTime[1]_i_1__0 
       (.I0(\rxClkHTime[4]_i_2_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime[5]_i_6_n_0 ),
        .O(\rxClkHTime[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8F8F888888888)) 
    \rxClkHTime[2]_i_1__0 
       (.I0(rxClk4m_f_reg_n_0),
        .I1(\rxClkHTime[5]_i_6_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[1] ),
        .I5(\rxClkHTime[4]_i_2_n_0 ),
        .O(\rxClkHTime[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFEAAAAAAAAAAA)) 
    \rxClkHTime[3]_i_1__0 
       (.I0(\rxClkHTime[5]_i_1__0_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .I5(rxClk4m_f_reg_n_0),
        .O(\rxClkHTime[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88882888)) 
    \rxClkHTime[4]_i_1__0 
       (.I0(\rxClkHTime[4]_i_2_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[4] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime[4]_i_3__0_n_0 ),
        .I5(\rxClkHTime[5]_i_6_n_0 ),
        .O(\rxClkHTime[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888888A)) 
    \rxClkHTime[4]_i_2 
       (.I0(rxClk4m_f_reg_n_0),
        .I1(\rxClkHTime[5]_i_5_n_0 ),
        .I2(\rxClkHTime[5]_i_4__0_n_0 ),
        .I3(\rxClkHTime[5]_i_3__0_n_0 ),
        .I4(\rxClkHTime[5]_i_2__0_n_0 ),
        .O(\rxClkHTime[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxClkHTime[4]_i_3__0 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000AAA8)) 
    \rxClkHTime[5]_i_1__0 
       (.I0(rxClk4m_f_reg_n_0),
        .I1(\rxClkHTime[5]_i_2__0_n_0 ),
        .I2(\rxClkHTime[5]_i_3__0_n_0 ),
        .I3(\rxClkHTime[5]_i_4__0_n_0 ),
        .I4(\rxClkHTime[5]_i_5_n_0 ),
        .I5(\rxClkHTime[5]_i_6_n_0 ),
        .O(\rxClkHTime[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \rxClkHTime[5]_i_2__0 
       (.I0(rxClkHTime11_out),
        .I1(rxHead[3]),
        .I2(rxClkHTime12_out),
        .I3(rxHead[10]),
        .I4(\rxClkHTime[5]_i_7__0_n_0 ),
        .O(\rxClkHTime[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \rxClkHTime[5]_i_3__0 
       (.I0(rxClkHTime10_out),
        .I1(rxHead[8]),
        .I2(rxClkHTime1),
        .I3(\rxClkHTime[5]_i_8_n_0 ),
        .I4(rxClkHTime13_out),
        .I5(rxHead[6]),
        .O(\rxClkHTime[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \rxClkHTime[5]_i_4__0 
       (.I0(rxHead[12]),
        .I1(rxHead[11]),
        .I2(rxHead[5]),
        .I3(rxHead[14]),
        .I4(rxHead[9]),
        .I5(rxHead[15]),
        .O(\rxClkHTime[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_5 
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .O(\rxClkHTime[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \rxClkHTime[5]_i_6 
       (.I0(\rxClkHTime_reg_n_0_[7] ),
        .I1(\rxClkHTime_reg_n_0_[5] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxClkHTime_reg_n_0_[3] ),
        .I4(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_7__0 
       (.I0(rxHead[4]),
        .I1(rxHead[1]),
        .I2(rxHead[0]),
        .I3(rxHead[13]),
        .O(\rxClkHTime[5]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rxClkHTime[5]_i_8 
       (.I0(rxHead[7]),
        .I1(rxHead[2]),
        .O(\rxClkHTime[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555555757575757)) 
    \rxClkHTime[7]_i_1__0 
       (.I0(rxClk4m_f_reg_n_0),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .I5(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA800000000)) 
    \rxClkHTime[7]_i_2__0 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[3] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxClkHTime_reg_n_0_[5] ),
        .I4(\rxClkHTime_reg_n_0_[7] ),
        .I5(rxClk4m_f_reg_n_0),
        .O(\rxClkHTime[7]_i_2__0_n_0 ));
  FDRE \rxClkHTime_reg[0] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[0]_i_1__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[1] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[1]_i_1__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[2] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[2]_i_1__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[3] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[3]_i_1__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[4] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[4]_i_1__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[5] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[5]_i_1__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[7] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1__0_n_0 ),
        .D(\rxClkHTime[7]_i_2__0_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rxData0[15]_i_1__0 
       (.I0(\rxData0[15]_i_2__0_n_0 ),
        .I1(rxPackTime2_carry__0_n_2),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(rxClk4m_f_reg_n_0),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(\rxData0[15]_i_3__0_n_0 ),
        .O(rxData0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rxData0[15]_i_2__0 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .O(\rxData0[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rxData0[15]_i_3__0 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxData0[15]_i_3__0_n_0 ));
  FDRE \rxData0_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \rxData0_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \rxData0_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \rxData0_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \rxData0_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \rxData0_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \rxData0_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \rxData0_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \rxData0_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \rxData0_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \rxData0_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \rxData0_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \rxData0_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \rxData0_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \rxData0_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \rxData0_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \rxData1_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[0]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \rxData1_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[10]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \rxData1_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[11]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \rxData1_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[12]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \rxData1_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[13]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \rxData1_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[14]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \rxData1_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[15]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \rxData1_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[1]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \rxData1_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[2]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \rxData1_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[3]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \rxData1_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[4]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \rxData1_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[5]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \rxData1_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[6]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \rxData1_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[7]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \rxData1_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[8]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \rxData1_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[9]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \rxData2_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[0]),
        .Q(\rxData3_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \rxData2_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[10]),
        .Q(\rxData3_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \rxData2_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[11]),
        .Q(\rxData3_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \rxData2_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[12]),
        .Q(\rxData3_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \rxData2_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[13]),
        .Q(\rxData3_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \rxData2_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[14]),
        .Q(\rxData3_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \rxData2_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[15]),
        .Q(\rxData3_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \rxData2_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[1]),
        .Q(\rxData3_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \rxData2_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[2]),
        .Q(\rxData3_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \rxData2_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[3]),
        .Q(\rxData3_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \rxData2_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[4]),
        .Q(\rxData3_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \rxData2_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[5]),
        .Q(\rxData3_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \rxData2_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[6]),
        .Q(\rxData3_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \rxData2_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[7]),
        .Q(\rxData3_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \rxData2_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[8]),
        .Q(\rxData3_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \rxData2_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[9]),
        .Q(\rxData3_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \rxData3_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[0]),
        .Q(\rxData3_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \rxData3_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[10]),
        .Q(\rxData3_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \rxData3_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[11]),
        .Q(\rxData3_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \rxData3_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[12]),
        .Q(\rxData3_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \rxData3_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[13]),
        .Q(\rxData3_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \rxData3_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[14]),
        .Q(\rxData3_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \rxData3_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[15]),
        .Q(\rxData3_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \rxData3_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[1]),
        .Q(\rxData3_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \rxData3_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[2]),
        .Q(\rxData3_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \rxData3_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[3]),
        .Q(\rxData3_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \rxData3_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[4]),
        .Q(\rxData3_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \rxData3_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[5]),
        .Q(\rxData3_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \rxData3_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[6]),
        .Q(\rxData3_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \rxData3_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[7]),
        .Q(\rxData3_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \rxData3_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[8]),
        .Q(\rxData3_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \rxData3_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[9]),
        .Q(\rxData3_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \rxHead_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[15]),
        .Q(rxHead[0]),
        .R(1'b0));
  FDRE \rxHead_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[9]),
        .Q(rxHead[10]),
        .R(1'b0));
  FDRE \rxHead_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[10]),
        .Q(rxHead[11]),
        .R(1'b0));
  FDRE \rxHead_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[11]),
        .Q(rxHead[12]),
        .R(1'b0));
  FDRE \rxHead_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[12]),
        .Q(rxHead[13]),
        .R(1'b0));
  FDRE \rxHead_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[13]),
        .Q(rxHead[14]),
        .R(1'b0));
  FDRE \rxHead_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[14]),
        .Q(rxHead[15]),
        .R(1'b0));
  FDRE \rxHead_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[0]),
        .Q(rxHead[1]),
        .R(1'b0));
  FDRE \rxHead_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[1]),
        .Q(rxHead[2]),
        .R(1'b0));
  FDRE \rxHead_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[2]),
        .Q(rxHead[3]),
        .R(1'b0));
  FDRE \rxHead_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[3]),
        .Q(rxHead[4]),
        .R(1'b0));
  FDRE \rxHead_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[4]),
        .Q(rxHead[5]),
        .R(1'b0));
  FDRE \rxHead_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[5]),
        .Q(rxHead[6]),
        .R(1'b0));
  FDRE \rxHead_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[6]),
        .Q(rxHead[7]),
        .R(1'b0));
  FDRE \rxHead_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[7]),
        .Q(rxHead[8]),
        .R(1'b0));
  FDRE \rxHead_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxHead[8]),
        .Q(rxHead[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxPackTime2_carry
       (.CI(1'b0),
        .CO({rxPackTime2_carry_n_0,rxPackTime2_carry_n_1,rxPackTime2_carry_n_2,rxPackTime2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxPackTime2_carry_O_UNCONNECTED[3:0]),
        .S({rxPackTime2_carry_i_1__0_n_0,rxPackTime2_carry_i_2__0_n_0,rxPackTime2_carry_i_3__0_n_0,rxPackTime2_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxPackTime2_carry__0
       (.CI(rxPackTime2_carry_n_0),
        .CO({NLW_rxPackTime2_carry__0_CO_UNCONNECTED[3:2],rxPackTime2_carry__0_n_2,rxPackTime2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxPackTime2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rxPackTime2_carry__0_i_1_n_0,rxPackTime2_carry__0_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rxPackTime2_carry__0_i_1
       (.I0(rxd4[15]),
        .I1(rxchk[15]),
        .O(rxPackTime2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry__0_i_2__0
       (.I0(rxchk[14]),
        .I1(rxd4[14]),
        .I2(rxd4[12]),
        .I3(rxchk[12]),
        .I4(rxd4[13]),
        .I5(rxchk[13]),
        .O(rxPackTime2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_1__0
       (.I0(rxchk[10]),
        .I1(rxd4[10]),
        .I2(rxd4[11]),
        .I3(rxchk[11]),
        .I4(rxd4[9]),
        .I5(rxchk[9]),
        .O(rxPackTime2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_2__0
       (.I0(rxchk[8]),
        .I1(rxd4[8]),
        .I2(rxd4[6]),
        .I3(rxchk[6]),
        .I4(rxd4[7]),
        .I5(rxchk[7]),
        .O(rxPackTime2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_3__0
       (.I0(rxchk[5]),
        .I1(rxd4[5]),
        .I2(rxd4[3]),
        .I3(rxchk[3]),
        .I4(rxd4[4]),
        .I5(rxchk[4]),
        .O(rxPackTime2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_4__0
       (.I0(rxchk[2]),
        .I1(rxd4[2]),
        .I2(rxd4[0]),
        .I3(rxchk[0]),
        .I4(rxd4[1]),
        .I5(rxchk[1]),
        .O(rxPackTime2_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rxPackTime[0]_i_1__0 
       (.I0(rxPackTime_reg[0]),
        .O(\rxPackTime[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxPackTime[1]_i_1__0 
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[0]),
        .O(\rxPackTime[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rxPackTime[2]_i_1__0 
       (.I0(rxPackTime_reg[2]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .O(\rxPackTime[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rxPackTime[3]_i_1__0 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[2]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[0]),
        .O(\rxPackTime[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rxPackTime[4]_i_1__0 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[4]),
        .I5(rxData0),
        .O(p_0_in__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \rxPackTime[5]_i_1__0 
       (.I0(\rxPackTime[5]_i_2__0_n_0 ),
        .I1(rxPackTime_reg[5]),
        .I2(rxData0),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxPackTime[5]_i_2__0 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[4]),
        .O(\rxPackTime[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \rxPackTime[6]_i_1__0 
       (.I0(\rxPackTime[9]_i_3__0_n_0 ),
        .I1(rxPackTime_reg[6]),
        .I2(rxData0),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \rxPackTime[7]_i_1__0 
       (.I0(rxPackTime_reg[6]),
        .I1(\rxPackTime[9]_i_3__0_n_0 ),
        .I2(rxPackTime_reg[7]),
        .I3(rxData0),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \rxPackTime[8]_i_1__0 
       (.I0(rxPackTime_reg[7]),
        .I1(\rxPackTime[9]_i_3__0_n_0 ),
        .I2(rxPackTime_reg[6]),
        .I3(rxPackTime_reg[8]),
        .I4(rxData0),
        .O(p_0_in__2[8]));
  LUT4 #(
    .INIT(16'hBBBF)) 
    \rxPackTime[9]_i_1__0 
       (.I0(rxData0),
        .I1(rxPackTime_reg[9]),
        .I2(rxPackTime_reg[7]),
        .I3(rxPackTime_reg[8]),
        .O(\rxPackTime[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA6AAAAA)) 
    \rxPackTime[9]_i_2__0 
       (.I0(rxPackTime_reg[9]),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[6]),
        .I3(\rxPackTime[9]_i_3__0_n_0 ),
        .I4(rxPackTime_reg[7]),
        .I5(rxData0),
        .O(p_0_in__2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxPackTime[9]_i_3__0 
       (.I0(rxPackTime_reg[4]),
        .I1(rxPackTime_reg[2]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[0]),
        .I4(rxPackTime_reg[3]),
        .I5(rxPackTime_reg[5]),
        .O(\rxPackTime[9]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[0] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(\rxPackTime[0]_i_1__0_n_0 ),
        .Q(rxPackTime_reg[0]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[1] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(\rxPackTime[1]_i_1__0_n_0 ),
        .Q(rxPackTime_reg[1]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[2] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(\rxPackTime[2]_i_1__0_n_0 ),
        .Q(rxPackTime_reg[2]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[3] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(\rxPackTime[3]_i_1__0_n_0 ),
        .Q(rxPackTime_reg[3]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[4] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(p_0_in__2[4]),
        .Q(rxPackTime_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[5] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(p_0_in__2[5]),
        .Q(rxPackTime_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[6] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(p_0_in__2[6]),
        .Q(rxPackTime_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[7] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(p_0_in__2[7]),
        .Q(rxPackTime_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[8] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(p_0_in__2[8]),
        .Q(rxPackTime_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[9] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1__0_n_0 ),
        .D(p_0_in__2[9]),
        .Q(rxPackTime_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABAAAA8AAAAAAAA)) 
    rxPack_f_inv_i_1
       (.I0(hostS2RxPack_w),
        .I1(rxPack_f_inv_i_2_n_0),
        .I2(rxPackTime_reg[5]),
        .I3(rxPackTime_reg[9]),
        .I4(rxPackTime_reg[7]),
        .I5(rxPack_f_inv_i_3_n_0),
        .O(rxPack_f_inv_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    rxPack_f_inv_i_2
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[6]),
        .I3(rxPackTime_reg[4]),
        .O(rxPack_f_inv_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rxPack_f_inv_i_3
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[2]),
        .O(rxPack_f_inv_i_3_n_0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    rxPack_f_reg_inv
       (.C(clk160m),
        .CE(1'b1),
        .D(rxPack_f_inv_i_1_n_0),
        .Q(hostS2RxPack_w),
        .R(1'b0));
  FDRE \rxbuf10_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[12]),
        .Q(rxbuf10[11]),
        .R(1'b0));
  FDRE \rxbuf10_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[13]),
        .Q(rxbuf10[13]),
        .R(1'b0));
  FDRE \rxbuf10_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[14]),
        .Q(rxbuf10__0),
        .R(1'b0));
  FDRE \rxbuf10_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[7]),
        .Q(rxbuf10[1]),
        .R(1'b0));
  FDRE \rxbuf10_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[8]),
        .Q(rxbuf10[3]),
        .R(1'b0));
  FDRE \rxbuf10_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[9]),
        .Q(rxbuf10[5]),
        .R(1'b0));
  FDRE \rxbuf10_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[10]),
        .Q(rxbuf10[7]),
        .R(1'b0));
  FDRE \rxbuf10_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[11]),
        .Q(rxbuf10[9]),
        .R(1'b0));
  FDRE \rxbuf11_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[4]),
        .Q(rxbuf11[11]),
        .R(1'b0));
  FDRE \rxbuf11_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[5]),
        .Q(rxbuf11[13]),
        .R(1'b0));
  FDRE \rxbuf11_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[6]),
        .Q(rxbuf11__0),
        .R(1'b0));
  FDRE \rxbuf11_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[15]),
        .Q(rxbuf11[1]),
        .R(1'b0));
  FDRE \rxbuf11_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[0]),
        .Q(rxbuf11[3]),
        .R(1'b0));
  FDRE \rxbuf11_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[1]),
        .Q(rxbuf11[5]),
        .R(1'b0));
  FDRE \rxbuf11_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[2]),
        .Q(rxbuf11[7]),
        .R(1'b0));
  FDRE \rxbuf11_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[3]),
        .Q(rxbuf11[9]),
        .R(1'b0));
  FDRE \rxbuf12_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[12]),
        .Q(rxbuf12[11]),
        .R(1'b0));
  FDRE \rxbuf12_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[13]),
        .Q(rxbuf12[13]),
        .R(1'b0));
  FDRE \rxbuf12_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[14]),
        .Q(rxbuf12__0),
        .R(1'b0));
  FDRE \rxbuf12_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[7]),
        .Q(rxbuf12[1]),
        .R(1'b0));
  FDRE \rxbuf12_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[8]),
        .Q(rxbuf12[3]),
        .R(1'b0));
  FDRE \rxbuf12_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[9]),
        .Q(rxbuf12[5]),
        .R(1'b0));
  FDRE \rxbuf12_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[10]),
        .Q(rxbuf12[7]),
        .R(1'b0));
  FDRE \rxbuf12_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[11]),
        .Q(rxbuf12[9]),
        .R(1'b0));
  FDRE \rxbuf13_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf13_reg[0]_0 ),
        .Q(rxbuf13[0]),
        .R(1'b0));
  FDRE \rxbuf13_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[4]),
        .Q(rxbuf13[11]),
        .R(1'b0));
  FDRE \rxbuf13_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[5]),
        .Q(rxbuf13[13]),
        .R(1'b0));
  FDRE \rxbuf13_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[6]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \rxbuf13_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[0]),
        .Q(rxbuf13[1]),
        .R(1'b0));
  FDRE \rxbuf13_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[0]),
        .Q(rxbuf13[3]),
        .R(1'b0));
  FDRE \rxbuf13_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[1]),
        .Q(rxbuf13[5]),
        .R(1'b0));
  FDRE \rxbuf13_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[2]),
        .Q(rxbuf13[7]),
        .R(1'b0));
  FDRE \rxbuf13_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd4[3]),
        .Q(rxbuf13[9]),
        .R(1'b0));
  FDRE \rxbuf4_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[12]),
        .Q(\rxbuf4_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[13]),
        .Q(\rxbuf4_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[14]),
        .Q(\rxbuf4_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[7]),
        .Q(\rxbuf4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[8]),
        .Q(\rxbuf4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[9]),
        .Q(\rxbuf4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[10]),
        .Q(\rxbuf4_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[11]),
        .Q(\rxbuf4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[4]),
        .Q(\rxbuf5_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[5]),
        .Q(\rxbuf5_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[6]),
        .Q(\rxbuf5_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[15]),
        .Q(\rxbuf5_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[0]),
        .Q(\rxbuf5_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[1]),
        .Q(\rxbuf5_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[2]),
        .Q(\rxbuf5_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd0[3]),
        .Q(\rxbuf5_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf6_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[12]),
        .Q(rxbuf6[11]),
        .R(1'b0));
  FDRE \rxbuf6_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[13]),
        .Q(rxbuf6[13]),
        .R(1'b0));
  FDRE \rxbuf6_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[14]),
        .Q(rxbuf6__0),
        .R(1'b0));
  FDRE \rxbuf6_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[7]),
        .Q(rxbuf6[1]),
        .R(1'b0));
  FDRE \rxbuf6_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[8]),
        .Q(rxbuf6[3]),
        .R(1'b0));
  FDRE \rxbuf6_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[9]),
        .Q(rxbuf6[5]),
        .R(1'b0));
  FDRE \rxbuf6_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[10]),
        .Q(rxbuf6[7]),
        .R(1'b0));
  FDRE \rxbuf6_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[11]),
        .Q(rxbuf6[9]),
        .R(1'b0));
  FDRE \rxbuf7_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[4]),
        .Q(rxbuf7[11]),
        .R(1'b0));
  FDRE \rxbuf7_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[5]),
        .Q(rxbuf7[13]),
        .R(1'b0));
  FDRE \rxbuf7_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[6]),
        .Q(rxbuf7__0),
        .R(1'b0));
  FDRE \rxbuf7_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[15]),
        .Q(rxbuf7[1]),
        .R(1'b0));
  FDRE \rxbuf7_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[0]),
        .Q(rxbuf7[3]),
        .R(1'b0));
  FDRE \rxbuf7_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[1]),
        .Q(rxbuf7[5]),
        .R(1'b0));
  FDRE \rxbuf7_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[2]),
        .Q(rxbuf7[7]),
        .R(1'b0));
  FDRE \rxbuf7_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd1[3]),
        .Q(rxbuf7[9]),
        .R(1'b0));
  FDRE \rxbuf8_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[12]),
        .Q(rxbuf8[11]),
        .R(1'b0));
  FDRE \rxbuf8_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[13]),
        .Q(rxbuf8[13]),
        .R(1'b0));
  FDRE \rxbuf8_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[14]),
        .Q(rxbuf8__0),
        .R(1'b0));
  FDRE \rxbuf8_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[7]),
        .Q(rxbuf8[1]),
        .R(1'b0));
  FDRE \rxbuf8_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[8]),
        .Q(rxbuf8[3]),
        .R(1'b0));
  FDRE \rxbuf8_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[9]),
        .Q(rxbuf8[5]),
        .R(1'b0));
  FDRE \rxbuf8_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[10]),
        .Q(rxbuf8[7]),
        .R(1'b0));
  FDRE \rxbuf8_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[11]),
        .Q(rxbuf8[9]),
        .R(1'b0));
  FDRE \rxbuf9_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[4]),
        .Q(rxbuf9[11]),
        .R(1'b0));
  FDRE \rxbuf9_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[5]),
        .Q(rxbuf9[13]),
        .R(1'b0));
  FDRE \rxbuf9_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[6]),
        .Q(rxbuf9__0),
        .R(1'b0));
  FDRE \rxbuf9_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd3[15]),
        .Q(rxbuf9[1]),
        .R(1'b0));
  FDRE \rxbuf9_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[0]),
        .Q(rxbuf9[3]),
        .R(1'b0));
  FDRE \rxbuf9_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[1]),
        .Q(rxbuf9[5]),
        .R(1'b0));
  FDRE \rxbuf9_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[2]),
        .Q(rxbuf9[7]),
        .R(1'b0));
  FDRE \rxbuf9_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxd2[3]),
        .Q(rxbuf9[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry
       (.CI(1'b0),
        .CO({rxchk0_carry_n_0,rxchk0_carry_n_1,rxchk0_carry_n_2,rxchk0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry_i_1__0_n_0,rxchk0_carry_i_2__0_n_0,rxchk0_carry_i_3__0_n_0,rxchk0_carry_i_4__0_n_0}),
        .O(rxchk0_in[3:0]),
        .S({rxchk0_carry_i_5__0_n_0,rxchk0_carry_i_6__0_n_0,rxchk0_carry_i_7__0_n_0,rxchk0_carry_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__0
       (.CI(rxchk0_carry_n_0),
        .CO({rxchk0_carry__0_n_0,rxchk0_carry__0_n_1,rxchk0_carry__0_n_2,rxchk0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry__0_i_1__0_n_0,rxchk0_carry__0_i_2__0_n_0,rxchk0_carry__0_i_3__0_n_0,rxchk0_carry__0_i_4__0_n_0}),
        .O(rxchk0_in[7:4]),
        .S({rxchk0_carry__0_i_5__0_n_0,rxchk0_carry__0_i_6__0_n_0,rxchk0_carry__0_i_7__0_n_0,rxchk0_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_10__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[6]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[6]),
        .O(rxchk0_carry__0_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_11__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[5]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[5]),
        .O(rxchk0_carry__0_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_12__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[4]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[4]),
        .O(rxchk0_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_1__0
       (.I0(rxd3[7]),
        .I1(rxchk[7]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[7]),
        .O(rxchk0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_2__0
       (.I0(rxd3[6]),
        .I1(rxchk[6]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[6]),
        .O(rxchk0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_3__0
       (.I0(rxd3[5]),
        .I1(rxchk[5]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[5]),
        .O(rxchk0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_4__0
       (.I0(rxd3[4]),
        .I1(rxchk[4]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[4]),
        .O(rxchk0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_5__0
       (.I0(rxchk0_carry__0_i_1__0_n_0),
        .I1(rxd1[7]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__0_i_9__0_n_0),
        .O(rxchk0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_6__0
       (.I0(rxchk0_carry__0_i_2__0_n_0),
        .I1(rxd1[6]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__0_i_10__0_n_0),
        .O(rxchk0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_7__0
       (.I0(rxchk0_carry__0_i_3__0_n_0),
        .I1(rxd1[5]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__0_i_11__0_n_0),
        .O(rxchk0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_8__0
       (.I0(rxchk0_carry__0_i_4__0_n_0),
        .I1(rxd1[4]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__0_i_12__0_n_0),
        .O(rxchk0_carry__0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_9__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[7]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[7]),
        .O(rxchk0_carry__0_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__1
       (.CI(rxchk0_carry__0_n_0),
        .CO({rxchk0_carry__1_n_0,rxchk0_carry__1_n_1,rxchk0_carry__1_n_2,rxchk0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry__1_i_1__0_n_0,rxchk0_carry__1_i_2__0_n_0,rxchk0_carry__1_i_3__0_n_0,rxchk0_carry__1_i_4__0_n_0}),
        .O(rxchk0_in[11:8]),
        .S({rxchk0_carry__1_i_5__0_n_0,rxchk0_carry__1_i_6__0_n_0,rxchk0_carry__1_i_7__0_n_0,rxchk0_carry__1_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_10__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[10]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[10]),
        .O(rxchk0_carry__1_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_11__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[9]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[9]),
        .O(rxchk0_carry__1_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_12__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[8]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[8]),
        .O(rxchk0_carry__1_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_1__0
       (.I0(rxd3[11]),
        .I1(rxchk[11]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[11]),
        .O(rxchk0_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_2__0
       (.I0(rxd3[10]),
        .I1(rxchk[10]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[10]),
        .O(rxchk0_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_3__0
       (.I0(rxd3[9]),
        .I1(rxchk[9]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[9]),
        .O(rxchk0_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_4__0
       (.I0(rxd3[8]),
        .I1(rxchk[8]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[8]),
        .O(rxchk0_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_5__0
       (.I0(rxchk0_carry__1_i_1__0_n_0),
        .I1(rxd1[11]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__1_i_9__0_n_0),
        .O(rxchk0_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_6__0
       (.I0(rxchk0_carry__1_i_2__0_n_0),
        .I1(rxd1[10]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__1_i_10__0_n_0),
        .O(rxchk0_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_7__0
       (.I0(rxchk0_carry__1_i_3__0_n_0),
        .I1(rxd1[9]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__1_i_11__0_n_0),
        .O(rxchk0_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_8__0
       (.I0(rxchk0_carry__1_i_4__0_n_0),
        .I1(rxd1[8]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__1_i_12__0_n_0),
        .O(rxchk0_carry__1_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_9__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[11]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[11]),
        .O(rxchk0_carry__1_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__2
       (.CI(rxchk0_carry__1_n_0),
        .CO({NLW_rxchk0_carry__2_CO_UNCONNECTED[3],rxchk0_carry__2_n_1,rxchk0_carry__2_n_2,rxchk0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rxchk0_carry__2_i_1__0_n_0,rxchk0_carry__2_i_2__0_n_0,rxchk0_carry__2_i_3__0_n_0}),
        .O(rxchk0_in[15:12]),
        .S({rxchk0_carry__2_i_4__0_n_0,rxchk0_carry__2_i_5__0_n_0,rxchk0_carry__2_i_6__0_n_0,rxchk0_carry__2_i_7__0_n_0}));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__2_i_10__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[14]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[14]),
        .O(rxchk0_carry__2_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__2_i_11__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[13]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[13]),
        .O(rxchk0_carry__2_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__2_i_12__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[12]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[12]),
        .O(rxchk0_carry__2_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__2_i_1__0
       (.I0(rxd3[14]),
        .I1(rxchk[14]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[14]),
        .O(rxchk0_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__2_i_2__0
       (.I0(rxd3[13]),
        .I1(rxchk[13]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[13]),
        .O(rxchk0_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__2_i_3__0
       (.I0(rxd3[12]),
        .I1(rxchk[12]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[12]),
        .O(rxchk0_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h334BCC44005A005A)) 
    rxchk0_carry__2_i_4__0
       (.I0(rxd1[15]),
        .I1(rxchk0_carry__2_i_8__0_n_0),
        .I2(rxd0[15]),
        .I3(rxchk0_carry_i_11__0_n_0),
        .I4(rxchk0_carry__2_i_9__0_n_0),
        .I5(\rxchk[15]_i_2__0_n_0 ),
        .O(rxchk0_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__2_i_5__0
       (.I0(rxchk0_carry__2_i_1__0_n_0),
        .I1(rxd1[14]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__2_i_10__0_n_0),
        .O(rxchk0_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__2_i_6__0
       (.I0(rxchk0_carry__2_i_2__0_n_0),
        .I1(rxd1[13]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__2_i_11__0_n_0),
        .O(rxchk0_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__2_i_7__0
       (.I0(rxchk0_carry__2_i_3__0_n_0),
        .I1(rxd1[12]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry__2_i_12__0_n_0),
        .O(rxchk0_carry__2_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    rxchk0_carry__2_i_8__0
       (.I0(rxchk[15]),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(rxd2[15]),
        .O(rxchk0_carry__2_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    rxchk0_carry__2_i_9__0
       (.I0(rxd3[15]),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(rxchk[15]),
        .O(rxchk0_carry__2_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    rxchk0_carry_i_10__0
       (.I0(\rxClkHTime_reg_n_0_[0] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .O(rxchk0_carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h2080)) 
    rxchk0_carry_i_11__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .O(rxchk0_carry_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_12__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[3]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[3]),
        .O(rxchk0_carry_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_13__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[2]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[2]),
        .O(rxchk0_carry_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_14__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[1]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[1]),
        .O(rxchk0_carry_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_15__0
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxd2[0]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[0]),
        .O(rxchk0_carry_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_1__0
       (.I0(rxd3[3]),
        .I1(rxchk[3]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[3]),
        .O(rxchk0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_2__0
       (.I0(rxd3[2]),
        .I1(rxchk[2]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[2]),
        .O(rxchk0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_3__0
       (.I0(rxd3[1]),
        .I1(rxchk[1]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[1]),
        .O(rxchk0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_4__0
       (.I0(rxd3[0]),
        .I1(rxchk[0]),
        .I2(\rxchk[15]_i_2__0_n_0 ),
        .I3(rxchk0_carry_i_9__0_n_0),
        .I4(rxchk0_carry_i_10__0_n_0),
        .I5(rxd0[0]),
        .O(rxchk0_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_5__0
       (.I0(rxchk0_carry_i_1__0_n_0),
        .I1(rxd1[3]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry_i_12__0_n_0),
        .O(rxchk0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_6__0
       (.I0(rxchk0_carry_i_2__0_n_0),
        .I1(rxd1[2]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry_i_13__0_n_0),
        .O(rxchk0_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_7__0
       (.I0(rxchk0_carry_i_3__0_n_0),
        .I1(rxd1[1]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry_i_14__0_n_0),
        .O(rxchk0_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_8__0
       (.I0(rxchk0_carry_i_4__0_n_0),
        .I1(rxd1[0]),
        .I2(rxchk0_carry_i_11__0_n_0),
        .I3(rxchk0_carry_i_15__0_n_0),
        .O(rxchk0_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    rxchk0_carry_i_9__0
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .O(rxchk0_carry_i_9__0_n_0));
  LUT5 #(
    .INIT(32'h00808080)) 
    \rxchk[15]_i_1__0 
       (.I0(\rxchk[15]_i_2__0_n_0 ),
        .I1(rxClk4m_f_reg_n_0),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .O(\rxchk[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rxchk[15]_i_2__0 
       (.I0(\rxClkHTime_reg_n_0_[3] ),
        .I1(\rxClkHTime_reg_n_0_[5] ),
        .I2(\rxClkHTime_reg_n_0_[7] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxchk[15]_i_2__0_n_0 ));
  FDRE \rxchk_reg[0] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[0]),
        .Q(rxchk[0]),
        .R(1'b0));
  FDRE \rxchk_reg[10] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[10]),
        .Q(rxchk[10]),
        .R(1'b0));
  FDRE \rxchk_reg[11] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[11]),
        .Q(rxchk[11]),
        .R(1'b0));
  FDRE \rxchk_reg[12] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[12]),
        .Q(rxchk[12]),
        .R(1'b0));
  FDRE \rxchk_reg[13] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[13]),
        .Q(rxchk[13]),
        .R(1'b0));
  FDRE \rxchk_reg[14] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[14]),
        .Q(rxchk[14]),
        .R(1'b0));
  FDRE \rxchk_reg[15] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[15]),
        .Q(rxchk[15]),
        .R(1'b0));
  FDRE \rxchk_reg[1] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[1]),
        .Q(rxchk[1]),
        .R(1'b0));
  FDRE \rxchk_reg[2] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[2]),
        .Q(rxchk[2]),
        .R(1'b0));
  FDRE \rxchk_reg[3] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[3]),
        .Q(rxchk[3]),
        .R(1'b0));
  FDRE \rxchk_reg[4] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[4]),
        .Q(rxchk[4]),
        .R(1'b0));
  FDRE \rxchk_reg[5] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[5]),
        .Q(rxchk[5]),
        .R(1'b0));
  FDRE \rxchk_reg[6] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[6]),
        .Q(rxchk[6]),
        .R(1'b0));
  FDRE \rxchk_reg[7] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[7]),
        .Q(rxchk[7]),
        .R(1'b0));
  FDRE \rxchk_reg[8] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[8]),
        .Q(rxchk[8]),
        .R(1'b0));
  FDRE \rxchk_reg[9] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__0_n_0 ),
        .D(rxchk0_in[9]),
        .Q(rxchk[9]),
        .R(1'b0));
  FDRE \rxd0_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[1] ),
        .Q(rxd0[0]),
        .R(1'b0));
  FDRE \rxd0_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[5] ),
        .Q(rxd0[10]),
        .R(1'b0));
  FDRE \rxd0_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[7] ),
        .Q(rxd0[11]),
        .R(1'b0));
  FDRE \rxd0_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[9] ),
        .Q(rxd0[12]),
        .R(1'b0));
  FDRE \rxd0_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[11] ),
        .Q(rxd0[13]),
        .R(1'b0));
  FDRE \rxd0_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[13] ),
        .Q(rxd0[14]),
        .R(1'b0));
  FDRE \rxd0_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[15] ),
        .Q(rxd0[15]),
        .R(1'b0));
  FDRE \rxd0_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[3] ),
        .Q(rxd0[1]),
        .R(1'b0));
  FDRE \rxd0_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[5] ),
        .Q(rxd0[2]),
        .R(1'b0));
  FDRE \rxd0_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[7] ),
        .Q(rxd0[3]),
        .R(1'b0));
  FDRE \rxd0_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[9] ),
        .Q(rxd0[4]),
        .R(1'b0));
  FDRE \rxd0_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[11] ),
        .Q(rxd0[5]),
        .R(1'b0));
  FDRE \rxd0_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[13] ),
        .Q(rxd0[6]),
        .R(1'b0));
  FDRE \rxd0_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[15] ),
        .Q(rxd0[7]),
        .R(1'b0));
  FDRE \rxd0_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[1] ),
        .Q(rxd0[8]),
        .R(1'b0));
  FDRE \rxd0_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[3] ),
        .Q(rxd0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[0]_i_1__0 
       (.I0(rxd1[15]),
        .O(p_14_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[10]_i_1__0 
       (.I0(rxd0[9]),
        .O(p_14_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[11]_i_1__0 
       (.I0(rxd0[10]),
        .O(p_14_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[12]_i_1__0 
       (.I0(rxd0[11]),
        .O(p_14_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[13]_i_1__0 
       (.I0(rxd0[12]),
        .O(p_14_out[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[14]_i_1__0 
       (.I0(rxd0[13]),
        .O(p_14_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[15]_i_1__0 
       (.I0(rxd0[14]),
        .O(p_14_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[1]_i_1__0 
       (.I0(rxd0[0]),
        .O(p_14_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[2]_i_1__0 
       (.I0(rxd0[1]),
        .O(p_14_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[3]_i_1__0 
       (.I0(rxd0[2]),
        .O(p_14_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[4]_i_1__0 
       (.I0(rxd0[3]),
        .O(p_14_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[5]_i_1__0 
       (.I0(rxd0[4]),
        .O(p_14_out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[6]_i_1__0 
       (.I0(rxd0[5]),
        .O(p_14_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[7]_i_1__0 
       (.I0(rxd0[6]),
        .O(p_14_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[8]_i_1__0 
       (.I0(rxd0[7]),
        .O(p_14_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[9]_i_1__0 
       (.I0(rxd0[8]),
        .O(p_14_out[9]));
  FDRE \rxd0b_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[0]),
        .Q(rxd0b[0]),
        .R(1'b0));
  FDRE \rxd0b_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[10]),
        .Q(rxd0b[10]),
        .R(1'b0));
  FDRE \rxd0b_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[11]),
        .Q(rxd0b[11]),
        .R(1'b0));
  FDRE \rxd0b_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[12]),
        .Q(rxd0b[12]),
        .R(1'b0));
  FDRE \rxd0b_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[13]),
        .Q(rxd0b[13]),
        .R(1'b0));
  FDRE \rxd0b_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[14]),
        .Q(rxd0b[14]),
        .R(1'b0));
  FDRE \rxd0b_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[15]),
        .Q(rxd0b[15]),
        .R(1'b0));
  FDRE \rxd0b_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[1]),
        .Q(rxd0b[1]),
        .R(1'b0));
  FDRE \rxd0b_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[2]),
        .Q(rxd0b[2]),
        .R(1'b0));
  FDRE \rxd0b_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[3]),
        .Q(rxd0b[3]),
        .R(1'b0));
  FDRE \rxd0b_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[4]),
        .Q(rxd0b[4]),
        .R(1'b0));
  FDRE \rxd0b_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[5]),
        .Q(rxd0b[5]),
        .R(1'b0));
  FDRE \rxd0b_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[6]),
        .Q(rxd0b[6]),
        .R(1'b0));
  FDRE \rxd0b_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[7]),
        .Q(rxd0b[7]),
        .R(1'b0));
  FDRE \rxd0b_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[8]),
        .Q(rxd0b[8]),
        .R(1'b0));
  FDRE \rxd0b_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_14_out[9]),
        .Q(rxd0b[9]),
        .R(1'b0));
  FDRE \rxd1_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[1]),
        .Q(rxd1[0]),
        .R(1'b0));
  FDRE \rxd1_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[5]),
        .Q(rxd1[10]),
        .R(1'b0));
  FDRE \rxd1_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[7]),
        .Q(rxd1[11]),
        .R(1'b0));
  FDRE \rxd1_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[9]),
        .Q(rxd1[12]),
        .R(1'b0));
  FDRE \rxd1_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[11]),
        .Q(rxd1[13]),
        .R(1'b0));
  FDRE \rxd1_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[13]),
        .Q(rxd1[14]),
        .R(1'b0));
  FDRE \rxd1_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6__0),
        .Q(rxd1[15]),
        .R(1'b0));
  FDRE \rxd1_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[3]),
        .Q(rxd1[1]),
        .R(1'b0));
  FDRE \rxd1_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[5]),
        .Q(rxd1[2]),
        .R(1'b0));
  FDRE \rxd1_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[7]),
        .Q(rxd1[3]),
        .R(1'b0));
  FDRE \rxd1_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[9]),
        .Q(rxd1[4]),
        .R(1'b0));
  FDRE \rxd1_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[11]),
        .Q(rxd1[5]),
        .R(1'b0));
  FDRE \rxd1_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7[13]),
        .Q(rxd1[6]),
        .R(1'b0));
  FDRE \rxd1_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf7__0),
        .Q(rxd1[7]),
        .R(1'b0));
  FDRE \rxd1_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[1]),
        .Q(rxd1[8]),
        .R(1'b0));
  FDRE \rxd1_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf6[3]),
        .Q(rxd1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[0]_i_1__0 
       (.I0(rxd2[15]),
        .O(\rxd1b[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[10]_i_1__0 
       (.I0(rxd1[9]),
        .O(\rxd1b[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[11]_i_1__0 
       (.I0(rxd1[10]),
        .O(\rxd1b[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[12]_i_1 
       (.I0(rxd1[11]),
        .O(\rxd1b[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[13]_i_1__0 
       (.I0(rxd1[12]),
        .O(\rxd1b[13]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[14]_i_1__0 
       (.I0(rxd1[13]),
        .O(\rxd1b[14]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[15]_i_1__0 
       (.I0(rxd1[14]),
        .O(\rxd1b[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[1]_i_1__0 
       (.I0(rxd1[0]),
        .O(\rxd1b[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[2]_i_1__0 
       (.I0(rxd1[1]),
        .O(\rxd1b[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[3]_i_1__0 
       (.I0(rxd1[2]),
        .O(\rxd1b[3]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[4]_i_1__0 
       (.I0(rxd1[3]),
        .O(\rxd1b[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[5]_i_1__0 
       (.I0(rxd1[4]),
        .O(\rxd1b[5]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[6]_i_1__0 
       (.I0(rxd1[5]),
        .O(\rxd1b[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[7]_i_1__0 
       (.I0(rxd1[6]),
        .O(\rxd1b[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[8]_i_1__0 
       (.I0(rxd1[7]),
        .O(\rxd1b[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[9]_i_1__0 
       (.I0(rxd1[8]),
        .O(\rxd1b[9]_i_1__0_n_0 ));
  FDRE \rxd1b_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[0]_i_1__0_n_0 ),
        .Q(rxd1b[0]),
        .R(1'b0));
  FDRE \rxd1b_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[10]_i_1__0_n_0 ),
        .Q(rxd1b[10]),
        .R(1'b0));
  FDRE \rxd1b_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[11]_i_1__0_n_0 ),
        .Q(rxd1b[11]),
        .R(1'b0));
  FDRE \rxd1b_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[12]_i_1_n_0 ),
        .Q(rxd1b[12]),
        .R(1'b0));
  FDRE \rxd1b_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[13]_i_1__0_n_0 ),
        .Q(rxd1b[13]),
        .R(1'b0));
  FDRE \rxd1b_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[14]_i_1__0_n_0 ),
        .Q(rxd1b[14]),
        .R(1'b0));
  FDRE \rxd1b_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[15]_i_1__0_n_0 ),
        .Q(rxd1b[15]),
        .R(1'b0));
  FDRE \rxd1b_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[1]_i_1__0_n_0 ),
        .Q(rxd1b[1]),
        .R(1'b0));
  FDRE \rxd1b_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[2]_i_1__0_n_0 ),
        .Q(rxd1b[2]),
        .R(1'b0));
  FDRE \rxd1b_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[3]_i_1__0_n_0 ),
        .Q(rxd1b[3]),
        .R(1'b0));
  FDRE \rxd1b_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[4]_i_1__0_n_0 ),
        .Q(rxd1b[4]),
        .R(1'b0));
  FDRE \rxd1b_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[5]_i_1__0_n_0 ),
        .Q(rxd1b[5]),
        .R(1'b0));
  FDRE \rxd1b_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[6]_i_1__0_n_0 ),
        .Q(rxd1b[6]),
        .R(1'b0));
  FDRE \rxd1b_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[7]_i_1__0_n_0 ),
        .Q(rxd1b[7]),
        .R(1'b0));
  FDRE \rxd1b_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[8]_i_1__0_n_0 ),
        .Q(rxd1b[8]),
        .R(1'b0));
  FDRE \rxd1b_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd1b[9]_i_1__0_n_0 ),
        .Q(rxd1b[9]),
        .R(1'b0));
  FDRE \rxd2_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[1]),
        .Q(rxd2[0]),
        .R(1'b0));
  FDRE \rxd2_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[5]),
        .Q(rxd2[10]),
        .R(1'b0));
  FDRE \rxd2_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[7]),
        .Q(rxd2[11]),
        .R(1'b0));
  FDRE \rxd2_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[9]),
        .Q(rxd2[12]),
        .R(1'b0));
  FDRE \rxd2_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[11]),
        .Q(rxd2[13]),
        .R(1'b0));
  FDRE \rxd2_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[13]),
        .Q(rxd2[14]),
        .R(1'b0));
  FDRE \rxd2_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8__0),
        .Q(rxd2[15]),
        .R(1'b0));
  FDRE \rxd2_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[3]),
        .Q(rxd2[1]),
        .R(1'b0));
  FDRE \rxd2_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[5]),
        .Q(rxd2[2]),
        .R(1'b0));
  FDRE \rxd2_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[7]),
        .Q(rxd2[3]),
        .R(1'b0));
  FDRE \rxd2_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[9]),
        .Q(rxd2[4]),
        .R(1'b0));
  FDRE \rxd2_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[11]),
        .Q(rxd2[5]),
        .R(1'b0));
  FDRE \rxd2_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9[13]),
        .Q(rxd2[6]),
        .R(1'b0));
  FDRE \rxd2_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf9__0),
        .Q(rxd2[7]),
        .R(1'b0));
  FDRE \rxd2_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[1]),
        .Q(rxd2[8]),
        .R(1'b0));
  FDRE \rxd2_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf8[3]),
        .Q(rxd2[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[0]_i_1__0 
       (.I0(rxd3[15]),
        .O(\rxd2b[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[10]_i_1__0 
       (.I0(rxd2[9]),
        .O(\rxd2b[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[11]_i_1__0 
       (.I0(rxd2[10]),
        .O(\rxd2b[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[12]_i_1__0 
       (.I0(rxd2[11]),
        .O(\rxd2b[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[13]_i_1__0 
       (.I0(rxd2[12]),
        .O(\rxd2b[13]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[14]_i_1__0 
       (.I0(rxd2[13]),
        .O(\rxd2b[14]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[15]_i_1__0 
       (.I0(rxd2[14]),
        .O(\rxd2b[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[1]_i_1__0 
       (.I0(rxd2[0]),
        .O(\rxd2b[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[2]_i_1__0 
       (.I0(rxd2[1]),
        .O(\rxd2b[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[3]_i_1__0 
       (.I0(rxd2[2]),
        .O(\rxd2b[3]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[4]_i_1__0 
       (.I0(rxd2[3]),
        .O(\rxd2b[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[5]_i_1__0 
       (.I0(rxd2[4]),
        .O(\rxd2b[5]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[6]_i_1__0 
       (.I0(rxd2[5]),
        .O(\rxd2b[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[7]_i_1__0 
       (.I0(rxd2[6]),
        .O(\rxd2b[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[8]_i_1 
       (.I0(rxd2[7]),
        .O(\rxd2b[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[9]_i_1__0 
       (.I0(rxd2[8]),
        .O(\rxd2b[9]_i_1__0_n_0 ));
  FDRE \rxd2b_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[0]_i_1__0_n_0 ),
        .Q(rxd2b[0]),
        .R(1'b0));
  FDRE \rxd2b_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[10]_i_1__0_n_0 ),
        .Q(rxd2b[10]),
        .R(1'b0));
  FDRE \rxd2b_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[11]_i_1__0_n_0 ),
        .Q(rxd2b[11]),
        .R(1'b0));
  FDRE \rxd2b_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[12]_i_1__0_n_0 ),
        .Q(rxd2b[12]),
        .R(1'b0));
  FDRE \rxd2b_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[13]_i_1__0_n_0 ),
        .Q(rxd2b[13]),
        .R(1'b0));
  FDRE \rxd2b_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[14]_i_1__0_n_0 ),
        .Q(rxd2b[14]),
        .R(1'b0));
  FDRE \rxd2b_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[15]_i_1__0_n_0 ),
        .Q(rxd2b[15]),
        .R(1'b0));
  FDRE \rxd2b_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[1]_i_1__0_n_0 ),
        .Q(rxd2b[1]),
        .R(1'b0));
  FDRE \rxd2b_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[2]_i_1__0_n_0 ),
        .Q(rxd2b[2]),
        .R(1'b0));
  FDRE \rxd2b_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[3]_i_1__0_n_0 ),
        .Q(rxd2b[3]),
        .R(1'b0));
  FDRE \rxd2b_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[4]_i_1__0_n_0 ),
        .Q(rxd2b[4]),
        .R(1'b0));
  FDRE \rxd2b_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[5]_i_1__0_n_0 ),
        .Q(rxd2b[5]),
        .R(1'b0));
  FDRE \rxd2b_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[6]_i_1__0_n_0 ),
        .Q(rxd2b[6]),
        .R(1'b0));
  FDRE \rxd2b_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[7]_i_1__0_n_0 ),
        .Q(rxd2b[7]),
        .R(1'b0));
  FDRE \rxd2b_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[8]_i_1_n_0 ),
        .Q(rxd2b[8]),
        .R(1'b0));
  FDRE \rxd2b_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd2b[9]_i_1__0_n_0 ),
        .Q(rxd2b[9]),
        .R(1'b0));
  FDRE \rxd3_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[1]),
        .Q(rxd3[0]),
        .R(1'b0));
  FDRE \rxd3_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[5]),
        .Q(rxd3[10]),
        .R(1'b0));
  FDRE \rxd3_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[7]),
        .Q(rxd3[11]),
        .R(1'b0));
  FDRE \rxd3_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[9]),
        .Q(rxd3[12]),
        .R(1'b0));
  FDRE \rxd3_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[11]),
        .Q(rxd3[13]),
        .R(1'b0));
  FDRE \rxd3_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[13]),
        .Q(rxd3[14]),
        .R(1'b0));
  FDRE \rxd3_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10__0),
        .Q(rxd3[15]),
        .R(1'b0));
  FDRE \rxd3_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[3]),
        .Q(rxd3[1]),
        .R(1'b0));
  FDRE \rxd3_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[5]),
        .Q(rxd3[2]),
        .R(1'b0));
  FDRE \rxd3_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[7]),
        .Q(rxd3[3]),
        .R(1'b0));
  FDRE \rxd3_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[9]),
        .Q(rxd3[4]),
        .R(1'b0));
  FDRE \rxd3_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[11]),
        .Q(rxd3[5]),
        .R(1'b0));
  FDRE \rxd3_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11[13]),
        .Q(rxd3[6]),
        .R(1'b0));
  FDRE \rxd3_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf11__0),
        .Q(rxd3[7]),
        .R(1'b0));
  FDRE \rxd3_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[1]),
        .Q(rxd3[8]),
        .R(1'b0));
  FDRE \rxd3_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf10[3]),
        .Q(rxd3[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[0]_i_1 
       (.I0(rxd4[15]),
        .O(\rxd3b[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[10]_i_1 
       (.I0(rxd3[9]),
        .O(\rxd3b[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[11]_i_1__0 
       (.I0(rxd3[10]),
        .O(\rxd3b[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[12]_i_1 
       (.I0(rxd3[11]),
        .O(\rxd3b[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[13]_i_1 
       (.I0(rxd3[12]),
        .O(\rxd3b[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[14]_i_1 
       (.I0(rxd3[13]),
        .O(\rxd3b[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[15]_i_1__0 
       (.I0(rxd3[14]),
        .O(\rxd3b[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[1]_i_1 
       (.I0(rxd3[0]),
        .O(\rxd3b[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[2]_i_1 
       (.I0(rxd3[1]),
        .O(\rxd3b[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[3]_i_1__0 
       (.I0(rxd3[2]),
        .O(\rxd3b[3]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[4]_i_1 
       (.I0(rxd3[3]),
        .O(\rxd3b[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[5]_i_1 
       (.I0(rxd3[4]),
        .O(\rxd3b[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[6]_i_1__0 
       (.I0(rxd3[5]),
        .O(\rxd3b[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[7]_i_1 
       (.I0(rxd3[6]),
        .O(\rxd3b[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[8]_i_1 
       (.I0(rxd3[7]),
        .O(\rxd3b[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[9]_i_1__0 
       (.I0(rxd3[8]),
        .O(\rxd3b[9]_i_1__0_n_0 ));
  FDRE \rxd3b_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[0]_i_1_n_0 ),
        .Q(rxd3b[0]),
        .R(1'b0));
  FDRE \rxd3b_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[10]_i_1_n_0 ),
        .Q(rxd3b[10]),
        .R(1'b0));
  FDRE \rxd3b_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[11]_i_1__0_n_0 ),
        .Q(rxd3b[11]),
        .R(1'b0));
  FDRE \rxd3b_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[12]_i_1_n_0 ),
        .Q(rxd3b[12]),
        .R(1'b0));
  FDRE \rxd3b_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[13]_i_1_n_0 ),
        .Q(rxd3b[13]),
        .R(1'b0));
  FDRE \rxd3b_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[14]_i_1_n_0 ),
        .Q(rxd3b[14]),
        .R(1'b0));
  FDRE \rxd3b_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[15]_i_1__0_n_0 ),
        .Q(rxd3b[15]),
        .R(1'b0));
  FDRE \rxd3b_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[1]_i_1_n_0 ),
        .Q(rxd3b[1]),
        .R(1'b0));
  FDRE \rxd3b_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[2]_i_1_n_0 ),
        .Q(rxd3b[2]),
        .R(1'b0));
  FDRE \rxd3b_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[3]_i_1__0_n_0 ),
        .Q(rxd3b[3]),
        .R(1'b0));
  FDRE \rxd3b_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[4]_i_1_n_0 ),
        .Q(rxd3b[4]),
        .R(1'b0));
  FDRE \rxd3b_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[5]_i_1_n_0 ),
        .Q(rxd3b[5]),
        .R(1'b0));
  FDRE \rxd3b_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[6]_i_1__0_n_0 ),
        .Q(rxd3b[6]),
        .R(1'b0));
  FDRE \rxd3b_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[7]_i_1_n_0 ),
        .Q(rxd3b[7]),
        .R(1'b0));
  FDRE \rxd3b_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[8]_i_1_n_0 ),
        .Q(rxd3b[8]),
        .R(1'b0));
  FDRE \rxd3b_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd3b[9]_i_1__0_n_0 ),
        .Q(rxd3b[9]),
        .R(1'b0));
  FDRE \rxd4_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[1]),
        .Q(rxd4[0]),
        .R(1'b0));
  FDRE \rxd4_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[5]),
        .Q(rxd4[10]),
        .R(1'b0));
  FDRE \rxd4_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[7]),
        .Q(rxd4[11]),
        .R(1'b0));
  FDRE \rxd4_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[9]),
        .Q(rxd4[12]),
        .R(1'b0));
  FDRE \rxd4_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[11]),
        .Q(rxd4[13]),
        .R(1'b0));
  FDRE \rxd4_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[13]),
        .Q(rxd4[14]),
        .R(1'b0));
  FDRE \rxd4_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12__0),
        .Q(rxd4[15]),
        .R(1'b0));
  FDRE \rxd4_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[3]),
        .Q(rxd4[1]),
        .R(1'b0));
  FDRE \rxd4_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[5]),
        .Q(rxd4[2]),
        .R(1'b0));
  FDRE \rxd4_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[7]),
        .Q(rxd4[3]),
        .R(1'b0));
  FDRE \rxd4_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[9]),
        .Q(rxd4[4]),
        .R(1'b0));
  FDRE \rxd4_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[11]),
        .Q(rxd4[5]),
        .R(1'b0));
  FDRE \rxd4_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf13[13]),
        .Q(rxd4[6]),
        .R(1'b0));
  FDRE \rxd4_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(rxd4[7]),
        .R(1'b0));
  FDRE \rxd4_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[1]),
        .Q(rxd4[8]),
        .R(1'b0));
  FDRE \rxd4_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(rxbuf12[3]),
        .Q(rxd4[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[0]_i_1__0 
       (.I0(rxbuf13[0]),
        .O(\rxd4b[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[10]_i_1__0 
       (.I0(rxd4[9]),
        .O(\rxd4b[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[11]_i_1__0 
       (.I0(rxd4[10]),
        .O(\rxd4b[11]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[12]_i_1__0 
       (.I0(rxd4[11]),
        .O(\rxd4b[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[13]_i_1__0 
       (.I0(rxd4[12]),
        .O(\rxd4b[13]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[14]_i_1__0 
       (.I0(rxd4[13]),
        .O(\rxd4b[14]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[15]_i_1__0 
       (.I0(rxd4[14]),
        .O(\rxd4b[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[1]_i_1__0 
       (.I0(rxd4[0]),
        .O(\rxd4b[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[2]_i_1__0 
       (.I0(rxd4[1]),
        .O(\rxd4b[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[3]_i_1__0 
       (.I0(rxd4[2]),
        .O(\rxd4b[3]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[4]_i_1__0 
       (.I0(rxd4[3]),
        .O(\rxd4b[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[5]_i_1__0 
       (.I0(rxd4[4]),
        .O(\rxd4b[5]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[6]_i_1__0 
       (.I0(rxd4[5]),
        .O(\rxd4b[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[7]_i_1__0 
       (.I0(rxd4[6]),
        .O(\rxd4b[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[8]_i_1__0 
       (.I0(rxd4[7]),
        .O(\rxd4b[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[9]_i_1__0 
       (.I0(rxd4[8]),
        .O(\rxd4b[9]_i_1__0_n_0 ));
  FDRE \rxd4b_reg[0] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[0]_i_1__0_n_0 ),
        .Q(rxd4b[0]),
        .R(1'b0));
  FDRE \rxd4b_reg[10] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[10]_i_1__0_n_0 ),
        .Q(rxd4b[10]),
        .R(1'b0));
  FDRE \rxd4b_reg[11] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[11]_i_1__0_n_0 ),
        .Q(rxd4b[11]),
        .R(1'b0));
  FDRE \rxd4b_reg[12] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[12]_i_1__0_n_0 ),
        .Q(rxd4b[12]),
        .R(1'b0));
  FDRE \rxd4b_reg[13] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[13]_i_1__0_n_0 ),
        .Q(rxd4b[13]),
        .R(1'b0));
  FDRE \rxd4b_reg[14] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[14]_i_1__0_n_0 ),
        .Q(rxd4b[14]),
        .R(1'b0));
  FDRE \rxd4b_reg[15] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[15]_i_1__0_n_0 ),
        .Q(rxd4b[15]),
        .R(1'b0));
  FDRE \rxd4b_reg[1] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[1]_i_1__0_n_0 ),
        .Q(rxd4b[1]),
        .R(1'b0));
  FDRE \rxd4b_reg[2] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[2]_i_1__0_n_0 ),
        .Q(rxd4b[2]),
        .R(1'b0));
  FDRE \rxd4b_reg[3] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[3]_i_1__0_n_0 ),
        .Q(rxd4b[3]),
        .R(1'b0));
  FDRE \rxd4b_reg[4] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[4]_i_1__0_n_0 ),
        .Q(rxd4b[4]),
        .R(1'b0));
  FDRE \rxd4b_reg[5] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[5]_i_1__0_n_0 ),
        .Q(rxd4b[5]),
        .R(1'b0));
  FDRE \rxd4b_reg[6] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[6]_i_1__0_n_0 ),
        .Q(rxd4b[6]),
        .R(1'b0));
  FDRE \rxd4b_reg[7] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[7]_i_1__0_n_0 ),
        .Q(rxd4b[7]),
        .R(1'b0));
  FDRE \rxd4b_reg[8] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[8]_i_1__0_n_0 ),
        .Q(rxd4b[8]),
        .R(1'b0));
  FDRE \rxd4b_reg[9] 
       (.C(rxClk4m_f_reg_n_0),
        .CE(1'b1),
        .D(\rxd4b[9]_i_1__0_n_0 ),
        .Q(rxd4b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[0]_i_1__0 
       (.I0(rxinHTimeCnt_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxinHTimeCnt[1]_i_1__0 
       (.I0(rxinHTimeCnt_reg[0]),
        .I1(rxinHTimeCnt_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rxinHTimeCnt[2]_i_1__0 
       (.I0(rxinHTimeCnt_reg[2]),
        .I1(rxinHTimeCnt_reg[1]),
        .I2(rxinHTimeCnt_reg[0]),
        .O(p_0_in__1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[3]_i_1__0 
       (.I0(\rxbuf13_reg[0]_0 ),
        .O(\rxinHTimeCnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rxinHTimeCnt[3]_i_2__0 
       (.I0(rxinHTimeCnt_reg[3]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[1]),
        .I3(rxinHTimeCnt_reg[2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxinHTimeCnt[4]_inv_i_1__0 
       (.I0(rxinHTimeCnt_reg[2]),
        .I1(rxinHTimeCnt_reg[1]),
        .I2(rxinHTimeCnt_reg[0]),
        .I3(rxinHTimeCnt_reg[3]),
        .O(p_0_in__1[4]));
  FDRE \rxinHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__1[0]),
        .Q(rxinHTimeCnt_reg[0]),
        .R(\rxinHTimeCnt[3]_i_1__0_n_0 ));
  FDRE \rxinHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__1[1]),
        .Q(rxinHTimeCnt_reg[1]),
        .R(\rxinHTimeCnt[3]_i_1__0_n_0 ));
  FDRE \rxinHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__1[2]),
        .Q(rxinHTimeCnt_reg[2]),
        .R(\rxinHTimeCnt[3]_i_1__0_n_0 ));
  FDRE \rxinHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__1[3]),
        .Q(rxinHTimeCnt_reg[3]),
        .R(\rxinHTimeCnt[3]_i_1__0_n_0 ));
  (* inverted = "yes" *) 
  FDSE \rxinHTimeCnt_reg[4]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__1[4]),
        .Q(sel),
        .S(\rxinHTimeCnt[3]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "RXPROC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXPROC_2
   (p_13_in,
    \rxData2_reg[7]_0 ,
    s1SyncPreDataGate_f16_out,
    Q,
    s1SyncPreDataGate_f_reg,
    s1SyncPreDataGate_f15_out,
    rxClk4m_f_reg_0,
    rxPack_f_reg_inv_0,
    s1RxPackHTimeCnt_reg_4_sp_1,
    E,
    s1SyncRespDelayTimeCnt_reg_14_sp_1,
    O,
    \rxData0_reg[7]_0 ,
    \s1SyncRespDelayTimeCnt_reg[11] ,
    \s1SyncRespDelayTimeCnt_reg[14]_0 ,
    \rxData3_reg[11]_0 ,
    clk160m,
    s1SyncRespDelayTimeCnt_reg,
    \testBuf_reg[0] ,
    SR,
    D,
    s1SyncPreDataGate_f_reg_0,
    s1SyncPreDataGate_f_reg_1,
    hostS2RxPack_w,
    \laCh[7] ,
    \laCh[7]_0 ,
    hdfioA,
    hdfoA,
    s1RxPackHTimeCnt_reg,
    s1SyncRespDelayTimeCnt_reg_0_sp_1,
    s1SyncPreDataGateTimeCnt_reg,
    s1SyncPreDataGateTimeCnt_reg_0_sp_1,
    \s1SyncPreDataGateTimeCnt_reg[0]_0 ,
    s1SyncInhibit_f);
  output p_13_in;
  output \rxData2_reg[7]_0 ;
  output s1SyncPreDataGate_f16_out;
  output [7:0]Q;
  output s1SyncPreDataGate_f_reg;
  output s1SyncPreDataGate_f15_out;
  output rxClk4m_f_reg_0;
  output rxPack_f_reg_inv_0;
  output s1RxPackHTimeCnt_reg_4_sp_1;
  output [0:0]E;
  output s1SyncRespDelayTimeCnt_reg_14_sp_1;
  output [3:0]O;
  output [3:0]\rxData0_reg[7]_0 ;
  output [3:0]\s1SyncRespDelayTimeCnt_reg[11] ;
  output [2:0]\s1SyncRespDelayTimeCnt_reg[14]_0 ;
  output [11:0]\rxData3_reg[11]_0 ;
  input clk160m;
  input [14:0]s1SyncRespDelayTimeCnt_reg;
  input \testBuf_reg[0] ;
  input [0:0]SR;
  input [0:0]D;
  input s1SyncPreDataGate_f_reg_0;
  input s1SyncPreDataGate_f_reg_1;
  input hostS2RxPack_w;
  input [1:0]\laCh[7] ;
  input \laCh[7]_0 ;
  input [1:0]hdfioA;
  input [0:0]hdfoA;
  input [7:0]s1RxPackHTimeCnt_reg;
  input s1SyncRespDelayTimeCnt_reg_0_sp_1;
  input [4:0]s1SyncPreDataGateTimeCnt_reg;
  input s1SyncPreDataGateTimeCnt_reg_0_sp_1;
  input \s1SyncPreDataGateTimeCnt_reg[0]_0 ;
  input s1SyncInhibit_f;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clk160m;
  wire [1:0]hdfioA;
  wire [0:0]hdfoA;
  wire hostS2RxPack_w;
  wire i__carry__0_i_1__10_n_0;
  wire i__carry__0_i_1__11_n_0;
  wire i__carry__0_i_1__12_n_0;
  wire i__carry__0_i_1__13_n_0;
  wire i__carry__0_i_1__9_n_0;
  wire i__carry__0_i_2__10_n_0;
  wire i__carry__0_i_2__11_n_0;
  wire i__carry__0_i_2__12_n_0;
  wire i__carry__0_i_2__13_n_0;
  wire i__carry__0_i_2__9_n_0;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_2__12_n_0;
  wire i__carry_i_2__13_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_4__10_n_0;
  wire i__carry_i_4__11_n_0;
  wire i__carry_i_4__12_n_0;
  wire i__carry_i_4__13_n_0;
  wire i__carry_i_4__9_n_0;
  wire [1:0]\laCh[7] ;
  wire \laCh[7]_0 ;
  wire p_0_in0;
  wire [4:0]p_0_in__4;
  wire p_13_in;
  wire [15:0]p_14_out;
  wire [5:0]rx4mTimeCnt;
  wire \rx4mTimeCnt[0]_i_1__1_n_0 ;
  wire \rx4mTimeCnt[0]_i_2__1_n_0 ;
  wire \rx4mTimeCnt[0]_i_3_n_0 ;
  wire \rx4mTimeCnt[0]_i_4_n_0 ;
  wire \rx4mTimeCnt[1]_i_1__1_n_0 ;
  wire \rx4mTimeCnt[1]_i_2_n_0 ;
  wire \rx4mTimeCnt[2]_i_1__2_n_0 ;
  wire \rx4mTimeCnt[2]_i_2_n_0 ;
  wire \rx4mTimeCnt[3]_i_1__1_n_0 ;
  wire \rx4mTimeCnt[3]_i_2__1_n_0 ;
  wire \rx4mTimeCnt[3]_i_3__1_n_0 ;
  wire \rx4mTimeCnt[4]_i_1__2_n_0 ;
  wire \rx4mTimeCnt[4]_i_2__1_n_0 ;
  wire \rx4mTimeCnt[4]_i_3_n_0 ;
  wire \rx4mTimeCnt[4]_i_4_n_0 ;
  wire \rx4mTimeCnt[5]_i_1__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_2__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_3__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_4__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_5__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_6__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_7__2_n_0 ;
  wire \rx4mTimeCnt[5]_i_8_n_0 ;
  wire rxClk4m_f_i_1__2_n_0;
  wire rxClk4m_f_reg_0;
  wire rxClkHTime1;
  wire rxClkHTime10_out;
  wire rxClkHTime11_out;
  wire rxClkHTime12_out;
  wire rxClkHTime13_out;
  wire \rxClkHTime1_inferred__0/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__1/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__2/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__3/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__4/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_3 ;
  wire \rxClkHTime[0]_i_1__2_n_0 ;
  wire \rxClkHTime[1]_i_1__2_n_0 ;
  wire \rxClkHTime[2]_i_1__2_n_0 ;
  wire \rxClkHTime[3]_i_1__2_n_0 ;
  wire \rxClkHTime[3]_i_2__0_n_0 ;
  wire \rxClkHTime[4]_i_1__2_n_0 ;
  wire \rxClkHTime[4]_i_2__2_n_0 ;
  wire \rxClkHTime[4]_i_3__2_n_0 ;
  wire \rxClkHTime[4]_i_4__0_n_0 ;
  wire \rxClkHTime[5]_i_1__2_n_0 ;
  wire \rxClkHTime[5]_i_2__2_n_0 ;
  wire \rxClkHTime[5]_i_3__2_n_0 ;
  wire \rxClkHTime[5]_i_4__2_n_0 ;
  wire \rxClkHTime[5]_i_5__2_n_0 ;
  wire \rxClkHTime[5]_i_6__2_n_0 ;
  wire \rxClkHTime[5]_i_7__1_n_0 ;
  wire \rxClkHTime[5]_i_8__0_n_0 ;
  wire \rxClkHTime[5]_i_9__0_n_0 ;
  wire \rxClkHTime[7]_i_1__2_n_0 ;
  wire \rxClkHTime_reg_n_0_[0] ;
  wire \rxClkHTime_reg_n_0_[1] ;
  wire \rxClkHTime_reg_n_0_[2] ;
  wire \rxClkHTime_reg_n_0_[3] ;
  wire \rxClkHTime_reg_n_0_[4] ;
  wire \rxClkHTime_reg_n_0_[5] ;
  wire \rxClkHTime_reg_n_0_[7] ;
  wire rxData0;
  wire \rxData0[7]_i_2_n_0 ;
  wire \rxData0[7]_i_3_n_0 ;
  wire [3:0]\rxData0_reg[7]_0 ;
  wire \rxData2_reg[7]_0 ;
  wire [11:0]\rxData3_reg[11]_0 ;
  wire [15:0]rxHead;
  wire [9:1]rxPackTime0;
  wire rxPackTime2_carry__0_i_1__1_n_0;
  wire rxPackTime2_carry__0_i_2__1_n_0;
  wire rxPackTime2_carry__0_n_2;
  wire rxPackTime2_carry__0_n_3;
  wire rxPackTime2_carry_i_1__1_n_0;
  wire rxPackTime2_carry_i_2__1_n_0;
  wire rxPackTime2_carry_i_3__1_n_0;
  wire rxPackTime2_carry_i_4__1_n_0;
  wire rxPackTime2_carry_n_0;
  wire rxPackTime2_carry_n_1;
  wire rxPackTime2_carry_n_2;
  wire rxPackTime2_carry_n_3;
  wire \rxPackTime[0]_i_1__2_n_0 ;
  wire \rxPackTime[9]_i_1__2_n_0 ;
  wire \rxPackTime[9]_i_2__2_n_0 ;
  wire \rxPackTime[9]_i_4_n_0 ;
  wire \rxPackTime[9]_i_5_n_0 ;
  wire [9:0]rxPackTime_reg;
  wire rxPack_f_inv_i_1__0_n_0;
  wire rxPack_f_inv_i_2__0_n_0;
  wire rxPack_f_reg_inv_0;
  wire [13:1]rxbuf10;
  wire [15:15]rxbuf10__0;
  wire [13:1]rxbuf11;
  wire [15:15]rxbuf11__0;
  wire [13:1]rxbuf12;
  wire [15:15]rxbuf12__0;
  wire [13:0]rxbuf13;
  wire \rxbuf4_reg_n_0_[11] ;
  wire \rxbuf4_reg_n_0_[13] ;
  wire \rxbuf4_reg_n_0_[15] ;
  wire \rxbuf4_reg_n_0_[1] ;
  wire \rxbuf4_reg_n_0_[3] ;
  wire \rxbuf4_reg_n_0_[5] ;
  wire \rxbuf4_reg_n_0_[7] ;
  wire \rxbuf4_reg_n_0_[9] ;
  wire \rxbuf5_reg_n_0_[11] ;
  wire \rxbuf5_reg_n_0_[13] ;
  wire \rxbuf5_reg_n_0_[15] ;
  wire \rxbuf5_reg_n_0_[1] ;
  wire \rxbuf5_reg_n_0_[3] ;
  wire \rxbuf5_reg_n_0_[5] ;
  wire \rxbuf5_reg_n_0_[7] ;
  wire \rxbuf5_reg_n_0_[9] ;
  wire [13:1]rxbuf6;
  wire [15:15]rxbuf6__0;
  wire [13:1]rxbuf7;
  wire [15:15]rxbuf7__0;
  wire [13:1]rxbuf8;
  wire [15:15]rxbuf8__0;
  wire [13:1]rxbuf9;
  wire [15:15]rxbuf9__0;
  wire [15:0]rxchk;
  wire rxchk0_carry__0_i_10__1_n_0;
  wire rxchk0_carry__0_i_11__1_n_0;
  wire rxchk0_carry__0_i_12__1_n_0;
  wire rxchk0_carry__0_i_1__1_n_0;
  wire rxchk0_carry__0_i_2__1_n_0;
  wire rxchk0_carry__0_i_3__1_n_0;
  wire rxchk0_carry__0_i_4__1_n_0;
  wire rxchk0_carry__0_i_5__1_n_0;
  wire rxchk0_carry__0_i_6__1_n_0;
  wire rxchk0_carry__0_i_7__1_n_0;
  wire rxchk0_carry__0_i_8__1_n_0;
  wire rxchk0_carry__0_i_9__1_n_0;
  wire rxchk0_carry__0_n_0;
  wire rxchk0_carry__0_n_1;
  wire rxchk0_carry__0_n_2;
  wire rxchk0_carry__0_n_3;
  wire rxchk0_carry__1_i_10__1_n_0;
  wire rxchk0_carry__1_i_11__1_n_0;
  wire rxchk0_carry__1_i_12__1_n_0;
  wire rxchk0_carry__1_i_1__1_n_0;
  wire rxchk0_carry__1_i_2__1_n_0;
  wire rxchk0_carry__1_i_3__1_n_0;
  wire rxchk0_carry__1_i_4__1_n_0;
  wire rxchk0_carry__1_i_5__1_n_0;
  wire rxchk0_carry__1_i_6__1_n_0;
  wire rxchk0_carry__1_i_7__1_n_0;
  wire rxchk0_carry__1_i_8__1_n_0;
  wire rxchk0_carry__1_i_9__1_n_0;
  wire rxchk0_carry__1_n_0;
  wire rxchk0_carry__1_n_1;
  wire rxchk0_carry__1_n_2;
  wire rxchk0_carry__1_n_3;
  wire rxchk0_carry__2_i_10__1_n_0;
  wire rxchk0_carry__2_i_11__1_n_0;
  wire rxchk0_carry__2_i_12__1_n_0;
  wire rxchk0_carry__2_i_1__1_n_0;
  wire rxchk0_carry__2_i_2__1_n_0;
  wire rxchk0_carry__2_i_3__1_n_0;
  wire rxchk0_carry__2_i_4__1_n_0;
  wire rxchk0_carry__2_i_5__1_n_0;
  wire rxchk0_carry__2_i_6__1_n_0;
  wire rxchk0_carry__2_i_7__1_n_0;
  wire rxchk0_carry__2_i_8__1_n_0;
  wire rxchk0_carry__2_i_9__1_n_0;
  wire rxchk0_carry__2_n_1;
  wire rxchk0_carry__2_n_2;
  wire rxchk0_carry__2_n_3;
  wire rxchk0_carry_i_10__1_n_0;
  wire rxchk0_carry_i_11__1_n_0;
  wire rxchk0_carry_i_12__1_n_0;
  wire rxchk0_carry_i_13__1_n_0;
  wire rxchk0_carry_i_14__1_n_0;
  wire rxchk0_carry_i_15__1_n_0;
  wire rxchk0_carry_i_1__1_n_0;
  wire rxchk0_carry_i_2__1_n_0;
  wire rxchk0_carry_i_3__1_n_0;
  wire rxchk0_carry_i_4__1_n_0;
  wire rxchk0_carry_i_5__1_n_0;
  wire rxchk0_carry_i_6__1_n_0;
  wire rxchk0_carry_i_7__1_n_0;
  wire rxchk0_carry_i_8__1_n_0;
  wire rxchk0_carry_i_9__1_n_0;
  wire rxchk0_carry_n_0;
  wire rxchk0_carry_n_1;
  wire rxchk0_carry_n_2;
  wire rxchk0_carry_n_3;
  wire [15:0]rxchk0_in;
  wire \rxchk[15]_i_1__2_n_0 ;
  wire \rxchk[15]_i_2__1_n_0 ;
  wire [15:0]rxd0;
  wire [15:0]rxd0b;
  wire [15:0]rxd1;
  wire [15:0]rxd1b;
  wire \rxd1b[0]_i_1__2_n_0 ;
  wire \rxd1b[10]_i_1__2_n_0 ;
  wire \rxd1b[11]_i_1__2_n_0 ;
  wire \rxd1b[12]_i_1__2_n_0 ;
  wire \rxd1b[13]_i_1__2_n_0 ;
  wire \rxd1b[14]_i_1__2_n_0 ;
  wire \rxd1b[15]_i_1__2_n_0 ;
  wire \rxd1b[1]_i_1__2_n_0 ;
  wire \rxd1b[2]_i_1__2_n_0 ;
  wire \rxd1b[3]_i_1__2_n_0 ;
  wire \rxd1b[4]_i_1__2_n_0 ;
  wire \rxd1b[5]_i_1__2_n_0 ;
  wire \rxd1b[6]_i_1__2_n_0 ;
  wire \rxd1b[7]_i_1__2_n_0 ;
  wire \rxd1b[8]_i_1__2_n_0 ;
  wire \rxd1b[9]_i_1__2_n_0 ;
  wire [15:0]rxd2;
  wire [15:0]rxd2b;
  wire \rxd2b[0]_i_1__2_n_0 ;
  wire \rxd2b[10]_i_1__2_n_0 ;
  wire \rxd2b[11]_i_1__2_n_0 ;
  wire \rxd2b[12]_i_1__2_n_0 ;
  wire \rxd2b[13]_i_1__2_n_0 ;
  wire \rxd2b[14]_i_1__2_n_0 ;
  wire \rxd2b[15]_i_1__2_n_0 ;
  wire \rxd2b[1]_i_1__2_n_0 ;
  wire \rxd2b[2]_i_1__2_n_0 ;
  wire \rxd2b[3]_i_1__2_n_0 ;
  wire \rxd2b[4]_i_1__2_n_0 ;
  wire \rxd2b[5]_i_1__2_n_0 ;
  wire \rxd2b[6]_i_1__2_n_0 ;
  wire \rxd2b[7]_i_1__2_n_0 ;
  wire \rxd2b[8]_i_1__2_n_0 ;
  wire \rxd2b[9]_i_1__2_n_0 ;
  wire [15:0]rxd3;
  wire [15:0]rxd3b;
  wire \rxd3b[0]_i_1__2_n_0 ;
  wire \rxd3b[10]_i_1__2_n_0 ;
  wire \rxd3b[11]_i_1__2_n_0 ;
  wire \rxd3b[12]_i_1__2_n_0 ;
  wire \rxd3b[13]_i_1__2_n_0 ;
  wire \rxd3b[14]_i_1__2_n_0 ;
  wire \rxd3b[15]_i_1__2_n_0 ;
  wire \rxd3b[1]_i_1__2_n_0 ;
  wire \rxd3b[2]_i_1__2_n_0 ;
  wire \rxd3b[3]_i_1__2_n_0 ;
  wire \rxd3b[4]_i_1__2_n_0 ;
  wire \rxd3b[5]_i_1__2_n_0 ;
  wire \rxd3b[6]_i_1__2_n_0 ;
  wire \rxd3b[7]_i_1__2_n_0 ;
  wire \rxd3b[8]_i_1__2_n_0 ;
  wire \rxd3b[9]_i_1__2_n_0 ;
  wire [15:0]rxd4;
  wire [15:0]rxd4b;
  wire \rxd4b[0]_i_1__2_n_0 ;
  wire \rxd4b[10]_i_1__2_n_0 ;
  wire \rxd4b[11]_i_1__2_n_0 ;
  wire \rxd4b[12]_i_1__2_n_0 ;
  wire \rxd4b[13]_i_1__2_n_0 ;
  wire \rxd4b[14]_i_1__2_n_0 ;
  wire \rxd4b[15]_i_1__2_n_0 ;
  wire \rxd4b[1]_i_1__2_n_0 ;
  wire \rxd4b[2]_i_1__2_n_0 ;
  wire \rxd4b[3]_i_1__2_n_0 ;
  wire \rxd4b[4]_i_1__2_n_0 ;
  wire \rxd4b[5]_i_1__2_n_0 ;
  wire \rxd4b[6]_i_1__2_n_0 ;
  wire \rxd4b[7]_i_1__2_n_0 ;
  wire \rxd4b[8]_i_1__2_n_0 ;
  wire \rxd4b[9]_i_1__2_n_0 ;
  wire [3:0]rxinHTimeCnt_reg;
  wire s1RxClk4m_w;
  wire [7:0]s1RxData0_wb;
  wire [7:0]s1RxPackHTimeCnt_reg;
  wire s1RxPackHTimeCnt_reg_4_sn_1;
  wire s1SyncInhibit_f;
  wire s1SyncInhibit_f_i_2_n_0;
  wire \s1SyncPreDataGateTimeCnt[0]_i_5_n_0 ;
  wire [4:0]s1SyncPreDataGateTimeCnt_reg;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_0 ;
  wire s1SyncPreDataGateTimeCnt_reg_0_sn_1;
  wire s1SyncPreDataGate_f15_out;
  wire s1SyncPreDataGate_f16_out;
  wire s1SyncPreDataGate_f_i_3_n_0;
  wire s1SyncPreDataGate_f_reg;
  wire s1SyncPreDataGate_f_reg_0;
  wire s1SyncPreDataGate_f_reg_1;
  wire \s1SyncRespDelayTimeCnt[0]_i_4_n_0 ;
  wire \s1SyncRespDelayTimeCnt[0]_i_5_n_0 ;
  wire \s1SyncRespDelayTimeCnt[0]_i_6_n_0 ;
  wire \s1SyncRespDelayTimeCnt[0]_i_7_n_0 ;
  wire \s1SyncRespDelayTimeCnt[0]_i_8_n_0 ;
  wire \s1SyncRespDelayTimeCnt[12]_i_2_n_0 ;
  wire \s1SyncRespDelayTimeCnt[12]_i_3_n_0 ;
  wire \s1SyncRespDelayTimeCnt[12]_i_4_n_0 ;
  wire \s1SyncRespDelayTimeCnt[4]_i_2_n_0 ;
  wire \s1SyncRespDelayTimeCnt[4]_i_3_n_0 ;
  wire \s1SyncRespDelayTimeCnt[4]_i_4_n_0 ;
  wire \s1SyncRespDelayTimeCnt[4]_i_5_n_0 ;
  wire \s1SyncRespDelayTimeCnt[8]_i_2_n_0 ;
  wire \s1SyncRespDelayTimeCnt[8]_i_3_n_0 ;
  wire \s1SyncRespDelayTimeCnt[8]_i_4_n_0 ;
  wire \s1SyncRespDelayTimeCnt[8]_i_5_n_0 ;
  wire [14:0]s1SyncRespDelayTimeCnt_reg;
  wire \s1SyncRespDelayTimeCnt_reg[0]_i_2_n_0 ;
  wire \s1SyncRespDelayTimeCnt_reg[0]_i_2_n_1 ;
  wire \s1SyncRespDelayTimeCnt_reg[0]_i_2_n_2 ;
  wire \s1SyncRespDelayTimeCnt_reg[0]_i_2_n_3 ;
  wire [3:0]\s1SyncRespDelayTimeCnt_reg[11] ;
  wire \s1SyncRespDelayTimeCnt_reg[12]_i_1_n_2 ;
  wire \s1SyncRespDelayTimeCnt_reg[12]_i_1_n_3 ;
  wire [2:0]\s1SyncRespDelayTimeCnt_reg[14]_0 ;
  wire \s1SyncRespDelayTimeCnt_reg[4]_i_1_n_0 ;
  wire \s1SyncRespDelayTimeCnt_reg[4]_i_1_n_1 ;
  wire \s1SyncRespDelayTimeCnt_reg[4]_i_1_n_2 ;
  wire \s1SyncRespDelayTimeCnt_reg[4]_i_1_n_3 ;
  wire \s1SyncRespDelayTimeCnt_reg[8]_i_1_n_0 ;
  wire \s1SyncRespDelayTimeCnt_reg[8]_i_1_n_1 ;
  wire \s1SyncRespDelayTimeCnt_reg[8]_i_1_n_2 ;
  wire \s1SyncRespDelayTimeCnt_reg[8]_i_1_n_3 ;
  wire s1SyncRespDelayTimeCnt_reg_0_sn_1;
  wire s1SyncRespDelayTimeCnt_reg_14_sn_1;
  wire sel;
  wire \testBuf_reg[0] ;
  wire [3:0]\NLW_rxClkHTime1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_rxPackTime2_carry_O_UNCONNECTED;
  wire [3:2]NLW_rxPackTime2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rxPackTime2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_rxchk0_carry__2_CO_UNCONNECTED;
  wire [3:2]\NLW_s1SyncRespDelayTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1SyncRespDelayTimeCnt_reg[12]_i_1_O_UNCONNECTED ;

  assign s1RxPackHTimeCnt_reg_4_sp_1 = s1RxPackHTimeCnt_reg_4_sn_1;
  assign s1SyncPreDataGateTimeCnt_reg_0_sn_1 = s1SyncPreDataGateTimeCnt_reg_0_sp_1;
  assign s1SyncRespDelayTimeCnt_reg_0_sn_1 = s1SyncRespDelayTimeCnt_reg_0_sp_1;
  assign s1SyncRespDelayTimeCnt_reg_14_sp_1 = s1SyncRespDelayTimeCnt_reg_14_sn_1;
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__10
       (.I0(rxd1b[15]),
        .I1(rxd1[15]),
        .O(i__carry__0_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__11
       (.I0(rxd2b[15]),
        .I1(rxd2[15]),
        .O(i__carry__0_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__12
       (.I0(rxd3b[15]),
        .I1(rxd3[15]),
        .O(i__carry__0_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__13
       (.I0(rxd4b[15]),
        .I1(rxd4[15]),
        .O(i__carry__0_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__9
       (.I0(rxd0b[15]),
        .I1(rxd0[15]),
        .O(i__carry__0_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__10
       (.I0(rxd1b[14]),
        .I1(rxd1[14]),
        .I2(rxd1b[13]),
        .I3(rxd1[13]),
        .I4(rxd1[12]),
        .I5(rxd1b[12]),
        .O(i__carry__0_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__11
       (.I0(rxd2b[14]),
        .I1(rxd2[14]),
        .I2(rxd2b[13]),
        .I3(rxd2[13]),
        .I4(rxd2[12]),
        .I5(rxd2b[12]),
        .O(i__carry__0_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__12
       (.I0(rxd3b[14]),
        .I1(rxd3[14]),
        .I2(rxd3b[13]),
        .I3(rxd3[13]),
        .I4(rxd3[12]),
        .I5(rxd3b[12]),
        .O(i__carry__0_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__13
       (.I0(rxd4b[14]),
        .I1(rxd4[14]),
        .I2(rxd4b[13]),
        .I3(rxd4[13]),
        .I4(rxd4[12]),
        .I5(rxd4b[12]),
        .O(i__carry__0_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__9
       (.I0(rxd0b[14]),
        .I1(rxd0[14]),
        .I2(rxd0b[13]),
        .I3(rxd0[13]),
        .I4(rxd0[12]),
        .I5(rxd0b[12]),
        .O(i__carry__0_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__10
       (.I0(rxd1b[11]),
        .I1(rxd1[11]),
        .I2(rxd1b[10]),
        .I3(rxd1[10]),
        .I4(rxd1[9]),
        .I5(rxd1b[9]),
        .O(i__carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__11
       (.I0(rxd2b[11]),
        .I1(rxd2[11]),
        .I2(rxd2b[10]),
        .I3(rxd2[10]),
        .I4(rxd2[9]),
        .I5(rxd2b[9]),
        .O(i__carry_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__12
       (.I0(rxd3b[11]),
        .I1(rxd3[11]),
        .I2(rxd3b[10]),
        .I3(rxd3[10]),
        .I4(rxd3[9]),
        .I5(rxd3b[9]),
        .O(i__carry_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__13
       (.I0(rxd4b[11]),
        .I1(rxd4[11]),
        .I2(rxd4b[10]),
        .I3(rxd4[10]),
        .I4(rxd4[9]),
        .I5(rxd4b[9]),
        .O(i__carry_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__9
       (.I0(rxd0b[11]),
        .I1(rxd0[11]),
        .I2(rxd0b[10]),
        .I3(rxd0[10]),
        .I4(rxd0[9]),
        .I5(rxd0b[9]),
        .O(i__carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__10
       (.I0(rxd1b[8]),
        .I1(rxd1[8]),
        .I2(rxd1b[7]),
        .I3(rxd1[7]),
        .I4(rxd1[6]),
        .I5(rxd1b[6]),
        .O(i__carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__11
       (.I0(rxd2b[8]),
        .I1(rxd2[8]),
        .I2(rxd2b[7]),
        .I3(rxd2[7]),
        .I4(rxd2[6]),
        .I5(rxd2b[6]),
        .O(i__carry_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__12
       (.I0(rxd3b[8]),
        .I1(rxd3[8]),
        .I2(rxd3b[7]),
        .I3(rxd3[7]),
        .I4(rxd3[6]),
        .I5(rxd3b[6]),
        .O(i__carry_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__13
       (.I0(rxd4b[8]),
        .I1(rxd4[8]),
        .I2(rxd4b[7]),
        .I3(rxd4[7]),
        .I4(rxd4[6]),
        .I5(rxd4b[6]),
        .O(i__carry_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__9
       (.I0(rxd0b[8]),
        .I1(rxd0[8]),
        .I2(rxd0b[7]),
        .I3(rxd0[7]),
        .I4(rxd0[6]),
        .I5(rxd0b[6]),
        .O(i__carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__10
       (.I0(rxd1b[5]),
        .I1(rxd1[5]),
        .I2(rxd1b[4]),
        .I3(rxd1[4]),
        .I4(rxd1[3]),
        .I5(rxd1b[3]),
        .O(i__carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__11
       (.I0(rxd2b[5]),
        .I1(rxd2[5]),
        .I2(rxd2b[4]),
        .I3(rxd2[4]),
        .I4(rxd2[3]),
        .I5(rxd2b[3]),
        .O(i__carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__12
       (.I0(rxd3b[5]),
        .I1(rxd3[5]),
        .I2(rxd3b[4]),
        .I3(rxd3[4]),
        .I4(rxd3[3]),
        .I5(rxd3b[3]),
        .O(i__carry_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__13
       (.I0(rxd4b[5]),
        .I1(rxd4[5]),
        .I2(rxd4b[4]),
        .I3(rxd4[4]),
        .I4(rxd4[3]),
        .I5(rxd4b[3]),
        .O(i__carry_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__9
       (.I0(rxd0b[5]),
        .I1(rxd0[5]),
        .I2(rxd0b[4]),
        .I3(rxd0[4]),
        .I4(rxd0[3]),
        .I5(rxd0b[3]),
        .O(i__carry_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__10
       (.I0(rxd1b[2]),
        .I1(rxd1[2]),
        .I2(rxd1b[1]),
        .I3(rxd1[1]),
        .I4(rxd1[0]),
        .I5(rxd1b[0]),
        .O(i__carry_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__11
       (.I0(rxd2b[2]),
        .I1(rxd2[2]),
        .I2(rxd2b[1]),
        .I3(rxd2[1]),
        .I4(rxd2[0]),
        .I5(rxd2b[0]),
        .O(i__carry_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__12
       (.I0(rxd3b[2]),
        .I1(rxd3[2]),
        .I2(rxd3b[1]),
        .I3(rxd3[1]),
        .I4(rxd3[0]),
        .I5(rxd3b[0]),
        .O(i__carry_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__13
       (.I0(rxd4b[2]),
        .I1(rxd4[2]),
        .I2(rxd4b[1]),
        .I3(rxd4[1]),
        .I4(rxd4[0]),
        .I5(rxd4b[0]),
        .O(i__carry_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__9
       (.I0(rxd0b[2]),
        .I1(rxd0[2]),
        .I2(rxd0b[1]),
        .I3(rxd0[1]),
        .I4(rxd0[0]),
        .I5(rxd0b[0]),
        .O(i__carry_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \laCh[5]_INST_0_i_6 
       (.I0(p_13_in),
        .I1(hdfioA[1]),
        .I2(\laCh[7] [1]),
        .I3(hdfioA[0]),
        .I4(\laCh[7] [0]),
        .I5(hdfoA),
        .O(rxPack_f_reg_inv_0));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \laCh[7]_INST_0_i_4 
       (.I0(s1RxClk4m_w),
        .I1(hostS2RxPack_w),
        .I2(\laCh[7] [1]),
        .I3(\laCh[7]_0 ),
        .I4(\laCh[7] [0]),
        .I5(s1SyncPreDataGate_f_reg_0),
        .O(rxClk4m_f_reg_0));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA000C)) 
    \rx4mTimeCnt[0]_i_1__1 
       (.I0(\rx4mTimeCnt[5]_i_7__2_n_0 ),
        .I1(\rx4mTimeCnt[0]_i_2__1_n_0 ),
        .I2(\rx4mTimeCnt[0]_i_3_n_0 ),
        .I3(\rx4mTimeCnt[0]_i_4_n_0 ),
        .I4(rx4mTimeCnt[0]),
        .I5(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .O(\rx4mTimeCnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rx4mTimeCnt[0]_i_2__1 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[2]),
        .I2(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rx4mTimeCnt[0]_i_3 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \rx4mTimeCnt[0]_i_4 
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[1]),
        .I3(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAFEA)) 
    \rx4mTimeCnt[1]_i_1__1 
       (.I0(\rx4mTimeCnt[1]_i_2_n_0 ),
        .I1(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .I2(rx4mTimeCnt[1]),
        .I3(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \rx4mTimeCnt[1]_i_2 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[2]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[4]),
        .I4(rx4mTimeCnt[3]),
        .I5(\rx4mTimeCnt[5]_i_7__2_n_0 ),
        .O(\rx4mTimeCnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66606060EC606060)) 
    \rx4mTimeCnt[2]_i_1__2 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[2]),
        .I2(\rx4mTimeCnt[5]_i_7__2_n_0 ),
        .I3(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .I4(\rx4mTimeCnt[2]_i_2_n_0 ),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \rx4mTimeCnt[2]_i_2 
       (.I0(rx4mTimeCnt[0]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[4]),
        .I3(rx4mTimeCnt[1]),
        .I4(rx4mTimeCnt[2]),
        .I5(rx4mTimeCnt[5]),
        .O(\rx4mTimeCnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888F888F8888888)) 
    \rx4mTimeCnt[3]_i_1__1 
       (.I0(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .I1(\rx4mTimeCnt[3]_i_2__1_n_0 ),
        .I2(\rx4mTimeCnt[5]_i_7__2_n_0 ),
        .I3(\rx4mTimeCnt[4]_i_3_n_0 ),
        .I4(rx4mTimeCnt[3]),
        .I5(\rx4mTimeCnt[3]_i_3__1_n_0 ),
        .O(\rx4mTimeCnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0DF0F0F0F0F0F0F0)) 
    \rx4mTimeCnt[3]_i_2__1 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[4]),
        .I2(rx4mTimeCnt[3]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rx4mTimeCnt[3]_i_3__1 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[2]),
        .O(\rx4mTimeCnt[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8888F888F8888888)) 
    \rx4mTimeCnt[4]_i_1__2 
       (.I0(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .I1(\rx4mTimeCnt[4]_i_2__1_n_0 ),
        .I2(\rx4mTimeCnt[5]_i_7__2_n_0 ),
        .I3(\rx4mTimeCnt[4]_i_3_n_0 ),
        .I4(rx4mTimeCnt[4]),
        .I5(\rx4mTimeCnt[4]_i_4_n_0 ),
        .O(\rx4mTimeCnt[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rx4mTimeCnt[4]_i_2__1 
       (.I0(rx4mTimeCnt[4]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[1]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F7E)) 
    \rx4mTimeCnt[4]_i_3 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[2]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[0]),
        .I4(rx4mTimeCnt[4]),
        .I5(rx4mTimeCnt[3]),
        .O(\rx4mTimeCnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rx4mTimeCnt[4]_i_4 
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[1]),
        .I2(rx4mTimeCnt[3]),
        .O(\rx4mTimeCnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \rx4mTimeCnt[5]_i_1__2 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[4]),
        .I2(rx4mTimeCnt[5]),
        .I3(\rx4mTimeCnt[5]_i_3__2_n_0 ),
        .I4(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .I5(\rx4mTimeCnt[5]_i_5__2_n_0 ),
        .O(\rx4mTimeCnt[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rx4mTimeCnt[5]_i_2__2 
       (.I0(\rx4mTimeCnt[5]_i_4__2_n_0 ),
        .I1(\rx4mTimeCnt[5]_i_6__2_n_0 ),
        .I2(\rx4mTimeCnt[5]_i_7__2_n_0 ),
        .I3(\rx4mTimeCnt[5]_i_8_n_0 ),
        .O(\rx4mTimeCnt[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \rx4mTimeCnt[5]_i_3__2 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \rx4mTimeCnt[5]_i_4__2 
       (.I0(sel),
        .I1(rxinHTimeCnt_reg[3]),
        .I2(rxinHTimeCnt_reg[2]),
        .I3(rxinHTimeCnt_reg[1]),
        .I4(rxinHTimeCnt_reg[0]),
        .I5(SR),
        .O(\rx4mTimeCnt[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C0C0C1)) 
    \rx4mTimeCnt[5]_i_5__2 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[4]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[5]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[5]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h6A8AAAAAAAAAAAAA)) 
    \rx4mTimeCnt[5]_i_6__2 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[4]),
        .I2(rx4mTimeCnt[0]),
        .I3(rx4mTimeCnt[3]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[2]),
        .O(\rx4mTimeCnt[5]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \rx4mTimeCnt[5]_i_7__2 
       (.I0(sel),
        .I1(rxinHTimeCnt_reg[3]),
        .I2(rxinHTimeCnt_reg[2]),
        .I3(rxinHTimeCnt_reg[1]),
        .I4(rxinHTimeCnt_reg[0]),
        .I5(D),
        .O(\rx4mTimeCnt[5]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h6AAA8AAA)) 
    \rx4mTimeCnt[5]_i_8 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[1]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[5]_i_8_n_0 ));
  FDRE \rx4mTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__2_n_0 ),
        .D(\rx4mTimeCnt[0]_i_1__1_n_0 ),
        .Q(rx4mTimeCnt[0]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__2_n_0 ),
        .D(\rx4mTimeCnt[1]_i_1__1_n_0 ),
        .Q(rx4mTimeCnt[1]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__2_n_0 ),
        .D(\rx4mTimeCnt[2]_i_1__2_n_0 ),
        .Q(rx4mTimeCnt[2]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__2_n_0 ),
        .D(\rx4mTimeCnt[3]_i_1__1_n_0 ),
        .Q(rx4mTimeCnt[3]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__2_n_0 ),
        .D(\rx4mTimeCnt[4]_i_1__2_n_0 ),
        .Q(rx4mTimeCnt[4]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1__2_n_0 ),
        .D(\rx4mTimeCnt[5]_i_2__2_n_0 ),
        .Q(rx4mTimeCnt[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0F10)) 
    rxClk4m_f_i_1__2
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[2]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[4]),
        .O(rxClk4m_f_i_1__2_n_0));
  FDRE rxClk4m_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxClk4m_f_i_1__2_n_0),
        .Q(s1RxClk4m_w),
        .R(1'b0));
  CARRY4 \rxClkHTime1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__0/i__carry_n_0 ,\rxClkHTime1_inferred__0/i__carry_n_1 ,\rxClkHTime1_inferred__0/i__carry_n_2 ,\rxClkHTime1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__9_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__9_n_0}));
  CARRY4 \rxClkHTime1_inferred__0/i__carry__0 
       (.CI(\rxClkHTime1_inferred__0/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime1,\rxClkHTime1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__9_n_0,i__carry__0_i_2__9_n_0}));
  CARRY4 \rxClkHTime1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__1/i__carry_n_0 ,\rxClkHTime1_inferred__1/i__carry_n_1 ,\rxClkHTime1_inferred__1/i__carry_n_2 ,\rxClkHTime1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__10_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__10_n_0}));
  CARRY4 \rxClkHTime1_inferred__1/i__carry__0 
       (.CI(\rxClkHTime1_inferred__1/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__1/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime10_out,\rxClkHTime1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__10_n_0,i__carry__0_i_2__10_n_0}));
  CARRY4 \rxClkHTime1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__2/i__carry_n_0 ,\rxClkHTime1_inferred__2/i__carry_n_1 ,\rxClkHTime1_inferred__2/i__carry_n_2 ,\rxClkHTime1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__11_n_0,i__carry_i_2__11_n_0,i__carry_i_3__11_n_0,i__carry_i_4__11_n_0}));
  CARRY4 \rxClkHTime1_inferred__2/i__carry__0 
       (.CI(\rxClkHTime1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__2/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime11_out,\rxClkHTime1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__11_n_0,i__carry__0_i_2__11_n_0}));
  CARRY4 \rxClkHTime1_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__3/i__carry_n_0 ,\rxClkHTime1_inferred__3/i__carry_n_1 ,\rxClkHTime1_inferred__3/i__carry_n_2 ,\rxClkHTime1_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__12_n_0,i__carry_i_2__12_n_0,i__carry_i_3__12_n_0,i__carry_i_4__12_n_0}));
  CARRY4 \rxClkHTime1_inferred__3/i__carry__0 
       (.CI(\rxClkHTime1_inferred__3/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__3/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime12_out,\rxClkHTime1_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__12_n_0,i__carry__0_i_2__12_n_0}));
  CARRY4 \rxClkHTime1_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__4/i__carry_n_0 ,\rxClkHTime1_inferred__4/i__carry_n_1 ,\rxClkHTime1_inferred__4/i__carry_n_2 ,\rxClkHTime1_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__13_n_0,i__carry_i_2__13_n_0,i__carry_i_3__13_n_0,i__carry_i_4__13_n_0}));
  CARRY4 \rxClkHTime1_inferred__4/i__carry__0 
       (.CI(\rxClkHTime1_inferred__4/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__4/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime13_out,\rxClkHTime1_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__13_n_0,i__carry__0_i_2__13_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    \rxClkHTime[0]_i_1__2 
       (.I0(s1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h2800)) 
    \rxClkHTime[1]_i_1__2 
       (.I0(s1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime[4]_i_4__0_n_0 ),
        .O(\rxClkHTime[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h2A800000)) 
    \rxClkHTime[2]_i_1__2 
       (.I0(s1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime[4]_i_4__0_n_0 ),
        .O(\rxClkHTime[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rxClkHTime[3]_i_1__2 
       (.I0(\rxClkHTime[3]_i_2__0_n_0 ),
        .I1(\rxClkHTime[5]_i_2__2_n_0 ),
        .I2(\rxClkHTime[4]_i_1__2_n_0 ),
        .I3(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxClkHTime[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \rxClkHTime[3]_i_2__0 
       (.I0(\rxClkHTime_reg_n_0_[3] ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(s1RxClk4m_w),
        .O(\rxClkHTime[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555755575557555F)) 
    \rxClkHTime[4]_i_1__2 
       (.I0(s1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[4] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .I3(\rxClkHTime_reg_n_0_[7] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxClkHTime[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rxClkHTime[4]_i_2__2 
       (.I0(\rxClkHTime[4]_i_3__2_n_0 ),
        .I1(\rxClkHTime[4]_i_4__0_n_0 ),
        .O(\rxClkHTime[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rxClkHTime[4]_i_3__2 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[3] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(s1RxClk4m_w),
        .O(\rxClkHTime[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    \rxClkHTime[4]_i_4__0 
       (.I0(\rxClkHTime[5]_i_5__2_n_0 ),
        .I1(\rxClkHTime[5]_i_4__2_n_0 ),
        .I2(\rxClkHTime[5]_i_6__2_n_0 ),
        .I3(\rxClkHTime[5]_i_3__2_n_0 ),
        .I4(\rxClkHTime_reg_n_0_[1] ),
        .I5(\rxClkHTime_reg_n_0_[2] ),
        .O(\rxClkHTime[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxClkHTime[5]_i_1__2 
       (.I0(\rxClkHTime[5]_i_2__2_n_0 ),
        .I1(\rxClkHTime[4]_i_1__2_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .O(\rxClkHTime[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    \rxClkHTime[5]_i_2__2 
       (.I0(\rxData0[7]_i_2_n_0 ),
        .I1(\rxClkHTime[5]_i_3__2_n_0 ),
        .I2(\rxClkHTime[5]_i_4__2_n_0 ),
        .I3(\rxClkHTime[5]_i_5__2_n_0 ),
        .I4(\rxClkHTime[5]_i_6__2_n_0 ),
        .I5(\rxClkHTime[5]_i_7__1_n_0 ),
        .O(\rxClkHTime[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rxClkHTime[5]_i_3__2 
       (.I0(\rxClkHTime_reg_n_0_[0] ),
        .I1(\rxClkHTime_reg_n_0_[4] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxClkHTime[5]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \rxClkHTime[5]_i_4__2 
       (.I0(rxHead[0]),
        .I1(rxClkHTime10_out),
        .I2(rxClkHTime1),
        .I3(rxHead[2]),
        .I4(rxHead[1]),
        .O(\rxClkHTime[5]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rxClkHTime[5]_i_5__2 
       (.I0(\rxClkHTime[5]_i_8__0_n_0 ),
        .I1(rxClkHTime12_out),
        .I2(rxClkHTime11_out),
        .I3(rxHead[15]),
        .I4(rxClkHTime13_out),
        .O(\rxClkHTime[5]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \rxClkHTime[5]_i_6__2 
       (.I0(rxHead[5]),
        .I1(rxHead[6]),
        .I2(rxHead[3]),
        .I3(rxHead[4]),
        .I4(\rxClkHTime[5]_i_9__0_n_0 ),
        .O(\rxClkHTime[5]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEEEEE00000000)) 
    \rxClkHTime[5]_i_7__1 
       (.I0(\rxClkHTime_reg_n_0_[5] ),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime_reg_n_0_[4] ),
        .I5(s1RxClk4m_w),
        .O(\rxClkHTime[5]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_8__0 
       (.I0(rxHead[12]),
        .I1(rxHead[11]),
        .I2(rxHead[14]),
        .I3(rxHead[13]),
        .O(\rxClkHTime[5]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_9__0 
       (.I0(rxHead[8]),
        .I1(rxHead[7]),
        .I2(rxHead[10]),
        .I3(rxHead[9]),
        .O(\rxClkHTime[5]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rxClkHTime[7]_i_1__2 
       (.I0(s1RxClk4m_w),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .O(\rxClkHTime[7]_i_1__2_n_0 ));
  FDRE \rxClkHTime_reg[0] 
       (.C(clk160m),
        .CE(\rxClkHTime[4]_i_1__2_n_0 ),
        .D(\rxClkHTime[0]_i_1__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[1] 
       (.C(clk160m),
        .CE(\rxClkHTime[4]_i_1__2_n_0 ),
        .D(\rxClkHTime[1]_i_1__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[2] 
       (.C(clk160m),
        .CE(\rxClkHTime[4]_i_1__2_n_0 ),
        .D(\rxClkHTime[2]_i_1__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\rxClkHTime[3]_i_1__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[4] 
       (.C(clk160m),
        .CE(\rxClkHTime[4]_i_1__2_n_0 ),
        .D(\rxClkHTime[4]_i_2__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\rxClkHTime[5]_i_1__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\rxClkHTime[7]_i_1__2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \rxData0[7]_i_1 
       (.I0(\rxData0[7]_i_2_n_0 ),
        .I1(rxPackTime2_carry__0_n_2),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxData0[7]_i_3_n_0 ),
        .O(rxData0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \rxData0[7]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(s1RxClk4m_w),
        .O(\rxData0[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxData0[7]_i_3 
       (.I0(\rxClkHTime_reg_n_0_[5] ),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .O(\rxData0[7]_i_3_n_0 ));
  FDRE \rxData0_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[0]),
        .Q(s1RxData0_wb[0]),
        .R(1'b0));
  FDRE \rxData0_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[1]),
        .Q(s1RxData0_wb[1]),
        .R(1'b0));
  FDRE \rxData0_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[2]),
        .Q(s1RxData0_wb[2]),
        .R(1'b0));
  FDRE \rxData0_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[3]),
        .Q(s1RxData0_wb[3]),
        .R(1'b0));
  FDRE \rxData0_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[4]),
        .Q(s1RxData0_wb[4]),
        .R(1'b0));
  FDRE \rxData0_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[5]),
        .Q(s1RxData0_wb[5]),
        .R(1'b0));
  FDRE \rxData0_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[6]),
        .Q(s1RxData0_wb[6]),
        .R(1'b0));
  FDRE \rxData0_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[7]),
        .Q(s1RxData0_wb[7]),
        .R(1'b0));
  FDRE \rxData2_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rxData2_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rxData2_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rxData2_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rxData2_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \rxData2_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \rxData2_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \rxData2_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \rxData3_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[0]),
        .Q(\rxData3_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \rxData3_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[10]),
        .Q(\rxData3_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \rxData3_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[11]),
        .Q(\rxData3_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \rxData3_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[1]),
        .Q(\rxData3_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \rxData3_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[2]),
        .Q(\rxData3_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \rxData3_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[3]),
        .Q(\rxData3_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \rxData3_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[4]),
        .Q(\rxData3_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \rxData3_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[5]),
        .Q(\rxData3_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \rxData3_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[6]),
        .Q(\rxData3_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \rxData3_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[7]),
        .Q(\rxData3_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \rxData3_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[8]),
        .Q(\rxData3_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \rxData3_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[9]),
        .Q(\rxData3_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \rxHead_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[15]),
        .Q(rxHead[0]),
        .R(1'b0));
  FDRE \rxHead_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[9]),
        .Q(rxHead[10]),
        .R(1'b0));
  FDRE \rxHead_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[10]),
        .Q(rxHead[11]),
        .R(1'b0));
  FDRE \rxHead_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[11]),
        .Q(rxHead[12]),
        .R(1'b0));
  FDRE \rxHead_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[12]),
        .Q(rxHead[13]),
        .R(1'b0));
  FDRE \rxHead_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[13]),
        .Q(rxHead[14]),
        .R(1'b0));
  FDRE \rxHead_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[14]),
        .Q(rxHead[15]),
        .R(1'b0));
  FDRE \rxHead_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[0]),
        .Q(rxHead[1]),
        .R(1'b0));
  FDRE \rxHead_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[1]),
        .Q(rxHead[2]),
        .R(1'b0));
  FDRE \rxHead_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[2]),
        .Q(rxHead[3]),
        .R(1'b0));
  FDRE \rxHead_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[3]),
        .Q(rxHead[4]),
        .R(1'b0));
  FDRE \rxHead_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[4]),
        .Q(rxHead[5]),
        .R(1'b0));
  FDRE \rxHead_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[5]),
        .Q(rxHead[6]),
        .R(1'b0));
  FDRE \rxHead_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[6]),
        .Q(rxHead[7]),
        .R(1'b0));
  FDRE \rxHead_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[7]),
        .Q(rxHead[8]),
        .R(1'b0));
  FDRE \rxHead_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxHead[8]),
        .Q(rxHead[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxPackTime2_carry
       (.CI(1'b0),
        .CO({rxPackTime2_carry_n_0,rxPackTime2_carry_n_1,rxPackTime2_carry_n_2,rxPackTime2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxPackTime2_carry_O_UNCONNECTED[3:0]),
        .S({rxPackTime2_carry_i_1__1_n_0,rxPackTime2_carry_i_2__1_n_0,rxPackTime2_carry_i_3__1_n_0,rxPackTime2_carry_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxPackTime2_carry__0
       (.CI(rxPackTime2_carry_n_0),
        .CO({NLW_rxPackTime2_carry__0_CO_UNCONNECTED[3:2],rxPackTime2_carry__0_n_2,rxPackTime2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxPackTime2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rxPackTime2_carry__0_i_1__1_n_0,rxPackTime2_carry__0_i_2__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rxPackTime2_carry__0_i_1__1
       (.I0(rxd4[15]),
        .I1(rxchk[15]),
        .O(rxPackTime2_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry__0_i_2__1
       (.I0(rxd4[14]),
        .I1(rxchk[14]),
        .I2(rxd4[13]),
        .I3(rxchk[13]),
        .I4(rxchk[12]),
        .I5(rxd4[12]),
        .O(rxPackTime2_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_1__1
       (.I0(rxd4[11]),
        .I1(rxchk[11]),
        .I2(rxd4[10]),
        .I3(rxchk[10]),
        .I4(rxchk[9]),
        .I5(rxd4[9]),
        .O(rxPackTime2_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_2__1
       (.I0(rxd4[8]),
        .I1(rxchk[8]),
        .I2(rxd4[7]),
        .I3(rxchk[7]),
        .I4(rxchk[6]),
        .I5(rxd4[6]),
        .O(rxPackTime2_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_3__1
       (.I0(rxd4[5]),
        .I1(rxchk[5]),
        .I2(rxd4[4]),
        .I3(rxchk[4]),
        .I4(rxchk[3]),
        .I5(rxd4[3]),
        .O(rxPackTime2_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_4__1
       (.I0(rxd4[2]),
        .I1(rxchk[2]),
        .I2(rxd4[1]),
        .I3(rxchk[1]),
        .I4(rxchk[0]),
        .I5(rxd4[0]),
        .O(rxPackTime2_carry_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxPackTime[0]_i_1__2 
       (.I0(rxPackTime_reg[0]),
        .O(\rxPackTime[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxPackTime[1]_i_1__2 
       (.I0(rxPackTime_reg[0]),
        .I1(rxPackTime_reg[1]),
        .O(rxPackTime0[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxPackTime[2]_i_1__2 
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[2]),
        .O(rxPackTime0[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxPackTime[3]_i_1__2 
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[2]),
        .I3(rxPackTime_reg[3]),
        .O(rxPackTime0[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rxPackTime[4]_i_1__2 
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[3]),
        .I2(rxPackTime_reg[0]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[4]),
        .O(rxPackTime0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rxPackTime[5]_i_1__2 
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[3]),
        .I2(rxPackTime_reg[2]),
        .I3(rxPackTime_reg[0]),
        .I4(rxPackTime_reg[4]),
        .I5(rxPackTime_reg[5]),
        .O(rxPackTime0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rxPackTime[6]_i_1__2 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[1]),
        .I2(rxPackTime_reg[5]),
        .I3(\rxPackTime[9]_i_5_n_0 ),
        .I4(rxPackTime_reg[6]),
        .O(rxPackTime0[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rxPackTime[7]_i_1__2 
       (.I0(\rxPackTime[9]_i_5_n_0 ),
        .I1(rxPackTime_reg[6]),
        .I2(rxPackTime_reg[5]),
        .I3(rxPackTime_reg[1]),
        .I4(rxPackTime_reg[3]),
        .I5(rxPackTime_reg[7]),
        .O(rxPackTime0[7]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \rxPackTime[8]_i_1__2 
       (.I0(\rxPackTime[9]_i_4_n_0 ),
        .I1(rxPackTime_reg[4]),
        .I2(rxPackTime_reg[0]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[6]),
        .I5(rxPackTime_reg[8]),
        .O(rxPackTime0[8]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \rxPackTime[9]_i_1__2 
       (.I0(\rxData0[7]_i_2_n_0 ),
        .I1(rxPackTime2_carry__0_n_2),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxData0[7]_i_3_n_0 ),
        .O(\rxPackTime[9]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \rxPackTime[9]_i_2__2 
       (.I0(rxPackTime_reg[9]),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[7]),
        .O(\rxPackTime[9]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \rxPackTime[9]_i_3__2 
       (.I0(\rxPackTime[9]_i_4_n_0 ),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[6]),
        .I3(\rxPackTime[9]_i_5_n_0 ),
        .I4(rxPackTime_reg[9]),
        .O(rxPackTime0[9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxPackTime[9]_i_4 
       (.I0(rxPackTime_reg[5]),
        .I1(rxPackTime_reg[1]),
        .I2(rxPackTime_reg[3]),
        .I3(rxPackTime_reg[7]),
        .O(\rxPackTime[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rxPackTime[9]_i_5 
       (.I0(rxPackTime_reg[2]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[4]),
        .O(\rxPackTime[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[0] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(\rxPackTime[0]_i_1__2_n_0 ),
        .Q(rxPackTime_reg[0]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[1] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[1]),
        .Q(rxPackTime_reg[1]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[2] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[2]),
        .Q(rxPackTime_reg[2]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[3] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[3]),
        .Q(rxPackTime_reg[3]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[4] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[4]),
        .Q(rxPackTime_reg[4]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[5] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[5]),
        .Q(rxPackTime_reg[5]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[6] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[6]),
        .Q(rxPackTime_reg[6]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[7] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[7]),
        .Q(rxPackTime_reg[7]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[8] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[8]),
        .Q(rxPackTime_reg[8]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[9] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_2__2_n_0 ),
        .D(rxPackTime0[9]),
        .Q(rxPackTime_reg[9]),
        .R(\rxPackTime[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF40000000)) 
    rxPack_f_inv_i_1__0
       (.I0(rxPack_f_inv_i_2__0_n_0),
        .I1(rxPackTime_reg[7]),
        .I2(rxPackTime_reg[5]),
        .I3(rxPackTime_reg[3]),
        .I4(rxPackTime_reg[1]),
        .I5(p_13_in),
        .O(rxPack_f_inv_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rxPack_f_inv_i_2__0
       (.I0(rxPackTime_reg[8]),
        .I1(rxPackTime_reg[9]),
        .I2(rxPackTime_reg[4]),
        .I3(rxPackTime_reg[6]),
        .I4(rxPackTime_reg[2]),
        .I5(rxPackTime_reg[0]),
        .O(rxPack_f_inv_i_2__0_n_0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    rxPack_f_reg_inv
       (.C(clk160m),
        .CE(1'b1),
        .D(rxPack_f_inv_i_1__0_n_0),
        .Q(p_13_in),
        .R(1'b0));
  FDRE \rxbuf10_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[12]),
        .Q(rxbuf10[11]),
        .R(1'b0));
  FDRE \rxbuf10_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[13]),
        .Q(rxbuf10[13]),
        .R(1'b0));
  FDRE \rxbuf10_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[14]),
        .Q(rxbuf10__0),
        .R(1'b0));
  FDRE \rxbuf10_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[7]),
        .Q(rxbuf10[1]),
        .R(1'b0));
  FDRE \rxbuf10_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[8]),
        .Q(rxbuf10[3]),
        .R(1'b0));
  FDRE \rxbuf10_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[9]),
        .Q(rxbuf10[5]),
        .R(1'b0));
  FDRE \rxbuf10_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[10]),
        .Q(rxbuf10[7]),
        .R(1'b0));
  FDRE \rxbuf10_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[11]),
        .Q(rxbuf10[9]),
        .R(1'b0));
  FDRE \rxbuf11_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[4]),
        .Q(rxbuf11[11]),
        .R(1'b0));
  FDRE \rxbuf11_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[5]),
        .Q(rxbuf11[13]),
        .R(1'b0));
  FDRE \rxbuf11_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[6]),
        .Q(rxbuf11__0),
        .R(1'b0));
  FDRE \rxbuf11_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[15]),
        .Q(rxbuf11[1]),
        .R(1'b0));
  FDRE \rxbuf11_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[0]),
        .Q(rxbuf11[3]),
        .R(1'b0));
  FDRE \rxbuf11_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[1]),
        .Q(rxbuf11[5]),
        .R(1'b0));
  FDRE \rxbuf11_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[2]),
        .Q(rxbuf11[7]),
        .R(1'b0));
  FDRE \rxbuf11_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[3]),
        .Q(rxbuf11[9]),
        .R(1'b0));
  FDRE \rxbuf12_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[12]),
        .Q(rxbuf12[11]),
        .R(1'b0));
  FDRE \rxbuf12_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[13]),
        .Q(rxbuf12[13]),
        .R(1'b0));
  FDRE \rxbuf12_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[14]),
        .Q(rxbuf12__0),
        .R(1'b0));
  FDRE \rxbuf12_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[7]),
        .Q(rxbuf12[1]),
        .R(1'b0));
  FDRE \rxbuf12_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[8]),
        .Q(rxbuf12[3]),
        .R(1'b0));
  FDRE \rxbuf12_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[9]),
        .Q(rxbuf12[5]),
        .R(1'b0));
  FDRE \rxbuf12_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[10]),
        .Q(rxbuf12[7]),
        .R(1'b0));
  FDRE \rxbuf12_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[11]),
        .Q(rxbuf12[9]),
        .R(1'b0));
  FDRE \rxbuf13_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(D),
        .Q(rxbuf13[0]),
        .R(1'b0));
  FDRE \rxbuf13_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[4]),
        .Q(rxbuf13[11]),
        .R(1'b0));
  FDRE \rxbuf13_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[5]),
        .Q(rxbuf13[13]),
        .R(1'b0));
  FDRE \rxbuf13_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[6]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \rxbuf13_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[0]),
        .Q(rxbuf13[1]),
        .R(1'b0));
  FDRE \rxbuf13_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[0]),
        .Q(rxbuf13[3]),
        .R(1'b0));
  FDRE \rxbuf13_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[1]),
        .Q(rxbuf13[5]),
        .R(1'b0));
  FDRE \rxbuf13_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[2]),
        .Q(rxbuf13[7]),
        .R(1'b0));
  FDRE \rxbuf13_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd4[3]),
        .Q(rxbuf13[9]),
        .R(1'b0));
  FDRE \rxbuf4_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[12]),
        .Q(\rxbuf4_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[13]),
        .Q(\rxbuf4_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[14]),
        .Q(\rxbuf4_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[7]),
        .Q(\rxbuf4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[8]),
        .Q(\rxbuf4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[9]),
        .Q(\rxbuf4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[10]),
        .Q(\rxbuf4_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[11]),
        .Q(\rxbuf4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[4]),
        .Q(\rxbuf5_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[5]),
        .Q(\rxbuf5_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[6]),
        .Q(\rxbuf5_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[15]),
        .Q(\rxbuf5_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[0]),
        .Q(\rxbuf5_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[1]),
        .Q(\rxbuf5_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[2]),
        .Q(\rxbuf5_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd0[3]),
        .Q(\rxbuf5_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf6_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[12]),
        .Q(rxbuf6[11]),
        .R(1'b0));
  FDRE \rxbuf6_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[13]),
        .Q(rxbuf6[13]),
        .R(1'b0));
  FDRE \rxbuf6_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[14]),
        .Q(rxbuf6__0),
        .R(1'b0));
  FDRE \rxbuf6_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[7]),
        .Q(rxbuf6[1]),
        .R(1'b0));
  FDRE \rxbuf6_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[8]),
        .Q(rxbuf6[3]),
        .R(1'b0));
  FDRE \rxbuf6_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[9]),
        .Q(rxbuf6[5]),
        .R(1'b0));
  FDRE \rxbuf6_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[10]),
        .Q(rxbuf6[7]),
        .R(1'b0));
  FDRE \rxbuf6_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[11]),
        .Q(rxbuf6[9]),
        .R(1'b0));
  FDRE \rxbuf7_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[4]),
        .Q(rxbuf7[11]),
        .R(1'b0));
  FDRE \rxbuf7_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[5]),
        .Q(rxbuf7[13]),
        .R(1'b0));
  FDRE \rxbuf7_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[6]),
        .Q(rxbuf7__0),
        .R(1'b0));
  FDRE \rxbuf7_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[15]),
        .Q(rxbuf7[1]),
        .R(1'b0));
  FDRE \rxbuf7_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[0]),
        .Q(rxbuf7[3]),
        .R(1'b0));
  FDRE \rxbuf7_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[1]),
        .Q(rxbuf7[5]),
        .R(1'b0));
  FDRE \rxbuf7_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[2]),
        .Q(rxbuf7[7]),
        .R(1'b0));
  FDRE \rxbuf7_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd1[3]),
        .Q(rxbuf7[9]),
        .R(1'b0));
  FDRE \rxbuf8_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[12]),
        .Q(rxbuf8[11]),
        .R(1'b0));
  FDRE \rxbuf8_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[13]),
        .Q(rxbuf8[13]),
        .R(1'b0));
  FDRE \rxbuf8_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[14]),
        .Q(rxbuf8__0),
        .R(1'b0));
  FDRE \rxbuf8_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[7]),
        .Q(rxbuf8[1]),
        .R(1'b0));
  FDRE \rxbuf8_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[8]),
        .Q(rxbuf8[3]),
        .R(1'b0));
  FDRE \rxbuf8_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[9]),
        .Q(rxbuf8[5]),
        .R(1'b0));
  FDRE \rxbuf8_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[10]),
        .Q(rxbuf8[7]),
        .R(1'b0));
  FDRE \rxbuf8_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[11]),
        .Q(rxbuf8[9]),
        .R(1'b0));
  FDRE \rxbuf9_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[4]),
        .Q(rxbuf9[11]),
        .R(1'b0));
  FDRE \rxbuf9_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[5]),
        .Q(rxbuf9[13]),
        .R(1'b0));
  FDRE \rxbuf9_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[6]),
        .Q(rxbuf9__0),
        .R(1'b0));
  FDRE \rxbuf9_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd3[15]),
        .Q(rxbuf9[1]),
        .R(1'b0));
  FDRE \rxbuf9_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[0]),
        .Q(rxbuf9[3]),
        .R(1'b0));
  FDRE \rxbuf9_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[1]),
        .Q(rxbuf9[5]),
        .R(1'b0));
  FDRE \rxbuf9_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[2]),
        .Q(rxbuf9[7]),
        .R(1'b0));
  FDRE \rxbuf9_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxd2[3]),
        .Q(rxbuf9[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry
       (.CI(1'b0),
        .CO({rxchk0_carry_n_0,rxchk0_carry_n_1,rxchk0_carry_n_2,rxchk0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry_i_1__1_n_0,rxchk0_carry_i_2__1_n_0,rxchk0_carry_i_3__1_n_0,rxchk0_carry_i_4__1_n_0}),
        .O(rxchk0_in[3:0]),
        .S({rxchk0_carry_i_5__1_n_0,rxchk0_carry_i_6__1_n_0,rxchk0_carry_i_7__1_n_0,rxchk0_carry_i_8__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__0
       (.CI(rxchk0_carry_n_0),
        .CO({rxchk0_carry__0_n_0,rxchk0_carry__0_n_1,rxchk0_carry__0_n_2,rxchk0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry__0_i_1__1_n_0,rxchk0_carry__0_i_2__1_n_0,rxchk0_carry__0_i_3__1_n_0,rxchk0_carry__0_i_4__1_n_0}),
        .O(rxchk0_in[7:4]),
        .S({rxchk0_carry__0_i_5__1_n_0,rxchk0_carry__0_i_6__1_n_0,rxchk0_carry__0_i_7__1_n_0,rxchk0_carry__0_i_8__1_n_0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_10__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[6]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[6]),
        .I4(rxd1[6]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_11__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[5]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[5]),
        .I4(rxd1[5]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_12__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[4]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[4]),
        .I4(rxd1[4]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_1__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[7]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[7]),
        .I4(rxd0[7]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_2__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[6]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[6]),
        .I4(rxd0[6]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_3__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[5]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[5]),
        .I4(rxd0[5]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_4__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[4]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[4]),
        .I4(rxd0[4]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__0_i_5__1
       (.I0(rxchk0_carry__0_i_1__1_n_0),
        .I1(rxchk0_carry__0_i_9__1_n_0),
        .O(rxchk0_carry__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__0_i_6__1
       (.I0(rxchk0_carry__0_i_2__1_n_0),
        .I1(rxchk0_carry__0_i_10__1_n_0),
        .O(rxchk0_carry__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__0_i_7__1
       (.I0(rxchk0_carry__0_i_3__1_n_0),
        .I1(rxchk0_carry__0_i_11__1_n_0),
        .O(rxchk0_carry__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__0_i_8__1
       (.I0(rxchk0_carry__0_i_4__1_n_0),
        .I1(rxchk0_carry__0_i_12__1_n_0),
        .O(rxchk0_carry__0_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__0_i_9__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[7]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[7]),
        .I4(rxd1[7]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__0_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__1
       (.CI(rxchk0_carry__0_n_0),
        .CO({rxchk0_carry__1_n_0,rxchk0_carry__1_n_1,rxchk0_carry__1_n_2,rxchk0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry__1_i_1__1_n_0,rxchk0_carry__1_i_2__1_n_0,rxchk0_carry__1_i_3__1_n_0,rxchk0_carry__1_i_4__1_n_0}),
        .O(rxchk0_in[11:8]),
        .S({rxchk0_carry__1_i_5__1_n_0,rxchk0_carry__1_i_6__1_n_0,rxchk0_carry__1_i_7__1_n_0,rxchk0_carry__1_i_8__1_n_0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_10__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[10]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[10]),
        .I4(rxd1[10]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_11__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[9]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[9]),
        .I4(rxd1[9]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_12__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[8]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[8]),
        .I4(rxd1[8]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_1__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[11]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[11]),
        .I4(rxd0[11]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_2__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[10]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[10]),
        .I4(rxd0[10]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_3__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[9]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[9]),
        .I4(rxd0[9]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_4__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[8]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[8]),
        .I4(rxd0[8]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__1_i_5__1
       (.I0(rxchk0_carry__1_i_1__1_n_0),
        .I1(rxchk0_carry__1_i_9__1_n_0),
        .O(rxchk0_carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__1_i_6__1
       (.I0(rxchk0_carry__1_i_2__1_n_0),
        .I1(rxchk0_carry__1_i_10__1_n_0),
        .O(rxchk0_carry__1_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__1_i_7__1
       (.I0(rxchk0_carry__1_i_3__1_n_0),
        .I1(rxchk0_carry__1_i_11__1_n_0),
        .O(rxchk0_carry__1_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__1_i_8__1
       (.I0(rxchk0_carry__1_i_4__1_n_0),
        .I1(rxchk0_carry__1_i_12__1_n_0),
        .O(rxchk0_carry__1_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__1_i_9__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[11]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[11]),
        .I4(rxd1[11]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__1_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__2
       (.CI(rxchk0_carry__1_n_0),
        .CO({NLW_rxchk0_carry__2_CO_UNCONNECTED[3],rxchk0_carry__2_n_1,rxchk0_carry__2_n_2,rxchk0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rxchk0_carry__2_i_1__1_n_0,rxchk0_carry__2_i_2__1_n_0,rxchk0_carry__2_i_3__1_n_0}),
        .O(rxchk0_in[15:12]),
        .S({rxchk0_carry__2_i_4__1_n_0,rxchk0_carry__2_i_5__1_n_0,rxchk0_carry__2_i_6__1_n_0,rxchk0_carry__2_i_7__1_n_0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__2_i_10__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[14]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[14]),
        .I4(rxd1[14]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__2_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__2_i_11__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[13]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[13]),
        .I4(rxd1[13]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__2_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__2_i_12__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[12]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[12]),
        .I4(rxd1[12]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__2_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__2_i_1__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[14]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[14]),
        .I4(rxd0[14]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__2_i_2__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[13]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[13]),
        .I4(rxd0[13]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__2_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry__2_i_3__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[12]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[12]),
        .I4(rxd0[12]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry__2_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h13131CEC)) 
    rxchk0_carry__2_i_4__1
       (.I0(rxd0[15]),
        .I1(rxchk0_carry__2_i_8__1_n_0),
        .I2(rxchk0_carry_i_11__1_n_0),
        .I3(rxd1[15]),
        .I4(rxchk0_carry__2_i_9__1_n_0),
        .O(rxchk0_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__2_i_5__1
       (.I0(rxchk0_carry__2_i_1__1_n_0),
        .I1(rxchk0_carry__2_i_10__1_n_0),
        .O(rxchk0_carry__2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__2_i_6__1
       (.I0(rxchk0_carry__2_i_2__1_n_0),
        .I1(rxchk0_carry__2_i_11__1_n_0),
        .O(rxchk0_carry__2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry__2_i_7__1
       (.I0(rxchk0_carry__2_i_3__1_n_0),
        .I1(rxchk0_carry__2_i_12__1_n_0),
        .O(rxchk0_carry__2_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    rxchk0_carry__2_i_8__1
       (.I0(rxd3[15]),
        .I1(rxchk0_carry_i_10__1_n_0),
        .I2(rxchk[15]),
        .I3(rxchk0_carry_i_9__1_n_0),
        .O(rxchk0_carry__2_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    rxchk0_carry__2_i_9__1
       (.I0(rxchk[15]),
        .I1(rxchk0_carry_i_10__1_n_0),
        .I2(rxd2[15]),
        .I3(rxchk0_carry_i_9__1_n_0),
        .O(rxchk0_carry__2_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    rxchk0_carry_i_10__1
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxData0[7]_i_3_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxClkHTime_reg_n_0_[2] ),
        .O(rxchk0_carry_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF9F)) 
    rxchk0_carry_i_11__1
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .I5(\rxData0[7]_i_3_n_0 ),
        .O(rxchk0_carry_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_12__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[3]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[3]),
        .I4(rxd1[3]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_13__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[2]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[2]),
        .I4(rxd1[2]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_14__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[1]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[1]),
        .I4(rxd1[1]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_14__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_15__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxd2[0]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxchk[0]),
        .I4(rxd1[0]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_15__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_1__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[3]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[3]),
        .I4(rxd0[3]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_2__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[2]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[2]),
        .I4(rxd0[2]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_3__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[1]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[1]),
        .I4(rxd0[1]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rxchk0_carry_i_4__1
       (.I0(rxchk0_carry_i_9__1_n_0),
        .I1(rxchk[0]),
        .I2(rxchk0_carry_i_10__1_n_0),
        .I3(rxd3[0]),
        .I4(rxd0[0]),
        .I5(rxchk0_carry_i_11__1_n_0),
        .O(rxchk0_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry_i_5__1
       (.I0(rxchk0_carry_i_1__1_n_0),
        .I1(rxchk0_carry_i_12__1_n_0),
        .O(rxchk0_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry_i_6__1
       (.I0(rxchk0_carry_i_2__1_n_0),
        .I1(rxchk0_carry_i_13__1_n_0),
        .O(rxchk0_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry_i_7__1
       (.I0(rxchk0_carry_i_3__1_n_0),
        .I1(rxchk0_carry_i_14__1_n_0),
        .O(rxchk0_carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rxchk0_carry_i_8__1
       (.I0(rxchk0_carry_i_4__1_n_0),
        .I1(rxchk0_carry_i_15__1_n_0),
        .O(rxchk0_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    rxchk0_carry_i_9__1
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxData0[7]_i_3_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .I5(\rxClkHTime_reg_n_0_[1] ),
        .O(rxchk0_carry_i_9__1_n_0));
  LUT4 #(
    .INIT(16'h040C)) 
    \rxchk[15]_i_1__2 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(s1RxClk4m_w),
        .I2(\rxchk[15]_i_2__1_n_0 ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .O(\rxchk[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rxchk[15]_i_2__1 
       (.I0(\rxClkHTime_reg_n_0_[7] ),
        .I1(\rxClkHTime_reg_n_0_[5] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxchk[15]_i_2__1_n_0 ));
  FDRE \rxchk_reg[0] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[0]),
        .Q(rxchk[0]),
        .R(1'b0));
  FDRE \rxchk_reg[10] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[10]),
        .Q(rxchk[10]),
        .R(1'b0));
  FDRE \rxchk_reg[11] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[11]),
        .Q(rxchk[11]),
        .R(1'b0));
  FDRE \rxchk_reg[12] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[12]),
        .Q(rxchk[12]),
        .R(1'b0));
  FDRE \rxchk_reg[13] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[13]),
        .Q(rxchk[13]),
        .R(1'b0));
  FDRE \rxchk_reg[14] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[14]),
        .Q(rxchk[14]),
        .R(1'b0));
  FDRE \rxchk_reg[15] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[15]),
        .Q(rxchk[15]),
        .R(1'b0));
  FDRE \rxchk_reg[1] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[1]),
        .Q(rxchk[1]),
        .R(1'b0));
  FDRE \rxchk_reg[2] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[2]),
        .Q(rxchk[2]),
        .R(1'b0));
  FDRE \rxchk_reg[3] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[3]),
        .Q(rxchk[3]),
        .R(1'b0));
  FDRE \rxchk_reg[4] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[4]),
        .Q(rxchk[4]),
        .R(1'b0));
  FDRE \rxchk_reg[5] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[5]),
        .Q(rxchk[5]),
        .R(1'b0));
  FDRE \rxchk_reg[6] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[6]),
        .Q(rxchk[6]),
        .R(1'b0));
  FDRE \rxchk_reg[7] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[7]),
        .Q(rxchk[7]),
        .R(1'b0));
  FDRE \rxchk_reg[8] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[8]),
        .Q(rxchk[8]),
        .R(1'b0));
  FDRE \rxchk_reg[9] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1__2_n_0 ),
        .D(rxchk0_in[9]),
        .Q(rxchk[9]),
        .R(1'b0));
  FDRE \rxd0_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[1] ),
        .Q(rxd0[0]),
        .R(1'b0));
  FDRE \rxd0_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[5] ),
        .Q(rxd0[10]),
        .R(1'b0));
  FDRE \rxd0_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[7] ),
        .Q(rxd0[11]),
        .R(1'b0));
  FDRE \rxd0_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[9] ),
        .Q(rxd0[12]),
        .R(1'b0));
  FDRE \rxd0_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[11] ),
        .Q(rxd0[13]),
        .R(1'b0));
  FDRE \rxd0_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[13] ),
        .Q(rxd0[14]),
        .R(1'b0));
  FDRE \rxd0_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[15] ),
        .Q(rxd0[15]),
        .R(1'b0));
  FDRE \rxd0_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[3] ),
        .Q(rxd0[1]),
        .R(1'b0));
  FDRE \rxd0_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[5] ),
        .Q(rxd0[2]),
        .R(1'b0));
  FDRE \rxd0_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[7] ),
        .Q(rxd0[3]),
        .R(1'b0));
  FDRE \rxd0_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[9] ),
        .Q(rxd0[4]),
        .R(1'b0));
  FDRE \rxd0_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[11] ),
        .Q(rxd0[5]),
        .R(1'b0));
  FDRE \rxd0_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[13] ),
        .Q(rxd0[6]),
        .R(1'b0));
  FDRE \rxd0_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[15] ),
        .Q(rxd0[7]),
        .R(1'b0));
  FDRE \rxd0_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[1] ),
        .Q(rxd0[8]),
        .R(1'b0));
  FDRE \rxd0_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[3] ),
        .Q(rxd0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[0]_i_1__2 
       (.I0(rxd1[15]),
        .O(p_14_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[10]_i_1__2 
       (.I0(rxd0[9]),
        .O(p_14_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[11]_i_1__2 
       (.I0(rxd0[10]),
        .O(p_14_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[12]_i_1__2 
       (.I0(rxd0[11]),
        .O(p_14_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[13]_i_1__2 
       (.I0(rxd0[12]),
        .O(p_14_out[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[14]_i_1__2 
       (.I0(rxd0[13]),
        .O(p_14_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[15]_i_1__2 
       (.I0(rxd0[14]),
        .O(p_14_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[1]_i_1__2 
       (.I0(rxd0[0]),
        .O(p_14_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[2]_i_1__2 
       (.I0(rxd0[1]),
        .O(p_14_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[3]_i_1__2 
       (.I0(rxd0[2]),
        .O(p_14_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[4]_i_1__2 
       (.I0(rxd0[3]),
        .O(p_14_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[5]_i_1__2 
       (.I0(rxd0[4]),
        .O(p_14_out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[6]_i_1__2 
       (.I0(rxd0[5]),
        .O(p_14_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[7]_i_1__2 
       (.I0(rxd0[6]),
        .O(p_14_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[8]_i_1__2 
       (.I0(rxd0[7]),
        .O(p_14_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[9]_i_1__2 
       (.I0(rxd0[8]),
        .O(p_14_out[9]));
  FDRE \rxd0b_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[0]),
        .Q(rxd0b[0]),
        .R(1'b0));
  FDRE \rxd0b_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[10]),
        .Q(rxd0b[10]),
        .R(1'b0));
  FDRE \rxd0b_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[11]),
        .Q(rxd0b[11]),
        .R(1'b0));
  FDRE \rxd0b_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[12]),
        .Q(rxd0b[12]),
        .R(1'b0));
  FDRE \rxd0b_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[13]),
        .Q(rxd0b[13]),
        .R(1'b0));
  FDRE \rxd0b_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[14]),
        .Q(rxd0b[14]),
        .R(1'b0));
  FDRE \rxd0b_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[15]),
        .Q(rxd0b[15]),
        .R(1'b0));
  FDRE \rxd0b_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[1]),
        .Q(rxd0b[1]),
        .R(1'b0));
  FDRE \rxd0b_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[2]),
        .Q(rxd0b[2]),
        .R(1'b0));
  FDRE \rxd0b_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[3]),
        .Q(rxd0b[3]),
        .R(1'b0));
  FDRE \rxd0b_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[4]),
        .Q(rxd0b[4]),
        .R(1'b0));
  FDRE \rxd0b_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[5]),
        .Q(rxd0b[5]),
        .R(1'b0));
  FDRE \rxd0b_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[6]),
        .Q(rxd0b[6]),
        .R(1'b0));
  FDRE \rxd0b_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[7]),
        .Q(rxd0b[7]),
        .R(1'b0));
  FDRE \rxd0b_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[8]),
        .Q(rxd0b[8]),
        .R(1'b0));
  FDRE \rxd0b_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_14_out[9]),
        .Q(rxd0b[9]),
        .R(1'b0));
  FDRE \rxd1_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[1]),
        .Q(rxd1[0]),
        .R(1'b0));
  FDRE \rxd1_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[5]),
        .Q(rxd1[10]),
        .R(1'b0));
  FDRE \rxd1_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[7]),
        .Q(rxd1[11]),
        .R(1'b0));
  FDRE \rxd1_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[9]),
        .Q(rxd1[12]),
        .R(1'b0));
  FDRE \rxd1_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[11]),
        .Q(rxd1[13]),
        .R(1'b0));
  FDRE \rxd1_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[13]),
        .Q(rxd1[14]),
        .R(1'b0));
  FDRE \rxd1_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6__0),
        .Q(rxd1[15]),
        .R(1'b0));
  FDRE \rxd1_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[3]),
        .Q(rxd1[1]),
        .R(1'b0));
  FDRE \rxd1_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[5]),
        .Q(rxd1[2]),
        .R(1'b0));
  FDRE \rxd1_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[7]),
        .Q(rxd1[3]),
        .R(1'b0));
  FDRE \rxd1_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[9]),
        .Q(rxd1[4]),
        .R(1'b0));
  FDRE \rxd1_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[11]),
        .Q(rxd1[5]),
        .R(1'b0));
  FDRE \rxd1_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7[13]),
        .Q(rxd1[6]),
        .R(1'b0));
  FDRE \rxd1_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf7__0),
        .Q(rxd1[7]),
        .R(1'b0));
  FDRE \rxd1_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[1]),
        .Q(rxd1[8]),
        .R(1'b0));
  FDRE \rxd1_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf6[3]),
        .Q(rxd1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[0]_i_1__2 
       (.I0(rxd2[15]),
        .O(\rxd1b[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[10]_i_1__2 
       (.I0(rxd1[9]),
        .O(\rxd1b[10]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[11]_i_1__2 
       (.I0(rxd1[10]),
        .O(\rxd1b[11]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[12]_i_1__2 
       (.I0(rxd1[11]),
        .O(\rxd1b[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[13]_i_1__2 
       (.I0(rxd1[12]),
        .O(\rxd1b[13]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[14]_i_1__2 
       (.I0(rxd1[13]),
        .O(\rxd1b[14]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[15]_i_1__2 
       (.I0(rxd1[14]),
        .O(\rxd1b[15]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[1]_i_1__2 
       (.I0(rxd1[0]),
        .O(\rxd1b[1]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[2]_i_1__2 
       (.I0(rxd1[1]),
        .O(\rxd1b[2]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[3]_i_1__2 
       (.I0(rxd1[2]),
        .O(\rxd1b[3]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[4]_i_1__2 
       (.I0(rxd1[3]),
        .O(\rxd1b[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[5]_i_1__2 
       (.I0(rxd1[4]),
        .O(\rxd1b[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[6]_i_1__2 
       (.I0(rxd1[5]),
        .O(\rxd1b[6]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[7]_i_1__2 
       (.I0(rxd1[6]),
        .O(\rxd1b[7]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[8]_i_1__2 
       (.I0(rxd1[7]),
        .O(\rxd1b[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[9]_i_1__2 
       (.I0(rxd1[8]),
        .O(\rxd1b[9]_i_1__2_n_0 ));
  FDRE \rxd1b_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[0]_i_1__2_n_0 ),
        .Q(rxd1b[0]),
        .R(1'b0));
  FDRE \rxd1b_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[10]_i_1__2_n_0 ),
        .Q(rxd1b[10]),
        .R(1'b0));
  FDRE \rxd1b_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[11]_i_1__2_n_0 ),
        .Q(rxd1b[11]),
        .R(1'b0));
  FDRE \rxd1b_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[12]_i_1__2_n_0 ),
        .Q(rxd1b[12]),
        .R(1'b0));
  FDRE \rxd1b_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[13]_i_1__2_n_0 ),
        .Q(rxd1b[13]),
        .R(1'b0));
  FDRE \rxd1b_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[14]_i_1__2_n_0 ),
        .Q(rxd1b[14]),
        .R(1'b0));
  FDRE \rxd1b_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[15]_i_1__2_n_0 ),
        .Q(rxd1b[15]),
        .R(1'b0));
  FDRE \rxd1b_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[1]_i_1__2_n_0 ),
        .Q(rxd1b[1]),
        .R(1'b0));
  FDRE \rxd1b_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[2]_i_1__2_n_0 ),
        .Q(rxd1b[2]),
        .R(1'b0));
  FDRE \rxd1b_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[3]_i_1__2_n_0 ),
        .Q(rxd1b[3]),
        .R(1'b0));
  FDRE \rxd1b_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[4]_i_1__2_n_0 ),
        .Q(rxd1b[4]),
        .R(1'b0));
  FDRE \rxd1b_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[5]_i_1__2_n_0 ),
        .Q(rxd1b[5]),
        .R(1'b0));
  FDRE \rxd1b_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[6]_i_1__2_n_0 ),
        .Q(rxd1b[6]),
        .R(1'b0));
  FDRE \rxd1b_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[7]_i_1__2_n_0 ),
        .Q(rxd1b[7]),
        .R(1'b0));
  FDRE \rxd1b_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[8]_i_1__2_n_0 ),
        .Q(rxd1b[8]),
        .R(1'b0));
  FDRE \rxd1b_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd1b[9]_i_1__2_n_0 ),
        .Q(rxd1b[9]),
        .R(1'b0));
  FDRE \rxd2_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[1]),
        .Q(rxd2[0]),
        .R(1'b0));
  FDRE \rxd2_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[5]),
        .Q(rxd2[10]),
        .R(1'b0));
  FDRE \rxd2_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[7]),
        .Q(rxd2[11]),
        .R(1'b0));
  FDRE \rxd2_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[9]),
        .Q(rxd2[12]),
        .R(1'b0));
  FDRE \rxd2_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[11]),
        .Q(rxd2[13]),
        .R(1'b0));
  FDRE \rxd2_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[13]),
        .Q(rxd2[14]),
        .R(1'b0));
  FDRE \rxd2_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8__0),
        .Q(rxd2[15]),
        .R(1'b0));
  FDRE \rxd2_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[3]),
        .Q(rxd2[1]),
        .R(1'b0));
  FDRE \rxd2_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[5]),
        .Q(rxd2[2]),
        .R(1'b0));
  FDRE \rxd2_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[7]),
        .Q(rxd2[3]),
        .R(1'b0));
  FDRE \rxd2_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[9]),
        .Q(rxd2[4]),
        .R(1'b0));
  FDRE \rxd2_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[11]),
        .Q(rxd2[5]),
        .R(1'b0));
  FDRE \rxd2_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9[13]),
        .Q(rxd2[6]),
        .R(1'b0));
  FDRE \rxd2_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf9__0),
        .Q(rxd2[7]),
        .R(1'b0));
  FDRE \rxd2_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[1]),
        .Q(rxd2[8]),
        .R(1'b0));
  FDRE \rxd2_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf8[3]),
        .Q(rxd2[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[0]_i_1__2 
       (.I0(rxd3[15]),
        .O(\rxd2b[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[10]_i_1__2 
       (.I0(rxd2[9]),
        .O(\rxd2b[10]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[11]_i_1__2 
       (.I0(rxd2[10]),
        .O(\rxd2b[11]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[12]_i_1__2 
       (.I0(rxd2[11]),
        .O(\rxd2b[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[13]_i_1__2 
       (.I0(rxd2[12]),
        .O(\rxd2b[13]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[14]_i_1__2 
       (.I0(rxd2[13]),
        .O(\rxd2b[14]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[15]_i_1__2 
       (.I0(rxd2[14]),
        .O(\rxd2b[15]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[1]_i_1__2 
       (.I0(rxd2[0]),
        .O(\rxd2b[1]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[2]_i_1__2 
       (.I0(rxd2[1]),
        .O(\rxd2b[2]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[3]_i_1__2 
       (.I0(rxd2[2]),
        .O(\rxd2b[3]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[4]_i_1__2 
       (.I0(rxd2[3]),
        .O(\rxd2b[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[5]_i_1__2 
       (.I0(rxd2[4]),
        .O(\rxd2b[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[6]_i_1__2 
       (.I0(rxd2[5]),
        .O(\rxd2b[6]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[7]_i_1__2 
       (.I0(rxd2[6]),
        .O(\rxd2b[7]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[8]_i_1__2 
       (.I0(rxd2[7]),
        .O(\rxd2b[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[9]_i_1__2 
       (.I0(rxd2[8]),
        .O(\rxd2b[9]_i_1__2_n_0 ));
  FDRE \rxd2b_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[0]_i_1__2_n_0 ),
        .Q(rxd2b[0]),
        .R(1'b0));
  FDRE \rxd2b_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[10]_i_1__2_n_0 ),
        .Q(rxd2b[10]),
        .R(1'b0));
  FDRE \rxd2b_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[11]_i_1__2_n_0 ),
        .Q(rxd2b[11]),
        .R(1'b0));
  FDRE \rxd2b_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[12]_i_1__2_n_0 ),
        .Q(rxd2b[12]),
        .R(1'b0));
  FDRE \rxd2b_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[13]_i_1__2_n_0 ),
        .Q(rxd2b[13]),
        .R(1'b0));
  FDRE \rxd2b_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[14]_i_1__2_n_0 ),
        .Q(rxd2b[14]),
        .R(1'b0));
  FDRE \rxd2b_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[15]_i_1__2_n_0 ),
        .Q(rxd2b[15]),
        .R(1'b0));
  FDRE \rxd2b_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[1]_i_1__2_n_0 ),
        .Q(rxd2b[1]),
        .R(1'b0));
  FDRE \rxd2b_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[2]_i_1__2_n_0 ),
        .Q(rxd2b[2]),
        .R(1'b0));
  FDRE \rxd2b_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[3]_i_1__2_n_0 ),
        .Q(rxd2b[3]),
        .R(1'b0));
  FDRE \rxd2b_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[4]_i_1__2_n_0 ),
        .Q(rxd2b[4]),
        .R(1'b0));
  FDRE \rxd2b_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[5]_i_1__2_n_0 ),
        .Q(rxd2b[5]),
        .R(1'b0));
  FDRE \rxd2b_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[6]_i_1__2_n_0 ),
        .Q(rxd2b[6]),
        .R(1'b0));
  FDRE \rxd2b_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[7]_i_1__2_n_0 ),
        .Q(rxd2b[7]),
        .R(1'b0));
  FDRE \rxd2b_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[8]_i_1__2_n_0 ),
        .Q(rxd2b[8]),
        .R(1'b0));
  FDRE \rxd2b_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd2b[9]_i_1__2_n_0 ),
        .Q(rxd2b[9]),
        .R(1'b0));
  FDRE \rxd3_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[1]),
        .Q(rxd3[0]),
        .R(1'b0));
  FDRE \rxd3_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[5]),
        .Q(rxd3[10]),
        .R(1'b0));
  FDRE \rxd3_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[7]),
        .Q(rxd3[11]),
        .R(1'b0));
  FDRE \rxd3_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[9]),
        .Q(rxd3[12]),
        .R(1'b0));
  FDRE \rxd3_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[11]),
        .Q(rxd3[13]),
        .R(1'b0));
  FDRE \rxd3_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[13]),
        .Q(rxd3[14]),
        .R(1'b0));
  FDRE \rxd3_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10__0),
        .Q(rxd3[15]),
        .R(1'b0));
  FDRE \rxd3_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[3]),
        .Q(rxd3[1]),
        .R(1'b0));
  FDRE \rxd3_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[5]),
        .Q(rxd3[2]),
        .R(1'b0));
  FDRE \rxd3_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[7]),
        .Q(rxd3[3]),
        .R(1'b0));
  FDRE \rxd3_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[9]),
        .Q(rxd3[4]),
        .R(1'b0));
  FDRE \rxd3_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[11]),
        .Q(rxd3[5]),
        .R(1'b0));
  FDRE \rxd3_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11[13]),
        .Q(rxd3[6]),
        .R(1'b0));
  FDRE \rxd3_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf11__0),
        .Q(rxd3[7]),
        .R(1'b0));
  FDRE \rxd3_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[1]),
        .Q(rxd3[8]),
        .R(1'b0));
  FDRE \rxd3_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf10[3]),
        .Q(rxd3[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[0]_i_1__2 
       (.I0(rxd4[15]),
        .O(\rxd3b[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[10]_i_1__2 
       (.I0(rxd3[9]),
        .O(\rxd3b[10]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[11]_i_1__2 
       (.I0(rxd3[10]),
        .O(\rxd3b[11]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[12]_i_1__2 
       (.I0(rxd3[11]),
        .O(\rxd3b[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[13]_i_1__2 
       (.I0(rxd3[12]),
        .O(\rxd3b[13]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[14]_i_1__2 
       (.I0(rxd3[13]),
        .O(\rxd3b[14]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[15]_i_1__2 
       (.I0(rxd3[14]),
        .O(\rxd3b[15]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[1]_i_1__2 
       (.I0(rxd3[0]),
        .O(\rxd3b[1]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[2]_i_1__2 
       (.I0(rxd3[1]),
        .O(\rxd3b[2]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[3]_i_1__2 
       (.I0(rxd3[2]),
        .O(\rxd3b[3]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[4]_i_1__2 
       (.I0(rxd3[3]),
        .O(\rxd3b[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[5]_i_1__2 
       (.I0(rxd3[4]),
        .O(\rxd3b[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[6]_i_1__2 
       (.I0(rxd3[5]),
        .O(\rxd3b[6]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[7]_i_1__2 
       (.I0(rxd3[6]),
        .O(\rxd3b[7]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[8]_i_1__2 
       (.I0(rxd3[7]),
        .O(\rxd3b[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[9]_i_1__2 
       (.I0(rxd3[8]),
        .O(\rxd3b[9]_i_1__2_n_0 ));
  FDRE \rxd3b_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[0]_i_1__2_n_0 ),
        .Q(rxd3b[0]),
        .R(1'b0));
  FDRE \rxd3b_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[10]_i_1__2_n_0 ),
        .Q(rxd3b[10]),
        .R(1'b0));
  FDRE \rxd3b_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[11]_i_1__2_n_0 ),
        .Q(rxd3b[11]),
        .R(1'b0));
  FDRE \rxd3b_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[12]_i_1__2_n_0 ),
        .Q(rxd3b[12]),
        .R(1'b0));
  FDRE \rxd3b_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[13]_i_1__2_n_0 ),
        .Q(rxd3b[13]),
        .R(1'b0));
  FDRE \rxd3b_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[14]_i_1__2_n_0 ),
        .Q(rxd3b[14]),
        .R(1'b0));
  FDRE \rxd3b_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[15]_i_1__2_n_0 ),
        .Q(rxd3b[15]),
        .R(1'b0));
  FDRE \rxd3b_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[1]_i_1__2_n_0 ),
        .Q(rxd3b[1]),
        .R(1'b0));
  FDRE \rxd3b_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[2]_i_1__2_n_0 ),
        .Q(rxd3b[2]),
        .R(1'b0));
  FDRE \rxd3b_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[3]_i_1__2_n_0 ),
        .Q(rxd3b[3]),
        .R(1'b0));
  FDRE \rxd3b_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[4]_i_1__2_n_0 ),
        .Q(rxd3b[4]),
        .R(1'b0));
  FDRE \rxd3b_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[5]_i_1__2_n_0 ),
        .Q(rxd3b[5]),
        .R(1'b0));
  FDRE \rxd3b_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[6]_i_1__2_n_0 ),
        .Q(rxd3b[6]),
        .R(1'b0));
  FDRE \rxd3b_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[7]_i_1__2_n_0 ),
        .Q(rxd3b[7]),
        .R(1'b0));
  FDRE \rxd3b_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[8]_i_1__2_n_0 ),
        .Q(rxd3b[8]),
        .R(1'b0));
  FDRE \rxd3b_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd3b[9]_i_1__2_n_0 ),
        .Q(rxd3b[9]),
        .R(1'b0));
  FDRE \rxd4_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[1]),
        .Q(rxd4[0]),
        .R(1'b0));
  FDRE \rxd4_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[5]),
        .Q(rxd4[10]),
        .R(1'b0));
  FDRE \rxd4_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[7]),
        .Q(rxd4[11]),
        .R(1'b0));
  FDRE \rxd4_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[9]),
        .Q(rxd4[12]),
        .R(1'b0));
  FDRE \rxd4_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[11]),
        .Q(rxd4[13]),
        .R(1'b0));
  FDRE \rxd4_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[13]),
        .Q(rxd4[14]),
        .R(1'b0));
  FDRE \rxd4_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12__0),
        .Q(rxd4[15]),
        .R(1'b0));
  FDRE \rxd4_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[3]),
        .Q(rxd4[1]),
        .R(1'b0));
  FDRE \rxd4_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[5]),
        .Q(rxd4[2]),
        .R(1'b0));
  FDRE \rxd4_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[7]),
        .Q(rxd4[3]),
        .R(1'b0));
  FDRE \rxd4_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[9]),
        .Q(rxd4[4]),
        .R(1'b0));
  FDRE \rxd4_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[11]),
        .Q(rxd4[5]),
        .R(1'b0));
  FDRE \rxd4_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf13[13]),
        .Q(rxd4[6]),
        .R(1'b0));
  FDRE \rxd4_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(rxd4[7]),
        .R(1'b0));
  FDRE \rxd4_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[1]),
        .Q(rxd4[8]),
        .R(1'b0));
  FDRE \rxd4_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(rxbuf12[3]),
        .Q(rxd4[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[0]_i_1__2 
       (.I0(rxbuf13[0]),
        .O(\rxd4b[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[10]_i_1__2 
       (.I0(rxd4[9]),
        .O(\rxd4b[10]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[11]_i_1__2 
       (.I0(rxd4[10]),
        .O(\rxd4b[11]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[12]_i_1__2 
       (.I0(rxd4[11]),
        .O(\rxd4b[12]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[13]_i_1__2 
       (.I0(rxd4[12]),
        .O(\rxd4b[13]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[14]_i_1__2 
       (.I0(rxd4[13]),
        .O(\rxd4b[14]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[15]_i_1__2 
       (.I0(rxd4[14]),
        .O(\rxd4b[15]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[1]_i_1__2 
       (.I0(rxd4[0]),
        .O(\rxd4b[1]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[2]_i_1__2 
       (.I0(rxd4[1]),
        .O(\rxd4b[2]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[3]_i_1__2 
       (.I0(rxd4[2]),
        .O(\rxd4b[3]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[4]_i_1__2 
       (.I0(rxd4[3]),
        .O(\rxd4b[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[5]_i_1__2 
       (.I0(rxd4[4]),
        .O(\rxd4b[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[6]_i_1__2 
       (.I0(rxd4[5]),
        .O(\rxd4b[6]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[7]_i_1__2 
       (.I0(rxd4[6]),
        .O(\rxd4b[7]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[8]_i_1__2 
       (.I0(rxd4[7]),
        .O(\rxd4b[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[9]_i_1__2 
       (.I0(rxd4[8]),
        .O(\rxd4b[9]_i_1__2_n_0 ));
  FDRE \rxd4b_reg[0] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[0]_i_1__2_n_0 ),
        .Q(rxd4b[0]),
        .R(1'b0));
  FDRE \rxd4b_reg[10] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[10]_i_1__2_n_0 ),
        .Q(rxd4b[10]),
        .R(1'b0));
  FDRE \rxd4b_reg[11] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[11]_i_1__2_n_0 ),
        .Q(rxd4b[11]),
        .R(1'b0));
  FDRE \rxd4b_reg[12] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[12]_i_1__2_n_0 ),
        .Q(rxd4b[12]),
        .R(1'b0));
  FDRE \rxd4b_reg[13] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[13]_i_1__2_n_0 ),
        .Q(rxd4b[13]),
        .R(1'b0));
  FDRE \rxd4b_reg[14] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[14]_i_1__2_n_0 ),
        .Q(rxd4b[14]),
        .R(1'b0));
  FDRE \rxd4b_reg[15] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[15]_i_1__2_n_0 ),
        .Q(rxd4b[15]),
        .R(1'b0));
  FDRE \rxd4b_reg[1] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[1]_i_1__2_n_0 ),
        .Q(rxd4b[1]),
        .R(1'b0));
  FDRE \rxd4b_reg[2] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[2]_i_1__2_n_0 ),
        .Q(rxd4b[2]),
        .R(1'b0));
  FDRE \rxd4b_reg[3] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[3]_i_1__2_n_0 ),
        .Q(rxd4b[3]),
        .R(1'b0));
  FDRE \rxd4b_reg[4] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[4]_i_1__2_n_0 ),
        .Q(rxd4b[4]),
        .R(1'b0));
  FDRE \rxd4b_reg[5] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[5]_i_1__2_n_0 ),
        .Q(rxd4b[5]),
        .R(1'b0));
  FDRE \rxd4b_reg[6] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[6]_i_1__2_n_0 ),
        .Q(rxd4b[6]),
        .R(1'b0));
  FDRE \rxd4b_reg[7] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[7]_i_1__2_n_0 ),
        .Q(rxd4b[7]),
        .R(1'b0));
  FDRE \rxd4b_reg[8] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[8]_i_1__2_n_0 ),
        .Q(rxd4b[8]),
        .R(1'b0));
  FDRE \rxd4b_reg[9] 
       (.C(s1RxClk4m_w),
        .CE(1'b1),
        .D(\rxd4b[9]_i_1__2_n_0 ),
        .Q(rxd4b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[0]_i_1__2 
       (.I0(rxinHTimeCnt_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxinHTimeCnt[1]_i_1__2 
       (.I0(rxinHTimeCnt_reg[0]),
        .I1(rxinHTimeCnt_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxinHTimeCnt[2]_i_1__2 
       (.I0(rxinHTimeCnt_reg[1]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxinHTimeCnt[3]_i_2__2 
       (.I0(rxinHTimeCnt_reg[2]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[1]),
        .I3(rxinHTimeCnt_reg[3]),
        .O(p_0_in__4[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxinHTimeCnt[4]_inv_i_1__2 
       (.I0(rxinHTimeCnt_reg[0]),
        .I1(rxinHTimeCnt_reg[1]),
        .I2(rxinHTimeCnt_reg[2]),
        .I3(rxinHTimeCnt_reg[3]),
        .O(p_0_in__4[4]));
  FDRE \rxinHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[0]),
        .Q(rxinHTimeCnt_reg[0]),
        .R(SR));
  FDRE \rxinHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[1]),
        .Q(rxinHTimeCnt_reg[1]),
        .R(SR));
  FDRE \rxinHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[2]),
        .Q(rxinHTimeCnt_reg[2]),
        .R(SR));
  FDRE \rxinHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[3]),
        .Q(rxinHTimeCnt_reg[3]),
        .R(SR));
  (* inverted = "yes" *) 
  FDSE \rxinHTimeCnt_reg[4]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[4]),
        .Q(sel),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    s1SyncInhibit_f_i_1
       (.I0(s1SyncInhibit_f_i_2_n_0),
        .I1(s1RxPackHTimeCnt_reg[4]),
        .I2(s1RxPackHTimeCnt_reg[3]),
        .I3(s1RxPackHTimeCnt_reg[2]),
        .I4(s1RxPackHTimeCnt_reg[1]),
        .I5(s1RxPackHTimeCnt_reg[0]),
        .O(s1SyncPreDataGate_f16_out));
  LUT4 #(
    .INIT(16'h0002)) 
    s1SyncInhibit_f_i_2
       (.I0(s1RxPackHTimeCnt_reg[7]),
        .I1(p_13_in),
        .I2(s1RxPackHTimeCnt_reg[6]),
        .I3(s1RxPackHTimeCnt_reg[5]),
        .O(s1SyncInhibit_f_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \s1SyncPreDataGateTimeCnt[0]_i_1 
       (.I0(s1SyncPreDataGateTimeCnt_reg_0_sn_1),
        .I1(\s1SyncPreDataGateTimeCnt_reg[0]_0 ),
        .I2(\s1SyncPreDataGateTimeCnt[0]_i_5_n_0 ),
        .O(s1SyncPreDataGate_f15_out));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s1SyncPreDataGateTimeCnt[0]_i_5 
       (.I0(s1SyncRespDelayTimeCnt_reg[13]),
        .I1(s1SyncRespDelayTimeCnt_reg[14]),
        .I2(s1SyncRespDelayTimeCnt_reg[11]),
        .I3(s1SyncRespDelayTimeCnt_reg[12]),
        .I4(s1SyncInhibit_f),
        .I5(p_13_in),
        .O(\s1SyncPreDataGateTimeCnt[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF3222)) 
    s1SyncPreDataGate_f_i_1
       (.I0(s1SyncPreDataGate_f_reg_0),
        .I1(s1SyncPreDataGate_f15_out),
        .I2(s1SyncPreDataGate_f_reg_1),
        .I3(s1SyncPreDataGate_f_i_3_n_0),
        .I4(s1SyncPreDataGate_f16_out),
        .O(s1SyncPreDataGate_f_reg));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    s1SyncPreDataGate_f_i_3
       (.I0(s1SyncPreDataGateTimeCnt_reg[2]),
        .I1(s1SyncPreDataGateTimeCnt_reg[3]),
        .I2(s1SyncPreDataGateTimeCnt_reg[0]),
        .I3(s1SyncPreDataGateTimeCnt_reg[1]),
        .I4(p_13_in),
        .I5(s1SyncPreDataGateTimeCnt_reg[4]),
        .O(s1SyncPreDataGate_f_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBFBAAAAAAAA)) 
    \s1SyncRespDelayTimeCnt[0]_i_1 
       (.I0(s1SyncPreDataGate_f16_out),
        .I1(s1SyncRespDelayTimeCnt_reg[14]),
        .I2(s1SyncRespDelayTimeCnt_reg_0_sn_1),
        .I3(s1SyncRespDelayTimeCnt_reg[13]),
        .I4(s1SyncRespDelayTimeCnt_reg[12]),
        .I5(p_13_in),
        .O(s1SyncRespDelayTimeCnt_reg_14_sn_1));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[0]_i_4 
       (.I0(s1RxData0_wb[0]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[0]),
        .O(\s1SyncRespDelayTimeCnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[0]_i_5 
       (.I0(s1RxData0_wb[3]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[3]),
        .O(\s1SyncRespDelayTimeCnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[0]_i_6 
       (.I0(s1RxData0_wb[2]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[2]),
        .O(\s1SyncRespDelayTimeCnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[0]_i_7 
       (.I0(s1RxData0_wb[1]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[1]),
        .O(\s1SyncRespDelayTimeCnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \s1SyncRespDelayTimeCnt[0]_i_8 
       (.I0(s1SyncRespDelayTimeCnt_reg[0]),
        .I1(s1RxData0_wb[0]),
        .I2(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[12]_i_2 
       (.I0(s1SyncRespDelayTimeCnt_reg[14]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[12]_i_3 
       (.I0(s1SyncRespDelayTimeCnt_reg[13]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[12]_i_4 
       (.I0(s1SyncRespDelayTimeCnt_reg[12]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[4]_i_2 
       (.I0(s1RxData0_wb[7]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[7]),
        .O(\s1SyncRespDelayTimeCnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[4]_i_3 
       (.I0(s1RxData0_wb[6]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[6]),
        .O(\s1SyncRespDelayTimeCnt[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[4]_i_4 
       (.I0(s1RxData0_wb[5]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[5]),
        .O(\s1SyncRespDelayTimeCnt[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \s1SyncRespDelayTimeCnt[4]_i_5 
       (.I0(s1RxData0_wb[4]),
        .I1(p_13_in),
        .I2(s1SyncRespDelayTimeCnt_reg[4]),
        .O(\s1SyncRespDelayTimeCnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[8]_i_2 
       (.I0(s1SyncRespDelayTimeCnt_reg[11]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[8]_i_3 
       (.I0(s1SyncRespDelayTimeCnt_reg[10]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[8]_i_4 
       (.I0(s1SyncRespDelayTimeCnt_reg[9]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s1SyncRespDelayTimeCnt[8]_i_5 
       (.I0(s1SyncRespDelayTimeCnt_reg[8]),
        .I1(p_13_in),
        .O(\s1SyncRespDelayTimeCnt[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncRespDelayTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s1SyncRespDelayTimeCnt_reg[0]_i_2_n_0 ,\s1SyncRespDelayTimeCnt_reg[0]_i_2_n_1 ,\s1SyncRespDelayTimeCnt_reg[0]_i_2_n_2 ,\s1SyncRespDelayTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s1SyncRespDelayTimeCnt[0]_i_4_n_0 }),
        .O(O),
        .S({\s1SyncRespDelayTimeCnt[0]_i_5_n_0 ,\s1SyncRespDelayTimeCnt[0]_i_6_n_0 ,\s1SyncRespDelayTimeCnt[0]_i_7_n_0 ,\s1SyncRespDelayTimeCnt[0]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncRespDelayTimeCnt_reg[12]_i_1 
       (.CI(\s1SyncRespDelayTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_s1SyncRespDelayTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3:2],\s1SyncRespDelayTimeCnt_reg[12]_i_1_n_2 ,\s1SyncRespDelayTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1SyncRespDelayTimeCnt_reg[12]_i_1_O_UNCONNECTED [3],\s1SyncRespDelayTimeCnt_reg[14]_0 }),
        .S({1'b0,\s1SyncRespDelayTimeCnt[12]_i_2_n_0 ,\s1SyncRespDelayTimeCnt[12]_i_3_n_0 ,\s1SyncRespDelayTimeCnt[12]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncRespDelayTimeCnt_reg[4]_i_1 
       (.CI(\s1SyncRespDelayTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\s1SyncRespDelayTimeCnt_reg[4]_i_1_n_0 ,\s1SyncRespDelayTimeCnt_reg[4]_i_1_n_1 ,\s1SyncRespDelayTimeCnt_reg[4]_i_1_n_2 ,\s1SyncRespDelayTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rxData0_reg[7]_0 ),
        .S({\s1SyncRespDelayTimeCnt[4]_i_2_n_0 ,\s1SyncRespDelayTimeCnt[4]_i_3_n_0 ,\s1SyncRespDelayTimeCnt[4]_i_4_n_0 ,\s1SyncRespDelayTimeCnt[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncRespDelayTimeCnt_reg[8]_i_1 
       (.CI(\s1SyncRespDelayTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\s1SyncRespDelayTimeCnt_reg[8]_i_1_n_0 ,\s1SyncRespDelayTimeCnt_reg[8]_i_1_n_1 ,\s1SyncRespDelayTimeCnt_reg[8]_i_1_n_2 ,\s1SyncRespDelayTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\s1SyncRespDelayTimeCnt_reg[11] ),
        .S({\s1SyncRespDelayTimeCnt[8]_i_2_n_0 ,\s1SyncRespDelayTimeCnt[8]_i_3_n_0 ,\s1SyncRespDelayTimeCnt[8]_i_4_n_0 ,\s1SyncRespDelayTimeCnt[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s1SyncWgPulseWidth[15]_i_1 
       (.I0(s1SyncPreDataGate_f16_out),
        .I1(Q[7]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \testBuf[0]_i_1 
       (.I0(s1SyncPreDataGate_f16_out),
        .I1(Q[7]),
        .I2(\testBuf_reg[0] ),
        .O(\rxData2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wgData[23]_i_1 
       (.I0(s1SyncInhibit_f_i_2_n_0),
        .I1(s1RxPackHTimeCnt_reg[4]),
        .I2(s1RxPackHTimeCnt_reg[3]),
        .I3(s1RxPackHTimeCnt_reg[2]),
        .I4(s1RxPackHTimeCnt_reg[1]),
        .I5(s1RxPackHTimeCnt_reg[0]),
        .O(s1RxPackHTimeCnt_reg_4_sn_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXSYSDATA
   (rxSysData1_pack_w,
    rxPack_f_reg_0,
    D,
    \bmem_reg[8][10] ,
    \bmem_reg[5][18] ,
    \bmem_reg[5][18]_0 ,
    \rxData1_reg[15]_0 ,
    \rxData3_reg[15]_0 ,
    clk160m,
    rxSysData1_pack_ff,
    Q,
    fibRxB1,
    hdfioA,
    \laCh[5] ,
    \laCh[5]_0 ,
    bSndRx,
    fibRxB5,
    \laCh[4] ,
    inpChk3,
    txData_o);
  output rxSysData1_pack_w;
  output rxPack_f_reg_0;
  output [0:0]D;
  output \bmem_reg[8][10] ;
  output \bmem_reg[5][18] ;
  output \bmem_reg[5][18]_0 ;
  output [31:0]\rxData1_reg[15]_0 ;
  output [31:0]\rxData3_reg[15]_0 ;
  input clk160m;
  input rxSysData1_pack_ff;
  input [3:0]Q;
  input fibRxB1;
  input [0:0]hdfioA;
  input [2:0]\laCh[5] ;
  input \laCh[5]_0 ;
  input bSndRx;
  input fibRxB5;
  input \laCh[4] ;
  input inpChk3;
  input txData_o;

  wire [0:0]D;
  wire [3:0]Q;
  wire bSndRx;
  wire \bmem_reg[5][18] ;
  wire \bmem_reg[5][18]_0 ;
  wire \bmem_reg[8][10] ;
  wire clk160m;
  wire fibRxB1;
  wire fibRxB5;
  wire [0:0]hdfioA;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4_n_0;
  wire inpChk3;
  wire \laCh[4] ;
  wire \laCh[4]_INST_0_i_5_n_0 ;
  wire [2:0]\laCh[5] ;
  wire \laCh[5]_0 ;
  wire \laCh[5]_INST_0_i_5_n_0 ;
  wire p_0_in0;
  wire [4:0]p_0_in__0;
  wire [9:4]p_0_in__0__0;
  wire [15:0]p_14_out;
  wire [5:0]rx4mTimeCnt;
  wire \rx4mTimeCnt[0]_i_1__2_n_0 ;
  wire \rx4mTimeCnt[0]_i_2_n_0 ;
  wire \rx4mTimeCnt[1]_i_1__2_n_0 ;
  wire \rx4mTimeCnt[2]_i_1__1_n_0 ;
  wire \rx4mTimeCnt[3]_i_1__2_n_0 ;
  wire \rx4mTimeCnt[3]_i_2__0_n_0 ;
  wire \rx4mTimeCnt[3]_i_3_n_0 ;
  wire \rx4mTimeCnt[4]_i_1_n_0 ;
  wire \rx4mTimeCnt[4]_i_2_n_0 ;
  wire \rx4mTimeCnt[5]_i_1_n_0 ;
  wire \rx4mTimeCnt[5]_i_2_n_0 ;
  wire \rx4mTimeCnt[5]_i_3_n_0 ;
  wire \rx4mTimeCnt[5]_i_4__0_n_0 ;
  wire \rx4mTimeCnt[5]_i_5_n_0 ;
  wire \rx4mTimeCnt[5]_i_6_n_0 ;
  wire \rx4mTimeCnt[5]_i_7_n_0 ;
  wire rxClk4m_f_i_1_n_0;
  wire rxClkHTime1;
  wire rxClkHTime10_out;
  wire rxClkHTime11_out;
  wire rxClkHTime12_out;
  wire rxClkHTime13_out;
  wire \rxClkHTime1_inferred__0/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__0/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__1/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__1/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__2/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__2/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__3/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__3/i__carry_n_3 ;
  wire \rxClkHTime1_inferred__4/i__carry__0_n_3 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_0 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_1 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_2 ;
  wire \rxClkHTime1_inferred__4/i__carry_n_3 ;
  wire \rxClkHTime[0]_i_1_n_0 ;
  wire \rxClkHTime[1]_i_1_n_0 ;
  wire \rxClkHTime[2]_i_1_n_0 ;
  wire \rxClkHTime[3]_i_1_n_0 ;
  wire \rxClkHTime[4]_i_1_n_0 ;
  wire \rxClkHTime[4]_i_2__0_n_0 ;
  wire \rxClkHTime[4]_i_3_n_0 ;
  wire \rxClkHTime[4]_i_4_n_0 ;
  wire \rxClkHTime[5]_i_1_n_0 ;
  wire \rxClkHTime[5]_i_2_n_0 ;
  wire \rxClkHTime[5]_i_3_n_0 ;
  wire \rxClkHTime[5]_i_4_n_0 ;
  wire \rxClkHTime[5]_i_5__0_n_0 ;
  wire \rxClkHTime[5]_i_6__0_n_0 ;
  wire \rxClkHTime[5]_i_7_n_0 ;
  wire \rxClkHTime[7]_i_1_n_0 ;
  wire \rxClkHTime[7]_i_2_n_0 ;
  wire \rxClkHTime_reg_n_0_[0] ;
  wire \rxClkHTime_reg_n_0_[1] ;
  wire \rxClkHTime_reg_n_0_[2] ;
  wire \rxClkHTime_reg_n_0_[3] ;
  wire \rxClkHTime_reg_n_0_[4] ;
  wire \rxClkHTime_reg_n_0_[5] ;
  wire \rxClkHTime_reg_n_0_[7] ;
  wire rxData0;
  wire \rxData0[15]_i_2_n_0 ;
  wire \rxData0[15]_i_3_n_0 ;
  wire [31:0]\rxData1_reg[15]_0 ;
  wire [31:0]\rxData3_reg[15]_0 ;
  wire [15:0]rxHead;
  wire rxPackTime2_carry__0_i_1__0_n_0;
  wire rxPackTime2_carry__0_i_2_n_0;
  wire rxPackTime2_carry__0_n_2;
  wire rxPackTime2_carry__0_n_3;
  wire rxPackTime2_carry_i_1_n_0;
  wire rxPackTime2_carry_i_2_n_0;
  wire rxPackTime2_carry_i_3_n_0;
  wire rxPackTime2_carry_i_4_n_0;
  wire rxPackTime2_carry_n_0;
  wire rxPackTime2_carry_n_1;
  wire rxPackTime2_carry_n_2;
  wire rxPackTime2_carry_n_3;
  wire \rxPackTime[0]_i_1_n_0 ;
  wire \rxPackTime[1]_i_1_n_0 ;
  wire \rxPackTime[2]_i_1_n_0 ;
  wire \rxPackTime[3]_i_1_n_0 ;
  wire \rxPackTime[5]_i_2_n_0 ;
  wire \rxPackTime[9]_i_1_n_0 ;
  wire \rxPackTime[9]_i_3_n_0 ;
  wire [9:0]rxPackTime_reg;
  wire rxPack_f_i_1_n_0;
  wire rxPack_f_i_2_n_0;
  wire rxPack_f_i_3_n_0;
  wire rxPack_f_reg_0;
  wire rxSysData1_clk_w;
  wire rxSysData1_pack_ff;
  wire rxSysData1_pack_w;
  wire [13:1]rxbuf10;
  wire [15:15]rxbuf10__0;
  wire [13:1]rxbuf11;
  wire [15:15]rxbuf11__0;
  wire [13:1]rxbuf12;
  wire [15:15]rxbuf12__0;
  wire [13:0]rxbuf13;
  wire \rxbuf4_reg_n_0_[11] ;
  wire \rxbuf4_reg_n_0_[13] ;
  wire \rxbuf4_reg_n_0_[15] ;
  wire \rxbuf4_reg_n_0_[1] ;
  wire \rxbuf4_reg_n_0_[3] ;
  wire \rxbuf4_reg_n_0_[5] ;
  wire \rxbuf4_reg_n_0_[7] ;
  wire \rxbuf4_reg_n_0_[9] ;
  wire \rxbuf5_reg_n_0_[11] ;
  wire \rxbuf5_reg_n_0_[13] ;
  wire \rxbuf5_reg_n_0_[15] ;
  wire \rxbuf5_reg_n_0_[1] ;
  wire \rxbuf5_reg_n_0_[3] ;
  wire \rxbuf5_reg_n_0_[5] ;
  wire \rxbuf5_reg_n_0_[7] ;
  wire \rxbuf5_reg_n_0_[9] ;
  wire [13:1]rxbuf6;
  wire [15:15]rxbuf6__0;
  wire [13:1]rxbuf7;
  wire [15:15]rxbuf7__0;
  wire [13:1]rxbuf8;
  wire [15:15]rxbuf8__0;
  wire [13:1]rxbuf9;
  wire [15:15]rxbuf9__0;
  wire [15:0]rxchk;
  wire rxchk0_carry__0_i_10_n_0;
  wire rxchk0_carry__0_i_11_n_0;
  wire rxchk0_carry__0_i_12_n_0;
  wire rxchk0_carry__0_i_1_n_0;
  wire rxchk0_carry__0_i_2_n_0;
  wire rxchk0_carry__0_i_3_n_0;
  wire rxchk0_carry__0_i_4_n_0;
  wire rxchk0_carry__0_i_5_n_0;
  wire rxchk0_carry__0_i_6_n_0;
  wire rxchk0_carry__0_i_7_n_0;
  wire rxchk0_carry__0_i_8_n_0;
  wire rxchk0_carry__0_i_9_n_0;
  wire rxchk0_carry__0_n_0;
  wire rxchk0_carry__0_n_1;
  wire rxchk0_carry__0_n_2;
  wire rxchk0_carry__0_n_3;
  wire rxchk0_carry__1_i_10_n_0;
  wire rxchk0_carry__1_i_11_n_0;
  wire rxchk0_carry__1_i_12_n_0;
  wire rxchk0_carry__1_i_1_n_0;
  wire rxchk0_carry__1_i_2_n_0;
  wire rxchk0_carry__1_i_3_n_0;
  wire rxchk0_carry__1_i_4_n_0;
  wire rxchk0_carry__1_i_5_n_0;
  wire rxchk0_carry__1_i_6_n_0;
  wire rxchk0_carry__1_i_7_n_0;
  wire rxchk0_carry__1_i_8_n_0;
  wire rxchk0_carry__1_i_9_n_0;
  wire rxchk0_carry__1_n_0;
  wire rxchk0_carry__1_n_1;
  wire rxchk0_carry__1_n_2;
  wire rxchk0_carry__1_n_3;
  wire rxchk0_carry__2_i_10_n_0;
  wire rxchk0_carry__2_i_11_n_0;
  wire rxchk0_carry__2_i_12_n_0;
  wire rxchk0_carry__2_i_1_n_0;
  wire rxchk0_carry__2_i_2_n_0;
  wire rxchk0_carry__2_i_3_n_0;
  wire rxchk0_carry__2_i_4_n_0;
  wire rxchk0_carry__2_i_5_n_0;
  wire rxchk0_carry__2_i_6_n_0;
  wire rxchk0_carry__2_i_7_n_0;
  wire rxchk0_carry__2_i_8_n_0;
  wire rxchk0_carry__2_i_9_n_0;
  wire rxchk0_carry__2_n_1;
  wire rxchk0_carry__2_n_2;
  wire rxchk0_carry__2_n_3;
  wire rxchk0_carry_i_10_n_0;
  wire rxchk0_carry_i_11_n_0;
  wire rxchk0_carry_i_12_n_0;
  wire rxchk0_carry_i_13_n_0;
  wire rxchk0_carry_i_14_n_0;
  wire rxchk0_carry_i_15_n_0;
  wire rxchk0_carry_i_1_n_0;
  wire rxchk0_carry_i_2_n_0;
  wire rxchk0_carry_i_3_n_0;
  wire rxchk0_carry_i_4_n_0;
  wire rxchk0_carry_i_5_n_0;
  wire rxchk0_carry_i_6_n_0;
  wire rxchk0_carry_i_7_n_0;
  wire rxchk0_carry_i_8_n_0;
  wire rxchk0_carry_i_9_n_0;
  wire rxchk0_carry_n_0;
  wire rxchk0_carry_n_1;
  wire rxchk0_carry_n_2;
  wire rxchk0_carry_n_3;
  wire [15:0]rxchk0_in;
  wire \rxchk[15]_i_1_n_0 ;
  wire \rxchk[15]_i_2_n_0 ;
  wire [15:0]rxd0;
  wire [15:0]rxd0b;
  wire [15:0]rxd1;
  wire [15:0]rxd1b;
  wire \rxd1b[0]_i_1_n_0 ;
  wire \rxd1b[10]_i_1_n_0 ;
  wire \rxd1b[11]_i_1_n_0 ;
  wire \rxd1b[12]_i_1__0_n_0 ;
  wire \rxd1b[13]_i_1_n_0 ;
  wire \rxd1b[14]_i_1_n_0 ;
  wire \rxd1b[15]_i_1_n_0 ;
  wire \rxd1b[1]_i_1_n_0 ;
  wire \rxd1b[2]_i_1_n_0 ;
  wire \rxd1b[3]_i_1_n_0 ;
  wire \rxd1b[4]_i_1_n_0 ;
  wire \rxd1b[5]_i_1_n_0 ;
  wire \rxd1b[6]_i_1_n_0 ;
  wire \rxd1b[7]_i_1_n_0 ;
  wire \rxd1b[8]_i_1_n_0 ;
  wire \rxd1b[9]_i_1_n_0 ;
  wire [15:0]rxd2;
  wire [15:0]rxd2b;
  wire \rxd2b[0]_i_1_n_0 ;
  wire \rxd2b[10]_i_1_n_0 ;
  wire \rxd2b[11]_i_1_n_0 ;
  wire \rxd2b[12]_i_1_n_0 ;
  wire \rxd2b[13]_i_1_n_0 ;
  wire \rxd2b[14]_i_1_n_0 ;
  wire \rxd2b[15]_i_1_n_0 ;
  wire \rxd2b[1]_i_1_n_0 ;
  wire \rxd2b[2]_i_1_n_0 ;
  wire \rxd2b[3]_i_1_n_0 ;
  wire \rxd2b[4]_i_1_n_0 ;
  wire \rxd2b[5]_i_1_n_0 ;
  wire \rxd2b[6]_i_1_n_0 ;
  wire \rxd2b[7]_i_1_n_0 ;
  wire \rxd2b[8]_i_1__0_n_0 ;
  wire \rxd2b[9]_i_1_n_0 ;
  wire [15:0]rxd3;
  wire [15:0]rxd3b;
  wire \rxd3b[0]_i_1__0_n_0 ;
  wire \rxd3b[10]_i_1__0_n_0 ;
  wire \rxd3b[11]_i_1_n_0 ;
  wire \rxd3b[12]_i_1__0_n_0 ;
  wire \rxd3b[13]_i_1__0_n_0 ;
  wire \rxd3b[14]_i_1__0_n_0 ;
  wire \rxd3b[15]_i_1_n_0 ;
  wire \rxd3b[1]_i_1__0_n_0 ;
  wire \rxd3b[2]_i_1__0_n_0 ;
  wire \rxd3b[3]_i_1_n_0 ;
  wire \rxd3b[4]_i_1__0_n_0 ;
  wire \rxd3b[5]_i_1__0_n_0 ;
  wire \rxd3b[6]_i_1_n_0 ;
  wire \rxd3b[7]_i_1__0_n_0 ;
  wire \rxd3b[8]_i_1__0_n_0 ;
  wire \rxd3b[9]_i_1_n_0 ;
  wire [15:0]rxd4;
  wire [15:0]rxd4b;
  wire \rxd4b[0]_i_1_n_0 ;
  wire \rxd4b[10]_i_1_n_0 ;
  wire \rxd4b[11]_i_1_n_0 ;
  wire \rxd4b[12]_i_1_n_0 ;
  wire \rxd4b[13]_i_1_n_0 ;
  wire \rxd4b[14]_i_1_n_0 ;
  wire \rxd4b[15]_i_1_n_0 ;
  wire \rxd4b[1]_i_1_n_0 ;
  wire \rxd4b[2]_i_1_n_0 ;
  wire \rxd4b[3]_i_1_n_0 ;
  wire \rxd4b[4]_i_1_n_0 ;
  wire \rxd4b[5]_i_1_n_0 ;
  wire \rxd4b[6]_i_1_n_0 ;
  wire \rxd4b[7]_i_1_n_0 ;
  wire \rxd4b[8]_i_1_n_0 ;
  wire \rxd4b[9]_i_1_n_0 ;
  wire \rxinHTimeCnt[3]_i_1_n_0 ;
  wire [3:0]rxinHTimeCnt_reg;
  wire sel;
  wire txData_o;
  wire [3:0]\NLW_rxClkHTime1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_rxClkHTime1_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxClkHTime1_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_rxPackTime2_carry_O_UNCONNECTED;
  wire [3:2]NLW_rxPackTime2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rxPackTime2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_rxchk0_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(rxd0b[15]),
        .I1(rxd0[15]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(rxd1b[15]),
        .I1(rxd1[15]),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(rxd2b[15]),
        .I1(rxd2[15]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(rxd3b[15]),
        .I1(rxd3[15]),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(rxd4b[15]),
        .I1(rxd4[15]),
        .O(i__carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(rxd0b[14]),
        .I1(rxd0[14]),
        .I2(rxd0[12]),
        .I3(rxd0b[12]),
        .I4(rxd0[13]),
        .I5(rxd0b[13]),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(rxd1b[14]),
        .I1(rxd1[14]),
        .I2(rxd1[12]),
        .I3(rxd1b[12]),
        .I4(rxd1[13]),
        .I5(rxd1b[13]),
        .O(i__carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__1
       (.I0(rxd2b[14]),
        .I1(rxd2[14]),
        .I2(rxd2[12]),
        .I3(rxd2b[12]),
        .I4(rxd2[13]),
        .I5(rxd2b[13]),
        .O(i__carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__2
       (.I0(rxd3b[14]),
        .I1(rxd3[14]),
        .I2(rxd3[12]),
        .I3(rxd3b[12]),
        .I4(rxd3[13]),
        .I5(rxd3b[13]),
        .O(i__carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__3
       (.I0(rxd4b[13]),
        .I1(rxd4[13]),
        .I2(rxd4[14]),
        .I3(rxd4b[14]),
        .I4(rxd4[12]),
        .I5(rxd4b[12]),
        .O(i__carry__0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(rxd0b[11]),
        .I1(rxd0[11]),
        .I2(rxd0[9]),
        .I3(rxd0b[9]),
        .I4(rxd0[10]),
        .I5(rxd0b[10]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(rxd1b[10]),
        .I1(rxd1[10]),
        .I2(rxd1[11]),
        .I3(rxd1b[11]),
        .I4(rxd1[9]),
        .I5(rxd1b[9]),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(rxd2b[10]),
        .I1(rxd2[10]),
        .I2(rxd2[11]),
        .I3(rxd2b[11]),
        .I4(rxd2[9]),
        .I5(rxd2b[9]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(rxd3b[10]),
        .I1(rxd3[10]),
        .I2(rxd3[11]),
        .I3(rxd3b[11]),
        .I4(rxd3[9]),
        .I5(rxd3b[9]),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__3
       (.I0(rxd4b[10]),
        .I1(rxd4[10]),
        .I2(rxd4[11]),
        .I3(rxd4b[11]),
        .I4(rxd4[9]),
        .I5(rxd4b[9]),
        .O(i__carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(rxd0b[7]),
        .I1(rxd0[7]),
        .I2(rxd0[8]),
        .I3(rxd0b[8]),
        .I4(rxd0[6]),
        .I5(rxd0b[6]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(rxd1b[7]),
        .I1(rxd1[7]),
        .I2(rxd1[8]),
        .I3(rxd1b[8]),
        .I4(rxd1[6]),
        .I5(rxd1b[6]),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(rxd2b[8]),
        .I1(rxd2[8]),
        .I2(rxd2[6]),
        .I3(rxd2b[6]),
        .I4(rxd2[7]),
        .I5(rxd2b[7]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(rxd3b[8]),
        .I1(rxd3[8]),
        .I2(rxd3[7]),
        .I3(rxd3b[7]),
        .I4(rxd3[6]),
        .I5(rxd3b[6]),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(rxd4b[8]),
        .I1(rxd4[8]),
        .I2(rxd4[6]),
        .I3(rxd4b[6]),
        .I4(rxd4[7]),
        .I5(rxd4b[7]),
        .O(i__carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(rxd0b[5]),
        .I1(rxd0[5]),
        .I2(rxd0[3]),
        .I3(rxd0b[3]),
        .I4(rxd0[4]),
        .I5(rxd0b[4]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(rxd1b[5]),
        .I1(rxd1[5]),
        .I2(rxd1[3]),
        .I3(rxd1b[3]),
        .I4(rxd1[4]),
        .I5(rxd1b[4]),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(rxd2b[5]),
        .I1(rxd2[5]),
        .I2(rxd2[4]),
        .I3(rxd2b[4]),
        .I4(rxd2[3]),
        .I5(rxd2b[3]),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__2
       (.I0(rxd3b[5]),
        .I1(rxd3[5]),
        .I2(rxd3[3]),
        .I3(rxd3b[3]),
        .I4(rxd3[4]),
        .I5(rxd3b[4]),
        .O(i__carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(rxd4b[5]),
        .I1(rxd4[5]),
        .I2(rxd4[3]),
        .I3(rxd4b[3]),
        .I4(rxd4[4]),
        .I5(rxd4b[4]),
        .O(i__carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(rxd0b[2]),
        .I1(rxd0[2]),
        .I2(rxd0[0]),
        .I3(rxd0b[0]),
        .I4(rxd0[1]),
        .I5(rxd0b[1]),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(rxd1b[2]),
        .I1(rxd1[2]),
        .I2(rxd1[0]),
        .I3(rxd1b[0]),
        .I4(rxd1[1]),
        .I5(rxd1b[1]),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(rxd2b[2]),
        .I1(rxd2[2]),
        .I2(rxd2[0]),
        .I3(rxd2b[0]),
        .I4(rxd2[1]),
        .I5(rxd2b[1]),
        .O(i__carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__2
       (.I0(rxd3b[2]),
        .I1(rxd3[2]),
        .I2(rxd3[0]),
        .I3(rxd3b[0]),
        .I4(rxd3[1]),
        .I5(rxd3b[1]),
        .O(i__carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__3
       (.I0(rxd4b[2]),
        .I1(rxd4[2]),
        .I2(rxd4[0]),
        .I3(rxd4b[0]),
        .I4(rxd4[1]),
        .I5(rxd4b[1]),
        .O(i__carry_i_4__3_n_0));
  MUXF7 \laCh[4]_INST_0_i_2 
       (.I0(\laCh[4]_INST_0_i_5_n_0 ),
        .I1(\laCh[4] ),
        .O(\bmem_reg[5][18]_0 ),
        .S(\laCh[5] [2]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \laCh[4]_INST_0_i_5 
       (.I0(inpChk3),
        .I1(\laCh[5] [1]),
        .I2(rxSysData1_clk_w),
        .I3(\laCh[5] [0]),
        .I4(txData_o),
        .O(\laCh[4]_INST_0_i_5_n_0 ));
  MUXF7 \laCh[5]_INST_0_i_2 
       (.I0(\laCh[5]_INST_0_i_5_n_0 ),
        .I1(\laCh[5]_0 ),
        .O(\bmem_reg[5][18] ),
        .S(\laCh[5] [2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \laCh[5]_INST_0_i_5 
       (.I0(bSndRx),
        .I1(\laCh[5] [1]),
        .I2(rxSysData1_pack_w),
        .I3(\laCh[5] [0]),
        .I4(fibRxB5),
        .O(\laCh[5]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rmem[33][31]__0_i_1 
       (.I0(rxSysData1_pack_w),
        .I1(rxSysData1_pack_ff),
        .O(rxPack_f_reg_0));
  LUT4 #(
    .INIT(16'h05AE)) 
    \rx4mTimeCnt[0]_i_1__2 
       (.I0(\rx4mTimeCnt[5]_i_4__0_n_0 ),
        .I1(\rx4mTimeCnt[3]_i_2__0_n_0 ),
        .I2(\rx4mTimeCnt[0]_i_2_n_0 ),
        .I3(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \rx4mTimeCnt[0]_i_2 
       (.I0(rx4mTimeCnt[4]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0AB1)) 
    \rx4mTimeCnt[1]_i_1__2 
       (.I0(\rx4mTimeCnt[5]_i_4__0_n_0 ),
        .I1(\rx4mTimeCnt[3]_i_2__0_n_0 ),
        .I2(rx4mTimeCnt[0]),
        .I3(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h0AB1BB00)) 
    \rx4mTimeCnt[2]_i_1__1 
       (.I0(\rx4mTimeCnt[5]_i_4__0_n_0 ),
        .I1(\rx4mTimeCnt[3]_i_2__0_n_0 ),
        .I2(rx4mTimeCnt[0]),
        .I3(rx4mTimeCnt[2]),
        .I4(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB001B0A0B00BB0A1)) 
    \rx4mTimeCnt[3]_i_1__2 
       (.I0(\rx4mTimeCnt[5]_i_4__0_n_0 ),
        .I1(\rx4mTimeCnt[3]_i_2__0_n_0 ),
        .I2(rx4mTimeCnt[3]),
        .I3(\rx4mTimeCnt[4]_i_2_n_0 ),
        .I4(rx4mTimeCnt[0]),
        .I5(\rx4mTimeCnt[3]_i_3_n_0 ),
        .O(\rx4mTimeCnt[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000001)) 
    \rx4mTimeCnt[3]_i_2__0 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[4]),
        .I4(rx4mTimeCnt[0]),
        .I5(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rx4mTimeCnt[3]_i_3 
       (.I0(rx4mTimeCnt[5]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF0F0F078F0F0)) 
    \rx4mTimeCnt[4]_i_1 
       (.I0(\rx4mTimeCnt[5]_i_6_n_0 ),
        .I1(D),
        .I2(rx4mTimeCnt[4]),
        .I3(\rx4mTimeCnt[4]_i_2_n_0 ),
        .I4(rx4mTimeCnt[3]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rx4mTimeCnt[4]_i_2 
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[1]),
        .O(\rx4mTimeCnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    \rx4mTimeCnt[5]_i_1 
       (.I0(\rx4mTimeCnt[5]_i_3_n_0 ),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[3]),
        .I4(rx4mTimeCnt[4]),
        .I5(\rx4mTimeCnt[5]_i_4__0_n_0 ),
        .O(\rx4mTimeCnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rx4mTimeCnt[5]_i_2 
       (.I0(\rx4mTimeCnt[5]_i_5_n_0 ),
        .I1(\rx4mTimeCnt[5]_i_6_n_0 ),
        .I2(D),
        .I3(\rx4mTimeCnt[5]_i_7_n_0 ),
        .O(\rx4mTimeCnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000400001)) 
    \rx4mTimeCnt[5]_i_3 
       (.I0(rx4mTimeCnt[3]),
        .I1(rx4mTimeCnt[5]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[4]),
        .I4(rx4mTimeCnt[1]),
        .I5(rx4mTimeCnt[0]),
        .O(\rx4mTimeCnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \rx4mTimeCnt[5]_i_4__0 
       (.I0(rxinHTimeCnt_reg[1]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(D),
        .I3(sel),
        .I4(rxinHTimeCnt_reg[3]),
        .I5(rxinHTimeCnt_reg[2]),
        .O(\rx4mTimeCnt[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7F80DF00)) 
    \rx4mTimeCnt[5]_i_5 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[4]),
        .I2(rx4mTimeCnt[2]),
        .I3(rx4mTimeCnt[5]),
        .I4(rx4mTimeCnt[3]),
        .O(\rx4mTimeCnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \rx4mTimeCnt[5]_i_6 
       (.I0(rxinHTimeCnt_reg[1]),
        .I1(rxinHTimeCnt_reg[3]),
        .I2(sel),
        .I3(rxinHTimeCnt_reg[2]),
        .I4(rxinHTimeCnt_reg[0]),
        .O(\rx4mTimeCnt[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF007F00)) 
    \rx4mTimeCnt[5]_i_7 
       (.I0(rx4mTimeCnt[1]),
        .I1(rx4mTimeCnt[2]),
        .I2(rx4mTimeCnt[0]),
        .I3(rx4mTimeCnt[5]),
        .I4(rx4mTimeCnt[3]),
        .I5(rx4mTimeCnt[4]),
        .O(\rx4mTimeCnt[5]_i_7_n_0 ));
  FDRE \rx4mTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1_n_0 ),
        .D(\rx4mTimeCnt[0]_i_1__2_n_0 ),
        .Q(rx4mTimeCnt[0]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1_n_0 ),
        .D(\rx4mTimeCnt[1]_i_1__2_n_0 ),
        .Q(rx4mTimeCnt[1]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1_n_0 ),
        .D(\rx4mTimeCnt[2]_i_1__1_n_0 ),
        .Q(rx4mTimeCnt[2]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1_n_0 ),
        .D(\rx4mTimeCnt[3]_i_1__2_n_0 ),
        .Q(rx4mTimeCnt[3]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1_n_0 ),
        .D(\rx4mTimeCnt[4]_i_1_n_0 ),
        .Q(rx4mTimeCnt[4]),
        .R(1'b0));
  FDRE \rx4mTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\rx4mTimeCnt[5]_i_1_n_0 ),
        .D(\rx4mTimeCnt[5]_i_2_n_0 ),
        .Q(rx4mTimeCnt[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0F10)) 
    rxClk4m_f_i_1
       (.I0(rx4mTimeCnt[2]),
        .I1(rx4mTimeCnt[3]),
        .I2(rx4mTimeCnt[5]),
        .I3(rx4mTimeCnt[4]),
        .O(rxClk4m_f_i_1_n_0));
  FDRE rxClk4m_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxClk4m_f_i_1_n_0),
        .Q(rxSysData1_clk_w),
        .R(1'b0));
  CARRY4 \rxClkHTime1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__0/i__carry_n_0 ,\rxClkHTime1_inferred__0/i__carry_n_1 ,\rxClkHTime1_inferred__0/i__carry_n_2 ,\rxClkHTime1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \rxClkHTime1_inferred__0/i__carry__0 
       (.CI(\rxClkHTime1_inferred__0/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime1,\rxClkHTime1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  CARRY4 \rxClkHTime1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__1/i__carry_n_0 ,\rxClkHTime1_inferred__1/i__carry_n_1 ,\rxClkHTime1_inferred__1/i__carry_n_2 ,\rxClkHTime1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \rxClkHTime1_inferred__1/i__carry__0 
       (.CI(\rxClkHTime1_inferred__1/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__1/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime10_out,\rxClkHTime1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0}));
  CARRY4 \rxClkHTime1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__2/i__carry_n_0 ,\rxClkHTime1_inferred__2/i__carry_n_1 ,\rxClkHTime1_inferred__2/i__carry_n_2 ,\rxClkHTime1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \rxClkHTime1_inferred__2/i__carry__0 
       (.CI(\rxClkHTime1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__2/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime11_out,\rxClkHTime1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0}));
  CARRY4 \rxClkHTime1_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__3/i__carry_n_0 ,\rxClkHTime1_inferred__3/i__carry_n_1 ,\rxClkHTime1_inferred__3/i__carry_n_2 ,\rxClkHTime1_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  CARRY4 \rxClkHTime1_inferred__3/i__carry__0 
       (.CI(\rxClkHTime1_inferred__3/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__3/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime12_out,\rxClkHTime1_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0}));
  CARRY4 \rxClkHTime1_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\rxClkHTime1_inferred__4/i__carry_n_0 ,\rxClkHTime1_inferred__4/i__carry_n_1 ,\rxClkHTime1_inferred__4/i__carry_n_2 ,\rxClkHTime1_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}));
  CARRY4 \rxClkHTime1_inferred__4/i__carry__0 
       (.CI(\rxClkHTime1_inferred__4/i__carry_n_0 ),
        .CO({\NLW_rxClkHTime1_inferred__4/i__carry__0_CO_UNCONNECTED [3:2],rxClkHTime13_out,\rxClkHTime1_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_rxClkHTime1_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \rxClkHTime[0]_i_1 
       (.I0(\rxClkHTime[4]_i_2__0_n_0 ),
        .I1(\rxClkHTime[4]_i_3_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \rxClkHTime[1]_i_1 
       (.I0(\rxClkHTime[4]_i_2__0_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime[4]_i_3_n_0 ),
        .O(\rxClkHTime[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \rxClkHTime[2]_i_1 
       (.I0(\rxClkHTime[7]_i_2_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(\rxClkHTime[4]_i_2__0_n_0 ),
        .O(\rxClkHTime[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFEAAAAAAAAAAA)) 
    \rxClkHTime[3]_i_1 
       (.I0(\rxClkHTime[5]_i_1_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .I5(rxSysData1_clk_w),
        .O(\rxClkHTime[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88AA8A8A8A8A8)) 
    \rxClkHTime[4]_i_1 
       (.I0(\rxClkHTime[4]_i_2__0_n_0 ),
        .I1(\rxClkHTime[4]_i_3_n_0 ),
        .I2(\rxClkHTime_reg_n_0_[4] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime[4]_i_4_n_0 ),
        .I5(\rxClkHTime_reg_n_0_[3] ),
        .O(\rxClkHTime[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF020000)) 
    \rxClkHTime[4]_i_2__0 
       (.I0(\rxClkHTime[5]_i_5__0_n_0 ),
        .I1(\rxClkHTime[5]_i_4_n_0 ),
        .I2(\rxClkHTime[5]_i_3_n_0 ),
        .I3(\rxClkHTime[5]_i_2_n_0 ),
        .I4(rxSysData1_clk_w),
        .O(\rxClkHTime[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \rxClkHTime[4]_i_3 
       (.I0(\rxClkHTime_reg_n_0_[7] ),
        .I1(\rxClkHTime_reg_n_0_[5] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxClkHTime_reg_n_0_[3] ),
        .I4(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxClkHTime[4]_i_4 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A888A8A8A8A)) 
    \rxClkHTime[5]_i_1 
       (.I0(rxSysData1_clk_w),
        .I1(\rxClkHTime[7]_i_2_n_0 ),
        .I2(\rxClkHTime[5]_i_2_n_0 ),
        .I3(\rxClkHTime[5]_i_3_n_0 ),
        .I4(\rxClkHTime[5]_i_4_n_0 ),
        .I5(\rxClkHTime[5]_i_5__0_n_0 ),
        .O(\rxClkHTime[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rxClkHTime[5]_i_2 
       (.I0(\rxData0[15]_i_2_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxClkHTime[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \rxClkHTime[5]_i_3 
       (.I0(rxClkHTime11_out),
        .I1(rxHead[6]),
        .I2(rxClkHTime12_out),
        .I3(rxHead[10]),
        .I4(\rxClkHTime[5]_i_6__0_n_0 ),
        .O(\rxClkHTime[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \rxClkHTime[5]_i_4 
       (.I0(rxClkHTime10_out),
        .I1(rxHead[9]),
        .I2(rxClkHTime1),
        .I3(\rxClkHTime[5]_i_7_n_0 ),
        .I4(rxClkHTime13_out),
        .I5(rxHead[3]),
        .O(\rxClkHTime[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \rxClkHTime[5]_i_5__0 
       (.I0(rxHead[11]),
        .I1(rxHead[12]),
        .I2(rxHead[2]),
        .I3(rxHead[14]),
        .I4(rxHead[8]),
        .I5(rxHead[15]),
        .O(\rxClkHTime[5]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \rxClkHTime[5]_i_6__0 
       (.I0(rxHead[7]),
        .I1(rxHead[0]),
        .I2(rxHead[1]),
        .I3(rxHead[13]),
        .O(\rxClkHTime[5]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rxClkHTime[5]_i_7 
       (.I0(rxHead[4]),
        .I1(rxHead[5]),
        .O(\rxClkHTime[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555757575757)) 
    \rxClkHTime[7]_i_1 
       (.I0(rxSysData1_clk_w),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .I3(\rxClkHTime_reg_n_0_[2] ),
        .I4(\rxClkHTime_reg_n_0_[3] ),
        .I5(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxClkHTime[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA800000000)) 
    \rxClkHTime[7]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[3] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .I3(\rxClkHTime_reg_n_0_[5] ),
        .I4(\rxClkHTime_reg_n_0_[7] ),
        .I5(rxSysData1_clk_w),
        .O(\rxClkHTime[7]_i_2_n_0 ));
  FDRE \rxClkHTime_reg[0] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[0]_i_1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[1] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[1]_i_1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[2] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[2]_i_1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[3] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[3]_i_1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[4] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[4]_i_1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[5] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[5]_i_1_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxClkHTime_reg[7] 
       (.C(clk160m),
        .CE(\rxClkHTime[7]_i_1_n_0 ),
        .D(\rxClkHTime[7]_i_2_n_0 ),
        .Q(\rxClkHTime_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rxData0[15]_i_1 
       (.I0(\rxData0[15]_i_2_n_0 ),
        .I1(rxPackTime2_carry__0_n_2),
        .I2(\rxClkHTime_reg_n_0_[3] ),
        .I3(rxSysData1_clk_w),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(\rxData0[15]_i_3_n_0 ),
        .O(rxData0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rxData0[15]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[4] ),
        .I1(\rxClkHTime_reg_n_0_[7] ),
        .I2(\rxClkHTime_reg_n_0_[5] ),
        .O(\rxData0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rxData0[15]_i_3 
       (.I0(\rxClkHTime_reg_n_0_[1] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .O(\rxData0[15]_i_3_n_0 ));
  FDRE \rxData0_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[0]),
        .Q(\rxData1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \rxData0_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[10]),
        .Q(\rxData1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \rxData0_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[11]),
        .Q(\rxData1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \rxData0_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[12]),
        .Q(\rxData1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \rxData0_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[13]),
        .Q(\rxData1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \rxData0_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[14]),
        .Q(\rxData1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \rxData0_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[15]),
        .Q(\rxData1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \rxData0_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[1]),
        .Q(\rxData1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \rxData0_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[2]),
        .Q(\rxData1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \rxData0_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[3]),
        .Q(\rxData1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \rxData0_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[4]),
        .Q(\rxData1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \rxData0_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[5]),
        .Q(\rxData1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \rxData0_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[6]),
        .Q(\rxData1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \rxData0_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[7]),
        .Q(\rxData1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \rxData0_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[8]),
        .Q(\rxData1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \rxData0_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd0[9]),
        .Q(\rxData1_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \rxData1_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[0]),
        .Q(\rxData1_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \rxData1_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[10]),
        .Q(\rxData1_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \rxData1_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[11]),
        .Q(\rxData1_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \rxData1_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[12]),
        .Q(\rxData1_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \rxData1_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[13]),
        .Q(\rxData1_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \rxData1_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[14]),
        .Q(\rxData1_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \rxData1_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[15]),
        .Q(\rxData1_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \rxData1_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[1]),
        .Q(\rxData1_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \rxData1_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[2]),
        .Q(\rxData1_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \rxData1_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[3]),
        .Q(\rxData1_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \rxData1_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[4]),
        .Q(\rxData1_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \rxData1_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[5]),
        .Q(\rxData1_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \rxData1_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[6]),
        .Q(\rxData1_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \rxData1_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[7]),
        .Q(\rxData1_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \rxData1_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[8]),
        .Q(\rxData1_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \rxData1_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd1[9]),
        .Q(\rxData1_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \rxData2_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[0]),
        .Q(\rxData3_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \rxData2_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[10]),
        .Q(\rxData3_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \rxData2_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[11]),
        .Q(\rxData3_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \rxData2_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[12]),
        .Q(\rxData3_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \rxData2_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[13]),
        .Q(\rxData3_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \rxData2_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[14]),
        .Q(\rxData3_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \rxData2_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[15]),
        .Q(\rxData3_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \rxData2_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[1]),
        .Q(\rxData3_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \rxData2_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[2]),
        .Q(\rxData3_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \rxData2_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[3]),
        .Q(\rxData3_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \rxData2_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[4]),
        .Q(\rxData3_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \rxData2_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[5]),
        .Q(\rxData3_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \rxData2_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[6]),
        .Q(\rxData3_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \rxData2_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[7]),
        .Q(\rxData3_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \rxData2_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[8]),
        .Q(\rxData3_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \rxData2_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd2[9]),
        .Q(\rxData3_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \rxData3_reg[0] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[0]),
        .Q(\rxData3_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \rxData3_reg[10] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[10]),
        .Q(\rxData3_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \rxData3_reg[11] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[11]),
        .Q(\rxData3_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \rxData3_reg[12] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[12]),
        .Q(\rxData3_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \rxData3_reg[13] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[13]),
        .Q(\rxData3_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \rxData3_reg[14] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[14]),
        .Q(\rxData3_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \rxData3_reg[15] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[15]),
        .Q(\rxData3_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \rxData3_reg[1] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[1]),
        .Q(\rxData3_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \rxData3_reg[2] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[2]),
        .Q(\rxData3_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \rxData3_reg[3] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[3]),
        .Q(\rxData3_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \rxData3_reg[4] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[4]),
        .Q(\rxData3_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \rxData3_reg[5] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[5]),
        .Q(\rxData3_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \rxData3_reg[6] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[6]),
        .Q(\rxData3_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \rxData3_reg[7] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[7]),
        .Q(\rxData3_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \rxData3_reg[8] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[8]),
        .Q(\rxData3_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \rxData3_reg[9] 
       (.C(clk160m),
        .CE(rxData0),
        .D(rxd3[9]),
        .Q(\rxData3_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \rxHead_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[15]),
        .Q(rxHead[0]),
        .R(1'b0));
  FDRE \rxHead_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[9]),
        .Q(rxHead[10]),
        .R(1'b0));
  FDRE \rxHead_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[10]),
        .Q(rxHead[11]),
        .R(1'b0));
  FDRE \rxHead_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[11]),
        .Q(rxHead[12]),
        .R(1'b0));
  FDRE \rxHead_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[12]),
        .Q(rxHead[13]),
        .R(1'b0));
  FDRE \rxHead_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[13]),
        .Q(rxHead[14]),
        .R(1'b0));
  FDRE \rxHead_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[14]),
        .Q(rxHead[15]),
        .R(1'b0));
  FDRE \rxHead_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[0]),
        .Q(rxHead[1]),
        .R(1'b0));
  FDRE \rxHead_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[1]),
        .Q(rxHead[2]),
        .R(1'b0));
  FDRE \rxHead_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[2]),
        .Q(rxHead[3]),
        .R(1'b0));
  FDRE \rxHead_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[3]),
        .Q(rxHead[4]),
        .R(1'b0));
  FDRE \rxHead_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[4]),
        .Q(rxHead[5]),
        .R(1'b0));
  FDRE \rxHead_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[5]),
        .Q(rxHead[6]),
        .R(1'b0));
  FDRE \rxHead_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[6]),
        .Q(rxHead[7]),
        .R(1'b0));
  FDRE \rxHead_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[7]),
        .Q(rxHead[8]),
        .R(1'b0));
  FDRE \rxHead_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxHead[8]),
        .Q(rxHead[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxPackTime2_carry
       (.CI(1'b0),
        .CO({rxPackTime2_carry_n_0,rxPackTime2_carry_n_1,rxPackTime2_carry_n_2,rxPackTime2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxPackTime2_carry_O_UNCONNECTED[3:0]),
        .S({rxPackTime2_carry_i_1_n_0,rxPackTime2_carry_i_2_n_0,rxPackTime2_carry_i_3_n_0,rxPackTime2_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxPackTime2_carry__0
       (.CI(rxPackTime2_carry_n_0),
        .CO({NLW_rxPackTime2_carry__0_CO_UNCONNECTED[3:2],rxPackTime2_carry__0_n_2,rxPackTime2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxPackTime2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rxPackTime2_carry__0_i_1__0_n_0,rxPackTime2_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rxPackTime2_carry__0_i_1__0
       (.I0(rxd4[15]),
        .I1(rxchk[15]),
        .O(rxPackTime2_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry__0_i_2
       (.I0(rxchk[14]),
        .I1(rxd4[14]),
        .I2(rxd4[12]),
        .I3(rxchk[12]),
        .I4(rxd4[13]),
        .I5(rxchk[13]),
        .O(rxPackTime2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_1
       (.I0(rxchk[11]),
        .I1(rxd4[11]),
        .I2(rxd4[9]),
        .I3(rxchk[9]),
        .I4(rxd4[10]),
        .I5(rxchk[10]),
        .O(rxPackTime2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_2
       (.I0(rxchk[7]),
        .I1(rxd4[7]),
        .I2(rxd4[8]),
        .I3(rxchk[8]),
        .I4(rxd4[6]),
        .I5(rxchk[6]),
        .O(rxPackTime2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_3
       (.I0(rxchk[5]),
        .I1(rxd4[5]),
        .I2(rxd4[3]),
        .I3(rxchk[3]),
        .I4(rxd4[4]),
        .I5(rxchk[4]),
        .O(rxPackTime2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    rxPackTime2_carry_i_4
       (.I0(rxchk[2]),
        .I1(rxd4[2]),
        .I2(rxd4[0]),
        .I3(rxchk[0]),
        .I4(rxd4[1]),
        .I5(rxchk[1]),
        .O(rxPackTime2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rxPackTime[0]_i_1 
       (.I0(rxPackTime_reg[0]),
        .O(\rxPackTime[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxPackTime[1]_i_1 
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[0]),
        .O(\rxPackTime[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rxPackTime[2]_i_1 
       (.I0(rxPackTime_reg[2]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .O(\rxPackTime[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rxPackTime[3]_i_1 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[2]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[0]),
        .O(\rxPackTime[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rxPackTime[4]_i_1 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[4]),
        .I5(rxData0),
        .O(p_0_in__0__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \rxPackTime[5]_i_1 
       (.I0(\rxPackTime[5]_i_2_n_0 ),
        .I1(rxPackTime_reg[5]),
        .I2(rxData0),
        .O(p_0_in__0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxPackTime[5]_i_2 
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[2]),
        .I4(rxPackTime_reg[4]),
        .O(\rxPackTime[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \rxPackTime[6]_i_1 
       (.I0(\rxPackTime[9]_i_3_n_0 ),
        .I1(rxPackTime_reg[6]),
        .I2(rxData0),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \rxPackTime[7]_i_1 
       (.I0(rxPackTime_reg[6]),
        .I1(\rxPackTime[9]_i_3_n_0 ),
        .I2(rxPackTime_reg[7]),
        .I3(rxData0),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \rxPackTime[8]_i_1 
       (.I0(rxPackTime_reg[7]),
        .I1(\rxPackTime[9]_i_3_n_0 ),
        .I2(rxPackTime_reg[6]),
        .I3(rxPackTime_reg[8]),
        .I4(rxData0),
        .O(p_0_in__0__0[8]));
  LUT4 #(
    .INIT(16'hBBBF)) 
    \rxPackTime[9]_i_1 
       (.I0(rxData0),
        .I1(rxPackTime_reg[9]),
        .I2(rxPackTime_reg[7]),
        .I3(rxPackTime_reg[8]),
        .O(\rxPackTime[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA6AAAAA)) 
    \rxPackTime[9]_i_2 
       (.I0(rxPackTime_reg[9]),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[6]),
        .I3(\rxPackTime[9]_i_3_n_0 ),
        .I4(rxPackTime_reg[7]),
        .I5(rxData0),
        .O(p_0_in__0__0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxPackTime[9]_i_3 
       (.I0(rxPackTime_reg[4]),
        .I1(rxPackTime_reg[2]),
        .I2(rxPackTime_reg[1]),
        .I3(rxPackTime_reg[0]),
        .I4(rxPackTime_reg[3]),
        .I5(rxPackTime_reg[5]),
        .O(\rxPackTime[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[0] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(\rxPackTime[0]_i_1_n_0 ),
        .Q(rxPackTime_reg[0]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[1] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(\rxPackTime[1]_i_1_n_0 ),
        .Q(rxPackTime_reg[1]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[2] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(\rxPackTime[2]_i_1_n_0 ),
        .Q(rxPackTime_reg[2]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[3] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(\rxPackTime[3]_i_1_n_0 ),
        .Q(rxPackTime_reg[3]),
        .R(rxData0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[4] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(p_0_in__0__0[4]),
        .Q(rxPackTime_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[5] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(p_0_in__0__0[5]),
        .Q(rxPackTime_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[6] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(p_0_in__0__0[6]),
        .Q(rxPackTime_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[7] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(p_0_in__0__0[7]),
        .Q(rxPackTime_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[8] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(p_0_in__0__0[8]),
        .Q(rxPackTime_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rxPackTime_reg[9] 
       (.C(clk160m),
        .CE(\rxPackTime[9]_i_1_n_0 ),
        .D(p_0_in__0__0[9]),
        .Q(rxPackTime_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AAAABAAAAAAAA)) 
    rxPack_f_i_1
       (.I0(rxSysData1_pack_w),
        .I1(rxPack_f_i_2_n_0),
        .I2(rxPackTime_reg[5]),
        .I3(rxPackTime_reg[9]),
        .I4(rxPackTime_reg[7]),
        .I5(rxPack_f_i_3_n_0),
        .O(rxPack_f_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    rxPack_f_i_2
       (.I0(rxPackTime_reg[3]),
        .I1(rxPackTime_reg[8]),
        .I2(rxPackTime_reg[6]),
        .I3(rxPackTime_reg[4]),
        .O(rxPack_f_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rxPack_f_i_3
       (.I0(rxPackTime_reg[1]),
        .I1(rxPackTime_reg[0]),
        .I2(rxPackTime_reg[2]),
        .O(rxPack_f_i_3_n_0));
  FDRE rxPack_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxPack_f_i_1_n_0),
        .Q(rxSysData1_pack_w),
        .R(1'b0));
  FDRE \rxbuf10_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[12]),
        .Q(rxbuf10[11]),
        .R(1'b0));
  FDRE \rxbuf10_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[13]),
        .Q(rxbuf10[13]),
        .R(1'b0));
  FDRE \rxbuf10_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[14]),
        .Q(rxbuf10__0),
        .R(1'b0));
  FDRE \rxbuf10_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[7]),
        .Q(rxbuf10[1]),
        .R(1'b0));
  FDRE \rxbuf10_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[8]),
        .Q(rxbuf10[3]),
        .R(1'b0));
  FDRE \rxbuf10_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[9]),
        .Q(rxbuf10[5]),
        .R(1'b0));
  FDRE \rxbuf10_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[10]),
        .Q(rxbuf10[7]),
        .R(1'b0));
  FDRE \rxbuf10_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[11]),
        .Q(rxbuf10[9]),
        .R(1'b0));
  FDRE \rxbuf11_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[4]),
        .Q(rxbuf11[11]),
        .R(1'b0));
  FDRE \rxbuf11_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[5]),
        .Q(rxbuf11[13]),
        .R(1'b0));
  FDRE \rxbuf11_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[6]),
        .Q(rxbuf11__0),
        .R(1'b0));
  FDRE \rxbuf11_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[15]),
        .Q(rxbuf11[1]),
        .R(1'b0));
  FDRE \rxbuf11_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[0]),
        .Q(rxbuf11[3]),
        .R(1'b0));
  FDRE \rxbuf11_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[1]),
        .Q(rxbuf11[5]),
        .R(1'b0));
  FDRE \rxbuf11_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[2]),
        .Q(rxbuf11[7]),
        .R(1'b0));
  FDRE \rxbuf11_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[3]),
        .Q(rxbuf11[9]),
        .R(1'b0));
  FDRE \rxbuf12_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[12]),
        .Q(rxbuf12[11]),
        .R(1'b0));
  FDRE \rxbuf12_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[13]),
        .Q(rxbuf12[13]),
        .R(1'b0));
  FDRE \rxbuf12_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[14]),
        .Q(rxbuf12__0),
        .R(1'b0));
  FDRE \rxbuf12_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[7]),
        .Q(rxbuf12[1]),
        .R(1'b0));
  FDRE \rxbuf12_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[8]),
        .Q(rxbuf12[3]),
        .R(1'b0));
  FDRE \rxbuf12_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[9]),
        .Q(rxbuf12[5]),
        .R(1'b0));
  FDRE \rxbuf12_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[10]),
        .Q(rxbuf12[7]),
        .R(1'b0));
  FDRE \rxbuf12_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[11]),
        .Q(rxbuf12[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F8F070)) 
    \rxbuf13[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(fibRxB1),
        .I3(\bmem_reg[8][10] ),
        .I4(hdfioA),
        .O(D));
  LUT2 #(
    .INIT(4'h7)) 
    \rxbuf13[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\bmem_reg[8][10] ));
  FDRE \rxbuf13_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(D),
        .Q(rxbuf13[0]),
        .R(1'b0));
  FDRE \rxbuf13_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[4]),
        .Q(rxbuf13[11]),
        .R(1'b0));
  FDRE \rxbuf13_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[5]),
        .Q(rxbuf13[13]),
        .R(1'b0));
  FDRE \rxbuf13_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[6]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \rxbuf13_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[0]),
        .Q(rxbuf13[1]),
        .R(1'b0));
  FDRE \rxbuf13_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[0]),
        .Q(rxbuf13[3]),
        .R(1'b0));
  FDRE \rxbuf13_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[1]),
        .Q(rxbuf13[5]),
        .R(1'b0));
  FDRE \rxbuf13_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[2]),
        .Q(rxbuf13[7]),
        .R(1'b0));
  FDRE \rxbuf13_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd4[3]),
        .Q(rxbuf13[9]),
        .R(1'b0));
  FDRE \rxbuf4_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[12]),
        .Q(\rxbuf4_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[13]),
        .Q(\rxbuf4_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[14]),
        .Q(\rxbuf4_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[7]),
        .Q(\rxbuf4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[8]),
        .Q(\rxbuf4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[9]),
        .Q(\rxbuf4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[10]),
        .Q(\rxbuf4_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf4_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[11]),
        .Q(\rxbuf4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[4]),
        .Q(\rxbuf5_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[5]),
        .Q(\rxbuf5_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[6]),
        .Q(\rxbuf5_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[15]),
        .Q(\rxbuf5_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[0]),
        .Q(\rxbuf5_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[1]),
        .Q(\rxbuf5_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[2]),
        .Q(\rxbuf5_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxbuf5_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd0[3]),
        .Q(\rxbuf5_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rxbuf6_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[12]),
        .Q(rxbuf6[11]),
        .R(1'b0));
  FDRE \rxbuf6_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[13]),
        .Q(rxbuf6[13]),
        .R(1'b0));
  FDRE \rxbuf6_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[14]),
        .Q(rxbuf6__0),
        .R(1'b0));
  FDRE \rxbuf6_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[7]),
        .Q(rxbuf6[1]),
        .R(1'b0));
  FDRE \rxbuf6_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[8]),
        .Q(rxbuf6[3]),
        .R(1'b0));
  FDRE \rxbuf6_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[9]),
        .Q(rxbuf6[5]),
        .R(1'b0));
  FDRE \rxbuf6_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[10]),
        .Q(rxbuf6[7]),
        .R(1'b0));
  FDRE \rxbuf6_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[11]),
        .Q(rxbuf6[9]),
        .R(1'b0));
  FDRE \rxbuf7_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[4]),
        .Q(rxbuf7[11]),
        .R(1'b0));
  FDRE \rxbuf7_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[5]),
        .Q(rxbuf7[13]),
        .R(1'b0));
  FDRE \rxbuf7_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[6]),
        .Q(rxbuf7__0),
        .R(1'b0));
  FDRE \rxbuf7_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[15]),
        .Q(rxbuf7[1]),
        .R(1'b0));
  FDRE \rxbuf7_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[0]),
        .Q(rxbuf7[3]),
        .R(1'b0));
  FDRE \rxbuf7_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[1]),
        .Q(rxbuf7[5]),
        .R(1'b0));
  FDRE \rxbuf7_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[2]),
        .Q(rxbuf7[7]),
        .R(1'b0));
  FDRE \rxbuf7_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd1[3]),
        .Q(rxbuf7[9]),
        .R(1'b0));
  FDRE \rxbuf8_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[12]),
        .Q(rxbuf8[11]),
        .R(1'b0));
  FDRE \rxbuf8_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[13]),
        .Q(rxbuf8[13]),
        .R(1'b0));
  FDRE \rxbuf8_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[14]),
        .Q(rxbuf8__0),
        .R(1'b0));
  FDRE \rxbuf8_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[7]),
        .Q(rxbuf8[1]),
        .R(1'b0));
  FDRE \rxbuf8_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[8]),
        .Q(rxbuf8[3]),
        .R(1'b0));
  FDRE \rxbuf8_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[9]),
        .Q(rxbuf8[5]),
        .R(1'b0));
  FDRE \rxbuf8_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[10]),
        .Q(rxbuf8[7]),
        .R(1'b0));
  FDRE \rxbuf8_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[11]),
        .Q(rxbuf8[9]),
        .R(1'b0));
  FDRE \rxbuf9_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[4]),
        .Q(rxbuf9[11]),
        .R(1'b0));
  FDRE \rxbuf9_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[5]),
        .Q(rxbuf9[13]),
        .R(1'b0));
  FDRE \rxbuf9_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[6]),
        .Q(rxbuf9__0),
        .R(1'b0));
  FDRE \rxbuf9_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd3[15]),
        .Q(rxbuf9[1]),
        .R(1'b0));
  FDRE \rxbuf9_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[0]),
        .Q(rxbuf9[3]),
        .R(1'b0));
  FDRE \rxbuf9_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[1]),
        .Q(rxbuf9[5]),
        .R(1'b0));
  FDRE \rxbuf9_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[2]),
        .Q(rxbuf9[7]),
        .R(1'b0));
  FDRE \rxbuf9_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxd2[3]),
        .Q(rxbuf9[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry
       (.CI(1'b0),
        .CO({rxchk0_carry_n_0,rxchk0_carry_n_1,rxchk0_carry_n_2,rxchk0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry_i_1_n_0,rxchk0_carry_i_2_n_0,rxchk0_carry_i_3_n_0,rxchk0_carry_i_4_n_0}),
        .O(rxchk0_in[3:0]),
        .S({rxchk0_carry_i_5_n_0,rxchk0_carry_i_6_n_0,rxchk0_carry_i_7_n_0,rxchk0_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__0
       (.CI(rxchk0_carry_n_0),
        .CO({rxchk0_carry__0_n_0,rxchk0_carry__0_n_1,rxchk0_carry__0_n_2,rxchk0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry__0_i_1_n_0,rxchk0_carry__0_i_2_n_0,rxchk0_carry__0_i_3_n_0,rxchk0_carry__0_i_4_n_0}),
        .O(rxchk0_in[7:4]),
        .S({rxchk0_carry__0_i_5_n_0,rxchk0_carry__0_i_6_n_0,rxchk0_carry__0_i_7_n_0,rxchk0_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_1
       (.I0(rxd3[7]),
        .I1(rxchk[7]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[7]),
        .O(rxchk0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_10
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[6]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[6]),
        .O(rxchk0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_11
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[5]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[5]),
        .O(rxchk0_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_12
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[4]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[4]),
        .O(rxchk0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_2
       (.I0(rxd3[6]),
        .I1(rxchk[6]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[6]),
        .O(rxchk0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_3
       (.I0(rxd3[5]),
        .I1(rxchk[5]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[5]),
        .O(rxchk0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__0_i_4
       (.I0(rxd3[4]),
        .I1(rxchk[4]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[4]),
        .O(rxchk0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_5
       (.I0(rxchk0_carry__0_i_1_n_0),
        .I1(rxd1[7]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__0_i_9_n_0),
        .O(rxchk0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_6
       (.I0(rxchk0_carry__0_i_2_n_0),
        .I1(rxd1[6]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__0_i_10_n_0),
        .O(rxchk0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_7
       (.I0(rxchk0_carry__0_i_3_n_0),
        .I1(rxd1[5]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__0_i_11_n_0),
        .O(rxchk0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__0_i_8
       (.I0(rxchk0_carry__0_i_4_n_0),
        .I1(rxd1[4]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__0_i_12_n_0),
        .O(rxchk0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__0_i_9
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[7]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[7]),
        .O(rxchk0_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__1
       (.CI(rxchk0_carry__0_n_0),
        .CO({rxchk0_carry__1_n_0,rxchk0_carry__1_n_1,rxchk0_carry__1_n_2,rxchk0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({rxchk0_carry__1_i_1_n_0,rxchk0_carry__1_i_2_n_0,rxchk0_carry__1_i_3_n_0,rxchk0_carry__1_i_4_n_0}),
        .O(rxchk0_in[11:8]),
        .S({rxchk0_carry__1_i_5_n_0,rxchk0_carry__1_i_6_n_0,rxchk0_carry__1_i_7_n_0,rxchk0_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_1
       (.I0(rxd3[11]),
        .I1(rxchk[11]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[11]),
        .O(rxchk0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_10
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[10]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[10]),
        .O(rxchk0_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_11
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[9]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[9]),
        .O(rxchk0_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_12
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[8]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[8]),
        .O(rxchk0_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_2
       (.I0(rxd3[10]),
        .I1(rxchk[10]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[10]),
        .O(rxchk0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_3
       (.I0(rxd3[9]),
        .I1(rxchk[9]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[9]),
        .O(rxchk0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__1_i_4
       (.I0(rxd3[8]),
        .I1(rxchk[8]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[8]),
        .O(rxchk0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_5
       (.I0(rxchk0_carry__1_i_1_n_0),
        .I1(rxd1[11]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__1_i_9_n_0),
        .O(rxchk0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_6
       (.I0(rxchk0_carry__1_i_2_n_0),
        .I1(rxd1[10]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__1_i_10_n_0),
        .O(rxchk0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_7
       (.I0(rxchk0_carry__1_i_3_n_0),
        .I1(rxd1[9]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__1_i_11_n_0),
        .O(rxchk0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__1_i_8
       (.I0(rxchk0_carry__1_i_4_n_0),
        .I1(rxd1[8]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__1_i_12_n_0),
        .O(rxchk0_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__1_i_9
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[11]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[11]),
        .O(rxchk0_carry__1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rxchk0_carry__2
       (.CI(rxchk0_carry__1_n_0),
        .CO({NLW_rxchk0_carry__2_CO_UNCONNECTED[3],rxchk0_carry__2_n_1,rxchk0_carry__2_n_2,rxchk0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rxchk0_carry__2_i_1_n_0,rxchk0_carry__2_i_2_n_0,rxchk0_carry__2_i_3_n_0}),
        .O(rxchk0_in[15:12]),
        .S({rxchk0_carry__2_i_4_n_0,rxchk0_carry__2_i_5_n_0,rxchk0_carry__2_i_6_n_0,rxchk0_carry__2_i_7_n_0}));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__2_i_1
       (.I0(rxd3[14]),
        .I1(rxchk[14]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[14]),
        .O(rxchk0_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__2_i_10
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[14]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[14]),
        .O(rxchk0_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__2_i_11
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[13]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[13]),
        .O(rxchk0_carry__2_i_11_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry__2_i_12
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[12]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[12]),
        .O(rxchk0_carry__2_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__2_i_2
       (.I0(rxd3[13]),
        .I1(rxchk[13]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[13]),
        .O(rxchk0_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry__2_i_3
       (.I0(rxd3[12]),
        .I1(rxchk[12]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[12]),
        .O(rxchk0_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h334BCC44005A005A)) 
    rxchk0_carry__2_i_4
       (.I0(rxd1[15]),
        .I1(rxchk0_carry__2_i_8_n_0),
        .I2(rxd0[15]),
        .I3(rxchk0_carry_i_11_n_0),
        .I4(rxchk0_carry__2_i_9_n_0),
        .I5(\rxchk[15]_i_2_n_0 ),
        .O(rxchk0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__2_i_5
       (.I0(rxchk0_carry__2_i_1_n_0),
        .I1(rxd1[14]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__2_i_10_n_0),
        .O(rxchk0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__2_i_6
       (.I0(rxchk0_carry__2_i_2_n_0),
        .I1(rxd1[13]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__2_i_11_n_0),
        .O(rxchk0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry__2_i_7
       (.I0(rxchk0_carry__2_i_3_n_0),
        .I1(rxd1[12]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry__2_i_12_n_0),
        .O(rxchk0_carry__2_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    rxchk0_carry__2_i_8
       (.I0(rxchk[15]),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(rxd2[15]),
        .O(rxchk0_carry__2_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    rxchk0_carry__2_i_9
       (.I0(rxd3[15]),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(rxchk[15]),
        .O(rxchk0_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_1
       (.I0(rxd3[3]),
        .I1(rxchk[3]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[3]),
        .O(rxchk0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    rxchk0_carry_i_10
       (.I0(\rxClkHTime_reg_n_0_[0] ),
        .I1(\rxClkHTime_reg_n_0_[1] ),
        .I2(\rxClkHTime_reg_n_0_[2] ),
        .O(rxchk0_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h2080)) 
    rxchk0_carry_i_11
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(\rxClkHTime_reg_n_0_[2] ),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .O(rxchk0_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_12
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[3]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[3]),
        .O(rxchk0_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_13
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[2]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[2]),
        .O(rxchk0_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_14
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[1]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[1]),
        .O(rxchk0_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h0A00800000008000)) 
    rxchk0_carry_i_15
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxd2[0]),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .I3(\rxClkHTime_reg_n_0_[0] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .I5(rxchk[0]),
        .O(rxchk0_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_2
       (.I0(rxd3[2]),
        .I1(rxchk[2]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[2]),
        .O(rxchk0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_3
       (.I0(rxd3[1]),
        .I1(rxchk[1]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[1]),
        .O(rxchk0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFCFAFEF00C0A0E0)) 
    rxchk0_carry_i_4
       (.I0(rxd3[0]),
        .I1(rxchk[0]),
        .I2(\rxchk[15]_i_2_n_0 ),
        .I3(rxchk0_carry_i_9_n_0),
        .I4(rxchk0_carry_i_10_n_0),
        .I5(rxd0[0]),
        .O(rxchk0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_5
       (.I0(rxchk0_carry_i_1_n_0),
        .I1(rxd1[3]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry_i_12_n_0),
        .O(rxchk0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_6
       (.I0(rxchk0_carry_i_2_n_0),
        .I1(rxd1[2]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry_i_13_n_0),
        .O(rxchk0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_7
       (.I0(rxchk0_carry_i_3_n_0),
        .I1(rxd1[1]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry_i_14_n_0),
        .O(rxchk0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h55A6)) 
    rxchk0_carry_i_8
       (.I0(rxchk0_carry_i_4_n_0),
        .I1(rxd1[0]),
        .I2(rxchk0_carry_i_11_n_0),
        .I3(rxchk0_carry_i_15_n_0),
        .O(rxchk0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    rxchk0_carry_i_9
       (.I0(\rxClkHTime_reg_n_0_[2] ),
        .I1(\rxClkHTime_reg_n_0_[0] ),
        .I2(\rxClkHTime_reg_n_0_[1] ),
        .O(rxchk0_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h00808080)) 
    \rxchk[15]_i_1 
       (.I0(\rxchk[15]_i_2_n_0 ),
        .I1(rxSysData1_clk_w),
        .I2(\rxClkHTime_reg_n_0_[0] ),
        .I3(\rxClkHTime_reg_n_0_[1] ),
        .I4(\rxClkHTime_reg_n_0_[2] ),
        .O(\rxchk[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rxchk[15]_i_2 
       (.I0(\rxClkHTime_reg_n_0_[3] ),
        .I1(\rxClkHTime_reg_n_0_[5] ),
        .I2(\rxClkHTime_reg_n_0_[7] ),
        .I3(\rxClkHTime_reg_n_0_[4] ),
        .O(\rxchk[15]_i_2_n_0 ));
  FDRE \rxchk_reg[0] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[0]),
        .Q(rxchk[0]),
        .R(1'b0));
  FDRE \rxchk_reg[10] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[10]),
        .Q(rxchk[10]),
        .R(1'b0));
  FDRE \rxchk_reg[11] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[11]),
        .Q(rxchk[11]),
        .R(1'b0));
  FDRE \rxchk_reg[12] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[12]),
        .Q(rxchk[12]),
        .R(1'b0));
  FDRE \rxchk_reg[13] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[13]),
        .Q(rxchk[13]),
        .R(1'b0));
  FDRE \rxchk_reg[14] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[14]),
        .Q(rxchk[14]),
        .R(1'b0));
  FDRE \rxchk_reg[15] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[15]),
        .Q(rxchk[15]),
        .R(1'b0));
  FDRE \rxchk_reg[1] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[1]),
        .Q(rxchk[1]),
        .R(1'b0));
  FDRE \rxchk_reg[2] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[2]),
        .Q(rxchk[2]),
        .R(1'b0));
  FDRE \rxchk_reg[3] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[3]),
        .Q(rxchk[3]),
        .R(1'b0));
  FDRE \rxchk_reg[4] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[4]),
        .Q(rxchk[4]),
        .R(1'b0));
  FDRE \rxchk_reg[5] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[5]),
        .Q(rxchk[5]),
        .R(1'b0));
  FDRE \rxchk_reg[6] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[6]),
        .Q(rxchk[6]),
        .R(1'b0));
  FDRE \rxchk_reg[7] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[7]),
        .Q(rxchk[7]),
        .R(1'b0));
  FDRE \rxchk_reg[8] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[8]),
        .Q(rxchk[8]),
        .R(1'b0));
  FDRE \rxchk_reg[9] 
       (.C(clk160m),
        .CE(\rxchk[15]_i_1_n_0 ),
        .D(rxchk0_in[9]),
        .Q(rxchk[9]),
        .R(1'b0));
  FDRE \rxd0_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[1] ),
        .Q(rxd0[0]),
        .R(1'b0));
  FDRE \rxd0_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[5] ),
        .Q(rxd0[10]),
        .R(1'b0));
  FDRE \rxd0_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[7] ),
        .Q(rxd0[11]),
        .R(1'b0));
  FDRE \rxd0_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[9] ),
        .Q(rxd0[12]),
        .R(1'b0));
  FDRE \rxd0_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[11] ),
        .Q(rxd0[13]),
        .R(1'b0));
  FDRE \rxd0_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[13] ),
        .Q(rxd0[14]),
        .R(1'b0));
  FDRE \rxd0_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[15] ),
        .Q(rxd0[15]),
        .R(1'b0));
  FDRE \rxd0_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[3] ),
        .Q(rxd0[1]),
        .R(1'b0));
  FDRE \rxd0_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[5] ),
        .Q(rxd0[2]),
        .R(1'b0));
  FDRE \rxd0_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[7] ),
        .Q(rxd0[3]),
        .R(1'b0));
  FDRE \rxd0_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[9] ),
        .Q(rxd0[4]),
        .R(1'b0));
  FDRE \rxd0_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[11] ),
        .Q(rxd0[5]),
        .R(1'b0));
  FDRE \rxd0_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[13] ),
        .Q(rxd0[6]),
        .R(1'b0));
  FDRE \rxd0_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf5_reg_n_0_[15] ),
        .Q(rxd0[7]),
        .R(1'b0));
  FDRE \rxd0_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[1] ),
        .Q(rxd0[8]),
        .R(1'b0));
  FDRE \rxd0_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxbuf4_reg_n_0_[3] ),
        .Q(rxd0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[0]_i_1 
       (.I0(rxd1[15]),
        .O(p_14_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[10]_i_1 
       (.I0(rxd0[9]),
        .O(p_14_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[11]_i_1 
       (.I0(rxd0[10]),
        .O(p_14_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[12]_i_1 
       (.I0(rxd0[11]),
        .O(p_14_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[13]_i_1 
       (.I0(rxd0[12]),
        .O(p_14_out[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[14]_i_1 
       (.I0(rxd0[13]),
        .O(p_14_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[15]_i_1 
       (.I0(rxd0[14]),
        .O(p_14_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[1]_i_1 
       (.I0(rxd0[0]),
        .O(p_14_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[2]_i_1 
       (.I0(rxd0[1]),
        .O(p_14_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[3]_i_1 
       (.I0(rxd0[2]),
        .O(p_14_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[4]_i_1 
       (.I0(rxd0[3]),
        .O(p_14_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[5]_i_1 
       (.I0(rxd0[4]),
        .O(p_14_out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[6]_i_1 
       (.I0(rxd0[5]),
        .O(p_14_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[7]_i_1 
       (.I0(rxd0[6]),
        .O(p_14_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[8]_i_1 
       (.I0(rxd0[7]),
        .O(p_14_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd0b[9]_i_1 
       (.I0(rxd0[8]),
        .O(p_14_out[9]));
  FDRE \rxd0b_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[0]),
        .Q(rxd0b[0]),
        .R(1'b0));
  FDRE \rxd0b_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[10]),
        .Q(rxd0b[10]),
        .R(1'b0));
  FDRE \rxd0b_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[11]),
        .Q(rxd0b[11]),
        .R(1'b0));
  FDRE \rxd0b_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[12]),
        .Q(rxd0b[12]),
        .R(1'b0));
  FDRE \rxd0b_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[13]),
        .Q(rxd0b[13]),
        .R(1'b0));
  FDRE \rxd0b_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[14]),
        .Q(rxd0b[14]),
        .R(1'b0));
  FDRE \rxd0b_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[15]),
        .Q(rxd0b[15]),
        .R(1'b0));
  FDRE \rxd0b_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[1]),
        .Q(rxd0b[1]),
        .R(1'b0));
  FDRE \rxd0b_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[2]),
        .Q(rxd0b[2]),
        .R(1'b0));
  FDRE \rxd0b_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[3]),
        .Q(rxd0b[3]),
        .R(1'b0));
  FDRE \rxd0b_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[4]),
        .Q(rxd0b[4]),
        .R(1'b0));
  FDRE \rxd0b_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[5]),
        .Q(rxd0b[5]),
        .R(1'b0));
  FDRE \rxd0b_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[6]),
        .Q(rxd0b[6]),
        .R(1'b0));
  FDRE \rxd0b_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[7]),
        .Q(rxd0b[7]),
        .R(1'b0));
  FDRE \rxd0b_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[8]),
        .Q(rxd0b[8]),
        .R(1'b0));
  FDRE \rxd0b_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_14_out[9]),
        .Q(rxd0b[9]),
        .R(1'b0));
  FDRE \rxd1_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[1]),
        .Q(rxd1[0]),
        .R(1'b0));
  FDRE \rxd1_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[5]),
        .Q(rxd1[10]),
        .R(1'b0));
  FDRE \rxd1_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[7]),
        .Q(rxd1[11]),
        .R(1'b0));
  FDRE \rxd1_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[9]),
        .Q(rxd1[12]),
        .R(1'b0));
  FDRE \rxd1_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[11]),
        .Q(rxd1[13]),
        .R(1'b0));
  FDRE \rxd1_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[13]),
        .Q(rxd1[14]),
        .R(1'b0));
  FDRE \rxd1_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6__0),
        .Q(rxd1[15]),
        .R(1'b0));
  FDRE \rxd1_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[3]),
        .Q(rxd1[1]),
        .R(1'b0));
  FDRE \rxd1_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[5]),
        .Q(rxd1[2]),
        .R(1'b0));
  FDRE \rxd1_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[7]),
        .Q(rxd1[3]),
        .R(1'b0));
  FDRE \rxd1_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[9]),
        .Q(rxd1[4]),
        .R(1'b0));
  FDRE \rxd1_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[11]),
        .Q(rxd1[5]),
        .R(1'b0));
  FDRE \rxd1_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7[13]),
        .Q(rxd1[6]),
        .R(1'b0));
  FDRE \rxd1_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf7__0),
        .Q(rxd1[7]),
        .R(1'b0));
  FDRE \rxd1_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[1]),
        .Q(rxd1[8]),
        .R(1'b0));
  FDRE \rxd1_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf6[3]),
        .Q(rxd1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[0]_i_1 
       (.I0(rxd2[15]),
        .O(\rxd1b[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[10]_i_1 
       (.I0(rxd1[9]),
        .O(\rxd1b[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[11]_i_1 
       (.I0(rxd1[10]),
        .O(\rxd1b[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[12]_i_1__0 
       (.I0(rxd1[11]),
        .O(\rxd1b[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[13]_i_1 
       (.I0(rxd1[12]),
        .O(\rxd1b[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[14]_i_1 
       (.I0(rxd1[13]),
        .O(\rxd1b[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[15]_i_1 
       (.I0(rxd1[14]),
        .O(\rxd1b[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[1]_i_1 
       (.I0(rxd1[0]),
        .O(\rxd1b[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[2]_i_1 
       (.I0(rxd1[1]),
        .O(\rxd1b[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[3]_i_1 
       (.I0(rxd1[2]),
        .O(\rxd1b[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[4]_i_1 
       (.I0(rxd1[3]),
        .O(\rxd1b[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[5]_i_1 
       (.I0(rxd1[4]),
        .O(\rxd1b[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[6]_i_1 
       (.I0(rxd1[5]),
        .O(\rxd1b[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[7]_i_1 
       (.I0(rxd1[6]),
        .O(\rxd1b[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[8]_i_1 
       (.I0(rxd1[7]),
        .O(\rxd1b[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd1b[9]_i_1 
       (.I0(rxd1[8]),
        .O(\rxd1b[9]_i_1_n_0 ));
  FDRE \rxd1b_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[0]_i_1_n_0 ),
        .Q(rxd1b[0]),
        .R(1'b0));
  FDRE \rxd1b_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[10]_i_1_n_0 ),
        .Q(rxd1b[10]),
        .R(1'b0));
  FDRE \rxd1b_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[11]_i_1_n_0 ),
        .Q(rxd1b[11]),
        .R(1'b0));
  FDRE \rxd1b_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[12]_i_1__0_n_0 ),
        .Q(rxd1b[12]),
        .R(1'b0));
  FDRE \rxd1b_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[13]_i_1_n_0 ),
        .Q(rxd1b[13]),
        .R(1'b0));
  FDRE \rxd1b_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[14]_i_1_n_0 ),
        .Q(rxd1b[14]),
        .R(1'b0));
  FDRE \rxd1b_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[15]_i_1_n_0 ),
        .Q(rxd1b[15]),
        .R(1'b0));
  FDRE \rxd1b_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[1]_i_1_n_0 ),
        .Q(rxd1b[1]),
        .R(1'b0));
  FDRE \rxd1b_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[2]_i_1_n_0 ),
        .Q(rxd1b[2]),
        .R(1'b0));
  FDRE \rxd1b_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[3]_i_1_n_0 ),
        .Q(rxd1b[3]),
        .R(1'b0));
  FDRE \rxd1b_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[4]_i_1_n_0 ),
        .Q(rxd1b[4]),
        .R(1'b0));
  FDRE \rxd1b_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[5]_i_1_n_0 ),
        .Q(rxd1b[5]),
        .R(1'b0));
  FDRE \rxd1b_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[6]_i_1_n_0 ),
        .Q(rxd1b[6]),
        .R(1'b0));
  FDRE \rxd1b_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[7]_i_1_n_0 ),
        .Q(rxd1b[7]),
        .R(1'b0));
  FDRE \rxd1b_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[8]_i_1_n_0 ),
        .Q(rxd1b[8]),
        .R(1'b0));
  FDRE \rxd1b_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd1b[9]_i_1_n_0 ),
        .Q(rxd1b[9]),
        .R(1'b0));
  FDRE \rxd2_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[1]),
        .Q(rxd2[0]),
        .R(1'b0));
  FDRE \rxd2_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[5]),
        .Q(rxd2[10]),
        .R(1'b0));
  FDRE \rxd2_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[7]),
        .Q(rxd2[11]),
        .R(1'b0));
  FDRE \rxd2_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[9]),
        .Q(rxd2[12]),
        .R(1'b0));
  FDRE \rxd2_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[11]),
        .Q(rxd2[13]),
        .R(1'b0));
  FDRE \rxd2_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[13]),
        .Q(rxd2[14]),
        .R(1'b0));
  FDRE \rxd2_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8__0),
        .Q(rxd2[15]),
        .R(1'b0));
  FDRE \rxd2_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[3]),
        .Q(rxd2[1]),
        .R(1'b0));
  FDRE \rxd2_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[5]),
        .Q(rxd2[2]),
        .R(1'b0));
  FDRE \rxd2_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[7]),
        .Q(rxd2[3]),
        .R(1'b0));
  FDRE \rxd2_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[9]),
        .Q(rxd2[4]),
        .R(1'b0));
  FDRE \rxd2_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[11]),
        .Q(rxd2[5]),
        .R(1'b0));
  FDRE \rxd2_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9[13]),
        .Q(rxd2[6]),
        .R(1'b0));
  FDRE \rxd2_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf9__0),
        .Q(rxd2[7]),
        .R(1'b0));
  FDRE \rxd2_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[1]),
        .Q(rxd2[8]),
        .R(1'b0));
  FDRE \rxd2_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf8[3]),
        .Q(rxd2[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[0]_i_1 
       (.I0(rxd3[15]),
        .O(\rxd2b[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[10]_i_1 
       (.I0(rxd2[9]),
        .O(\rxd2b[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[11]_i_1 
       (.I0(rxd2[10]),
        .O(\rxd2b[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[12]_i_1 
       (.I0(rxd2[11]),
        .O(\rxd2b[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[13]_i_1 
       (.I0(rxd2[12]),
        .O(\rxd2b[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[14]_i_1 
       (.I0(rxd2[13]),
        .O(\rxd2b[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[15]_i_1 
       (.I0(rxd2[14]),
        .O(\rxd2b[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[1]_i_1 
       (.I0(rxd2[0]),
        .O(\rxd2b[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[2]_i_1 
       (.I0(rxd2[1]),
        .O(\rxd2b[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[3]_i_1 
       (.I0(rxd2[2]),
        .O(\rxd2b[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[4]_i_1 
       (.I0(rxd2[3]),
        .O(\rxd2b[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[5]_i_1 
       (.I0(rxd2[4]),
        .O(\rxd2b[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[6]_i_1 
       (.I0(rxd2[5]),
        .O(\rxd2b[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[7]_i_1 
       (.I0(rxd2[6]),
        .O(\rxd2b[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[8]_i_1__0 
       (.I0(rxd2[7]),
        .O(\rxd2b[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd2b[9]_i_1 
       (.I0(rxd2[8]),
        .O(\rxd2b[9]_i_1_n_0 ));
  FDRE \rxd2b_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[0]_i_1_n_0 ),
        .Q(rxd2b[0]),
        .R(1'b0));
  FDRE \rxd2b_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[10]_i_1_n_0 ),
        .Q(rxd2b[10]),
        .R(1'b0));
  FDRE \rxd2b_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[11]_i_1_n_0 ),
        .Q(rxd2b[11]),
        .R(1'b0));
  FDRE \rxd2b_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[12]_i_1_n_0 ),
        .Q(rxd2b[12]),
        .R(1'b0));
  FDRE \rxd2b_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[13]_i_1_n_0 ),
        .Q(rxd2b[13]),
        .R(1'b0));
  FDRE \rxd2b_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[14]_i_1_n_0 ),
        .Q(rxd2b[14]),
        .R(1'b0));
  FDRE \rxd2b_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[15]_i_1_n_0 ),
        .Q(rxd2b[15]),
        .R(1'b0));
  FDRE \rxd2b_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[1]_i_1_n_0 ),
        .Q(rxd2b[1]),
        .R(1'b0));
  FDRE \rxd2b_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[2]_i_1_n_0 ),
        .Q(rxd2b[2]),
        .R(1'b0));
  FDRE \rxd2b_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[3]_i_1_n_0 ),
        .Q(rxd2b[3]),
        .R(1'b0));
  FDRE \rxd2b_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[4]_i_1_n_0 ),
        .Q(rxd2b[4]),
        .R(1'b0));
  FDRE \rxd2b_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[5]_i_1_n_0 ),
        .Q(rxd2b[5]),
        .R(1'b0));
  FDRE \rxd2b_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[6]_i_1_n_0 ),
        .Q(rxd2b[6]),
        .R(1'b0));
  FDRE \rxd2b_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[7]_i_1_n_0 ),
        .Q(rxd2b[7]),
        .R(1'b0));
  FDRE \rxd2b_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[8]_i_1__0_n_0 ),
        .Q(rxd2b[8]),
        .R(1'b0));
  FDRE \rxd2b_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd2b[9]_i_1_n_0 ),
        .Q(rxd2b[9]),
        .R(1'b0));
  FDRE \rxd3_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[1]),
        .Q(rxd3[0]),
        .R(1'b0));
  FDRE \rxd3_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[5]),
        .Q(rxd3[10]),
        .R(1'b0));
  FDRE \rxd3_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[7]),
        .Q(rxd3[11]),
        .R(1'b0));
  FDRE \rxd3_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[9]),
        .Q(rxd3[12]),
        .R(1'b0));
  FDRE \rxd3_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[11]),
        .Q(rxd3[13]),
        .R(1'b0));
  FDRE \rxd3_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[13]),
        .Q(rxd3[14]),
        .R(1'b0));
  FDRE \rxd3_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10__0),
        .Q(rxd3[15]),
        .R(1'b0));
  FDRE \rxd3_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[3]),
        .Q(rxd3[1]),
        .R(1'b0));
  FDRE \rxd3_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[5]),
        .Q(rxd3[2]),
        .R(1'b0));
  FDRE \rxd3_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[7]),
        .Q(rxd3[3]),
        .R(1'b0));
  FDRE \rxd3_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[9]),
        .Q(rxd3[4]),
        .R(1'b0));
  FDRE \rxd3_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[11]),
        .Q(rxd3[5]),
        .R(1'b0));
  FDRE \rxd3_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11[13]),
        .Q(rxd3[6]),
        .R(1'b0));
  FDRE \rxd3_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf11__0),
        .Q(rxd3[7]),
        .R(1'b0));
  FDRE \rxd3_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[1]),
        .Q(rxd3[8]),
        .R(1'b0));
  FDRE \rxd3_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf10[3]),
        .Q(rxd3[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[0]_i_1__0 
       (.I0(rxd4[15]),
        .O(\rxd3b[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[10]_i_1__0 
       (.I0(rxd3[9]),
        .O(\rxd3b[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[11]_i_1 
       (.I0(rxd3[10]),
        .O(\rxd3b[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[12]_i_1__0 
       (.I0(rxd3[11]),
        .O(\rxd3b[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[13]_i_1__0 
       (.I0(rxd3[12]),
        .O(\rxd3b[13]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[14]_i_1__0 
       (.I0(rxd3[13]),
        .O(\rxd3b[14]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[15]_i_1 
       (.I0(rxd3[14]),
        .O(\rxd3b[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[1]_i_1__0 
       (.I0(rxd3[0]),
        .O(\rxd3b[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[2]_i_1__0 
       (.I0(rxd3[1]),
        .O(\rxd3b[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[3]_i_1 
       (.I0(rxd3[2]),
        .O(\rxd3b[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[4]_i_1__0 
       (.I0(rxd3[3]),
        .O(\rxd3b[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[5]_i_1__0 
       (.I0(rxd3[4]),
        .O(\rxd3b[5]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[6]_i_1 
       (.I0(rxd3[5]),
        .O(\rxd3b[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[7]_i_1__0 
       (.I0(rxd3[6]),
        .O(\rxd3b[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[8]_i_1__0 
       (.I0(rxd3[7]),
        .O(\rxd3b[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd3b[9]_i_1 
       (.I0(rxd3[8]),
        .O(\rxd3b[9]_i_1_n_0 ));
  FDRE \rxd3b_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[0]_i_1__0_n_0 ),
        .Q(rxd3b[0]),
        .R(1'b0));
  FDRE \rxd3b_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[10]_i_1__0_n_0 ),
        .Q(rxd3b[10]),
        .R(1'b0));
  FDRE \rxd3b_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[11]_i_1_n_0 ),
        .Q(rxd3b[11]),
        .R(1'b0));
  FDRE \rxd3b_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[12]_i_1__0_n_0 ),
        .Q(rxd3b[12]),
        .R(1'b0));
  FDRE \rxd3b_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[13]_i_1__0_n_0 ),
        .Q(rxd3b[13]),
        .R(1'b0));
  FDRE \rxd3b_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[14]_i_1__0_n_0 ),
        .Q(rxd3b[14]),
        .R(1'b0));
  FDRE \rxd3b_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[15]_i_1_n_0 ),
        .Q(rxd3b[15]),
        .R(1'b0));
  FDRE \rxd3b_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[1]_i_1__0_n_0 ),
        .Q(rxd3b[1]),
        .R(1'b0));
  FDRE \rxd3b_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[2]_i_1__0_n_0 ),
        .Q(rxd3b[2]),
        .R(1'b0));
  FDRE \rxd3b_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[3]_i_1_n_0 ),
        .Q(rxd3b[3]),
        .R(1'b0));
  FDRE \rxd3b_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[4]_i_1__0_n_0 ),
        .Q(rxd3b[4]),
        .R(1'b0));
  FDRE \rxd3b_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[5]_i_1__0_n_0 ),
        .Q(rxd3b[5]),
        .R(1'b0));
  FDRE \rxd3b_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[6]_i_1_n_0 ),
        .Q(rxd3b[6]),
        .R(1'b0));
  FDRE \rxd3b_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[7]_i_1__0_n_0 ),
        .Q(rxd3b[7]),
        .R(1'b0));
  FDRE \rxd3b_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[8]_i_1__0_n_0 ),
        .Q(rxd3b[8]),
        .R(1'b0));
  FDRE \rxd3b_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd3b[9]_i_1_n_0 ),
        .Q(rxd3b[9]),
        .R(1'b0));
  FDRE \rxd4_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[1]),
        .Q(rxd4[0]),
        .R(1'b0));
  FDRE \rxd4_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[5]),
        .Q(rxd4[10]),
        .R(1'b0));
  FDRE \rxd4_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[7]),
        .Q(rxd4[11]),
        .R(1'b0));
  FDRE \rxd4_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[9]),
        .Q(rxd4[12]),
        .R(1'b0));
  FDRE \rxd4_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[11]),
        .Q(rxd4[13]),
        .R(1'b0));
  FDRE \rxd4_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[13]),
        .Q(rxd4[14]),
        .R(1'b0));
  FDRE \rxd4_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12__0),
        .Q(rxd4[15]),
        .R(1'b0));
  FDRE \rxd4_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[3]),
        .Q(rxd4[1]),
        .R(1'b0));
  FDRE \rxd4_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[5]),
        .Q(rxd4[2]),
        .R(1'b0));
  FDRE \rxd4_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[7]),
        .Q(rxd4[3]),
        .R(1'b0));
  FDRE \rxd4_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[9]),
        .Q(rxd4[4]),
        .R(1'b0));
  FDRE \rxd4_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[11]),
        .Q(rxd4[5]),
        .R(1'b0));
  FDRE \rxd4_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf13[13]),
        .Q(rxd4[6]),
        .R(1'b0));
  FDRE \rxd4_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(rxd4[7]),
        .R(1'b0));
  FDRE \rxd4_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[1]),
        .Q(rxd4[8]),
        .R(1'b0));
  FDRE \rxd4_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(rxbuf12[3]),
        .Q(rxd4[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[0]_i_1 
       (.I0(rxbuf13[0]),
        .O(\rxd4b[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[10]_i_1 
       (.I0(rxd4[9]),
        .O(\rxd4b[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[11]_i_1 
       (.I0(rxd4[10]),
        .O(\rxd4b[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[12]_i_1 
       (.I0(rxd4[11]),
        .O(\rxd4b[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[13]_i_1 
       (.I0(rxd4[12]),
        .O(\rxd4b[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[14]_i_1 
       (.I0(rxd4[13]),
        .O(\rxd4b[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[15]_i_1 
       (.I0(rxd4[14]),
        .O(\rxd4b[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[1]_i_1 
       (.I0(rxd4[0]),
        .O(\rxd4b[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[2]_i_1 
       (.I0(rxd4[1]),
        .O(\rxd4b[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[3]_i_1 
       (.I0(rxd4[2]),
        .O(\rxd4b[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[4]_i_1 
       (.I0(rxd4[3]),
        .O(\rxd4b[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[5]_i_1 
       (.I0(rxd4[4]),
        .O(\rxd4b[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[6]_i_1 
       (.I0(rxd4[5]),
        .O(\rxd4b[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[7]_i_1 
       (.I0(rxd4[6]),
        .O(\rxd4b[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[8]_i_1 
       (.I0(rxd4[7]),
        .O(\rxd4b[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd4b[9]_i_1 
       (.I0(rxd4[8]),
        .O(\rxd4b[9]_i_1_n_0 ));
  FDRE \rxd4b_reg[0] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[0]_i_1_n_0 ),
        .Q(rxd4b[0]),
        .R(1'b0));
  FDRE \rxd4b_reg[10] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[10]_i_1_n_0 ),
        .Q(rxd4b[10]),
        .R(1'b0));
  FDRE \rxd4b_reg[11] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[11]_i_1_n_0 ),
        .Q(rxd4b[11]),
        .R(1'b0));
  FDRE \rxd4b_reg[12] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[12]_i_1_n_0 ),
        .Q(rxd4b[12]),
        .R(1'b0));
  FDRE \rxd4b_reg[13] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[13]_i_1_n_0 ),
        .Q(rxd4b[13]),
        .R(1'b0));
  FDRE \rxd4b_reg[14] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[14]_i_1_n_0 ),
        .Q(rxd4b[14]),
        .R(1'b0));
  FDRE \rxd4b_reg[15] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[15]_i_1_n_0 ),
        .Q(rxd4b[15]),
        .R(1'b0));
  FDRE \rxd4b_reg[1] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[1]_i_1_n_0 ),
        .Q(rxd4b[1]),
        .R(1'b0));
  FDRE \rxd4b_reg[2] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[2]_i_1_n_0 ),
        .Q(rxd4b[2]),
        .R(1'b0));
  FDRE \rxd4b_reg[3] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[3]_i_1_n_0 ),
        .Q(rxd4b[3]),
        .R(1'b0));
  FDRE \rxd4b_reg[4] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[4]_i_1_n_0 ),
        .Q(rxd4b[4]),
        .R(1'b0));
  FDRE \rxd4b_reg[5] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[5]_i_1_n_0 ),
        .Q(rxd4b[5]),
        .R(1'b0));
  FDRE \rxd4b_reg[6] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[6]_i_1_n_0 ),
        .Q(rxd4b[6]),
        .R(1'b0));
  FDRE \rxd4b_reg[7] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[7]_i_1_n_0 ),
        .Q(rxd4b[7]),
        .R(1'b0));
  FDRE \rxd4b_reg[8] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[8]_i_1_n_0 ),
        .Q(rxd4b[8]),
        .R(1'b0));
  FDRE \rxd4b_reg[9] 
       (.C(rxSysData1_clk_w),
        .CE(1'b1),
        .D(\rxd4b[9]_i_1_n_0 ),
        .Q(rxd4b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[0]_i_1 
       (.I0(rxinHTimeCnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxinHTimeCnt[1]_i_1 
       (.I0(rxinHTimeCnt_reg[0]),
        .I1(rxinHTimeCnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rxinHTimeCnt[2]_i_1 
       (.I0(rxinHTimeCnt_reg[2]),
        .I1(rxinHTimeCnt_reg[1]),
        .I2(rxinHTimeCnt_reg[0]),
        .O(p_0_in__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxinHTimeCnt[3]_i_1 
       (.I0(D),
        .O(\rxinHTimeCnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rxinHTimeCnt[3]_i_2 
       (.I0(rxinHTimeCnt_reg[3]),
        .I1(rxinHTimeCnt_reg[0]),
        .I2(rxinHTimeCnt_reg[1]),
        .I3(rxinHTimeCnt_reg[2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxinHTimeCnt[4]_inv_i_1 
       (.I0(rxinHTimeCnt_reg[2]),
        .I1(rxinHTimeCnt_reg[1]),
        .I2(rxinHTimeCnt_reg[0]),
        .I3(rxinHTimeCnt_reg[3]),
        .O(p_0_in__0[4]));
  FDRE \rxinHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(rxinHTimeCnt_reg[0]),
        .R(\rxinHTimeCnt[3]_i_1_n_0 ));
  FDRE \rxinHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(rxinHTimeCnt_reg[1]),
        .R(\rxinHTimeCnt[3]_i_1_n_0 ));
  FDRE \rxinHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__0[2]),
        .Q(rxinHTimeCnt_reg[2]),
        .R(\rxinHTimeCnt[3]_i_1_n_0 ));
  FDRE \rxinHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(rxinHTimeCnt_reg[3]),
        .R(\rxinHTimeCnt[3]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE \rxinHTimeCnt_reg[4]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sel),
        .S(\rxinHTimeCnt[3]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXPROC
   (preDataGate_f,
    SR,
    txEnd_f_reg_0,
    hostS1TxEnd_w,
    txEnd_f_reg_1,
    gpsPps_0,
    fibTxA,
    laCh,
    D,
    txData_f_reg_0,
    \fibRxA[3] ,
    \hdfioA[12] ,
    fib1TxData,
    txEnd_f_reg_2,
    \rfInA[4] ,
    preDataGate_f_reg_0,
    clk160m,
    \hostS1TxCnt_reg[1] ,
    hostS1TxEnd_ff,
    \hostS1TxCnt_reg[0] ,
    gpsPps,
    Q,
    \laCh[6] ,
    hdfioA,
    laCh_2_sp_1,
    \laCh[2]_0 ,
    rfInA,
    txData_o,
    \rxinHTimeCnt_reg[3] ,
    \laCh[4] ,
    rfOutA,
    fibRxA,
    debugPin1_f,
    laCh_0_sp_1,
    \laCh[0]_INST_0_i_1_0 ,
    \laCh[0]_INST_0_i_1_1 ,
    DI,
    \laCh[5] ,
    \laCh[5]_0 ,
    p_13_in,
    \laCh[5]_INST_0_i_1_0 ,
    \laCh[4]_INST_0_i_1_0 ,
    wgTrig_f,
    hdfoA,
    fibTxA_0_sp_1,
    \fibTxA[0]_0 ,
    \fibTxA[0]_1 ,
    s1TxData_w,
    \rxinHTimeCnt_reg[3]_0 ,
    \rxinHTimeCnt_reg[3]_1 ,
    \rxinHTimeCnt_reg[3]_2 ,
    \txd0_reg[15]_0 ,
    \txd3_reg[15]_0 ,
    hostS1TxData2);
  output preDataGate_f;
  output [0:0]SR;
  output txEnd_f_reg_0;
  output hostS1TxEnd_w;
  output txEnd_f_reg_1;
  output gpsPps_0;
  output [2:0]fibTxA;
  output [3:0]laCh;
  output [0:0]D;
  output txData_f_reg_0;
  output \fibRxA[3] ;
  output \hdfioA[12] ;
  output fib1TxData;
  output txEnd_f_reg_2;
  output [0:0]\rfInA[4] ;
  input preDataGate_f_reg_0;
  input clk160m;
  input \hostS1TxCnt_reg[1] ;
  input hostS1TxEnd_ff;
  input \hostS1TxCnt_reg[0] ;
  input gpsPps;
  input [3:0]Q;
  input \laCh[6] ;
  input [8:0]hdfioA;
  input laCh_2_sp_1;
  input \laCh[2]_0 ;
  input [1:0]rfInA;
  input txData_o;
  input [5:0]\rxinHTimeCnt_reg[3] ;
  input \laCh[4] ;
  input [0:0]rfOutA;
  input [1:0]fibRxA;
  input debugPin1_f;
  input laCh_0_sp_1;
  input \laCh[0]_INST_0_i_1_0 ;
  input \laCh[0]_INST_0_i_1_1 ;
  input [0:0]DI;
  input \laCh[5] ;
  input \laCh[5]_0 ;
  input p_13_in;
  input \laCh[5]_INST_0_i_1_0 ;
  input [0:0]\laCh[4]_INST_0_i_1_0 ;
  input wgTrig_f;
  input [0:0]hdfoA;
  input fibTxA_0_sp_1;
  input \fibTxA[0]_0 ;
  input \fibTxA[0]_1 ;
  input s1TxData_w;
  input \rxinHTimeCnt_reg[3]_0 ;
  input \rxinHTimeCnt_reg[3]_1 ;
  input \rxinHTimeCnt_reg[3]_2 ;
  input [7:0]\txd0_reg[15]_0 ;
  input [15:0]\txd3_reg[15]_0 ;
  input [7:0]hostS1TxData2;

  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk160m;
  wire \clk4mHCnt[4]_i_1__0_n_0 ;
  wire [4:0]clk4mHCnt_reg;
  wire \clk4mLCnt[4]_i_1__1_n_0 ;
  wire [4:0]clk4mLCnt_reg;
  wire dataGateHTime;
  wire [4:0]dataGateHTime_reg;
  wire debugPin1_f;
  wire fib1TxData;
  wire [1:0]fibRxA;
  wire \fibRxA[3] ;
  wire [2:0]fibTxA;
  wire \fibTxA[0]_0 ;
  wire \fibTxA[0]_1 ;
  wire \fibTxA[0]_INST_0_i_1_n_0 ;
  wire \fibTxA[0]_INST_0_i_2_n_0 ;
  wire \fibTxA[1]_INST_0_i_2_n_0 ;
  wire fibTxA_0_sn_1;
  wire gpsPps;
  wire gpsPps_0;
  wire [8:0]hdfioA;
  wire \hdfioA[12] ;
  wire [0:0]hdfoA;
  wire \hostS1TxCnt_reg[0] ;
  wire \hostS1TxCnt_reg[1] ;
  wire [7:0]hostS1TxData2;
  wire hostS1TxDataClk_w;
  wire hostS1TxEnd_ff;
  wire hostS1TxEnd_w;
  wire [14:0]in;
  wire [3:0]laCh;
  wire \laCh[0]_INST_0_i_1_0 ;
  wire \laCh[0]_INST_0_i_1_1 ;
  wire \laCh[0]_INST_0_i_1_n_0 ;
  wire \laCh[0]_INST_0_i_3_n_0 ;
  wire \laCh[0]_INST_0_i_4_n_0 ;
  wire \laCh[2]_0 ;
  wire \laCh[2]_INST_0_i_1_n_0 ;
  wire \laCh[2]_INST_0_i_4_n_0 ;
  wire \laCh[4] ;
  wire [0:0]\laCh[4]_INST_0_i_1_0 ;
  wire \laCh[4]_INST_0_i_1_n_0 ;
  wire \laCh[4]_INST_0_i_3_n_0 ;
  wire \laCh[4]_INST_0_i_4_n_0 ;
  wire \laCh[5] ;
  wire \laCh[5]_0 ;
  wire \laCh[5]_INST_0_i_1_0 ;
  wire \laCh[5]_INST_0_i_1_n_0 ;
  wire \laCh[5]_INST_0_i_3_n_0 ;
  wire \laCh[6] ;
  wire laCh_0_sn_1;
  wire laCh_2_sn_1;
  wire [15:1]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [7:0]p_0_in__4;
  wire [9:0]p_0_in__5;
  wire p_13_in;
  wire [14:0]p_7_out;
  wire preDataGate_f;
  wire preDataGate_f_reg_0;
  wire [1:0]rfInA;
  wire [0:0]\rfInA[4] ;
  wire [0:0]rfOutA;
  wire [5:0]\rxinHTimeCnt_reg[3] ;
  wire \rxinHTimeCnt_reg[3]_0 ;
  wire \rxinHTimeCnt_reg[3]_1 ;
  wire \rxinHTimeCnt_reg[3]_2 ;
  wire s1TxData_w;
  wire sel;
  wire \syncTxShiftTime[7]_i_2__0_n_0 ;
  wire [7:0]syncTxShiftTime_reg;
  wire txBitClk_f7_out;
  wire txBitClk_f_i_1__1_n_0;
  wire txBitCnt;
  wire txBitCnt1;
  wire \txBitCnt[9]_i_3_n_0 ;
  wire [9:0]txBitCnt_reg;
  wire txData_f_reg_0;
  wire txData_o;
  wire txEnd_f;
  wire txEnd_f0_out;
  wire txEnd_f_i_1_n_0;
  wire txEnd_f_i_5_n_0;
  wire txEnd_f_i_6_n_0;
  wire txEnd_f_reg_0;
  wire txEnd_f_reg_1;
  wire txEnd_f_reg_2;
  wire txSync4mClk;
  wire [15:0]txbuf10;
  wire \txbuf10[0]_i_1_n_0 ;
  wire \txbuf10[10]_i_1_n_0 ;
  wire \txbuf10[12]_i_1_n_0 ;
  wire \txbuf10[14]_i_1_n_0 ;
  wire \txbuf10[2]_i_1_n_0 ;
  wire \txbuf10[4]_i_1_n_0 ;
  wire \txbuf10[6]_i_1_n_0 ;
  wire \txbuf10[8]_i_1_n_0 ;
  wire [15:0]txbuf10b;
  wire \txbuf10b[0]_i_1__1_n_0 ;
  wire \txbuf10b[10]_i_1__1_n_0 ;
  wire \txbuf10b[11]_i_1__1_n_0 ;
  wire \txbuf10b[12]_i_1__1_n_0 ;
  wire \txbuf10b[13]_i_1__1_n_0 ;
  wire \txbuf10b[14]_i_1__1_n_0 ;
  wire \txbuf10b[15]_i_1__1_n_0 ;
  wire \txbuf10b[1]_i_1__1_n_0 ;
  wire \txbuf10b[2]_i_1__1_n_0 ;
  wire \txbuf10b[3]_i_1__1_n_0 ;
  wire \txbuf10b[4]_i_1__1_n_0 ;
  wire \txbuf10b[5]_i_1__1_n_0 ;
  wire \txbuf10b[6]_i_1__1_n_0 ;
  wire \txbuf10b[7]_i_1__1_n_0 ;
  wire \txbuf10b[8]_i_1__1_n_0 ;
  wire \txbuf10b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf11;
  wire \txbuf11[0]_i_1_n_0 ;
  wire \txbuf11[10]_i_1_n_0 ;
  wire \txbuf11[12]_i_1_n_0 ;
  wire \txbuf11[14]_i_1_n_0 ;
  wire \txbuf11[2]_i_1_n_0 ;
  wire \txbuf11[4]_i_1_n_0 ;
  wire \txbuf11[6]_i_1_n_0 ;
  wire \txbuf11[8]_i_1_n_0 ;
  wire [15:0]txbuf11b;
  wire \txbuf11b[0]_i_1__1_n_0 ;
  wire \txbuf11b[10]_i_1__1_n_0 ;
  wire \txbuf11b[11]_i_1__1_n_0 ;
  wire \txbuf11b[12]_i_1__1_n_0 ;
  wire \txbuf11b[13]_i_1__1_n_0 ;
  wire \txbuf11b[14]_i_1__1_n_0 ;
  wire \txbuf11b[15]_i_1__1_n_0 ;
  wire \txbuf11b[1]_i_1__1_n_0 ;
  wire \txbuf11b[2]_i_1__1_n_0 ;
  wire \txbuf11b[3]_i_1__1_n_0 ;
  wire \txbuf11b[4]_i_1__1_n_0 ;
  wire \txbuf11b[5]_i_1__1_n_0 ;
  wire \txbuf11b[6]_i_1__1_n_0 ;
  wire \txbuf11b[7]_i_1__1_n_0 ;
  wire \txbuf11b[8]_i_1__1_n_0 ;
  wire \txbuf11b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf12;
  wire \txbuf12[0]_i_1__1_n_0 ;
  wire \txbuf12[10]_i_1__1_n_0 ;
  wire \txbuf12[12]_i_1__1_n_0 ;
  wire \txbuf12[14]_i_1__1_n_0 ;
  wire \txbuf12[2]_i_1__1_n_0 ;
  wire \txbuf12[4]_i_1__1_n_0 ;
  wire \txbuf12[6]_i_1__1_n_0 ;
  wire \txbuf12[8]_i_1__1_n_0 ;
  wire [15:0]txbuf12b;
  wire \txbuf12b[0]_i_1__1_n_0 ;
  wire \txbuf12b[10]_i_1__1_n_0 ;
  wire \txbuf12b[11]_i_1__1_n_0 ;
  wire \txbuf12b[12]_i_1__1_n_0 ;
  wire \txbuf12b[13]_i_1__1_n_0 ;
  wire \txbuf12b[14]_i_1__1_n_0 ;
  wire \txbuf12b[15]_i_1__1_n_0 ;
  wire \txbuf12b[1]_i_1__1_n_0 ;
  wire \txbuf12b[2]_i_1__1_n_0 ;
  wire \txbuf12b[3]_i_1__1_n_0 ;
  wire \txbuf12b[4]_i_1__1_n_0 ;
  wire \txbuf12b[5]_i_1__1_n_0 ;
  wire \txbuf12b[6]_i_1__1_n_0 ;
  wire \txbuf12b[7]_i_1__1_n_0 ;
  wire \txbuf12b[8]_i_1__1_n_0 ;
  wire \txbuf12b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf13;
  wire \txbuf13[0]_i_1__1_n_0 ;
  wire \txbuf13[10]_i_1__1_n_0 ;
  wire \txbuf13[12]_i_1__1_n_0 ;
  wire \txbuf13[14]_i_1__1_n_0 ;
  wire \txbuf13[15]_i_1__1_n_0 ;
  wire \txbuf13[15]_i_2__1_n_0 ;
  wire \txbuf13[2]_i_1__1_n_0 ;
  wire \txbuf13[4]_i_1__1_n_0 ;
  wire \txbuf13[6]_i_1__1_n_0 ;
  wire \txbuf13[8]_i_1__1_n_0 ;
  wire \txbuf13b[0]_i_1__1_n_0 ;
  wire \txbuf13b[10]_i_1__1_n_0 ;
  wire \txbuf13b[11]_i_1__1_n_0 ;
  wire \txbuf13b[12]_i_1__1_n_0 ;
  wire \txbuf13b[13]_i_1__1_n_0 ;
  wire \txbuf13b[14]_i_1__1_n_0 ;
  wire \txbuf13b[15]_i_1__1_n_0 ;
  wire \txbuf13b[1]_i_1__1_n_0 ;
  wire \txbuf13b[2]_i_1__1_n_0 ;
  wire \txbuf13b[3]_i_1__1_n_0 ;
  wire \txbuf13b[4]_i_1__1_n_0 ;
  wire \txbuf13b[5]_i_1__1_n_0 ;
  wire \txbuf13b[6]_i_1__1_n_0 ;
  wire \txbuf13b[7]_i_1__1_n_0 ;
  wire \txbuf13b[8]_i_1__1_n_0 ;
  wire \txbuf13b[9]_i_1__1_n_0 ;
  wire \txbuf13b_reg_n_0_[15] ;
  wire [15:0]txbuf3b;
  wire \txbuf3b[0]_i_1__1_n_0 ;
  wire \txbuf3b[10]_i_1__1_n_0 ;
  wire \txbuf3b[11]_i_1__1_n_0 ;
  wire \txbuf3b[12]_i_1__1_n_0 ;
  wire \txbuf3b[13]_i_1__1_n_0 ;
  wire \txbuf3b[14]_i_1__1_n_0 ;
  wire \txbuf3b[15]_i_1__1_n_0 ;
  wire \txbuf3b[1]_i_1__1_n_0 ;
  wire \txbuf3b[2]_i_1__1_n_0 ;
  wire \txbuf3b[3]_i_1__1_n_0 ;
  wire \txbuf3b[4]_i_1__1_n_0 ;
  wire \txbuf3b[5]_i_1__1_n_0 ;
  wire \txbuf3b[6]_i_1__1_n_0 ;
  wire \txbuf3b[7]_i_1__1_n_0 ;
  wire \txbuf3b[8]_i_1__1_n_0 ;
  wire \txbuf3b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf4;
  wire [15:0]txbuf4b;
  wire \txbuf4b[0]_i_1__1_n_0 ;
  wire \txbuf4b[10]_i_1__1_n_0 ;
  wire \txbuf4b[11]_i_1__1_n_0 ;
  wire \txbuf4b[12]_i_1__1_n_0 ;
  wire \txbuf4b[13]_i_1__1_n_0 ;
  wire \txbuf4b[14]_i_1__1_n_0 ;
  wire \txbuf4b[15]_i_1__1_n_0 ;
  wire \txbuf4b[1]_i_1__1_n_0 ;
  wire \txbuf4b[2]_i_1__1_n_0 ;
  wire \txbuf4b[3]_i_1__1_n_0 ;
  wire \txbuf4b[4]_i_1__1_n_0 ;
  wire \txbuf4b[5]_i_1__1_n_0 ;
  wire \txbuf4b[6]_i_1__1_n_0 ;
  wire \txbuf4b[7]_i_1__1_n_0 ;
  wire \txbuf4b[8]_i_1__1_n_0 ;
  wire \txbuf4b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf5;
  wire \txbuf5[0]_i_1__1_n_0 ;
  wire \txbuf5[10]_i_1__1_n_0 ;
  wire \txbuf5[12]_i_1__1_n_0 ;
  wire \txbuf5[14]_i_1__1_n_0 ;
  wire \txbuf5[2]_i_1__1_n_0 ;
  wire \txbuf5[4]_i_1__1_n_0 ;
  wire \txbuf5[6]_i_1__1_n_0 ;
  wire \txbuf5[8]_i_1__1_n_0 ;
  wire [15:0]txbuf5b;
  wire \txbuf5b[0]_i_1__1_n_0 ;
  wire \txbuf5b[10]_i_1__1_n_0 ;
  wire \txbuf5b[11]_i_1__1_n_0 ;
  wire \txbuf5b[12]_i_1__1_n_0 ;
  wire \txbuf5b[13]_i_1__1_n_0 ;
  wire \txbuf5b[14]_i_1__1_n_0 ;
  wire \txbuf5b[15]_i_1__1_n_0 ;
  wire \txbuf5b[1]_i_1__1_n_0 ;
  wire \txbuf5b[2]_i_1__1_n_0 ;
  wire \txbuf5b[3]_i_1__1_n_0 ;
  wire \txbuf5b[4]_i_1__1_n_0 ;
  wire \txbuf5b[5]_i_1__1_n_0 ;
  wire \txbuf5b[6]_i_1__1_n_0 ;
  wire \txbuf5b[7]_i_1__1_n_0 ;
  wire \txbuf5b[8]_i_1__1_n_0 ;
  wire \txbuf5b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf6b;
  wire \txbuf6b[0]_i_1__1_n_0 ;
  wire \txbuf6b[10]_i_1__1_n_0 ;
  wire \txbuf6b[11]_i_1__1_n_0 ;
  wire \txbuf6b[12]_i_1__1_n_0 ;
  wire \txbuf6b[13]_i_1__1_n_0 ;
  wire \txbuf6b[14]_i_1__1_n_0 ;
  wire \txbuf6b[15]_i_1__1_n_0 ;
  wire \txbuf6b[1]_i_1__1_n_0 ;
  wire \txbuf6b[2]_i_1__1_n_0 ;
  wire \txbuf6b[3]_i_1__1_n_0 ;
  wire \txbuf6b[4]_i_1__1_n_0 ;
  wire \txbuf6b[5]_i_1__1_n_0 ;
  wire \txbuf6b[6]_i_1__1_n_0 ;
  wire \txbuf6b[7]_i_1__1_n_0 ;
  wire \txbuf6b[8]_i_1__1_n_0 ;
  wire \txbuf6b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf7b;
  wire \txbuf7b[0]_i_1__1_n_0 ;
  wire \txbuf7b[10]_i_1__1_n_0 ;
  wire \txbuf7b[11]_i_1__1_n_0 ;
  wire \txbuf7b[12]_i_1__1_n_0 ;
  wire \txbuf7b[13]_i_1__1_n_0 ;
  wire \txbuf7b[14]_i_1__1_n_0 ;
  wire \txbuf7b[15]_i_1__1_n_0 ;
  wire \txbuf7b[1]_i_1__1_n_0 ;
  wire \txbuf7b[2]_i_1__1_n_0 ;
  wire \txbuf7b[3]_i_1__1_n_0 ;
  wire \txbuf7b[4]_i_1__1_n_0 ;
  wire \txbuf7b[5]_i_1__1_n_0 ;
  wire \txbuf7b[6]_i_1__1_n_0 ;
  wire \txbuf7b[7]_i_1__1_n_0 ;
  wire \txbuf7b[8]_i_1__1_n_0 ;
  wire \txbuf7b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf8b;
  wire \txbuf8b[0]_i_1__1_n_0 ;
  wire \txbuf8b[10]_i_1__1_n_0 ;
  wire \txbuf8b[11]_i_1__1_n_0 ;
  wire \txbuf8b[12]_i_1__1_n_0 ;
  wire \txbuf8b[13]_i_1__1_n_0 ;
  wire \txbuf8b[14]_i_1__1_n_0 ;
  wire \txbuf8b[15]_i_1__1_n_0 ;
  wire \txbuf8b[1]_i_1__1_n_0 ;
  wire \txbuf8b[2]_i_1__1_n_0 ;
  wire \txbuf8b[3]_i_1__1_n_0 ;
  wire \txbuf8b[4]_i_1__1_n_0 ;
  wire \txbuf8b[5]_i_1__1_n_0 ;
  wire \txbuf8b[6]_i_1__1_n_0 ;
  wire \txbuf8b[7]_i_1__1_n_0 ;
  wire \txbuf8b[8]_i_1__1_n_0 ;
  wire \txbuf8b[9]_i_1__1_n_0 ;
  wire [15:0]txbuf9;
  wire \txbuf9[0]_i_1_n_0 ;
  wire \txbuf9[10]_i_1_n_0 ;
  wire \txbuf9[12]_i_1_n_0 ;
  wire \txbuf9[14]_i_1_n_0 ;
  wire \txbuf9[2]_i_1_n_0 ;
  wire \txbuf9[4]_i_1_n_0 ;
  wire \txbuf9[6]_i_1_n_0 ;
  wire \txbuf9[8]_i_1_n_0 ;
  wire [15:0]txbuf9b;
  wire \txbuf9b[0]_i_1__1_n_0 ;
  wire \txbuf9b[10]_i_1__1_n_0 ;
  wire \txbuf9b[11]_i_1__1_n_0 ;
  wire \txbuf9b[12]_i_1__1_n_0 ;
  wire \txbuf9b[13]_i_1__1_n_0 ;
  wire \txbuf9b[14]_i_1__1_n_0 ;
  wire \txbuf9b[15]_i_1__1_n_0 ;
  wire \txbuf9b[1]_i_1__1_n_0 ;
  wire \txbuf9b[2]_i_1__1_n_0 ;
  wire \txbuf9b[3]_i_1__1_n_0 ;
  wire \txbuf9b[4]_i_1__1_n_0 ;
  wire \txbuf9b[5]_i_1__1_n_0 ;
  wire \txbuf9b[6]_i_1__1_n_0 ;
  wire \txbuf9b[7]_i_1__1_n_0 ;
  wire \txbuf9b[8]_i_1__1_n_0 ;
  wire \txbuf9b[9]_i_1__1_n_0 ;
  wire [15:0]txd0;
  wire [7:0]\txd0_reg[15]_0 ;
  wire \txd2_reg_n_0_[0] ;
  wire \txd2_reg_n_0_[1] ;
  wire \txd2_reg_n_0_[2] ;
  wire \txd2_reg_n_0_[3] ;
  wire \txd2_reg_n_0_[4] ;
  wire \txd2_reg_n_0_[5] ;
  wire \txd2_reg_n_0_[6] ;
  wire \txd2_reg_n_0_[7] ;
  wire [15:0]txd3;
  wire [15:0]\txd3_reg[15]_0 ;
  wire txd40;
  wire \txd4[0]_i_10__1_n_0 ;
  wire \txd4[0]_i_11__1_n_0 ;
  wire \txd4[0]_i_7__1_n_0 ;
  wire \txd4[0]_i_8__1_n_0 ;
  wire \txd4[0]_i_9__1_n_0 ;
  wire \txd4[12]_i_5__1_n_0 ;
  wire \txd4[12]_i_6__1_n_0 ;
  wire \txd4[12]_i_7__1_n_0 ;
  wire \txd4[12]_i_8__1_n_0 ;
  wire \txd4[12]_i_9__0_n_0 ;
  wire \txd4[4]_i_6__1_n_0 ;
  wire \txd4[4]_i_7__1_n_0 ;
  wire \txd4[4]_i_8__1_n_0 ;
  wire \txd4[4]_i_9__1_n_0 ;
  wire \txd4[8]_i_6__1_n_0 ;
  wire \txd4[8]_i_7__1_n_0 ;
  wire \txd4[8]_i_8__1_n_0 ;
  wire \txd4[8]_i_9__1_n_0 ;
  wire [15:0]txd4_reg;
  wire \txd4_reg[0]_i_2__1_n_0 ;
  wire \txd4_reg[0]_i_2__1_n_1 ;
  wire \txd4_reg[0]_i_2__1_n_2 ;
  wire \txd4_reg[0]_i_2__1_n_3 ;
  wire \txd4_reg[0]_i_2__1_n_4 ;
  wire \txd4_reg[0]_i_2__1_n_5 ;
  wire \txd4_reg[0]_i_2__1_n_6 ;
  wire \txd4_reg[0]_i_2__1_n_7 ;
  wire \txd4_reg[12]_i_1__1_n_1 ;
  wire \txd4_reg[12]_i_1__1_n_2 ;
  wire \txd4_reg[12]_i_1__1_n_3 ;
  wire \txd4_reg[12]_i_1__1_n_4 ;
  wire \txd4_reg[12]_i_1__1_n_5 ;
  wire \txd4_reg[12]_i_1__1_n_6 ;
  wire \txd4_reg[12]_i_1__1_n_7 ;
  wire \txd4_reg[4]_i_1__1_n_0 ;
  wire \txd4_reg[4]_i_1__1_n_1 ;
  wire \txd4_reg[4]_i_1__1_n_2 ;
  wire \txd4_reg[4]_i_1__1_n_3 ;
  wire \txd4_reg[4]_i_1__1_n_4 ;
  wire \txd4_reg[4]_i_1__1_n_5 ;
  wire \txd4_reg[4]_i_1__1_n_6 ;
  wire \txd4_reg[4]_i_1__1_n_7 ;
  wire \txd4_reg[8]_i_1__1_n_0 ;
  wire \txd4_reg[8]_i_1__1_n_1 ;
  wire \txd4_reg[8]_i_1__1_n_2 ;
  wire \txd4_reg[8]_i_1__1_n_3 ;
  wire \txd4_reg[8]_i_1__1_n_4 ;
  wire \txd4_reg[8]_i_1__1_n_5 ;
  wire \txd4_reg[8]_i_1__1_n_6 ;
  wire \txd4_reg[8]_i_1__1_n_7 ;
  wire txload2_f_i_1__1_n_0;
  wire txload2_f_reg_n_0;
  wire txload2_ff;
  wire \txload_cnt[6]_i_2__1_n_0 ;
  wire [6:0]txload_cnt_reg;
  wire txload_f_inv_i_1__1_n_0;
  wire txload_f_inv_i_2__1_n_0;
  wire txload_f_inv_i_3__0_n_0;
  wire txload_f_reg_inv_n_0;
  wire wgTrig_f;
  wire [3:3]\NLW_txd4_reg[12]_i_1__1_CO_UNCONNECTED ;

  assign fibTxA_0_sn_1 = fibTxA_0_sp_1;
  assign laCh_0_sn_1 = laCh_0_sp_1;
  assign laCh_2_sn_1 = laCh_2_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk4mHCnt[0]_i_1__1 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \clk4mHCnt[1]_i_1__0 
       (.I0(clk4mHCnt_reg[0]),
        .I1(txSync4mClk),
        .I2(clk4mHCnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \clk4mHCnt[2]_i_1__1 
       (.I0(clk4mHCnt_reg[1]),
        .I1(clk4mHCnt_reg[0]),
        .I2(txSync4mClk),
        .I3(clk4mHCnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \clk4mHCnt[3]_i_1__1 
       (.I0(clk4mHCnt_reg[0]),
        .I1(clk4mHCnt_reg[1]),
        .I2(clk4mHCnt_reg[2]),
        .I3(txSync4mClk),
        .I4(clk4mHCnt_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h777F)) 
    \clk4mHCnt[4]_i_1__0 
       (.I0(clk4mHCnt_reg[4]),
        .I1(txSync4mClk),
        .I2(clk4mHCnt_reg[2]),
        .I3(clk4mHCnt_reg[3]),
        .O(\clk4mHCnt[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk4mHCnt[4]_i_1__1 
       (.I0(preDataGate_f),
        .I1(preDataGate_f_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \clk4mHCnt[4]_i_2__1 
       (.I0(clk4mHCnt_reg[2]),
        .I1(clk4mHCnt_reg[1]),
        .I2(clk4mHCnt_reg[0]),
        .I3(clk4mHCnt_reg[3]),
        .I4(txSync4mClk),
        .I5(clk4mHCnt_reg[4]),
        .O(p_0_in__0[4]));
  FDRE \clk4mHCnt_reg[0] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(clk4mHCnt_reg[0]),
        .R(SR));
  FDRE \clk4mHCnt_reg[1] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(clk4mHCnt_reg[1]),
        .R(SR));
  FDRE \clk4mHCnt_reg[2] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(clk4mHCnt_reg[2]),
        .R(SR));
  FDRE \clk4mHCnt_reg[3] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(clk4mHCnt_reg[3]),
        .R(SR));
  FDRE \clk4mHCnt_reg[4] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__0[4]),
        .Q(clk4mHCnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \clk4mLCnt[0]_i_1__1 
       (.I0(txSync4mClk),
        .I1(clk4mLCnt_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \clk4mLCnt[1]_i_1__1 
       (.I0(clk4mLCnt_reg[0]),
        .I1(clk4mLCnt_reg[1]),
        .I2(txSync4mClk),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \clk4mLCnt[2]_i_1__0 
       (.I0(clk4mLCnt_reg[1]),
        .I1(clk4mLCnt_reg[0]),
        .I2(clk4mLCnt_reg[2]),
        .I3(txSync4mClk),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \clk4mLCnt[3]_i_1__0 
       (.I0(clk4mLCnt_reg[0]),
        .I1(clk4mLCnt_reg[1]),
        .I2(clk4mLCnt_reg[2]),
        .I3(clk4mLCnt_reg[3]),
        .I4(txSync4mClk),
        .O(p_0_in__2[3]));
  LUT4 #(
    .INIT(16'hFF1F)) 
    \clk4mLCnt[4]_i_1__1 
       (.I0(clk4mLCnt_reg[2]),
        .I1(clk4mLCnt_reg[3]),
        .I2(clk4mLCnt_reg[4]),
        .I3(txSync4mClk),
        .O(\clk4mLCnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \clk4mLCnt[4]_i_2__1 
       (.I0(clk4mLCnt_reg[2]),
        .I1(clk4mLCnt_reg[1]),
        .I2(clk4mLCnt_reg[0]),
        .I3(clk4mLCnt_reg[3]),
        .I4(txSync4mClk),
        .I5(clk4mLCnt_reg[4]),
        .O(p_0_in__2[4]));
  FDRE \clk4mLCnt_reg[0] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__1_n_0 ),
        .D(p_0_in__2[0]),
        .Q(clk4mLCnt_reg[0]),
        .R(SR));
  FDRE \clk4mLCnt_reg[1] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__1_n_0 ),
        .D(p_0_in__2[1]),
        .Q(clk4mLCnt_reg[1]),
        .R(SR));
  FDRE \clk4mLCnt_reg[2] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__1_n_0 ),
        .D(p_0_in__2[2]),
        .Q(clk4mLCnt_reg[2]),
        .R(SR));
  FDRE \clk4mLCnt_reg[3] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__1_n_0 ),
        .D(p_0_in__2[3]),
        .Q(clk4mLCnt_reg[3]),
        .R(SR));
  FDRE \clk4mLCnt_reg[4] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__1_n_0 ),
        .D(p_0_in__2[4]),
        .Q(clk4mLCnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dataGateHTime[0]_i_1__1 
       (.I0(dataGateHTime_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataGateHTime[1]_i_1__1 
       (.I0(dataGateHTime_reg[0]),
        .I1(dataGateHTime_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dataGateHTime[2]_i_1__1 
       (.I0(dataGateHTime_reg[0]),
        .I1(dataGateHTime_reg[1]),
        .I2(dataGateHTime_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dataGateHTime[3]_i_1__1 
       (.I0(dataGateHTime_reg[2]),
        .I1(dataGateHTime_reg[1]),
        .I2(dataGateHTime_reg[0]),
        .I3(dataGateHTime_reg[3]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'h1F00)) 
    \dataGateHTime[4]_i_1__1 
       (.I0(dataGateHTime_reg[3]),
        .I1(dataGateHTime_reg[2]),
        .I2(dataGateHTime_reg[4]),
        .I3(txBitClk_f7_out),
        .O(dataGateHTime));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \dataGateHTime[4]_i_2__1 
       (.I0(dataGateHTime_reg[3]),
        .I1(dataGateHTime_reg[0]),
        .I2(dataGateHTime_reg[1]),
        .I3(dataGateHTime_reg[2]),
        .I4(dataGateHTime_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dataGateHTime[4]_i_3__1 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[3]),
        .I2(clk4mHCnt_reg[4]),
        .I3(clk4mHCnt_reg[2]),
        .I4(clk4mHCnt_reg[1]),
        .I5(clk4mHCnt_reg[0]),
        .O(txBitClk_f7_out));
  FDRE \dataGateHTime_reg[0] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[0]),
        .Q(dataGateHTime_reg[0]),
        .R(SR));
  FDRE \dataGateHTime_reg[1] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[1]),
        .Q(dataGateHTime_reg[1]),
        .R(SR));
  FDRE \dataGateHTime_reg[2] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[2]),
        .Q(dataGateHTime_reg[2]),
        .R(SR));
  FDRE \dataGateHTime_reg[3] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[3]),
        .Q(dataGateHTime_reg[3]),
        .R(SR));
  FDRE \dataGateHTime_reg[4] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[4]),
        .Q(dataGateHTime_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    \fibTxA[0]_INST_0 
       (.I0(\fibTxA[0]_INST_0_i_1_n_0 ),
        .I1(\fibTxA[0]_INST_0_i_2_n_0 ),
        .I2(fibTxA_0_sn_1),
        .I3(\rxinHTimeCnt_reg[3] [0]),
        .I4(\rxinHTimeCnt_reg[3] [1]),
        .I5(\rxinHTimeCnt_reg[3] [2]),
        .O(fibTxA[0]));
  LUT6 #(
    .INIT(64'hCCFFFAEECC00FAEE)) 
    \fibTxA[0]_INST_0_i_1 
       (.I0(\fibTxA[0]_0 ),
        .I1(txData_f_reg_0),
        .I2(\fibTxA[0]_1 ),
        .I3(\rxinHTimeCnt_reg[3] [1]),
        .I4(\rxinHTimeCnt_reg[3] [0]),
        .I5(s1TxData_w),
        .O(\fibTxA[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \fibTxA[0]_INST_0_i_2 
       (.I0(\rxinHTimeCnt_reg[3] [3]),
        .I1(\rxinHTimeCnt_reg[3] [2]),
        .I2(txData_f_reg_0),
        .I3(\rxinHTimeCnt_reg[3] [0]),
        .I4(\rxinHTimeCnt_reg[3] [5]),
        .I5(\rxinHTimeCnt_reg[3] [4]),
        .O(\fibTxA[0]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \fibTxA[1]_INST_0 
       (.I0(D),
        .I1(txData_o),
        .I2(\rxinHTimeCnt_reg[3] [0]),
        .I3(\rxinHTimeCnt_reg[3] [1]),
        .I4(txData_f_reg_0),
        .O(fibTxA[2]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \fibTxA[1]_INST_0_i_1 
       (.I0(\fibTxA[1]_INST_0_i_2_n_0 ),
        .I1(rfInA[1]),
        .I2(\rxinHTimeCnt_reg[3] [2]),
        .I3(\rxinHTimeCnt_reg[3] [3]),
        .I4(hdfioA[1]),
        .I5(fibRxA[0]),
        .O(D));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \fibTxA[1]_INST_0_i_2 
       (.I0(\rxinHTimeCnt_reg[3]_0 ),
        .I1(\rxinHTimeCnt_reg[3]_1 ),
        .I2(\rxinHTimeCnt_reg[3] [4]),
        .I3(txData_f_reg_0),
        .I4(\rxinHTimeCnt_reg[3] [5]),
        .I5(\rxinHTimeCnt_reg[3]_2 ),
        .O(\fibTxA[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \fibTxA[2]_INST_0 
       (.I0(D),
        .I1(\rxinHTimeCnt_reg[3] [1]),
        .I2(\rxinHTimeCnt_reg[3] [0]),
        .I3(txData_f_reg_0),
        .O(fibTxA[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF3AE)) 
    \hostS1TxCnt[0]_i_1 
       (.I0(\hostS1TxCnt_reg[1] ),
        .I1(hostS1TxEnd_w),
        .I2(hostS1TxEnd_ff),
        .I3(\hostS1TxCnt_reg[0] ),
        .O(txEnd_f_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \hostS1TxCnt[15]_i_1 
       (.I0(\hostS1TxCnt_reg[1] ),
        .I1(hostS1TxEnd_w),
        .I2(hostS1TxEnd_ff),
        .O(txEnd_f_reg_1));
  LUT3 #(
    .INIT(8'hAE)) 
    \hostS1TxCnt[15]_i_2 
       (.I0(\hostS1TxCnt_reg[1] ),
        .I1(hostS1TxEnd_w),
        .I2(hostS1TxEnd_ff),
        .O(txEnd_f_reg_2));
  MUXF8 \laCh[0]_INST_0 
       (.I0(\laCh[0]_INST_0_i_1_n_0 ),
        .I1(laCh_0_sn_1),
        .O(laCh[0]),
        .S(Q[3]));
  MUXF7 \laCh[0]_INST_0_i_1 
       (.I0(\laCh[0]_INST_0_i_3_n_0 ),
        .I1(\laCh[0]_INST_0_i_4_n_0 ),
        .O(\laCh[0]_INST_0_i_1_n_0 ),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[0]_INST_0_i_3 
       (.I0(\laCh[0]_INST_0_i_1_0 ),
        .I1(txData_f_reg_0),
        .I2(Q[1]),
        .I3(\laCh[0]_INST_0_i_1_1 ),
        .I4(Q[0]),
        .I5(DI),
        .O(\laCh[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[0]_INST_0_i_4 
       (.I0(fibTxA[0]),
        .I1(rfInA[0]),
        .I2(Q[1]),
        .I3(hdfioA[6]),
        .I4(Q[0]),
        .I5(hdfioA[0]),
        .O(\laCh[0]_INST_0_i_4_n_0 ));
  MUXF8 \laCh[2]_INST_0 
       (.I0(\laCh[2]_INST_0_i_1_n_0 ),
        .I1(laCh_2_sn_1),
        .O(laCh[1]),
        .S(Q[3]));
  MUXF7 \laCh[2]_INST_0_i_1 
       (.I0(\laCh[2]_0 ),
        .I1(\laCh[2]_INST_0_i_4_n_0 ),
        .O(\laCh[2]_INST_0_i_1_n_0 ),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[2]_INST_0_i_4 
       (.I0(fibTxA[2]),
        .I1(rfInA[1]),
        .I2(Q[1]),
        .I3(hdfioA[7]),
        .I4(Q[0]),
        .I5(hdfioA[2]),
        .O(\laCh[2]_INST_0_i_4_n_0 ));
  MUXF8 \laCh[4]_INST_0 
       (.I0(\laCh[4]_INST_0_i_1_n_0 ),
        .I1(\laCh[4] ),
        .O(laCh[2]),
        .S(Q[3]));
  MUXF7 \laCh[4]_INST_0_i_1 
       (.I0(\laCh[4]_INST_0_i_3_n_0 ),
        .I1(\laCh[4]_INST_0_i_4_n_0 ),
        .O(\laCh[4]_INST_0_i_1_n_0 ),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[4]_INST_0_i_3 
       (.I0(\laCh[4]_INST_0_i_1_0 ),
        .I1(D),
        .I2(Q[1]),
        .I3(wgTrig_f),
        .I4(Q[0]),
        .I5(\laCh[0]_INST_0_i_1_0 ),
        .O(\laCh[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[4]_INST_0_i_4 
       (.I0(fibTxA[1]),
        .I1(rfOutA),
        .I2(Q[1]),
        .I3(hdfioA[8]),
        .I4(Q[0]),
        .I5(hdfioA[3]),
        .O(\laCh[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[4]_INST_0_i_6 
       (.I0(D),
        .I1(hdfioA[8]),
        .I2(Q[1]),
        .I3(hdfioA[3]),
        .I4(Q[0]),
        .I5(hdfoA),
        .O(\hdfioA[12] ));
  MUXF8 \laCh[5]_INST_0 
       (.I0(\laCh[5]_INST_0_i_1_n_0 ),
        .I1(\laCh[5] ),
        .O(laCh[3]),
        .S(Q[3]));
  MUXF7 \laCh[5]_INST_0_i_1 
       (.I0(\laCh[5]_INST_0_i_3_n_0 ),
        .I1(\laCh[5]_0 ),
        .O(\laCh[5]_INST_0_i_1_n_0 ),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \laCh[5]_INST_0_i_3 
       (.I0(D),
        .I1(p_13_in),
        .I2(Q[1]),
        .I3(\laCh[6] ),
        .I4(Q[0]),
        .I5(\laCh[5]_INST_0_i_1_0 ),
        .O(\laCh[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[6]_INST_0_i_2 
       (.I0(fibTxA[2]),
        .I1(gpsPps),
        .I2(Q[1]),
        .I3(\laCh[6] ),
        .I4(Q[0]),
        .I5(hdfioA[4]),
        .O(gpsPps_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[7]_INST_0_i_3 
       (.I0(fibRxA[1]),
        .I1(hostS1TxDataClk_w),
        .I2(Q[1]),
        .I3(debugPin1_f),
        .I4(Q[0]),
        .I5(hdfioA[5]),
        .O(\fibRxA[3] ));
  FDRE preDataGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(preDataGate_f_reg_0),
        .Q(preDataGate_f),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    rf1TxData_reg_i_1
       (.I0(txData_f_reg_0),
        .I1(\rxinHTimeCnt_reg[3] [1]),
        .I2(\rxinHTimeCnt_reg[3] [0]),
        .I3(s1TxData_w),
        .O(fib1TxData));
  LUT6 #(
    .INIT(64'h00FF0F0F33335555)) 
    \rxinHTimeCnt[3]_i_1__2 
       (.I0(rfInA[1]),
        .I1(fibRxA[0]),
        .I2(\fibTxA[1]_INST_0_i_2_n_0 ),
        .I3(hdfioA[1]),
        .I4(\rxinHTimeCnt_reg[3] [2]),
        .I5(\rxinHTimeCnt_reg[3] [3]),
        .O(\rfInA[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \syncTxShiftTime[0]_i_1__0 
       (.I0(syncTxShiftTime_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \syncTxShiftTime[1]_i_1__0 
       (.I0(syncTxShiftTime_reg[0]),
        .I1(syncTxShiftTime_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \syncTxShiftTime[2]_i_1__0 
       (.I0(syncTxShiftTime_reg[0]),
        .I1(syncTxShiftTime_reg[1]),
        .I2(syncTxShiftTime_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \syncTxShiftTime[3]_i_1__0 
       (.I0(syncTxShiftTime_reg[2]),
        .I1(syncTxShiftTime_reg[1]),
        .I2(syncTxShiftTime_reg[0]),
        .I3(syncTxShiftTime_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \syncTxShiftTime[4]_i_1__0 
       (.I0(syncTxShiftTime_reg[3]),
        .I1(syncTxShiftTime_reg[0]),
        .I2(syncTxShiftTime_reg[1]),
        .I3(syncTxShiftTime_reg[2]),
        .I4(syncTxShiftTime_reg[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \syncTxShiftTime[5]_i_1__0 
       (.I0(syncTxShiftTime_reg[2]),
        .I1(syncTxShiftTime_reg[1]),
        .I2(syncTxShiftTime_reg[0]),
        .I3(syncTxShiftTime_reg[3]),
        .I4(syncTxShiftTime_reg[4]),
        .I5(syncTxShiftTime_reg[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \syncTxShiftTime[6]_i_1__0 
       (.I0(\syncTxShiftTime[7]_i_2__0_n_0 ),
        .I1(syncTxShiftTime_reg[6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \syncTxShiftTime[7]_i_1__0 
       (.I0(syncTxShiftTime_reg[6]),
        .I1(\syncTxShiftTime[7]_i_2__0_n_0 ),
        .I2(syncTxShiftTime_reg[7]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \syncTxShiftTime[7]_i_2__0 
       (.I0(syncTxShiftTime_reg[5]),
        .I1(syncTxShiftTime_reg[2]),
        .I2(syncTxShiftTime_reg[1]),
        .I3(syncTxShiftTime_reg[0]),
        .I4(syncTxShiftTime_reg[3]),
        .I5(syncTxShiftTime_reg[4]),
        .O(\syncTxShiftTime[7]_i_2__0_n_0 ));
  FDRE \syncTxShiftTime_reg[0] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[0]),
        .Q(syncTxShiftTime_reg[0]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[1] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[1]),
        .Q(syncTxShiftTime_reg[1]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[2] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[2]),
        .Q(syncTxShiftTime_reg[2]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[3] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[3]),
        .Q(syncTxShiftTime_reg[3]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[4] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[4]),
        .Q(syncTxShiftTime_reg[4]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[5] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[5]),
        .Q(syncTxShiftTime_reg[5]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[6] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[6]),
        .Q(syncTxShiftTime_reg[6]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[7] 
       (.C(clk160m),
        .CE(preDataGate_f_reg_0),
        .D(p_0_in__4[7]),
        .Q(syncTxShiftTime_reg[7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    txBitClk_f_i_1__1
       (.I0(txload_f_inv_i_2__1_n_0),
        .I1(hostS1TxDataClk_w),
        .I2(txBitClk_f7_out),
        .O(txBitClk_f_i_1__1_n_0));
  FDRE txBitClk_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txBitClk_f_i_1__1_n_0),
        .Q(hostS1TxDataClk_w),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txBitCnt[0]_i_1 
       (.I0(txBitCnt_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txBitCnt[1]_i_1 
       (.I0(txBitCnt_reg[0]),
        .I1(txBitCnt_reg[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txBitCnt[2]_i_1 
       (.I0(txBitCnt_reg[1]),
        .I1(txBitCnt_reg[0]),
        .I2(txBitCnt_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \txBitCnt[3]_i_1 
       (.I0(txBitCnt_reg[2]),
        .I1(txBitCnt_reg[0]),
        .I2(txBitCnt_reg[1]),
        .I3(txBitCnt_reg[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txBitCnt[4]_i_1 
       (.I0(txBitCnt_reg[3]),
        .I1(txBitCnt_reg[1]),
        .I2(txBitCnt_reg[0]),
        .I3(txBitCnt_reg[2]),
        .I4(txBitCnt_reg[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txBitCnt[5]_i_1 
       (.I0(txBitCnt_reg[2]),
        .I1(txBitCnt_reg[0]),
        .I2(txBitCnt_reg[1]),
        .I3(txBitCnt_reg[3]),
        .I4(txBitCnt_reg[4]),
        .I5(txBitCnt_reg[5]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \txBitCnt[6]_i_1 
       (.I0(\txBitCnt[9]_i_3_n_0 ),
        .I1(txBitCnt_reg[6]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \txBitCnt[7]_i_1 
       (.I0(txBitCnt_reg[6]),
        .I1(\txBitCnt[9]_i_3_n_0 ),
        .I2(txBitCnt_reg[7]),
        .O(p_0_in__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \txBitCnt[8]_i_1 
       (.I0(txBitCnt_reg[7]),
        .I1(\txBitCnt[9]_i_3_n_0 ),
        .I2(txBitCnt_reg[6]),
        .I3(txBitCnt_reg[8]),
        .O(p_0_in__5[8]));
  LUT5 #(
    .INIT(32'h44444440)) 
    \txBitCnt[9]_i_1 
       (.I0(txBitCnt_reg[9]),
        .I1(txBitClk_f7_out),
        .I2(dataGateHTime_reg[4]),
        .I3(dataGateHTime_reg[3]),
        .I4(dataGateHTime_reg[2]),
        .O(txBitCnt));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \txBitCnt[9]_i_2 
       (.I0(txBitCnt_reg[8]),
        .I1(txBitCnt_reg[6]),
        .I2(\txBitCnt[9]_i_3_n_0 ),
        .I3(txBitCnt_reg[7]),
        .O(p_0_in__5[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \txBitCnt[9]_i_3 
       (.I0(txBitCnt_reg[2]),
        .I1(txBitCnt_reg[0]),
        .I2(txBitCnt_reg[1]),
        .I3(txBitCnt_reg[3]),
        .I4(txBitCnt_reg[4]),
        .I5(txBitCnt_reg[5]),
        .O(\txBitCnt[9]_i_3_n_0 ));
  FDRE \txBitCnt_reg[0] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[0]),
        .Q(txBitCnt_reg[0]),
        .R(SR));
  FDRE \txBitCnt_reg[1] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[1]),
        .Q(txBitCnt_reg[1]),
        .R(SR));
  FDRE \txBitCnt_reg[2] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[2]),
        .Q(txBitCnt_reg[2]),
        .R(SR));
  FDRE \txBitCnt_reg[3] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[3]),
        .Q(txBitCnt_reg[3]),
        .R(SR));
  FDRE \txBitCnt_reg[4] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[4]),
        .Q(txBitCnt_reg[4]),
        .R(SR));
  FDRE \txBitCnt_reg[5] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[5]),
        .Q(txBitCnt_reg[5]),
        .R(SR));
  FDRE \txBitCnt_reg[6] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[6]),
        .Q(txBitCnt_reg[6]),
        .R(SR));
  FDRE \txBitCnt_reg[7] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[7]),
        .Q(txBitCnt_reg[7]),
        .R(SR));
  FDRE \txBitCnt_reg[8] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[8]),
        .Q(txBitCnt_reg[8]),
        .R(SR));
  FDRE \txBitCnt_reg[9] 
       (.C(clk160m),
        .CE(txBitCnt),
        .D(p_0_in__5[9]),
        .Q(txBitCnt_reg[9]),
        .R(SR));
  FDRE txData_f_reg
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(txbuf3b[15]),
        .Q(txData_f_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    txEnd_f_i_1
       (.I0(hostS1TxEnd_w),
        .I1(txEnd_f0_out),
        .I2(txEnd_f),
        .I3(preDataGate_f_reg_0),
        .I4(preDataGate_f),
        .O(txEnd_f_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    txEnd_f_i_2
       (.I0(txBitCnt1),
        .I1(txBitClk_f7_out),
        .I2(txBitCnt_reg[1]),
        .I3(txBitCnt_reg[2]),
        .I4(txBitCnt_reg[3]),
        .I5(txEnd_f_i_5_n_0),
        .O(txEnd_f0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    txEnd_f_i_3
       (.I0(txEnd_f_i_6_n_0),
        .I1(txBitCnt_reg[3]),
        .I2(txBitCnt_reg[4]),
        .I3(txBitCnt_reg[1]),
        .I4(txBitCnt_reg[2]),
        .O(txEnd_f));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    txEnd_f_i_4
       (.I0(dataGateHTime_reg[2]),
        .I1(dataGateHTime_reg[3]),
        .I2(dataGateHTime_reg[4]),
        .O(txBitCnt1));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    txEnd_f_i_5
       (.I0(txBitCnt_reg[4]),
        .I1(txBitCnt_reg[5]),
        .I2(txBitCnt_reg[7]),
        .I3(txBitCnt_reg[6]),
        .I4(txBitCnt_reg[9]),
        .I5(txBitCnt_reg[8]),
        .O(txEnd_f_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    txEnd_f_i_6
       (.I0(txBitCnt_reg[8]),
        .I1(txBitCnt_reg[7]),
        .I2(txBitCnt_reg[6]),
        .I3(txBitCnt_reg[5]),
        .I4(txBitCnt_reg[0]),
        .I5(txBitCnt_reg[9]),
        .O(txEnd_f_i_6_n_0));
  FDRE txEnd_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txEnd_f_i_1_n_0),
        .Q(hostS1TxEnd_w),
        .R(1'b0));
  FDRE txSync4mClk_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rfInA[0]),
        .Q(txSync4mClk),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[0]_i_1 
       (.I0(txd3[8]),
        .O(\txbuf10[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[10]_i_1 
       (.I0(txd3[13]),
        .O(\txbuf10[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[12]_i_1 
       (.I0(txd3[14]),
        .O(\txbuf10[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[14]_i_1 
       (.I0(txd3[15]),
        .O(\txbuf10[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[2]_i_1 
       (.I0(txd3[9]),
        .O(\txbuf10[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[4]_i_1 
       (.I0(txd3[10]),
        .O(\txbuf10[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[6]_i_1 
       (.I0(txd3[11]),
        .O(\txbuf10[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[8]_i_1 
       (.I0(txd3[12]),
        .O(\txbuf10[8]_i_1_n_0 ));
  FDRE \txbuf10_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[0]_i_1_n_0 ),
        .Q(txbuf10[0]),
        .R(1'b0));
  FDRE \txbuf10_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[10]_i_1_n_0 ),
        .Q(txbuf10[10]),
        .R(1'b0));
  FDRE \txbuf10_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[13]),
        .Q(txbuf10[11]),
        .R(1'b0));
  FDRE \txbuf10_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[12]_i_1_n_0 ),
        .Q(txbuf10[12]),
        .R(1'b0));
  FDRE \txbuf10_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[14]),
        .Q(txbuf10[13]),
        .R(1'b0));
  FDRE \txbuf10_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[14]_i_1_n_0 ),
        .Q(txbuf10[14]),
        .R(1'b0));
  FDRE \txbuf10_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[15]),
        .Q(txbuf10[15]),
        .R(1'b0));
  FDRE \txbuf10_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[8]),
        .Q(txbuf10[1]),
        .R(1'b0));
  FDRE \txbuf10_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[2]_i_1_n_0 ),
        .Q(txbuf10[2]),
        .R(1'b0));
  FDRE \txbuf10_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[9]),
        .Q(txbuf10[3]),
        .R(1'b0));
  FDRE \txbuf10_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[4]_i_1_n_0 ),
        .Q(txbuf10[4]),
        .R(1'b0));
  FDRE \txbuf10_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[10]),
        .Q(txbuf10[5]),
        .R(1'b0));
  FDRE \txbuf10_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[6]_i_1_n_0 ),
        .Q(txbuf10[6]),
        .R(1'b0));
  FDRE \txbuf10_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[11]),
        .Q(txbuf10[7]),
        .R(1'b0));
  FDRE \txbuf10_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf10[8]_i_1_n_0 ),
        .Q(txbuf10[8]),
        .R(1'b0));
  FDRE \txbuf10_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[12]),
        .Q(txbuf10[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[0]),
        .I2(txload2_ff),
        .I3(txbuf11b[15]),
        .O(\txbuf10b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[10]),
        .I2(txload2_ff),
        .I3(txbuf10b[9]),
        .O(\txbuf10b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[11]),
        .I2(txload2_ff),
        .I3(txbuf10b[10]),
        .O(\txbuf10b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[12]),
        .I2(txload2_ff),
        .I3(txbuf10b[11]),
        .O(\txbuf10b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[13]),
        .I2(txload2_ff),
        .I3(txbuf10b[12]),
        .O(\txbuf10b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[14]),
        .I2(txload2_ff),
        .I3(txbuf10b[13]),
        .O(\txbuf10b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[15]),
        .I2(txload2_ff),
        .I3(txbuf10b[14]),
        .O(\txbuf10b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[1]),
        .I2(txload2_ff),
        .I3(txbuf10b[0]),
        .O(\txbuf10b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[2]),
        .I2(txload2_ff),
        .I3(txbuf10b[1]),
        .O(\txbuf10b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[3]),
        .I2(txload2_ff),
        .I3(txbuf10b[2]),
        .O(\txbuf10b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[4]),
        .I2(txload2_ff),
        .I3(txbuf10b[3]),
        .O(\txbuf10b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[5]),
        .I2(txload2_ff),
        .I3(txbuf10b[4]),
        .O(\txbuf10b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[6]),
        .I2(txload2_ff),
        .I3(txbuf10b[5]),
        .O(\txbuf10b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[7]),
        .I2(txload2_ff),
        .I3(txbuf10b[6]),
        .O(\txbuf10b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[8]),
        .I2(txload2_ff),
        .I3(txbuf10b[7]),
        .O(\txbuf10b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[9]),
        .I2(txload2_ff),
        .I3(txbuf10b[8]),
        .O(\txbuf10b[9]_i_1__1_n_0 ));
  FDRE \txbuf10b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[0]_i_1__1_n_0 ),
        .Q(txbuf10b[0]),
        .R(1'b0));
  FDRE \txbuf10b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[10]_i_1__1_n_0 ),
        .Q(txbuf10b[10]),
        .R(1'b0));
  FDRE \txbuf10b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[11]_i_1__1_n_0 ),
        .Q(txbuf10b[11]),
        .R(1'b0));
  FDRE \txbuf10b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[12]_i_1__1_n_0 ),
        .Q(txbuf10b[12]),
        .R(1'b0));
  FDRE \txbuf10b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[13]_i_1__1_n_0 ),
        .Q(txbuf10b[13]),
        .R(1'b0));
  FDRE \txbuf10b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[14]_i_1__1_n_0 ),
        .Q(txbuf10b[14]),
        .R(1'b0));
  FDRE \txbuf10b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[15]_i_1__1_n_0 ),
        .Q(txbuf10b[15]),
        .R(1'b0));
  FDRE \txbuf10b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[1]_i_1__1_n_0 ),
        .Q(txbuf10b[1]),
        .R(1'b0));
  FDRE \txbuf10b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[2]_i_1__1_n_0 ),
        .Q(txbuf10b[2]),
        .R(1'b0));
  FDRE \txbuf10b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[3]_i_1__1_n_0 ),
        .Q(txbuf10b[3]),
        .R(1'b0));
  FDRE \txbuf10b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[4]_i_1__1_n_0 ),
        .Q(txbuf10b[4]),
        .R(1'b0));
  FDRE \txbuf10b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[5]_i_1__1_n_0 ),
        .Q(txbuf10b[5]),
        .R(1'b0));
  FDRE \txbuf10b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[6]_i_1__1_n_0 ),
        .Q(txbuf10b[6]),
        .R(1'b0));
  FDRE \txbuf10b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[7]_i_1__1_n_0 ),
        .Q(txbuf10b[7]),
        .R(1'b0));
  FDRE \txbuf10b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[8]_i_1__1_n_0 ),
        .Q(txbuf10b[8]),
        .R(1'b0));
  FDRE \txbuf10b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf10b[9]_i_1__1_n_0 ),
        .Q(txbuf10b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[0]_i_1 
       (.I0(txd3[0]),
        .O(\txbuf11[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[10]_i_1 
       (.I0(txd3[5]),
        .O(\txbuf11[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[12]_i_1 
       (.I0(txd3[6]),
        .O(\txbuf11[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[14]_i_1 
       (.I0(txd3[7]),
        .O(\txbuf11[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[2]_i_1 
       (.I0(txd3[1]),
        .O(\txbuf11[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[4]_i_1 
       (.I0(txd3[2]),
        .O(\txbuf11[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[6]_i_1 
       (.I0(txd3[3]),
        .O(\txbuf11[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[8]_i_1 
       (.I0(txd3[4]),
        .O(\txbuf11[8]_i_1_n_0 ));
  FDRE \txbuf11_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[0]_i_1_n_0 ),
        .Q(txbuf11[0]),
        .R(1'b0));
  FDRE \txbuf11_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[10]_i_1_n_0 ),
        .Q(txbuf11[10]),
        .R(1'b0));
  FDRE \txbuf11_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[5]),
        .Q(txbuf11[11]),
        .R(1'b0));
  FDRE \txbuf11_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[12]_i_1_n_0 ),
        .Q(txbuf11[12]),
        .R(1'b0));
  FDRE \txbuf11_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[6]),
        .Q(txbuf11[13]),
        .R(1'b0));
  FDRE \txbuf11_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[14]_i_1_n_0 ),
        .Q(txbuf11[14]),
        .R(1'b0));
  FDRE \txbuf11_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[7]),
        .Q(txbuf11[15]),
        .R(1'b0));
  FDRE \txbuf11_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[0]),
        .Q(txbuf11[1]),
        .R(1'b0));
  FDRE \txbuf11_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[2]_i_1_n_0 ),
        .Q(txbuf11[2]),
        .R(1'b0));
  FDRE \txbuf11_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[1]),
        .Q(txbuf11[3]),
        .R(1'b0));
  FDRE \txbuf11_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[4]_i_1_n_0 ),
        .Q(txbuf11[4]),
        .R(1'b0));
  FDRE \txbuf11_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[2]),
        .Q(txbuf11[5]),
        .R(1'b0));
  FDRE \txbuf11_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[6]_i_1_n_0 ),
        .Q(txbuf11[6]),
        .R(1'b0));
  FDRE \txbuf11_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[3]),
        .Q(txbuf11[7]),
        .R(1'b0));
  FDRE \txbuf11_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf11[8]_i_1_n_0 ),
        .Q(txbuf11[8]),
        .R(1'b0));
  FDRE \txbuf11_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd3[4]),
        .Q(txbuf11[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[0]),
        .I2(txload2_ff),
        .I3(txbuf12b[15]),
        .O(\txbuf11b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[10]),
        .I2(txload2_ff),
        .I3(txbuf11b[9]),
        .O(\txbuf11b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[11]),
        .I2(txload2_ff),
        .I3(txbuf11b[10]),
        .O(\txbuf11b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[12]),
        .I2(txload2_ff),
        .I3(txbuf11b[11]),
        .O(\txbuf11b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[13]),
        .I2(txload2_ff),
        .I3(txbuf11b[12]),
        .O(\txbuf11b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[14]),
        .I2(txload2_ff),
        .I3(txbuf11b[13]),
        .O(\txbuf11b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[15]),
        .I2(txload2_ff),
        .I3(txbuf11b[14]),
        .O(\txbuf11b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[1]),
        .I2(txload2_ff),
        .I3(txbuf11b[0]),
        .O(\txbuf11b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[2]),
        .I2(txload2_ff),
        .I3(txbuf11b[1]),
        .O(\txbuf11b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[3]),
        .I2(txload2_ff),
        .I3(txbuf11b[2]),
        .O(\txbuf11b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[4]),
        .I2(txload2_ff),
        .I3(txbuf11b[3]),
        .O(\txbuf11b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[5]),
        .I2(txload2_ff),
        .I3(txbuf11b[4]),
        .O(\txbuf11b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[6]),
        .I2(txload2_ff),
        .I3(txbuf11b[5]),
        .O(\txbuf11b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[7]),
        .I2(txload2_ff),
        .I3(txbuf11b[6]),
        .O(\txbuf11b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[8]),
        .I2(txload2_ff),
        .I3(txbuf11b[7]),
        .O(\txbuf11b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[9]),
        .I2(txload2_ff),
        .I3(txbuf11b[8]),
        .O(\txbuf11b[9]_i_1__1_n_0 ));
  FDRE \txbuf11b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[0]_i_1__1_n_0 ),
        .Q(txbuf11b[0]),
        .R(1'b0));
  FDRE \txbuf11b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[10]_i_1__1_n_0 ),
        .Q(txbuf11b[10]),
        .R(1'b0));
  FDRE \txbuf11b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[11]_i_1__1_n_0 ),
        .Q(txbuf11b[11]),
        .R(1'b0));
  FDRE \txbuf11b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[12]_i_1__1_n_0 ),
        .Q(txbuf11b[12]),
        .R(1'b0));
  FDRE \txbuf11b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[13]_i_1__1_n_0 ),
        .Q(txbuf11b[13]),
        .R(1'b0));
  FDRE \txbuf11b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[14]_i_1__1_n_0 ),
        .Q(txbuf11b[14]),
        .R(1'b0));
  FDRE \txbuf11b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[15]_i_1__1_n_0 ),
        .Q(txbuf11b[15]),
        .R(1'b0));
  FDRE \txbuf11b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[1]_i_1__1_n_0 ),
        .Q(txbuf11b[1]),
        .R(1'b0));
  FDRE \txbuf11b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[2]_i_1__1_n_0 ),
        .Q(txbuf11b[2]),
        .R(1'b0));
  FDRE \txbuf11b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[3]_i_1__1_n_0 ),
        .Q(txbuf11b[3]),
        .R(1'b0));
  FDRE \txbuf11b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[4]_i_1__1_n_0 ),
        .Q(txbuf11b[4]),
        .R(1'b0));
  FDRE \txbuf11b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[5]_i_1__1_n_0 ),
        .Q(txbuf11b[5]),
        .R(1'b0));
  FDRE \txbuf11b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[6]_i_1__1_n_0 ),
        .Q(txbuf11b[6]),
        .R(1'b0));
  FDRE \txbuf11b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[7]_i_1__1_n_0 ),
        .Q(txbuf11b[7]),
        .R(1'b0));
  FDRE \txbuf11b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[8]_i_1__1_n_0 ),
        .Q(txbuf11b[8]),
        .R(1'b0));
  FDRE \txbuf11b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf11b[9]_i_1__1_n_0 ),
        .Q(txbuf11b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[0]_i_1__1 
       (.I0(txd4_reg[8]),
        .O(\txbuf12[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[10]_i_1__1 
       (.I0(txd4_reg[13]),
        .O(\txbuf12[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[12]_i_1__1 
       (.I0(txd4_reg[14]),
        .O(\txbuf12[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[14]_i_1__1 
       (.I0(txd4_reg[15]),
        .O(\txbuf12[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[2]_i_1__1 
       (.I0(txd4_reg[9]),
        .O(\txbuf12[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[4]_i_1__1 
       (.I0(txd4_reg[10]),
        .O(\txbuf12[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[6]_i_1__1 
       (.I0(txd4_reg[11]),
        .O(\txbuf12[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[8]_i_1__1 
       (.I0(txd4_reg[12]),
        .O(\txbuf12[8]_i_1__1_n_0 ));
  FDRE \txbuf12_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[0]_i_1__1_n_0 ),
        .Q(txbuf12[0]),
        .R(1'b0));
  FDRE \txbuf12_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[10]_i_1__1_n_0 ),
        .Q(txbuf12[10]),
        .R(1'b0));
  FDRE \txbuf12_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[13]),
        .Q(txbuf12[11]),
        .R(1'b0));
  FDRE \txbuf12_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[12]_i_1__1_n_0 ),
        .Q(txbuf12[12]),
        .R(1'b0));
  FDRE \txbuf12_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[14]),
        .Q(txbuf12[13]),
        .R(1'b0));
  FDRE \txbuf12_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[14]_i_1__1_n_0 ),
        .Q(txbuf12[14]),
        .R(1'b0));
  FDRE \txbuf12_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[15]),
        .Q(txbuf12[15]),
        .R(1'b0));
  FDRE \txbuf12_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[8]),
        .Q(txbuf12[1]),
        .R(1'b0));
  FDRE \txbuf12_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[2]_i_1__1_n_0 ),
        .Q(txbuf12[2]),
        .R(1'b0));
  FDRE \txbuf12_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[9]),
        .Q(txbuf12[3]),
        .R(1'b0));
  FDRE \txbuf12_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[4]_i_1__1_n_0 ),
        .Q(txbuf12[4]),
        .R(1'b0));
  FDRE \txbuf12_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[10]),
        .Q(txbuf12[5]),
        .R(1'b0));
  FDRE \txbuf12_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[6]_i_1__1_n_0 ),
        .Q(txbuf12[6]),
        .R(1'b0));
  FDRE \txbuf12_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[11]),
        .Q(txbuf12[7]),
        .R(1'b0));
  FDRE \txbuf12_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf12[8]_i_1__1_n_0 ),
        .Q(txbuf12[8]),
        .R(1'b0));
  FDRE \txbuf12_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[12]),
        .Q(txbuf12[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[0]),
        .I2(txload2_ff),
        .I3(\txbuf13b_reg_n_0_[15] ),
        .O(\txbuf12b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[10]),
        .I2(txload2_ff),
        .I3(txbuf12b[9]),
        .O(\txbuf12b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[11]),
        .I2(txload2_ff),
        .I3(txbuf12b[10]),
        .O(\txbuf12b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[12]),
        .I2(txload2_ff),
        .I3(txbuf12b[11]),
        .O(\txbuf12b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[13]),
        .I2(txload2_ff),
        .I3(txbuf12b[12]),
        .O(\txbuf12b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[14]),
        .I2(txload2_ff),
        .I3(txbuf12b[13]),
        .O(\txbuf12b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[15]),
        .I2(txload2_ff),
        .I3(txbuf12b[14]),
        .O(\txbuf12b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[1]),
        .I2(txload2_ff),
        .I3(txbuf12b[0]),
        .O(\txbuf12b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[2]),
        .I2(txload2_ff),
        .I3(txbuf12b[1]),
        .O(\txbuf12b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[3]),
        .I2(txload2_ff),
        .I3(txbuf12b[2]),
        .O(\txbuf12b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[4]),
        .I2(txload2_ff),
        .I3(txbuf12b[3]),
        .O(\txbuf12b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[5]),
        .I2(txload2_ff),
        .I3(txbuf12b[4]),
        .O(\txbuf12b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[6]),
        .I2(txload2_ff),
        .I3(txbuf12b[5]),
        .O(\txbuf12b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[7]),
        .I2(txload2_ff),
        .I3(txbuf12b[6]),
        .O(\txbuf12b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[8]),
        .I2(txload2_ff),
        .I3(txbuf12b[7]),
        .O(\txbuf12b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[9]),
        .I2(txload2_ff),
        .I3(txbuf12b[8]),
        .O(\txbuf12b[9]_i_1__1_n_0 ));
  FDRE \txbuf12b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[0]_i_1__1_n_0 ),
        .Q(txbuf12b[0]),
        .R(1'b0));
  FDRE \txbuf12b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[10]_i_1__1_n_0 ),
        .Q(txbuf12b[10]),
        .R(1'b0));
  FDRE \txbuf12b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[11]_i_1__1_n_0 ),
        .Q(txbuf12b[11]),
        .R(1'b0));
  FDRE \txbuf12b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[12]_i_1__1_n_0 ),
        .Q(txbuf12b[12]),
        .R(1'b0));
  FDRE \txbuf12b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[13]_i_1__1_n_0 ),
        .Q(txbuf12b[13]),
        .R(1'b0));
  FDRE \txbuf12b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[14]_i_1__1_n_0 ),
        .Q(txbuf12b[14]),
        .R(1'b0));
  FDRE \txbuf12b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[15]_i_1__1_n_0 ),
        .Q(txbuf12b[15]),
        .R(1'b0));
  FDRE \txbuf12b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[1]_i_1__1_n_0 ),
        .Q(txbuf12b[1]),
        .R(1'b0));
  FDRE \txbuf12b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[2]_i_1__1_n_0 ),
        .Q(txbuf12b[2]),
        .R(1'b0));
  FDRE \txbuf12b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[3]_i_1__1_n_0 ),
        .Q(txbuf12b[3]),
        .R(1'b0));
  FDRE \txbuf12b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[4]_i_1__1_n_0 ),
        .Q(txbuf12b[4]),
        .R(1'b0));
  FDRE \txbuf12b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[5]_i_1__1_n_0 ),
        .Q(txbuf12b[5]),
        .R(1'b0));
  FDRE \txbuf12b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[6]_i_1__1_n_0 ),
        .Q(txbuf12b[6]),
        .R(1'b0));
  FDRE \txbuf12b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[7]_i_1__1_n_0 ),
        .Q(txbuf12b[7]),
        .R(1'b0));
  FDRE \txbuf12b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[8]_i_1__1_n_0 ),
        .Q(txbuf12b[8]),
        .R(1'b0));
  FDRE \txbuf12b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf12b[9]_i_1__1_n_0 ),
        .Q(txbuf12b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[0]_i_1__1 
       (.I0(txd4_reg[0]),
        .O(\txbuf13[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[10]_i_1__1 
       (.I0(txd4_reg[5]),
        .O(\txbuf13[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[12]_i_1__1 
       (.I0(txd4_reg[6]),
        .O(\txbuf13[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[14]_i_1__1 
       (.I0(txd4_reg[7]),
        .O(\txbuf13[14]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \txbuf13[15]_i_1__1 
       (.I0(txload_cnt_reg[2]),
        .I1(txload_f_reg_inv_n_0),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[3]),
        .I4(\txbuf13[15]_i_2__1_n_0 ),
        .O(\txbuf13[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \txbuf13[15]_i_2__1 
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[5]),
        .I2(txload_cnt_reg[4]),
        .I3(txload_cnt_reg[6]),
        .I4(sel),
        .O(\txbuf13[15]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[2]_i_1__1 
       (.I0(txd4_reg[1]),
        .O(\txbuf13[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[4]_i_1__1 
       (.I0(txd4_reg[2]),
        .O(\txbuf13[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[6]_i_1__1 
       (.I0(txd4_reg[3]),
        .O(\txbuf13[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[8]_i_1__1 
       (.I0(txd4_reg[4]),
        .O(\txbuf13[8]_i_1__1_n_0 ));
  FDRE \txbuf13_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[0]_i_1__1_n_0 ),
        .Q(txbuf13[0]),
        .R(1'b0));
  FDRE \txbuf13_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[10]_i_1__1_n_0 ),
        .Q(txbuf13[10]),
        .R(1'b0));
  FDRE \txbuf13_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[5]),
        .Q(txbuf13[11]),
        .R(1'b0));
  FDRE \txbuf13_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[12]_i_1__1_n_0 ),
        .Q(txbuf13[12]),
        .R(1'b0));
  FDRE \txbuf13_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[6]),
        .Q(txbuf13[13]),
        .R(1'b0));
  FDRE \txbuf13_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[14]_i_1__1_n_0 ),
        .Q(txbuf13[14]),
        .R(1'b0));
  FDRE \txbuf13_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[7]),
        .Q(txbuf13[15]),
        .R(1'b0));
  FDRE \txbuf13_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[0]),
        .Q(txbuf13[1]),
        .R(1'b0));
  FDRE \txbuf13_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[2]_i_1__1_n_0 ),
        .Q(txbuf13[2]),
        .R(1'b0));
  FDRE \txbuf13_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[1]),
        .Q(txbuf13[3]),
        .R(1'b0));
  FDRE \txbuf13_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[4]_i_1__1_n_0 ),
        .Q(txbuf13[4]),
        .R(1'b0));
  FDRE \txbuf13_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[2]),
        .Q(txbuf13[5]),
        .R(1'b0));
  FDRE \txbuf13_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[6]_i_1__1_n_0 ),
        .Q(txbuf13[6]),
        .R(1'b0));
  FDRE \txbuf13_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[3]),
        .Q(txbuf13[7]),
        .R(1'b0));
  FDRE \txbuf13_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf13[8]_i_1__1_n_0 ),
        .Q(txbuf13[8]),
        .R(1'b0));
  FDRE \txbuf13_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd4_reg[4]),
        .Q(txbuf13[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h48ED)) 
    \txbuf13b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[0]),
        .I2(txload2_ff),
        .I3(p_0_in[1]),
        .O(\txbuf13b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[10]),
        .I2(txload2_ff),
        .I3(p_0_in[10]),
        .O(\txbuf13b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[11]),
        .I2(txload2_ff),
        .I3(p_0_in[11]),
        .O(\txbuf13b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[12]),
        .I2(txload2_ff),
        .I3(p_0_in[12]),
        .O(\txbuf13b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[13]),
        .I2(txload2_ff),
        .I3(p_0_in[13]),
        .O(\txbuf13b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[14]),
        .I2(txload2_ff),
        .I3(p_0_in[14]),
        .O(\txbuf13b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[15]),
        .I2(txload2_ff),
        .I3(p_0_in[15]),
        .O(\txbuf13b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[1]),
        .I2(txload2_ff),
        .I3(p_0_in[1]),
        .O(\txbuf13b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[2]),
        .I2(txload2_ff),
        .I3(p_0_in[2]),
        .O(\txbuf13b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[3]),
        .I2(txload2_ff),
        .I3(p_0_in[3]),
        .O(\txbuf13b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[4]),
        .I2(txload2_ff),
        .I3(p_0_in[4]),
        .O(\txbuf13b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[5]),
        .I2(txload2_ff),
        .I3(p_0_in[5]),
        .O(\txbuf13b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[6]),
        .I2(txload2_ff),
        .I3(p_0_in[6]),
        .O(\txbuf13b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[7]),
        .I2(txload2_ff),
        .I3(p_0_in[7]),
        .O(\txbuf13b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[8]),
        .I2(txload2_ff),
        .I3(p_0_in[8]),
        .O(\txbuf13b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[9]),
        .I2(txload2_ff),
        .I3(p_0_in[9]),
        .O(\txbuf13b[9]_i_1__1_n_0 ));
  FDRE \txbuf13b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[0]_i_1__1_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \txbuf13b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[10]_i_1__1_n_0 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \txbuf13b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[11]_i_1__1_n_0 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \txbuf13b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[12]_i_1__1_n_0 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE \txbuf13b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[13]_i_1__1_n_0 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \txbuf13b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[14]_i_1__1_n_0 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \txbuf13b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[15]_i_1__1_n_0 ),
        .Q(\txbuf13b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \txbuf13b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[1]_i_1__1_n_0 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \txbuf13b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[2]_i_1__1_n_0 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \txbuf13b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[3]_i_1__1_n_0 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \txbuf13b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[4]_i_1__1_n_0 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \txbuf13b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[5]_i_1__1_n_0 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \txbuf13b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[6]_i_1__1_n_0 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \txbuf13b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[7]_i_1__1_n_0 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE \txbuf13b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[8]_i_1__1_n_0 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE \txbuf13b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf13b[9]_i_1__1_n_0 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf4b[15]),
        .O(\txbuf3b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[9]),
        .O(\txbuf3b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[10]),
        .I2(txload2_ff),
        .O(\txbuf3b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[11]),
        .O(\txbuf3b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[12]),
        .I2(txload2_ff),
        .O(\txbuf3b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[13]),
        .O(\txbuf3b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[14]),
        .I2(txload2_ff),
        .O(\txbuf3b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[0]),
        .I2(txload2_ff),
        .O(\txbuf3b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[1]),
        .O(\txbuf3b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[2]),
        .O(\txbuf3b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[3]),
        .O(\txbuf3b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[4]),
        .I2(txload2_ff),
        .O(\txbuf3b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[5]),
        .I2(txload2_ff),
        .O(\txbuf3b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[6]),
        .I2(txload2_ff),
        .O(\txbuf3b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[7]),
        .O(\txbuf3b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[8]),
        .I2(txload2_ff),
        .O(\txbuf3b[9]_i_1__1_n_0 ));
  FDRE \txbuf3b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[0]_i_1__1_n_0 ),
        .Q(txbuf3b[0]),
        .R(1'b0));
  FDRE \txbuf3b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[10]_i_1__1_n_0 ),
        .Q(txbuf3b[10]),
        .R(1'b0));
  FDRE \txbuf3b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[11]_i_1__1_n_0 ),
        .Q(txbuf3b[11]),
        .R(1'b0));
  FDRE \txbuf3b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[12]_i_1__1_n_0 ),
        .Q(txbuf3b[12]),
        .R(1'b0));
  FDRE \txbuf3b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[13]_i_1__1_n_0 ),
        .Q(txbuf3b[13]),
        .R(1'b0));
  FDRE \txbuf3b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[14]_i_1__1_n_0 ),
        .Q(txbuf3b[14]),
        .R(1'b0));
  FDRE \txbuf3b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[15]_i_1__1_n_0 ),
        .Q(txbuf3b[15]),
        .R(1'b0));
  FDRE \txbuf3b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[1]_i_1__1_n_0 ),
        .Q(txbuf3b[1]),
        .R(1'b0));
  FDRE \txbuf3b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[2]_i_1__1_n_0 ),
        .Q(txbuf3b[2]),
        .R(1'b0));
  FDRE \txbuf3b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[3]_i_1__1_n_0 ),
        .Q(txbuf3b[3]),
        .R(1'b0));
  FDRE \txbuf3b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[4]_i_1__1_n_0 ),
        .Q(txbuf3b[4]),
        .R(1'b0));
  FDRE \txbuf3b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[5]_i_1__1_n_0 ),
        .Q(txbuf3b[5]),
        .R(1'b0));
  FDRE \txbuf3b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[6]_i_1__1_n_0 ),
        .Q(txbuf3b[6]),
        .R(1'b0));
  FDRE \txbuf3b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[7]_i_1__1_n_0 ),
        .Q(txbuf3b[7]),
        .R(1'b0));
  FDRE \txbuf3b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[8]_i_1__1_n_0 ),
        .Q(txbuf3b[8]),
        .R(1'b0));
  FDRE \txbuf3b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf3b[9]_i_1__1_n_0 ),
        .Q(txbuf3b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[0]_i_1__1 
       (.I0(txd0[8]),
        .O(p_7_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[10]_i_1__1 
       (.I0(txd0[13]),
        .O(p_7_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[12]_i_1__1 
       (.I0(txd0[14]),
        .O(p_7_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[14]_i_1__1 
       (.I0(txd0[15]),
        .O(p_7_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[2]_i_1__1 
       (.I0(txd0[9]),
        .O(p_7_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[4]_i_1__1 
       (.I0(txd0[10]),
        .O(p_7_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[6]_i_1__1 
       (.I0(txd0[11]),
        .O(p_7_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[8]_i_1__1 
       (.I0(txd0[12]),
        .O(p_7_out[8]));
  FDRE \txbuf4_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[0]),
        .Q(txbuf4[0]),
        .R(1'b0));
  FDRE \txbuf4_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[10]),
        .Q(txbuf4[10]),
        .R(1'b0));
  FDRE \txbuf4_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[13]),
        .Q(txbuf4[11]),
        .R(1'b0));
  FDRE \txbuf4_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[12]),
        .Q(txbuf4[12]),
        .R(1'b0));
  FDRE \txbuf4_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[14]),
        .Q(txbuf4[13]),
        .R(1'b0));
  FDRE \txbuf4_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[14]),
        .Q(txbuf4[14]),
        .R(1'b0));
  FDRE \txbuf4_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[15]),
        .Q(txbuf4[15]),
        .R(1'b0));
  FDRE \txbuf4_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[8]),
        .Q(txbuf4[1]),
        .R(1'b0));
  FDRE \txbuf4_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[2]),
        .Q(txbuf4[2]),
        .R(1'b0));
  FDRE \txbuf4_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[9]),
        .Q(txbuf4[3]),
        .R(1'b0));
  FDRE \txbuf4_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[4]),
        .Q(txbuf4[4]),
        .R(1'b0));
  FDRE \txbuf4_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[10]),
        .Q(txbuf4[5]),
        .R(1'b0));
  FDRE \txbuf4_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[6]),
        .Q(txbuf4[6]),
        .R(1'b0));
  FDRE \txbuf4_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[11]),
        .Q(txbuf4[7]),
        .R(1'b0));
  FDRE \txbuf4_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(p_7_out[8]),
        .Q(txbuf4[8]),
        .R(1'b0));
  FDRE \txbuf4_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[12]),
        .Q(txbuf4[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[0]),
        .I2(txload2_ff),
        .I3(txbuf5b[15]),
        .O(\txbuf4b[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[10]),
        .I2(txload2_ff),
        .I3(txbuf4b[9]),
        .O(\txbuf4b[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[11]),
        .I2(txload2_ff),
        .I3(txbuf4b[10]),
        .O(\txbuf4b[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[12]),
        .I2(txload2_ff),
        .I3(txbuf4b[11]),
        .O(\txbuf4b[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[13]),
        .I2(txload2_ff),
        .I3(txbuf4b[12]),
        .O(\txbuf4b[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[14]),
        .I2(txload2_ff),
        .I3(txbuf4b[13]),
        .O(\txbuf4b[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[15]),
        .I2(txload2_ff),
        .I3(txbuf4b[14]),
        .O(\txbuf4b[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[1]),
        .I2(txload2_ff),
        .I3(txbuf4b[0]),
        .O(\txbuf4b[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[2]),
        .I2(txload2_ff),
        .I3(txbuf4b[1]),
        .O(\txbuf4b[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[3]),
        .I2(txload2_ff),
        .I3(txbuf4b[2]),
        .O(\txbuf4b[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[4]),
        .I2(txload2_ff),
        .I3(txbuf4b[3]),
        .O(\txbuf4b[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[5]),
        .I2(txload2_ff),
        .I3(txbuf4b[4]),
        .O(\txbuf4b[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[6]),
        .I2(txload2_ff),
        .I3(txbuf4b[5]),
        .O(\txbuf4b[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[7]),
        .I2(txload2_ff),
        .I3(txbuf4b[6]),
        .O(\txbuf4b[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[8]),
        .I2(txload2_ff),
        .I3(txbuf4b[7]),
        .O(\txbuf4b[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[9]),
        .I2(txload2_ff),
        .I3(txbuf4b[8]),
        .O(\txbuf4b[9]_i_1__1_n_0 ));
  FDRE \txbuf4b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[0]_i_1__1_n_0 ),
        .Q(txbuf4b[0]),
        .R(1'b0));
  FDRE \txbuf4b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[10]_i_1__1_n_0 ),
        .Q(txbuf4b[10]),
        .R(1'b0));
  FDRE \txbuf4b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[11]_i_1__1_n_0 ),
        .Q(txbuf4b[11]),
        .R(1'b0));
  FDRE \txbuf4b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[12]_i_1__1_n_0 ),
        .Q(txbuf4b[12]),
        .R(1'b0));
  FDRE \txbuf4b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[13]_i_1__1_n_0 ),
        .Q(txbuf4b[13]),
        .R(1'b0));
  FDRE \txbuf4b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[14]_i_1__1_n_0 ),
        .Q(txbuf4b[14]),
        .R(1'b0));
  FDRE \txbuf4b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[15]_i_1__1_n_0 ),
        .Q(txbuf4b[15]),
        .R(1'b0));
  FDRE \txbuf4b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[1]_i_1__1_n_0 ),
        .Q(txbuf4b[1]),
        .R(1'b0));
  FDRE \txbuf4b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[2]_i_1__1_n_0 ),
        .Q(txbuf4b[2]),
        .R(1'b0));
  FDRE \txbuf4b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[3]_i_1__1_n_0 ),
        .Q(txbuf4b[3]),
        .R(1'b0));
  FDRE \txbuf4b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[4]_i_1__1_n_0 ),
        .Q(txbuf4b[4]),
        .R(1'b0));
  FDRE \txbuf4b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[5]_i_1__1_n_0 ),
        .Q(txbuf4b[5]),
        .R(1'b0));
  FDRE \txbuf4b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[6]_i_1__1_n_0 ),
        .Q(txbuf4b[6]),
        .R(1'b0));
  FDRE \txbuf4b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[7]_i_1__1_n_0 ),
        .Q(txbuf4b[7]),
        .R(1'b0));
  FDRE \txbuf4b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[8]_i_1__1_n_0 ),
        .Q(txbuf4b[8]),
        .R(1'b0));
  FDRE \txbuf4b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf4b[9]_i_1__1_n_0 ),
        .Q(txbuf4b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[0]_i_1__1 
       (.I0(txd0[0]),
        .O(\txbuf5[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[10]_i_1__1 
       (.I0(txd0[5]),
        .O(\txbuf5[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[12]_i_1__1 
       (.I0(txd0[6]),
        .O(\txbuf5[12]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[14]_i_1__1 
       (.I0(txd0[7]),
        .O(\txbuf5[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[2]_i_1__1 
       (.I0(txd0[1]),
        .O(\txbuf5[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[4]_i_1__1 
       (.I0(txd0[2]),
        .O(\txbuf5[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[6]_i_1__1 
       (.I0(txd0[3]),
        .O(\txbuf5[6]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[8]_i_1__1 
       (.I0(txd0[4]),
        .O(\txbuf5[8]_i_1__1_n_0 ));
  FDRE \txbuf5_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[0]_i_1__1_n_0 ),
        .Q(txbuf5[0]),
        .R(1'b0));
  FDRE \txbuf5_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[10]_i_1__1_n_0 ),
        .Q(txbuf5[10]),
        .R(1'b0));
  FDRE \txbuf5_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[5]),
        .Q(txbuf5[11]),
        .R(1'b0));
  FDRE \txbuf5_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[12]_i_1__1_n_0 ),
        .Q(txbuf5[12]),
        .R(1'b0));
  FDRE \txbuf5_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[6]),
        .Q(txbuf5[13]),
        .R(1'b0));
  FDRE \txbuf5_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[14]_i_1__1_n_0 ),
        .Q(txbuf5[14]),
        .R(1'b0));
  FDRE \txbuf5_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[7]),
        .Q(txbuf5[15]),
        .R(1'b0));
  FDRE \txbuf5_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[0]),
        .Q(txbuf5[1]),
        .R(1'b0));
  FDRE \txbuf5_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[2]_i_1__1_n_0 ),
        .Q(txbuf5[2]),
        .R(1'b0));
  FDRE \txbuf5_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[1]),
        .Q(txbuf5[3]),
        .R(1'b0));
  FDRE \txbuf5_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[4]_i_1__1_n_0 ),
        .Q(txbuf5[4]),
        .R(1'b0));
  FDRE \txbuf5_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[2]),
        .Q(txbuf5[5]),
        .R(1'b0));
  FDRE \txbuf5_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[6]_i_1__1_n_0 ),
        .Q(txbuf5[6]),
        .R(1'b0));
  FDRE \txbuf5_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[3]),
        .Q(txbuf5[7]),
        .R(1'b0));
  FDRE \txbuf5_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf5[8]_i_1__1_n_0 ),
        .Q(txbuf5[8]),
        .R(1'b0));
  FDRE \txbuf5_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(txd0[4]),
        .Q(txbuf5[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[0]),
        .I2(txload2_ff),
        .I3(txbuf6b[15]),
        .O(\txbuf5b[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[10]),
        .I2(txload2_ff),
        .I3(txbuf5b[9]),
        .O(\txbuf5b[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[11]),
        .I2(txload2_ff),
        .I3(txbuf5b[10]),
        .O(\txbuf5b[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[12]),
        .I2(txload2_ff),
        .I3(txbuf5b[11]),
        .O(\txbuf5b[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[13]),
        .I2(txload2_ff),
        .I3(txbuf5b[12]),
        .O(\txbuf5b[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[14]),
        .I2(txload2_ff),
        .I3(txbuf5b[13]),
        .O(\txbuf5b[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[15]),
        .I2(txload2_ff),
        .I3(txbuf5b[14]),
        .O(\txbuf5b[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[1]),
        .I2(txload2_ff),
        .I3(txbuf5b[0]),
        .O(\txbuf5b[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[2]),
        .I2(txload2_ff),
        .I3(txbuf5b[1]),
        .O(\txbuf5b[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[3]),
        .I2(txload2_ff),
        .I3(txbuf5b[2]),
        .O(\txbuf5b[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[4]),
        .I2(txload2_ff),
        .I3(txbuf5b[3]),
        .O(\txbuf5b[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[5]),
        .I2(txload2_ff),
        .I3(txbuf5b[4]),
        .O(\txbuf5b[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[6]),
        .I2(txload2_ff),
        .I3(txbuf5b[5]),
        .O(\txbuf5b[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[7]),
        .I2(txload2_ff),
        .I3(txbuf5b[6]),
        .O(\txbuf5b[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[8]),
        .I2(txload2_ff),
        .I3(txbuf5b[7]),
        .O(\txbuf5b[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[9]),
        .I2(txload2_ff),
        .I3(txbuf5b[8]),
        .O(\txbuf5b[9]_i_1__1_n_0 ));
  FDRE \txbuf5b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[0]_i_1__1_n_0 ),
        .Q(txbuf5b[0]),
        .R(1'b0));
  FDRE \txbuf5b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[10]_i_1__1_n_0 ),
        .Q(txbuf5b[10]),
        .R(1'b0));
  FDRE \txbuf5b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[11]_i_1__1_n_0 ),
        .Q(txbuf5b[11]),
        .R(1'b0));
  FDRE \txbuf5b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[12]_i_1__1_n_0 ),
        .Q(txbuf5b[12]),
        .R(1'b0));
  FDRE \txbuf5b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[13]_i_1__1_n_0 ),
        .Q(txbuf5b[13]),
        .R(1'b0));
  FDRE \txbuf5b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[14]_i_1__1_n_0 ),
        .Q(txbuf5b[14]),
        .R(1'b0));
  FDRE \txbuf5b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[15]_i_1__1_n_0 ),
        .Q(txbuf5b[15]),
        .R(1'b0));
  FDRE \txbuf5b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[1]_i_1__1_n_0 ),
        .Q(txbuf5b[1]),
        .R(1'b0));
  FDRE \txbuf5b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[2]_i_1__1_n_0 ),
        .Q(txbuf5b[2]),
        .R(1'b0));
  FDRE \txbuf5b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[3]_i_1__1_n_0 ),
        .Q(txbuf5b[3]),
        .R(1'b0));
  FDRE \txbuf5b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[4]_i_1__1_n_0 ),
        .Q(txbuf5b[4]),
        .R(1'b0));
  FDRE \txbuf5b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[5]_i_1__1_n_0 ),
        .Q(txbuf5b[5]),
        .R(1'b0));
  FDRE \txbuf5b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[6]_i_1__1_n_0 ),
        .Q(txbuf5b[6]),
        .R(1'b0));
  FDRE \txbuf5b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[7]_i_1__1_n_0 ),
        .Q(txbuf5b[7]),
        .R(1'b0));
  FDRE \txbuf5b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[8]_i_1__1_n_0 ),
        .Q(txbuf5b[8]),
        .R(1'b0));
  FDRE \txbuf5b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf5b[9]_i_1__1_n_0 ),
        .Q(txbuf5b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[15]),
        .O(\txbuf6b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[9]),
        .O(\txbuf6b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[10]),
        .I2(txload2_ff),
        .O(\txbuf6b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[11]),
        .O(\txbuf6b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[12]),
        .I2(txload2_ff),
        .O(\txbuf6b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[13]),
        .O(\txbuf6b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[14]),
        .I2(txload2_ff),
        .O(\txbuf6b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[0]),
        .I2(txload2_ff),
        .O(\txbuf6b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[1]),
        .O(\txbuf6b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[2]),
        .I2(txload2_ff),
        .O(\txbuf6b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[3]),
        .O(\txbuf6b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[4]),
        .I2(txload2_ff),
        .O(\txbuf6b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[5]),
        .O(\txbuf6b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[6]),
        .I2(txload2_ff),
        .O(\txbuf6b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[7]),
        .O(\txbuf6b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[8]),
        .I2(txload2_ff),
        .O(\txbuf6b[9]_i_1__1_n_0 ));
  FDRE \txbuf6b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[0]_i_1__1_n_0 ),
        .Q(txbuf6b[0]),
        .R(1'b0));
  FDRE \txbuf6b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[10]_i_1__1_n_0 ),
        .Q(txbuf6b[10]),
        .R(1'b0));
  FDRE \txbuf6b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[11]_i_1__1_n_0 ),
        .Q(txbuf6b[11]),
        .R(1'b0));
  FDRE \txbuf6b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[12]_i_1__1_n_0 ),
        .Q(txbuf6b[12]),
        .R(1'b0));
  FDRE \txbuf6b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[13]_i_1__1_n_0 ),
        .Q(txbuf6b[13]),
        .R(1'b0));
  FDRE \txbuf6b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[14]_i_1__1_n_0 ),
        .Q(txbuf6b[14]),
        .R(1'b0));
  FDRE \txbuf6b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[15]_i_1__1_n_0 ),
        .Q(txbuf6b[15]),
        .R(1'b0));
  FDRE \txbuf6b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[1]_i_1__1_n_0 ),
        .Q(txbuf6b[1]),
        .R(1'b0));
  FDRE \txbuf6b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[2]_i_1__1_n_0 ),
        .Q(txbuf6b[2]),
        .R(1'b0));
  FDRE \txbuf6b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[3]_i_1__1_n_0 ),
        .Q(txbuf6b[3]),
        .R(1'b0));
  FDRE \txbuf6b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[4]_i_1__1_n_0 ),
        .Q(txbuf6b[4]),
        .R(1'b0));
  FDRE \txbuf6b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[5]_i_1__1_n_0 ),
        .Q(txbuf6b[5]),
        .R(1'b0));
  FDRE \txbuf6b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[6]_i_1__1_n_0 ),
        .Q(txbuf6b[6]),
        .R(1'b0));
  FDRE \txbuf6b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[7]_i_1__1_n_0 ),
        .Q(txbuf6b[7]),
        .R(1'b0));
  FDRE \txbuf6b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[8]_i_1__1_n_0 ),
        .Q(txbuf6b[8]),
        .R(1'b0));
  FDRE \txbuf6b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf6b[9]_i_1__1_n_0 ),
        .Q(txbuf6b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[15]),
        .O(\txbuf7b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[9]),
        .O(\txbuf7b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[10]),
        .I2(txload2_ff),
        .O(\txbuf7b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[11]),
        .O(\txbuf7b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[12]),
        .I2(txload2_ff),
        .O(\txbuf7b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[13]),
        .O(\txbuf7b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[14]),
        .I2(txload2_ff),
        .O(\txbuf7b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[0]),
        .I2(txload2_ff),
        .O(\txbuf7b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[1]),
        .O(\txbuf7b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[2]),
        .I2(txload2_ff),
        .O(\txbuf7b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[3]),
        .O(\txbuf7b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[4]),
        .I2(txload2_ff),
        .O(\txbuf7b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[5]),
        .O(\txbuf7b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[6]),
        .I2(txload2_ff),
        .O(\txbuf7b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[7]),
        .O(\txbuf7b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[8]),
        .I2(txload2_ff),
        .O(\txbuf7b[9]_i_1__1_n_0 ));
  FDRE \txbuf7b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[0]_i_1__1_n_0 ),
        .Q(txbuf7b[0]),
        .R(1'b0));
  FDRE \txbuf7b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[10]_i_1__1_n_0 ),
        .Q(txbuf7b[10]),
        .R(1'b0));
  FDRE \txbuf7b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[11]_i_1__1_n_0 ),
        .Q(txbuf7b[11]),
        .R(1'b0));
  FDRE \txbuf7b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[12]_i_1__1_n_0 ),
        .Q(txbuf7b[12]),
        .R(1'b0));
  FDRE \txbuf7b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[13]_i_1__1_n_0 ),
        .Q(txbuf7b[13]),
        .R(1'b0));
  FDRE \txbuf7b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[14]_i_1__1_n_0 ),
        .Q(txbuf7b[14]),
        .R(1'b0));
  FDRE \txbuf7b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[15]_i_1__1_n_0 ),
        .Q(txbuf7b[15]),
        .R(1'b0));
  FDRE \txbuf7b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[1]_i_1__1_n_0 ),
        .Q(txbuf7b[1]),
        .R(1'b0));
  FDRE \txbuf7b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[2]_i_1__1_n_0 ),
        .Q(txbuf7b[2]),
        .R(1'b0));
  FDRE \txbuf7b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[3]_i_1__1_n_0 ),
        .Q(txbuf7b[3]),
        .R(1'b0));
  FDRE \txbuf7b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[4]_i_1__1_n_0 ),
        .Q(txbuf7b[4]),
        .R(1'b0));
  FDRE \txbuf7b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[5]_i_1__1_n_0 ),
        .Q(txbuf7b[5]),
        .R(1'b0));
  FDRE \txbuf7b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[6]_i_1__1_n_0 ),
        .Q(txbuf7b[6]),
        .R(1'b0));
  FDRE \txbuf7b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[7]_i_1__1_n_0 ),
        .Q(txbuf7b[7]),
        .R(1'b0));
  FDRE \txbuf7b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[8]_i_1__1_n_0 ),
        .Q(txbuf7b[8]),
        .R(1'b0));
  FDRE \txbuf7b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf7b[9]_i_1__1_n_0 ),
        .Q(txbuf7b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf9b[15]),
        .O(\txbuf8b[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[9]),
        .O(\txbuf8b[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[10]),
        .I2(txload2_ff),
        .O(\txbuf8b[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[11]),
        .O(\txbuf8b[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[12]),
        .I2(txload2_ff),
        .O(\txbuf8b[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[13]),
        .O(\txbuf8b[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[14]),
        .I2(txload2_ff),
        .O(\txbuf8b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[0]),
        .I2(txload2_ff),
        .O(\txbuf8b[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[1]),
        .O(\txbuf8b[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[2]),
        .I2(txload2_ff),
        .O(\txbuf8b[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[3]),
        .O(\txbuf8b[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[4]),
        .I2(txload2_ff),
        .O(\txbuf8b[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[5]),
        .O(\txbuf8b[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[6]),
        .I2(txload2_ff),
        .O(\txbuf8b[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[7]),
        .O(\txbuf8b[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[8]),
        .I2(txload2_ff),
        .O(\txbuf8b[9]_i_1__1_n_0 ));
  FDRE \txbuf8b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[0]_i_1__1_n_0 ),
        .Q(txbuf8b[0]),
        .R(1'b0));
  FDRE \txbuf8b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[10]_i_1__1_n_0 ),
        .Q(txbuf8b[10]),
        .R(1'b0));
  FDRE \txbuf8b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[11]_i_1__1_n_0 ),
        .Q(txbuf8b[11]),
        .R(1'b0));
  FDRE \txbuf8b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[12]_i_1__1_n_0 ),
        .Q(txbuf8b[12]),
        .R(1'b0));
  FDRE \txbuf8b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[13]_i_1__1_n_0 ),
        .Q(txbuf8b[13]),
        .R(1'b0));
  FDRE \txbuf8b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[14]_i_1__1_n_0 ),
        .Q(txbuf8b[14]),
        .R(1'b0));
  FDRE \txbuf8b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[15]_i_1__1_n_0 ),
        .Q(txbuf8b[15]),
        .R(1'b0));
  FDRE \txbuf8b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[1]_i_1__1_n_0 ),
        .Q(txbuf8b[1]),
        .R(1'b0));
  FDRE \txbuf8b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[2]_i_1__1_n_0 ),
        .Q(txbuf8b[2]),
        .R(1'b0));
  FDRE \txbuf8b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[3]_i_1__1_n_0 ),
        .Q(txbuf8b[3]),
        .R(1'b0));
  FDRE \txbuf8b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[4]_i_1__1_n_0 ),
        .Q(txbuf8b[4]),
        .R(1'b0));
  FDRE \txbuf8b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[5]_i_1__1_n_0 ),
        .Q(txbuf8b[5]),
        .R(1'b0));
  FDRE \txbuf8b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[6]_i_1__1_n_0 ),
        .Q(txbuf8b[6]),
        .R(1'b0));
  FDRE \txbuf8b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[7]_i_1__1_n_0 ),
        .Q(txbuf8b[7]),
        .R(1'b0));
  FDRE \txbuf8b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[8]_i_1__1_n_0 ),
        .Q(txbuf8b[8]),
        .R(1'b0));
  FDRE \txbuf8b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf8b[9]_i_1__1_n_0 ),
        .Q(txbuf8b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[0]_i_1 
       (.I0(\txd2_reg_n_0_[0] ),
        .O(\txbuf9[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[10]_i_1 
       (.I0(\txd2_reg_n_0_[5] ),
        .O(\txbuf9[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[12]_i_1 
       (.I0(\txd2_reg_n_0_[6] ),
        .O(\txbuf9[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[14]_i_1 
       (.I0(\txd2_reg_n_0_[7] ),
        .O(\txbuf9[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[2]_i_1 
       (.I0(\txd2_reg_n_0_[1] ),
        .O(\txbuf9[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[4]_i_1 
       (.I0(\txd2_reg_n_0_[2] ),
        .O(\txbuf9[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[6]_i_1 
       (.I0(\txd2_reg_n_0_[3] ),
        .O(\txbuf9[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[8]_i_1 
       (.I0(\txd2_reg_n_0_[4] ),
        .O(\txbuf9[8]_i_1_n_0 ));
  FDRE \txbuf9_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[0]_i_1_n_0 ),
        .Q(txbuf9[0]),
        .R(1'b0));
  FDRE \txbuf9_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[10]_i_1_n_0 ),
        .Q(txbuf9[10]),
        .R(1'b0));
  FDRE \txbuf9_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[5] ),
        .Q(txbuf9[11]),
        .R(1'b0));
  FDRE \txbuf9_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[12]_i_1_n_0 ),
        .Q(txbuf9[12]),
        .R(1'b0));
  FDRE \txbuf9_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[6] ),
        .Q(txbuf9[13]),
        .R(1'b0));
  FDRE \txbuf9_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[14]_i_1_n_0 ),
        .Q(txbuf9[14]),
        .R(1'b0));
  FDRE \txbuf9_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[7] ),
        .Q(txbuf9[15]),
        .R(1'b0));
  FDRE \txbuf9_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[0] ),
        .Q(txbuf9[1]),
        .R(1'b0));
  FDRE \txbuf9_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[2]_i_1_n_0 ),
        .Q(txbuf9[2]),
        .R(1'b0));
  FDRE \txbuf9_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[1] ),
        .Q(txbuf9[3]),
        .R(1'b0));
  FDRE \txbuf9_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[4]_i_1_n_0 ),
        .Q(txbuf9[4]),
        .R(1'b0));
  FDRE \txbuf9_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[2] ),
        .Q(txbuf9[5]),
        .R(1'b0));
  FDRE \txbuf9_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[6]_i_1_n_0 ),
        .Q(txbuf9[6]),
        .R(1'b0));
  FDRE \txbuf9_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[3] ),
        .Q(txbuf9[7]),
        .R(1'b0));
  FDRE \txbuf9_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txbuf9[8]_i_1_n_0 ),
        .Q(txbuf9[8]),
        .R(1'b0));
  FDRE \txbuf9_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__1_n_0 ),
        .D(\txd2_reg_n_0_[4] ),
        .Q(txbuf9[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[0]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[0]),
        .I2(txload2_ff),
        .I3(txbuf10b[15]),
        .O(\txbuf9b[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[10]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[10]),
        .I2(txload2_ff),
        .I3(txbuf9b[9]),
        .O(\txbuf9b[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[11]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[11]),
        .I2(txload2_ff),
        .I3(txbuf9b[10]),
        .O(\txbuf9b[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[12]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[12]),
        .I2(txload2_ff),
        .I3(txbuf9b[11]),
        .O(\txbuf9b[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[13]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[13]),
        .I2(txload2_ff),
        .I3(txbuf9b[12]),
        .O(\txbuf9b[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[14]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[14]),
        .I2(txload2_ff),
        .I3(txbuf9b[13]),
        .O(\txbuf9b[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[15]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[15]),
        .I2(txload2_ff),
        .I3(txbuf9b[14]),
        .O(\txbuf9b[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[1]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[1]),
        .I2(txload2_ff),
        .I3(txbuf9b[0]),
        .O(\txbuf9b[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[2]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[2]),
        .I2(txload2_ff),
        .I3(txbuf9b[1]),
        .O(\txbuf9b[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[3]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[3]),
        .I2(txload2_ff),
        .I3(txbuf9b[2]),
        .O(\txbuf9b[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[4]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[4]),
        .I2(txload2_ff),
        .I3(txbuf9b[3]),
        .O(\txbuf9b[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[5]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[5]),
        .I2(txload2_ff),
        .I3(txbuf9b[4]),
        .O(\txbuf9b[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[6]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[6]),
        .I2(txload2_ff),
        .I3(txbuf9b[5]),
        .O(\txbuf9b[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[7]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[7]),
        .I2(txload2_ff),
        .I3(txbuf9b[6]),
        .O(\txbuf9b[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[8]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[8]),
        .I2(txload2_ff),
        .I3(txbuf9b[7]),
        .O(\txbuf9b[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[9]_i_1__1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[9]),
        .I2(txload2_ff),
        .I3(txbuf9b[8]),
        .O(\txbuf9b[9]_i_1__1_n_0 ));
  FDRE \txbuf9b_reg[0] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[0]_i_1__1_n_0 ),
        .Q(txbuf9b[0]),
        .R(1'b0));
  FDRE \txbuf9b_reg[10] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[10]_i_1__1_n_0 ),
        .Q(txbuf9b[10]),
        .R(1'b0));
  FDRE \txbuf9b_reg[11] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[11]_i_1__1_n_0 ),
        .Q(txbuf9b[11]),
        .R(1'b0));
  FDRE \txbuf9b_reg[12] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[12]_i_1__1_n_0 ),
        .Q(txbuf9b[12]),
        .R(1'b0));
  FDRE \txbuf9b_reg[13] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[13]_i_1__1_n_0 ),
        .Q(txbuf9b[13]),
        .R(1'b0));
  FDRE \txbuf9b_reg[14] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[14]_i_1__1_n_0 ),
        .Q(txbuf9b[14]),
        .R(1'b0));
  FDRE \txbuf9b_reg[15] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[15]_i_1__1_n_0 ),
        .Q(txbuf9b[15]),
        .R(1'b0));
  FDRE \txbuf9b_reg[1] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[1]_i_1__1_n_0 ),
        .Q(txbuf9b[1]),
        .R(1'b0));
  FDRE \txbuf9b_reg[2] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[2]_i_1__1_n_0 ),
        .Q(txbuf9b[2]),
        .R(1'b0));
  FDRE \txbuf9b_reg[3] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[3]_i_1__1_n_0 ),
        .Q(txbuf9b[3]),
        .R(1'b0));
  FDRE \txbuf9b_reg[4] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[4]_i_1__1_n_0 ),
        .Q(txbuf9b[4]),
        .R(1'b0));
  FDRE \txbuf9b_reg[5] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[5]_i_1__1_n_0 ),
        .Q(txbuf9b[5]),
        .R(1'b0));
  FDRE \txbuf9b_reg[6] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[6]_i_1__1_n_0 ),
        .Q(txbuf9b[6]),
        .R(1'b0));
  FDRE \txbuf9b_reg[7] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[7]_i_1__1_n_0 ),
        .Q(txbuf9b[7]),
        .R(1'b0));
  FDRE \txbuf9b_reg[8] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[8]_i_1__1_n_0 ),
        .Q(txbuf9b[8]),
        .R(1'b0));
  FDRE \txbuf9b_reg[9] 
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(\txbuf9b[9]_i_1__1_n_0 ),
        .Q(txbuf9b[9]),
        .R(1'b0));
  FDRE \txd0_reg[0] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[0]),
        .Q(txd0[0]),
        .R(1'b0));
  FDRE \txd0_reg[10] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [2]),
        .Q(txd0[10]),
        .R(1'b0));
  FDRE \txd0_reg[11] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [3]),
        .Q(txd0[11]),
        .R(1'b0));
  FDRE \txd0_reg[12] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [4]),
        .Q(txd0[12]),
        .R(1'b0));
  FDRE \txd0_reg[13] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [5]),
        .Q(txd0[13]),
        .R(1'b0));
  FDRE \txd0_reg[14] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [6]),
        .Q(txd0[14]),
        .R(1'b0));
  FDRE \txd0_reg[15] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [7]),
        .Q(txd0[15]),
        .R(1'b0));
  FDRE \txd0_reg[1] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[1]),
        .Q(txd0[1]),
        .R(1'b0));
  FDRE \txd0_reg[2] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[2]),
        .Q(txd0[2]),
        .R(1'b0));
  FDRE \txd0_reg[3] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[3]),
        .Q(txd0[3]),
        .R(1'b0));
  FDRE \txd0_reg[4] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[4]),
        .Q(txd0[4]),
        .R(1'b0));
  FDRE \txd0_reg[5] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[5]),
        .Q(txd0[5]),
        .R(1'b0));
  FDRE \txd0_reg[6] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[6]),
        .Q(txd0[6]),
        .R(1'b0));
  FDRE \txd0_reg[7] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[7]),
        .Q(txd0[7]),
        .R(1'b0));
  FDRE \txd0_reg[8] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [0]),
        .Q(txd0[8]),
        .R(1'b0));
  FDRE \txd0_reg[9] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd0_reg[15]_0 [1]),
        .Q(txd0[9]),
        .R(1'b0));
  FDRE \txd2_reg[0] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[0]),
        .Q(\txd2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \txd2_reg[1] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[1]),
        .Q(\txd2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \txd2_reg[2] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[2]),
        .Q(\txd2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \txd2_reg[3] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[3]),
        .Q(\txd2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \txd2_reg[4] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[4]),
        .Q(\txd2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \txd2_reg[5] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[5]),
        .Q(\txd2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \txd2_reg[6] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[6]),
        .Q(\txd2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \txd2_reg[7] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[7]),
        .Q(\txd2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \txd3_reg[0] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [0]),
        .Q(txd3[0]),
        .R(1'b0));
  FDRE \txd3_reg[10] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [10]),
        .Q(txd3[10]),
        .R(1'b0));
  FDRE \txd3_reg[11] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [11]),
        .Q(txd3[11]),
        .R(1'b0));
  FDRE \txd3_reg[12] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [12]),
        .Q(txd3[12]),
        .R(1'b0));
  FDRE \txd3_reg[13] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [13]),
        .Q(txd3[13]),
        .R(1'b0));
  FDRE \txd3_reg[14] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [14]),
        .Q(txd3[14]),
        .R(1'b0));
  FDRE \txd3_reg[15] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [15]),
        .Q(txd3[15]),
        .R(1'b0));
  FDRE \txd3_reg[1] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [1]),
        .Q(txd3[1]),
        .R(1'b0));
  FDRE \txd3_reg[2] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [2]),
        .Q(txd3[2]),
        .R(1'b0));
  FDRE \txd3_reg[3] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [3]),
        .Q(txd3[3]),
        .R(1'b0));
  FDRE \txd3_reg[4] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [4]),
        .Q(txd3[4]),
        .R(1'b0));
  FDRE \txd3_reg[5] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [5]),
        .Q(txd3[5]),
        .R(1'b0));
  FDRE \txd3_reg[6] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [6]),
        .Q(txd3[6]),
        .R(1'b0));
  FDRE \txd3_reg[7] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [7]),
        .Q(txd3[7]),
        .R(1'b0));
  FDRE \txd3_reg[8] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [8]),
        .Q(txd3[8]),
        .R(1'b0));
  FDRE \txd3_reg[9] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(\txd3_reg[15]_0 [9]),
        .Q(txd3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_10__1 
       (.I0(hostS1TxData2[0]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[0]),
        .I3(\txd3_reg[15]_0 [0]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[0]),
        .O(\txd4[0]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \txd4[0]_i_11__1 
       (.I0(\txbuf13[15]_i_2__1_n_0 ),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[3]),
        .I4(txload_f_reg_inv_n_0),
        .O(\txd4[0]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0028)) 
    \txd4[0]_i_1__0 
       (.I0(\txbuf13[15]_i_2__1_n_0 ),
        .I1(txload_cnt_reg[2]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[3]),
        .I4(txload_f_reg_inv_n_0),
        .O(txd40));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_3__1 
       (.I0(txd0[3]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_4__1 
       (.I0(txd0[2]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_5__1 
       (.I0(txd0[1]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_6__1 
       (.I0(txd0[0]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_7__1 
       (.I0(hostS1TxData2[3]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[3]),
        .I3(\txd3_reg[15]_0 [3]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[3]),
        .O(\txd4[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_8__1 
       (.I0(hostS1TxData2[2]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[2]),
        .I3(\txd3_reg[15]_0 [2]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[2]),
        .O(\txd4[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_9__1 
       (.I0(hostS1TxData2[1]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[1]),
        .I3(\txd3_reg[15]_0 [1]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[1]),
        .O(\txd4[0]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[12]_i_2__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[14]),
        .O(in[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[12]_i_3__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[13]),
        .O(in[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[12]_i_4__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hAAAA3FC0)) 
    \txd4[12]_i_5__1 
       (.I0(\txd3_reg[15]_0 [15]),
        .I1(txd0[15]),
        .I2(\txd4[12]_i_9__0_n_0 ),
        .I3(txd4_reg[15]),
        .I4(txload_f_reg_inv_n_0),
        .O(\txd4[12]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_6__1 
       (.I0(txd0[14]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [14]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[14]),
        .O(\txd4[12]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_7__1 
       (.I0(txd0[13]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [13]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[13]),
        .O(\txd4[12]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_8__1 
       (.I0(txd0[12]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [12]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[12]),
        .O(\txd4[12]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \txd4[12]_i_9__0 
       (.I0(txload_cnt_reg[3]),
        .I1(txload_cnt_reg[2]),
        .I2(txload_cnt_reg[1]),
        .I3(\txbuf13[15]_i_2__1_n_0 ),
        .O(\txd4[12]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_2__1 
       (.I0(txd0[7]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_3__1 
       (.I0(txd0[6]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_4__1 
       (.I0(txd0[5]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_5__1 
       (.I0(txd0[4]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_6__1 
       (.I0(hostS1TxData2[7]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[7]),
        .I3(\txd3_reg[15]_0 [7]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[7]),
        .O(\txd4[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_7__1 
       (.I0(hostS1TxData2[6]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[6]),
        .I3(\txd3_reg[15]_0 [6]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[6]),
        .O(\txd4[4]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_8__1 
       (.I0(hostS1TxData2[5]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[5]),
        .I3(\txd3_reg[15]_0 [5]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[5]),
        .O(\txd4[4]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_9__1 
       (.I0(hostS1TxData2[4]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(txd0[4]),
        .I3(\txd3_reg[15]_0 [4]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[4]),
        .O(\txd4[4]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_2__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[11]),
        .O(in[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_3__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[10]),
        .O(in[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_4__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[9]),
        .O(in[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_5__1 
       (.I0(\txd4[0]_i_11__1_n_0 ),
        .I1(txd0[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_6__1 
       (.I0(txd0[11]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [11]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[11]),
        .O(\txd4[8]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_7__1 
       (.I0(txd0[10]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [10]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[10]),
        .O(\txd4[8]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_8__1 
       (.I0(txd0[9]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [9]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[9]),
        .O(\txd4[8]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_9__1 
       (.I0(txd0[8]),
        .I1(\txd4[0]_i_11__1_n_0 ),
        .I2(\txd3_reg[15]_0 [8]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[8]),
        .O(\txd4[8]_i_9__1_n_0 ));
  FDRE \txd4_reg[0] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__1_n_7 ),
        .Q(txd4_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\txd4_reg[0]_i_2__1_n_0 ,\txd4_reg[0]_i_2__1_n_1 ,\txd4_reg[0]_i_2__1_n_2 ,\txd4_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\txd4_reg[0]_i_2__1_n_4 ,\txd4_reg[0]_i_2__1_n_5 ,\txd4_reg[0]_i_2__1_n_6 ,\txd4_reg[0]_i_2__1_n_7 }),
        .S({\txd4[0]_i_7__1_n_0 ,\txd4[0]_i_8__1_n_0 ,\txd4[0]_i_9__1_n_0 ,\txd4[0]_i_10__1_n_0 }));
  FDRE \txd4_reg[10] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__1_n_5 ),
        .Q(txd4_reg[10]),
        .R(1'b0));
  FDRE \txd4_reg[11] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__1_n_4 ),
        .Q(txd4_reg[11]),
        .R(1'b0));
  FDRE \txd4_reg[12] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__1_n_7 ),
        .Q(txd4_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[12]_i_1__1 
       (.CI(\txd4_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_txd4_reg[12]_i_1__1_CO_UNCONNECTED [3],\txd4_reg[12]_i_1__1_n_1 ,\txd4_reg[12]_i_1__1_n_2 ,\txd4_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[14:12]}),
        .O({\txd4_reg[12]_i_1__1_n_4 ,\txd4_reg[12]_i_1__1_n_5 ,\txd4_reg[12]_i_1__1_n_6 ,\txd4_reg[12]_i_1__1_n_7 }),
        .S({\txd4[12]_i_5__1_n_0 ,\txd4[12]_i_6__1_n_0 ,\txd4[12]_i_7__1_n_0 ,\txd4[12]_i_8__1_n_0 }));
  FDRE \txd4_reg[13] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__1_n_6 ),
        .Q(txd4_reg[13]),
        .R(1'b0));
  FDRE \txd4_reg[14] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__1_n_5 ),
        .Q(txd4_reg[14]),
        .R(1'b0));
  FDRE \txd4_reg[15] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__1_n_4 ),
        .Q(txd4_reg[15]),
        .R(1'b0));
  FDRE \txd4_reg[1] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__1_n_6 ),
        .Q(txd4_reg[1]),
        .R(1'b0));
  FDRE \txd4_reg[2] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__1_n_5 ),
        .Q(txd4_reg[2]),
        .R(1'b0));
  FDRE \txd4_reg[3] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__1_n_4 ),
        .Q(txd4_reg[3]),
        .R(1'b0));
  FDRE \txd4_reg[4] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__1_n_7 ),
        .Q(txd4_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[4]_i_1__1 
       (.CI(\txd4_reg[0]_i_2__1_n_0 ),
        .CO({\txd4_reg[4]_i_1__1_n_0 ,\txd4_reg[4]_i_1__1_n_1 ,\txd4_reg[4]_i_1__1_n_2 ,\txd4_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\txd4_reg[4]_i_1__1_n_4 ,\txd4_reg[4]_i_1__1_n_5 ,\txd4_reg[4]_i_1__1_n_6 ,\txd4_reg[4]_i_1__1_n_7 }),
        .S({\txd4[4]_i_6__1_n_0 ,\txd4[4]_i_7__1_n_0 ,\txd4[4]_i_8__1_n_0 ,\txd4[4]_i_9__1_n_0 }));
  FDRE \txd4_reg[5] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__1_n_6 ),
        .Q(txd4_reg[5]),
        .R(1'b0));
  FDRE \txd4_reg[6] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__1_n_5 ),
        .Q(txd4_reg[6]),
        .R(1'b0));
  FDRE \txd4_reg[7] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__1_n_4 ),
        .Q(txd4_reg[7]),
        .R(1'b0));
  FDRE \txd4_reg[8] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__1_n_7 ),
        .Q(txd4_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[8]_i_1__1 
       (.CI(\txd4_reg[4]_i_1__1_n_0 ),
        .CO({\txd4_reg[8]_i_1__1_n_0 ,\txd4_reg[8]_i_1__1_n_1 ,\txd4_reg[8]_i_1__1_n_2 ,\txd4_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\txd4_reg[8]_i_1__1_n_4 ,\txd4_reg[8]_i_1__1_n_5 ,\txd4_reg[8]_i_1__1_n_6 ,\txd4_reg[8]_i_1__1_n_7 }),
        .S({\txd4[8]_i_6__1_n_0 ,\txd4[8]_i_7__1_n_0 ,\txd4[8]_i_8__1_n_0 ,\txd4[8]_i_9__1_n_0 }));
  FDRE \txd4_reg[9] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__1_n_6 ),
        .Q(txd4_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    txload2_f_i_1__1
       (.I0(\txbuf13[15]_i_2__1_n_0 ),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[3]),
        .I3(txload_cnt_reg[2]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txload2_f_reg_n_0),
        .O(txload2_f_i_1__1_n_0));
  FDRE txload2_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txload2_f_i_1__1_n_0),
        .Q(txload2_f_reg_n_0),
        .R(1'b0));
  FDRE txload2_ff_reg
       (.C(hostS1TxDataClk_w),
        .CE(1'b1),
        .D(txload2_f_reg_n_0),
        .Q(txload2_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \txload_cnt[0]_i_1__1 
       (.I0(txload_cnt_reg[0]),
        .O(p_0_in__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \txload_cnt[1]_i_1__1 
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txload_cnt[2]_i_1__1 
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \txload_cnt[3]_i_1__1 
       (.I0(txload_cnt_reg[2]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[0]),
        .I3(txload_cnt_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txload_cnt[4]_i_1__1 
       (.I0(txload_cnt_reg[3]),
        .I1(txload_cnt_reg[0]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[2]),
        .I4(txload_cnt_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txload_cnt[5]_i_1__1 
       (.I0(txload_cnt_reg[2]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[0]),
        .I3(txload_cnt_reg[3]),
        .I4(txload_cnt_reg[4]),
        .I5(txload_cnt_reg[5]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \txload_cnt[6]_i_1__1 
       (.I0(\txload_cnt[6]_i_2__1_n_0 ),
        .I1(txload_cnt_reg[6]),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \txload_cnt[6]_i_2__1 
       (.I0(txload_cnt_reg[2]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[0]),
        .I3(txload_cnt_reg[3]),
        .I4(txload_cnt_reg[4]),
        .I5(txload_cnt_reg[5]),
        .O(\txload_cnt[6]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \txload_cnt[7]_inv_i_1__1 
       (.I0(txload_cnt_reg[6]),
        .I1(\txload_cnt[6]_i_2__1_n_0 ),
        .O(p_0_in__3[7]));
  FDRE \txload_cnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[0]),
        .Q(txload_cnt_reg[0]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[1]),
        .Q(txload_cnt_reg[1]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[2]),
        .Q(txload_cnt_reg[2]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[3]),
        .Q(txload_cnt_reg[3]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[4] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[4]),
        .Q(txload_cnt_reg[4]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[5] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[5]),
        .Q(txload_cnt_reg[5]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[6] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[6]),
        .Q(txload_cnt_reg[6]),
        .R(txload_f_reg_inv_n_0));
  (* inverted = "yes" *) 
  FDSE \txload_cnt_reg[7]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[7]),
        .Q(sel),
        .S(txload_f_reg_inv_n_0));
  LUT6 #(
    .INIT(64'h08FBFFFF08FB08FB)) 
    txload_f_inv_i_1__1
       (.I0(txload_f_reg_inv_n_0),
        .I1(txload_f_inv_i_2__1_n_0),
        .I2(txload_f_inv_i_3__0_n_0),
        .I3(txSync4mClk),
        .I4(preDataGate_f_reg_0),
        .I5(preDataGate_f),
        .O(txload_f_inv_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    txload_f_inv_i_2__1
       (.I0(clk4mLCnt_reg[1]),
        .I1(clk4mLCnt_reg[0]),
        .I2(clk4mLCnt_reg[2]),
        .I3(clk4mLCnt_reg[4]),
        .I4(txSync4mClk),
        .I5(clk4mLCnt_reg[3]),
        .O(txload_f_inv_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    txload_f_inv_i_3__0
       (.I0(dataGateHTime_reg[1]),
        .I1(dataGateHTime_reg[0]),
        .I2(dataGateHTime_reg[2]),
        .I3(dataGateHTime_reg[3]),
        .I4(dataGateHTime_reg[4]),
        .I5(txBitClk_f7_out),
        .O(txload_f_inv_i_3__0_n_0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    txload_f_reg_inv
       (.C(clk160m),
        .CE(1'b1),
        .D(txload_f_inv_i_1__1_n_0),
        .Q(txload_f_reg_inv_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "TXPROC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXPROC_1
   (txData_o,
    rfInA,
    clk160m,
    Q,
    D,
    hostS1TxData2,
    SR,
    \syncTxShiftTime_reg[7]_0 ,
    preDataGate_f);
  output txData_o;
  input [0:0]rfInA;
  input clk160m;
  input [7:0]Q;
  input [15:0]D;
  input [7:0]hostS1TxData2;
  input [0:0]SR;
  input \syncTxShiftTime_reg[7]_0 ;
  input preDataGate_f;

  wire [15:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clk160m;
  wire \clk4mHCnt[4]_i_2__0_n_0 ;
  wire [4:0]clk4mHCnt_reg;
  wire \clk4mLCnt[4]_i_1__0_n_0 ;
  wire [4:0]clk4mLCnt_reg;
  wire dataGateHTime;
  wire [4:0]dataGateHTime_reg;
  wire [7:0]hostS1TxData2;
  wire [14:0]in;
  wire [15:1]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [7:0]p_0_in__4;
  wire [14:0]p_7_out;
  wire preDataGate_f;
  wire [0:0]rfInA;
  wire sel;
  wire \syncTxShiftTime[7]_i_2_n_0 ;
  wire [7:0]syncTxShiftTime_reg;
  wire \syncTxShiftTime_reg[7]_0 ;
  wire txBitClk_f7_out;
  wire txBitClk_f_i_1__0_n_0;
  wire txBitClk_f_reg_n_0;
  wire txData_o;
  wire txSync4mClk;
  wire [15:0]txbuf10;
  wire \txbuf10[0]_i_1_n_0 ;
  wire \txbuf10[10]_i_1_n_0 ;
  wire \txbuf10[12]_i_1_n_0 ;
  wire \txbuf10[14]_i_1_n_0 ;
  wire \txbuf10[2]_i_1_n_0 ;
  wire \txbuf10[4]_i_1_n_0 ;
  wire \txbuf10[6]_i_1_n_0 ;
  wire \txbuf10[8]_i_1_n_0 ;
  wire [15:0]txbuf10b;
  wire \txbuf10b[0]_i_1__0_n_0 ;
  wire \txbuf10b[10]_i_1__0_n_0 ;
  wire \txbuf10b[11]_i_1__0_n_0 ;
  wire \txbuf10b[12]_i_1__0_n_0 ;
  wire \txbuf10b[13]_i_1__0_n_0 ;
  wire \txbuf10b[14]_i_1__0_n_0 ;
  wire \txbuf10b[15]_i_1__0_n_0 ;
  wire \txbuf10b[1]_i_1__0_n_0 ;
  wire \txbuf10b[2]_i_1__0_n_0 ;
  wire \txbuf10b[3]_i_1__0_n_0 ;
  wire \txbuf10b[4]_i_1__0_n_0 ;
  wire \txbuf10b[5]_i_1__0_n_0 ;
  wire \txbuf10b[6]_i_1__0_n_0 ;
  wire \txbuf10b[7]_i_1__0_n_0 ;
  wire \txbuf10b[8]_i_1__0_n_0 ;
  wire \txbuf10b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf11;
  wire \txbuf11[0]_i_1_n_0 ;
  wire \txbuf11[10]_i_1_n_0 ;
  wire \txbuf11[12]_i_1_n_0 ;
  wire \txbuf11[14]_i_1_n_0 ;
  wire \txbuf11[2]_i_1_n_0 ;
  wire \txbuf11[4]_i_1_n_0 ;
  wire \txbuf11[6]_i_1_n_0 ;
  wire \txbuf11[8]_i_1_n_0 ;
  wire [15:0]txbuf11b;
  wire \txbuf11b[0]_i_1__0_n_0 ;
  wire \txbuf11b[10]_i_1__0_n_0 ;
  wire \txbuf11b[11]_i_1__0_n_0 ;
  wire \txbuf11b[12]_i_1__0_n_0 ;
  wire \txbuf11b[13]_i_1__0_n_0 ;
  wire \txbuf11b[14]_i_1__0_n_0 ;
  wire \txbuf11b[15]_i_1__0_n_0 ;
  wire \txbuf11b[1]_i_1__0_n_0 ;
  wire \txbuf11b[2]_i_1__0_n_0 ;
  wire \txbuf11b[3]_i_1__0_n_0 ;
  wire \txbuf11b[4]_i_1__0_n_0 ;
  wire \txbuf11b[5]_i_1__0_n_0 ;
  wire \txbuf11b[6]_i_1__0_n_0 ;
  wire \txbuf11b[7]_i_1__0_n_0 ;
  wire \txbuf11b[8]_i_1__0_n_0 ;
  wire \txbuf11b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf12;
  wire \txbuf12[0]_i_1__0_n_0 ;
  wire \txbuf12[10]_i_1__0_n_0 ;
  wire \txbuf12[12]_i_1__0_n_0 ;
  wire \txbuf12[14]_i_1__0_n_0 ;
  wire \txbuf12[2]_i_1__0_n_0 ;
  wire \txbuf12[4]_i_1__0_n_0 ;
  wire \txbuf12[6]_i_1__0_n_0 ;
  wire \txbuf12[8]_i_1__0_n_0 ;
  wire [15:0]txbuf12b;
  wire \txbuf12b[0]_i_1__0_n_0 ;
  wire \txbuf12b[10]_i_1__0_n_0 ;
  wire \txbuf12b[11]_i_1__0_n_0 ;
  wire \txbuf12b[12]_i_1__0_n_0 ;
  wire \txbuf12b[13]_i_1__0_n_0 ;
  wire \txbuf12b[14]_i_1__0_n_0 ;
  wire \txbuf12b[15]_i_1__0_n_0 ;
  wire \txbuf12b[1]_i_1__0_n_0 ;
  wire \txbuf12b[2]_i_1__0_n_0 ;
  wire \txbuf12b[3]_i_1__0_n_0 ;
  wire \txbuf12b[4]_i_1__0_n_0 ;
  wire \txbuf12b[5]_i_1__0_n_0 ;
  wire \txbuf12b[6]_i_1__0_n_0 ;
  wire \txbuf12b[7]_i_1__0_n_0 ;
  wire \txbuf12b[8]_i_1__0_n_0 ;
  wire \txbuf12b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf13;
  wire \txbuf13[0]_i_1__0_n_0 ;
  wire \txbuf13[10]_i_1__0_n_0 ;
  wire \txbuf13[12]_i_1__0_n_0 ;
  wire \txbuf13[14]_i_1__0_n_0 ;
  wire \txbuf13[15]_i_1__0_n_0 ;
  wire \txbuf13[15]_i_2__0_n_0 ;
  wire \txbuf13[2]_i_1__0_n_0 ;
  wire \txbuf13[4]_i_1__0_n_0 ;
  wire \txbuf13[6]_i_1__0_n_0 ;
  wire \txbuf13[8]_i_1__0_n_0 ;
  wire \txbuf13b[0]_i_1__0_n_0 ;
  wire \txbuf13b[10]_i_1__0_n_0 ;
  wire \txbuf13b[11]_i_1__0_n_0 ;
  wire \txbuf13b[12]_i_1__0_n_0 ;
  wire \txbuf13b[13]_i_1__0_n_0 ;
  wire \txbuf13b[14]_i_1__0_n_0 ;
  wire \txbuf13b[15]_i_1__0_n_0 ;
  wire \txbuf13b[1]_i_1__0_n_0 ;
  wire \txbuf13b[2]_i_1__0_n_0 ;
  wire \txbuf13b[3]_i_1__0_n_0 ;
  wire \txbuf13b[4]_i_1__0_n_0 ;
  wire \txbuf13b[5]_i_1__0_n_0 ;
  wire \txbuf13b[6]_i_1__0_n_0 ;
  wire \txbuf13b[7]_i_1__0_n_0 ;
  wire \txbuf13b[8]_i_1__0_n_0 ;
  wire \txbuf13b[9]_i_1__0_n_0 ;
  wire \txbuf13b_reg_n_0_[15] ;
  wire [15:0]txbuf3b;
  wire \txbuf3b[0]_i_1__0_n_0 ;
  wire \txbuf3b[10]_i_1__0_n_0 ;
  wire \txbuf3b[11]_i_1__0_n_0 ;
  wire \txbuf3b[12]_i_1__0_n_0 ;
  wire \txbuf3b[13]_i_1__0_n_0 ;
  wire \txbuf3b[14]_i_1__0_n_0 ;
  wire \txbuf3b[15]_i_1__0_n_0 ;
  wire \txbuf3b[1]_i_1__0_n_0 ;
  wire \txbuf3b[2]_i_1__0_n_0 ;
  wire \txbuf3b[3]_i_1__0_n_0 ;
  wire \txbuf3b[4]_i_1__0_n_0 ;
  wire \txbuf3b[5]_i_1__0_n_0 ;
  wire \txbuf3b[6]_i_1__0_n_0 ;
  wire \txbuf3b[7]_i_1__0_n_0 ;
  wire \txbuf3b[8]_i_1__0_n_0 ;
  wire \txbuf3b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf4;
  wire [15:0]txbuf4b;
  wire \txbuf4b[0]_i_1__0_n_0 ;
  wire \txbuf4b[10]_i_1__0_n_0 ;
  wire \txbuf4b[11]_i_1__0_n_0 ;
  wire \txbuf4b[12]_i_1__0_n_0 ;
  wire \txbuf4b[13]_i_1__0_n_0 ;
  wire \txbuf4b[14]_i_1__0_n_0 ;
  wire \txbuf4b[15]_i_1__0_n_0 ;
  wire \txbuf4b[1]_i_1__0_n_0 ;
  wire \txbuf4b[2]_i_1__0_n_0 ;
  wire \txbuf4b[3]_i_1__0_n_0 ;
  wire \txbuf4b[4]_i_1__0_n_0 ;
  wire \txbuf4b[5]_i_1__0_n_0 ;
  wire \txbuf4b[6]_i_1__0_n_0 ;
  wire \txbuf4b[7]_i_1__0_n_0 ;
  wire \txbuf4b[8]_i_1__0_n_0 ;
  wire \txbuf4b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf5;
  wire \txbuf5[0]_i_1__0_n_0 ;
  wire \txbuf5[10]_i_1__0_n_0 ;
  wire \txbuf5[12]_i_1__0_n_0 ;
  wire \txbuf5[14]_i_1__0_n_0 ;
  wire \txbuf5[2]_i_1__0_n_0 ;
  wire \txbuf5[4]_i_1__0_n_0 ;
  wire \txbuf5[6]_i_1__0_n_0 ;
  wire \txbuf5[8]_i_1__0_n_0 ;
  wire [15:0]txbuf5b;
  wire \txbuf5b[0]_i_1__0_n_0 ;
  wire \txbuf5b[10]_i_1__0_n_0 ;
  wire \txbuf5b[11]_i_1__0_n_0 ;
  wire \txbuf5b[12]_i_1__0_n_0 ;
  wire \txbuf5b[13]_i_1__0_n_0 ;
  wire \txbuf5b[14]_i_1__0_n_0 ;
  wire \txbuf5b[15]_i_1__0_n_0 ;
  wire \txbuf5b[1]_i_1__0_n_0 ;
  wire \txbuf5b[2]_i_1__0_n_0 ;
  wire \txbuf5b[3]_i_1__0_n_0 ;
  wire \txbuf5b[4]_i_1__0_n_0 ;
  wire \txbuf5b[5]_i_1__0_n_0 ;
  wire \txbuf5b[6]_i_1__0_n_0 ;
  wire \txbuf5b[7]_i_1__0_n_0 ;
  wire \txbuf5b[8]_i_1__0_n_0 ;
  wire \txbuf5b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf6b;
  wire \txbuf6b[0]_i_1__0_n_0 ;
  wire \txbuf6b[10]_i_1__0_n_0 ;
  wire \txbuf6b[11]_i_1__0_n_0 ;
  wire \txbuf6b[12]_i_1__0_n_0 ;
  wire \txbuf6b[13]_i_1__0_n_0 ;
  wire \txbuf6b[14]_i_1__0_n_0 ;
  wire \txbuf6b[15]_i_1__0_n_0 ;
  wire \txbuf6b[1]_i_1__0_n_0 ;
  wire \txbuf6b[2]_i_1__0_n_0 ;
  wire \txbuf6b[3]_i_1__0_n_0 ;
  wire \txbuf6b[4]_i_1__0_n_0 ;
  wire \txbuf6b[5]_i_1__0_n_0 ;
  wire \txbuf6b[6]_i_1__0_n_0 ;
  wire \txbuf6b[7]_i_1__0_n_0 ;
  wire \txbuf6b[8]_i_1__0_n_0 ;
  wire \txbuf6b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf7b;
  wire \txbuf7b[0]_i_1__0_n_0 ;
  wire \txbuf7b[10]_i_1__0_n_0 ;
  wire \txbuf7b[11]_i_1__0_n_0 ;
  wire \txbuf7b[12]_i_1__0_n_0 ;
  wire \txbuf7b[13]_i_1__0_n_0 ;
  wire \txbuf7b[14]_i_1__0_n_0 ;
  wire \txbuf7b[15]_i_1__0_n_0 ;
  wire \txbuf7b[1]_i_1__0_n_0 ;
  wire \txbuf7b[2]_i_1__0_n_0 ;
  wire \txbuf7b[3]_i_1__0_n_0 ;
  wire \txbuf7b[4]_i_1__0_n_0 ;
  wire \txbuf7b[5]_i_1__0_n_0 ;
  wire \txbuf7b[6]_i_1__0_n_0 ;
  wire \txbuf7b[7]_i_1__0_n_0 ;
  wire \txbuf7b[8]_i_1__0_n_0 ;
  wire \txbuf7b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf8b;
  wire \txbuf8b[0]_i_1__0_n_0 ;
  wire \txbuf8b[10]_i_1__0_n_0 ;
  wire \txbuf8b[11]_i_1__0_n_0 ;
  wire \txbuf8b[12]_i_1__0_n_0 ;
  wire \txbuf8b[13]_i_1__0_n_0 ;
  wire \txbuf8b[14]_i_1__0_n_0 ;
  wire \txbuf8b[15]_i_1__0_n_0 ;
  wire \txbuf8b[1]_i_1__0_n_0 ;
  wire \txbuf8b[2]_i_1__0_n_0 ;
  wire \txbuf8b[3]_i_1__0_n_0 ;
  wire \txbuf8b[4]_i_1__0_n_0 ;
  wire \txbuf8b[5]_i_1__0_n_0 ;
  wire \txbuf8b[6]_i_1__0_n_0 ;
  wire \txbuf8b[7]_i_1__0_n_0 ;
  wire \txbuf8b[8]_i_1__0_n_0 ;
  wire \txbuf8b[9]_i_1__0_n_0 ;
  wire [15:0]txbuf9;
  wire \txbuf9[0]_i_1_n_0 ;
  wire \txbuf9[10]_i_1_n_0 ;
  wire \txbuf9[12]_i_1_n_0 ;
  wire \txbuf9[14]_i_1_n_0 ;
  wire \txbuf9[2]_i_1_n_0 ;
  wire \txbuf9[4]_i_1_n_0 ;
  wire \txbuf9[6]_i_1_n_0 ;
  wire \txbuf9[8]_i_1_n_0 ;
  wire [15:0]txbuf9b;
  wire \txbuf9b[0]_i_1__0_n_0 ;
  wire \txbuf9b[10]_i_1__0_n_0 ;
  wire \txbuf9b[11]_i_1__0_n_0 ;
  wire \txbuf9b[12]_i_1__0_n_0 ;
  wire \txbuf9b[13]_i_1__0_n_0 ;
  wire \txbuf9b[14]_i_1__0_n_0 ;
  wire \txbuf9b[15]_i_1__0_n_0 ;
  wire \txbuf9b[1]_i_1__0_n_0 ;
  wire \txbuf9b[2]_i_1__0_n_0 ;
  wire \txbuf9b[3]_i_1__0_n_0 ;
  wire \txbuf9b[4]_i_1__0_n_0 ;
  wire \txbuf9b[5]_i_1__0_n_0 ;
  wire \txbuf9b[6]_i_1__0_n_0 ;
  wire \txbuf9b[7]_i_1__0_n_0 ;
  wire \txbuf9b[8]_i_1__0_n_0 ;
  wire \txbuf9b[9]_i_1__0_n_0 ;
  wire [15:0]txd0;
  wire \txd2_reg_n_0_[0] ;
  wire \txd2_reg_n_0_[1] ;
  wire \txd2_reg_n_0_[2] ;
  wire \txd2_reg_n_0_[3] ;
  wire \txd2_reg_n_0_[4] ;
  wire \txd2_reg_n_0_[5] ;
  wire \txd2_reg_n_0_[6] ;
  wire \txd2_reg_n_0_[7] ;
  wire [15:0]txd3;
  wire txd40;
  wire \txd4[0]_i_10__0_n_0 ;
  wire \txd4[0]_i_11__0_n_0 ;
  wire \txd4[0]_i_7__0_n_0 ;
  wire \txd4[0]_i_8__0_n_0 ;
  wire \txd4[0]_i_9__0_n_0 ;
  wire \txd4[12]_i_5__0_n_0 ;
  wire \txd4[12]_i_6__0_n_0 ;
  wire \txd4[12]_i_7__0_n_0 ;
  wire \txd4[12]_i_8__0_n_0 ;
  wire \txd4[4]_i_6__0_n_0 ;
  wire \txd4[4]_i_7__0_n_0 ;
  wire \txd4[4]_i_8__0_n_0 ;
  wire \txd4[4]_i_9__0_n_0 ;
  wire \txd4[8]_i_6__0_n_0 ;
  wire \txd4[8]_i_7__0_n_0 ;
  wire \txd4[8]_i_8__0_n_0 ;
  wire \txd4[8]_i_9__0_n_0 ;
  wire [15:0]txd4_reg;
  wire \txd4_reg[0]_i_2__0_n_0 ;
  wire \txd4_reg[0]_i_2__0_n_1 ;
  wire \txd4_reg[0]_i_2__0_n_2 ;
  wire \txd4_reg[0]_i_2__0_n_3 ;
  wire \txd4_reg[0]_i_2__0_n_4 ;
  wire \txd4_reg[0]_i_2__0_n_5 ;
  wire \txd4_reg[0]_i_2__0_n_6 ;
  wire \txd4_reg[0]_i_2__0_n_7 ;
  wire \txd4_reg[12]_i_1__0_n_1 ;
  wire \txd4_reg[12]_i_1__0_n_2 ;
  wire \txd4_reg[12]_i_1__0_n_3 ;
  wire \txd4_reg[12]_i_1__0_n_4 ;
  wire \txd4_reg[12]_i_1__0_n_5 ;
  wire \txd4_reg[12]_i_1__0_n_6 ;
  wire \txd4_reg[12]_i_1__0_n_7 ;
  wire \txd4_reg[4]_i_1__0_n_0 ;
  wire \txd4_reg[4]_i_1__0_n_1 ;
  wire \txd4_reg[4]_i_1__0_n_2 ;
  wire \txd4_reg[4]_i_1__0_n_3 ;
  wire \txd4_reg[4]_i_1__0_n_4 ;
  wire \txd4_reg[4]_i_1__0_n_5 ;
  wire \txd4_reg[4]_i_1__0_n_6 ;
  wire \txd4_reg[4]_i_1__0_n_7 ;
  wire \txd4_reg[8]_i_1__0_n_0 ;
  wire \txd4_reg[8]_i_1__0_n_1 ;
  wire \txd4_reg[8]_i_1__0_n_2 ;
  wire \txd4_reg[8]_i_1__0_n_3 ;
  wire \txd4_reg[8]_i_1__0_n_4 ;
  wire \txd4_reg[8]_i_1__0_n_5 ;
  wire \txd4_reg[8]_i_1__0_n_6 ;
  wire \txd4_reg[8]_i_1__0_n_7 ;
  wire txload2_f_i_1__0_n_0;
  wire txload2_f_i_2__0_n_0;
  wire txload2_f_reg_n_0;
  wire txload2_ff;
  wire \txload_cnt[6]_i_2__0_n_0 ;
  wire [6:0]txload_cnt_reg;
  wire txload_f_inv_i_1__0_n_0;
  wire txload_f_inv_i_2__0_n_0;
  wire txload_f_inv_i_3_n_0;
  wire txload_f_reg_inv_n_0;
  wire [3:3]\NLW_txd4_reg[12]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk4mHCnt[0]_i_1__0 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \clk4mHCnt[1]_i_1 
       (.I0(clk4mHCnt_reg[0]),
        .I1(txSync4mClk),
        .I2(clk4mHCnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \clk4mHCnt[2]_i_1__0 
       (.I0(clk4mHCnt_reg[1]),
        .I1(clk4mHCnt_reg[0]),
        .I2(txSync4mClk),
        .I3(clk4mHCnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \clk4mHCnt[3]_i_1__0 
       (.I0(clk4mHCnt_reg[2]),
        .I1(clk4mHCnt_reg[0]),
        .I2(clk4mHCnt_reg[1]),
        .I3(txSync4mClk),
        .I4(clk4mHCnt_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h777F)) 
    \clk4mHCnt[4]_i_2__0 
       (.I0(clk4mHCnt_reg[4]),
        .I1(txSync4mClk),
        .I2(clk4mHCnt_reg[2]),
        .I3(clk4mHCnt_reg[3]),
        .O(\clk4mHCnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \clk4mHCnt[4]_i_3 
       (.I0(clk4mHCnt_reg[3]),
        .I1(clk4mHCnt_reg[1]),
        .I2(clk4mHCnt_reg[0]),
        .I3(clk4mHCnt_reg[2]),
        .I4(txSync4mClk),
        .I5(clk4mHCnt_reg[4]),
        .O(p_0_in__0[4]));
  FDRE \clk4mHCnt_reg[0] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(clk4mHCnt_reg[0]),
        .R(SR));
  FDRE \clk4mHCnt_reg[1] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(clk4mHCnt_reg[1]),
        .R(SR));
  FDRE \clk4mHCnt_reg[2] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(clk4mHCnt_reg[2]),
        .R(SR));
  FDRE \clk4mHCnt_reg[3] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(clk4mHCnt_reg[3]),
        .R(SR));
  FDRE \clk4mHCnt_reg[4] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2__0_n_0 ),
        .D(p_0_in__0[4]),
        .Q(clk4mHCnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \clk4mLCnt[0]_i_1__0 
       (.I0(txSync4mClk),
        .I1(clk4mLCnt_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \clk4mLCnt[1]_i_1__0 
       (.I0(clk4mLCnt_reg[0]),
        .I1(clk4mLCnt_reg[1]),
        .I2(txSync4mClk),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \clk4mLCnt[2]_i_1 
       (.I0(clk4mLCnt_reg[1]),
        .I1(clk4mLCnt_reg[0]),
        .I2(clk4mLCnt_reg[2]),
        .I3(txSync4mClk),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \clk4mLCnt[3]_i_1 
       (.I0(clk4mLCnt_reg[2]),
        .I1(clk4mLCnt_reg[0]),
        .I2(clk4mLCnt_reg[1]),
        .I3(clk4mLCnt_reg[3]),
        .I4(txSync4mClk),
        .O(p_0_in__2[3]));
  LUT4 #(
    .INIT(16'hDDDF)) 
    \clk4mLCnt[4]_i_1__0 
       (.I0(clk4mLCnt_reg[4]),
        .I1(txSync4mClk),
        .I2(clk4mLCnt_reg[2]),
        .I3(clk4mLCnt_reg[3]),
        .O(\clk4mLCnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \clk4mLCnt[4]_i_2__0 
       (.I0(clk4mLCnt_reg[3]),
        .I1(clk4mLCnt_reg[1]),
        .I2(clk4mLCnt_reg[0]),
        .I3(clk4mLCnt_reg[2]),
        .I4(clk4mLCnt_reg[4]),
        .I5(txSync4mClk),
        .O(p_0_in__2[4]));
  FDRE \clk4mLCnt_reg[0] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__2[0]),
        .Q(clk4mLCnt_reg[0]),
        .R(SR));
  FDRE \clk4mLCnt_reg[1] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__2[1]),
        .Q(clk4mLCnt_reg[1]),
        .R(SR));
  FDRE \clk4mLCnt_reg[2] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__2[2]),
        .Q(clk4mLCnt_reg[2]),
        .R(SR));
  FDRE \clk4mLCnt_reg[3] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__2[3]),
        .Q(clk4mLCnt_reg[3]),
        .R(SR));
  FDRE \clk4mLCnt_reg[4] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1__0_n_0 ),
        .D(p_0_in__2[4]),
        .Q(clk4mLCnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \dataGateHTime[0]_i_1__0 
       (.I0(dataGateHTime_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataGateHTime[1]_i_1__0 
       (.I0(dataGateHTime_reg[0]),
        .I1(dataGateHTime_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dataGateHTime[2]_i_1__0 
       (.I0(dataGateHTime_reg[1]),
        .I1(dataGateHTime_reg[0]),
        .I2(dataGateHTime_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dataGateHTime[3]_i_1__0 
       (.I0(dataGateHTime_reg[0]),
        .I1(dataGateHTime_reg[1]),
        .I2(dataGateHTime_reg[2]),
        .I3(dataGateHTime_reg[3]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'h1F00)) 
    \dataGateHTime[4]_i_1__0 
       (.I0(dataGateHTime_reg[2]),
        .I1(dataGateHTime_reg[3]),
        .I2(dataGateHTime_reg[4]),
        .I3(txBitClk_f7_out),
        .O(dataGateHTime));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \dataGateHTime[4]_i_2__0 
       (.I0(dataGateHTime_reg[2]),
        .I1(dataGateHTime_reg[1]),
        .I2(dataGateHTime_reg[0]),
        .I3(dataGateHTime_reg[3]),
        .I4(dataGateHTime_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dataGateHTime[4]_i_3__0 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[3]),
        .I2(clk4mHCnt_reg[4]),
        .I3(clk4mHCnt_reg[2]),
        .I4(clk4mHCnt_reg[1]),
        .I5(clk4mHCnt_reg[0]),
        .O(txBitClk_f7_out));
  FDRE \dataGateHTime_reg[0] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[0]),
        .Q(dataGateHTime_reg[0]),
        .R(SR));
  FDRE \dataGateHTime_reg[1] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[1]),
        .Q(dataGateHTime_reg[1]),
        .R(SR));
  FDRE \dataGateHTime_reg[2] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[2]),
        .Q(dataGateHTime_reg[2]),
        .R(SR));
  FDRE \dataGateHTime_reg[3] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[3]),
        .Q(dataGateHTime_reg[3]),
        .R(SR));
  FDRE \dataGateHTime_reg[4] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__1[4]),
        .Q(dataGateHTime_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \syncTxShiftTime[0]_i_1 
       (.I0(syncTxShiftTime_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \syncTxShiftTime[1]_i_1 
       (.I0(syncTxShiftTime_reg[0]),
        .I1(syncTxShiftTime_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \syncTxShiftTime[2]_i_1 
       (.I0(syncTxShiftTime_reg[0]),
        .I1(syncTxShiftTime_reg[1]),
        .I2(syncTxShiftTime_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \syncTxShiftTime[3]_i_1 
       (.I0(syncTxShiftTime_reg[1]),
        .I1(syncTxShiftTime_reg[0]),
        .I2(syncTxShiftTime_reg[2]),
        .I3(syncTxShiftTime_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \syncTxShiftTime[4]_i_1 
       (.I0(syncTxShiftTime_reg[2]),
        .I1(syncTxShiftTime_reg[0]),
        .I2(syncTxShiftTime_reg[1]),
        .I3(syncTxShiftTime_reg[3]),
        .I4(syncTxShiftTime_reg[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \syncTxShiftTime[5]_i_1 
       (.I0(syncTxShiftTime_reg[3]),
        .I1(syncTxShiftTime_reg[1]),
        .I2(syncTxShiftTime_reg[0]),
        .I3(syncTxShiftTime_reg[2]),
        .I4(syncTxShiftTime_reg[4]),
        .I5(syncTxShiftTime_reg[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \syncTxShiftTime[6]_i_1 
       (.I0(\syncTxShiftTime[7]_i_2_n_0 ),
        .I1(syncTxShiftTime_reg[6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \syncTxShiftTime[7]_i_1 
       (.I0(\syncTxShiftTime[7]_i_2_n_0 ),
        .I1(syncTxShiftTime_reg[6]),
        .I2(syncTxShiftTime_reg[7]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \syncTxShiftTime[7]_i_2 
       (.I0(syncTxShiftTime_reg[5]),
        .I1(syncTxShiftTime_reg[3]),
        .I2(syncTxShiftTime_reg[1]),
        .I3(syncTxShiftTime_reg[0]),
        .I4(syncTxShiftTime_reg[2]),
        .I5(syncTxShiftTime_reg[4]),
        .O(\syncTxShiftTime[7]_i_2_n_0 ));
  FDRE \syncTxShiftTime_reg[0] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[0]),
        .Q(syncTxShiftTime_reg[0]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[1] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[1]),
        .Q(syncTxShiftTime_reg[1]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[2] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[2]),
        .Q(syncTxShiftTime_reg[2]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[3] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[3]),
        .Q(syncTxShiftTime_reg[3]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[4] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[4]),
        .Q(syncTxShiftTime_reg[4]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[5] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[5]),
        .Q(syncTxShiftTime_reg[5]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[6] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[6]),
        .Q(syncTxShiftTime_reg[6]),
        .R(SR));
  FDRE \syncTxShiftTime_reg[7] 
       (.C(clk160m),
        .CE(\syncTxShiftTime_reg[7]_0 ),
        .D(p_0_in__4[7]),
        .Q(syncTxShiftTime_reg[7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    txBitClk_f_i_1__0
       (.I0(txload_f_inv_i_2__0_n_0),
        .I1(txBitClk_f_reg_n_0),
        .I2(txBitClk_f7_out),
        .O(txBitClk_f_i_1__0_n_0));
  FDRE txBitClk_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txBitClk_f_i_1__0_n_0),
        .Q(txBitClk_f_reg_n_0),
        .R(1'b0));
  FDRE txData_f_reg
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(txbuf3b[15]),
        .Q(txData_o),
        .R(1'b0));
  FDRE txSync4mClk_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rfInA),
        .Q(txSync4mClk),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[0]_i_1 
       (.I0(txd3[8]),
        .O(\txbuf10[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[10]_i_1 
       (.I0(txd3[13]),
        .O(\txbuf10[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[12]_i_1 
       (.I0(txd3[14]),
        .O(\txbuf10[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[14]_i_1 
       (.I0(txd3[15]),
        .O(\txbuf10[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[2]_i_1 
       (.I0(txd3[9]),
        .O(\txbuf10[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[4]_i_1 
       (.I0(txd3[10]),
        .O(\txbuf10[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[6]_i_1 
       (.I0(txd3[11]),
        .O(\txbuf10[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[8]_i_1 
       (.I0(txd3[12]),
        .O(\txbuf10[8]_i_1_n_0 ));
  FDRE \txbuf10_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[0]_i_1_n_0 ),
        .Q(txbuf10[0]),
        .R(1'b0));
  FDRE \txbuf10_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[10]_i_1_n_0 ),
        .Q(txbuf10[10]),
        .R(1'b0));
  FDRE \txbuf10_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[13]),
        .Q(txbuf10[11]),
        .R(1'b0));
  FDRE \txbuf10_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[12]_i_1_n_0 ),
        .Q(txbuf10[12]),
        .R(1'b0));
  FDRE \txbuf10_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[14]),
        .Q(txbuf10[13]),
        .R(1'b0));
  FDRE \txbuf10_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[14]_i_1_n_0 ),
        .Q(txbuf10[14]),
        .R(1'b0));
  FDRE \txbuf10_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[15]),
        .Q(txbuf10[15]),
        .R(1'b0));
  FDRE \txbuf10_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[8]),
        .Q(txbuf10[1]),
        .R(1'b0));
  FDRE \txbuf10_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[2]_i_1_n_0 ),
        .Q(txbuf10[2]),
        .R(1'b0));
  FDRE \txbuf10_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[9]),
        .Q(txbuf10[3]),
        .R(1'b0));
  FDRE \txbuf10_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[4]_i_1_n_0 ),
        .Q(txbuf10[4]),
        .R(1'b0));
  FDRE \txbuf10_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[10]),
        .Q(txbuf10[5]),
        .R(1'b0));
  FDRE \txbuf10_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[6]_i_1_n_0 ),
        .Q(txbuf10[6]),
        .R(1'b0));
  FDRE \txbuf10_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[11]),
        .Q(txbuf10[7]),
        .R(1'b0));
  FDRE \txbuf10_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf10[8]_i_1_n_0 ),
        .Q(txbuf10[8]),
        .R(1'b0));
  FDRE \txbuf10_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[12]),
        .Q(txbuf10[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[0]),
        .I2(txload2_ff),
        .I3(txbuf11b[15]),
        .O(\txbuf10b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[10]),
        .I2(txload2_ff),
        .I3(txbuf10b[9]),
        .O(\txbuf10b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[11]),
        .I2(txload2_ff),
        .I3(txbuf10b[10]),
        .O(\txbuf10b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[12]),
        .I2(txload2_ff),
        .I3(txbuf10b[11]),
        .O(\txbuf10b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[13]),
        .I2(txload2_ff),
        .I3(txbuf10b[12]),
        .O(\txbuf10b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[14]),
        .I2(txload2_ff),
        .I3(txbuf10b[13]),
        .O(\txbuf10b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[15]),
        .I2(txload2_ff),
        .I3(txbuf10b[14]),
        .O(\txbuf10b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[1]),
        .I2(txload2_ff),
        .I3(txbuf10b[0]),
        .O(\txbuf10b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[2]),
        .I2(txload2_ff),
        .I3(txbuf10b[1]),
        .O(\txbuf10b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[3]),
        .I2(txload2_ff),
        .I3(txbuf10b[2]),
        .O(\txbuf10b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[4]),
        .I2(txload2_ff),
        .I3(txbuf10b[3]),
        .O(\txbuf10b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[5]),
        .I2(txload2_ff),
        .I3(txbuf10b[4]),
        .O(\txbuf10b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[6]),
        .I2(txload2_ff),
        .I3(txbuf10b[5]),
        .O(\txbuf10b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[7]),
        .I2(txload2_ff),
        .I3(txbuf10b[6]),
        .O(\txbuf10b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[8]),
        .I2(txload2_ff),
        .I3(txbuf10b[7]),
        .O(\txbuf10b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[9]),
        .I2(txload2_ff),
        .I3(txbuf10b[8]),
        .O(\txbuf10b[9]_i_1__0_n_0 ));
  FDRE \txbuf10b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[0]_i_1__0_n_0 ),
        .Q(txbuf10b[0]),
        .R(1'b0));
  FDRE \txbuf10b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[10]_i_1__0_n_0 ),
        .Q(txbuf10b[10]),
        .R(1'b0));
  FDRE \txbuf10b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[11]_i_1__0_n_0 ),
        .Q(txbuf10b[11]),
        .R(1'b0));
  FDRE \txbuf10b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[12]_i_1__0_n_0 ),
        .Q(txbuf10b[12]),
        .R(1'b0));
  FDRE \txbuf10b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[13]_i_1__0_n_0 ),
        .Q(txbuf10b[13]),
        .R(1'b0));
  FDRE \txbuf10b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[14]_i_1__0_n_0 ),
        .Q(txbuf10b[14]),
        .R(1'b0));
  FDRE \txbuf10b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[15]_i_1__0_n_0 ),
        .Q(txbuf10b[15]),
        .R(1'b0));
  FDRE \txbuf10b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[1]_i_1__0_n_0 ),
        .Q(txbuf10b[1]),
        .R(1'b0));
  FDRE \txbuf10b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[2]_i_1__0_n_0 ),
        .Q(txbuf10b[2]),
        .R(1'b0));
  FDRE \txbuf10b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[3]_i_1__0_n_0 ),
        .Q(txbuf10b[3]),
        .R(1'b0));
  FDRE \txbuf10b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[4]_i_1__0_n_0 ),
        .Q(txbuf10b[4]),
        .R(1'b0));
  FDRE \txbuf10b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[5]_i_1__0_n_0 ),
        .Q(txbuf10b[5]),
        .R(1'b0));
  FDRE \txbuf10b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[6]_i_1__0_n_0 ),
        .Q(txbuf10b[6]),
        .R(1'b0));
  FDRE \txbuf10b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[7]_i_1__0_n_0 ),
        .Q(txbuf10b[7]),
        .R(1'b0));
  FDRE \txbuf10b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[8]_i_1__0_n_0 ),
        .Q(txbuf10b[8]),
        .R(1'b0));
  FDRE \txbuf10b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf10b[9]_i_1__0_n_0 ),
        .Q(txbuf10b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[0]_i_1 
       (.I0(txd3[0]),
        .O(\txbuf11[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[10]_i_1 
       (.I0(txd3[5]),
        .O(\txbuf11[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[12]_i_1 
       (.I0(txd3[6]),
        .O(\txbuf11[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[14]_i_1 
       (.I0(txd3[7]),
        .O(\txbuf11[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[2]_i_1 
       (.I0(txd3[1]),
        .O(\txbuf11[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[4]_i_1 
       (.I0(txd3[2]),
        .O(\txbuf11[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[6]_i_1 
       (.I0(txd3[3]),
        .O(\txbuf11[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[8]_i_1 
       (.I0(txd3[4]),
        .O(\txbuf11[8]_i_1_n_0 ));
  FDRE \txbuf11_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[0]_i_1_n_0 ),
        .Q(txbuf11[0]),
        .R(1'b0));
  FDRE \txbuf11_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[10]_i_1_n_0 ),
        .Q(txbuf11[10]),
        .R(1'b0));
  FDRE \txbuf11_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[5]),
        .Q(txbuf11[11]),
        .R(1'b0));
  FDRE \txbuf11_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[12]_i_1_n_0 ),
        .Q(txbuf11[12]),
        .R(1'b0));
  FDRE \txbuf11_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[6]),
        .Q(txbuf11[13]),
        .R(1'b0));
  FDRE \txbuf11_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[14]_i_1_n_0 ),
        .Q(txbuf11[14]),
        .R(1'b0));
  FDRE \txbuf11_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[7]),
        .Q(txbuf11[15]),
        .R(1'b0));
  FDRE \txbuf11_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[0]),
        .Q(txbuf11[1]),
        .R(1'b0));
  FDRE \txbuf11_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[2]_i_1_n_0 ),
        .Q(txbuf11[2]),
        .R(1'b0));
  FDRE \txbuf11_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[1]),
        .Q(txbuf11[3]),
        .R(1'b0));
  FDRE \txbuf11_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[4]_i_1_n_0 ),
        .Q(txbuf11[4]),
        .R(1'b0));
  FDRE \txbuf11_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[2]),
        .Q(txbuf11[5]),
        .R(1'b0));
  FDRE \txbuf11_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[6]_i_1_n_0 ),
        .Q(txbuf11[6]),
        .R(1'b0));
  FDRE \txbuf11_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[3]),
        .Q(txbuf11[7]),
        .R(1'b0));
  FDRE \txbuf11_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf11[8]_i_1_n_0 ),
        .Q(txbuf11[8]),
        .R(1'b0));
  FDRE \txbuf11_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd3[4]),
        .Q(txbuf11[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[0]),
        .I2(txload2_ff),
        .I3(txbuf12b[15]),
        .O(\txbuf11b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[10]),
        .I2(txload2_ff),
        .I3(txbuf11b[9]),
        .O(\txbuf11b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[11]),
        .I2(txload2_ff),
        .I3(txbuf11b[10]),
        .O(\txbuf11b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[12]),
        .I2(txload2_ff),
        .I3(txbuf11b[11]),
        .O(\txbuf11b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[13]),
        .I2(txload2_ff),
        .I3(txbuf11b[12]),
        .O(\txbuf11b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[14]),
        .I2(txload2_ff),
        .I3(txbuf11b[13]),
        .O(\txbuf11b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[15]),
        .I2(txload2_ff),
        .I3(txbuf11b[14]),
        .O(\txbuf11b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[1]),
        .I2(txload2_ff),
        .I3(txbuf11b[0]),
        .O(\txbuf11b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[2]),
        .I2(txload2_ff),
        .I3(txbuf11b[1]),
        .O(\txbuf11b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[3]),
        .I2(txload2_ff),
        .I3(txbuf11b[2]),
        .O(\txbuf11b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[4]),
        .I2(txload2_ff),
        .I3(txbuf11b[3]),
        .O(\txbuf11b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[5]),
        .I2(txload2_ff),
        .I3(txbuf11b[4]),
        .O(\txbuf11b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[6]),
        .I2(txload2_ff),
        .I3(txbuf11b[5]),
        .O(\txbuf11b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[7]),
        .I2(txload2_ff),
        .I3(txbuf11b[6]),
        .O(\txbuf11b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[8]),
        .I2(txload2_ff),
        .I3(txbuf11b[7]),
        .O(\txbuf11b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[9]),
        .I2(txload2_ff),
        .I3(txbuf11b[8]),
        .O(\txbuf11b[9]_i_1__0_n_0 ));
  FDRE \txbuf11b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[0]_i_1__0_n_0 ),
        .Q(txbuf11b[0]),
        .R(1'b0));
  FDRE \txbuf11b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[10]_i_1__0_n_0 ),
        .Q(txbuf11b[10]),
        .R(1'b0));
  FDRE \txbuf11b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[11]_i_1__0_n_0 ),
        .Q(txbuf11b[11]),
        .R(1'b0));
  FDRE \txbuf11b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[12]_i_1__0_n_0 ),
        .Q(txbuf11b[12]),
        .R(1'b0));
  FDRE \txbuf11b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[13]_i_1__0_n_0 ),
        .Q(txbuf11b[13]),
        .R(1'b0));
  FDRE \txbuf11b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[14]_i_1__0_n_0 ),
        .Q(txbuf11b[14]),
        .R(1'b0));
  FDRE \txbuf11b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[15]_i_1__0_n_0 ),
        .Q(txbuf11b[15]),
        .R(1'b0));
  FDRE \txbuf11b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[1]_i_1__0_n_0 ),
        .Q(txbuf11b[1]),
        .R(1'b0));
  FDRE \txbuf11b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[2]_i_1__0_n_0 ),
        .Q(txbuf11b[2]),
        .R(1'b0));
  FDRE \txbuf11b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[3]_i_1__0_n_0 ),
        .Q(txbuf11b[3]),
        .R(1'b0));
  FDRE \txbuf11b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[4]_i_1__0_n_0 ),
        .Q(txbuf11b[4]),
        .R(1'b0));
  FDRE \txbuf11b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[5]_i_1__0_n_0 ),
        .Q(txbuf11b[5]),
        .R(1'b0));
  FDRE \txbuf11b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[6]_i_1__0_n_0 ),
        .Q(txbuf11b[6]),
        .R(1'b0));
  FDRE \txbuf11b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[7]_i_1__0_n_0 ),
        .Q(txbuf11b[7]),
        .R(1'b0));
  FDRE \txbuf11b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[8]_i_1__0_n_0 ),
        .Q(txbuf11b[8]),
        .R(1'b0));
  FDRE \txbuf11b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf11b[9]_i_1__0_n_0 ),
        .Q(txbuf11b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[0]_i_1__0 
       (.I0(txd4_reg[8]),
        .O(\txbuf12[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[10]_i_1__0 
       (.I0(txd4_reg[13]),
        .O(\txbuf12[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[12]_i_1__0 
       (.I0(txd4_reg[14]),
        .O(\txbuf12[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[14]_i_1__0 
       (.I0(txd4_reg[15]),
        .O(\txbuf12[14]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[2]_i_1__0 
       (.I0(txd4_reg[9]),
        .O(\txbuf12[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[4]_i_1__0 
       (.I0(txd4_reg[10]),
        .O(\txbuf12[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[6]_i_1__0 
       (.I0(txd4_reg[11]),
        .O(\txbuf12[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[8]_i_1__0 
       (.I0(txd4_reg[12]),
        .O(\txbuf12[8]_i_1__0_n_0 ));
  FDRE \txbuf12_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[0]_i_1__0_n_0 ),
        .Q(txbuf12[0]),
        .R(1'b0));
  FDRE \txbuf12_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[10]_i_1__0_n_0 ),
        .Q(txbuf12[10]),
        .R(1'b0));
  FDRE \txbuf12_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[13]),
        .Q(txbuf12[11]),
        .R(1'b0));
  FDRE \txbuf12_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[12]_i_1__0_n_0 ),
        .Q(txbuf12[12]),
        .R(1'b0));
  FDRE \txbuf12_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[14]),
        .Q(txbuf12[13]),
        .R(1'b0));
  FDRE \txbuf12_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[14]_i_1__0_n_0 ),
        .Q(txbuf12[14]),
        .R(1'b0));
  FDRE \txbuf12_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[15]),
        .Q(txbuf12[15]),
        .R(1'b0));
  FDRE \txbuf12_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[8]),
        .Q(txbuf12[1]),
        .R(1'b0));
  FDRE \txbuf12_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[2]_i_1__0_n_0 ),
        .Q(txbuf12[2]),
        .R(1'b0));
  FDRE \txbuf12_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[9]),
        .Q(txbuf12[3]),
        .R(1'b0));
  FDRE \txbuf12_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[4]_i_1__0_n_0 ),
        .Q(txbuf12[4]),
        .R(1'b0));
  FDRE \txbuf12_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[10]),
        .Q(txbuf12[5]),
        .R(1'b0));
  FDRE \txbuf12_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[6]_i_1__0_n_0 ),
        .Q(txbuf12[6]),
        .R(1'b0));
  FDRE \txbuf12_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[11]),
        .Q(txbuf12[7]),
        .R(1'b0));
  FDRE \txbuf12_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf12[8]_i_1__0_n_0 ),
        .Q(txbuf12[8]),
        .R(1'b0));
  FDRE \txbuf12_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[12]),
        .Q(txbuf12[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[0]),
        .I2(txload2_ff),
        .I3(\txbuf13b_reg_n_0_[15] ),
        .O(\txbuf12b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[10]),
        .I2(txload2_ff),
        .I3(txbuf12b[9]),
        .O(\txbuf12b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[11]),
        .I2(txload2_ff),
        .I3(txbuf12b[10]),
        .O(\txbuf12b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[12]),
        .I2(txload2_ff),
        .I3(txbuf12b[11]),
        .O(\txbuf12b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[13]),
        .I2(txload2_ff),
        .I3(txbuf12b[12]),
        .O(\txbuf12b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[14]),
        .I2(txload2_ff),
        .I3(txbuf12b[13]),
        .O(\txbuf12b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[15]),
        .I2(txload2_ff),
        .I3(txbuf12b[14]),
        .O(\txbuf12b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[1]),
        .I2(txload2_ff),
        .I3(txbuf12b[0]),
        .O(\txbuf12b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[2]),
        .I2(txload2_ff),
        .I3(txbuf12b[1]),
        .O(\txbuf12b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[3]),
        .I2(txload2_ff),
        .I3(txbuf12b[2]),
        .O(\txbuf12b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[4]),
        .I2(txload2_ff),
        .I3(txbuf12b[3]),
        .O(\txbuf12b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[5]),
        .I2(txload2_ff),
        .I3(txbuf12b[4]),
        .O(\txbuf12b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[6]),
        .I2(txload2_ff),
        .I3(txbuf12b[5]),
        .O(\txbuf12b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[7]),
        .I2(txload2_ff),
        .I3(txbuf12b[6]),
        .O(\txbuf12b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[8]),
        .I2(txload2_ff),
        .I3(txbuf12b[7]),
        .O(\txbuf12b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[9]),
        .I2(txload2_ff),
        .I3(txbuf12b[8]),
        .O(\txbuf12b[9]_i_1__0_n_0 ));
  FDRE \txbuf12b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[0]_i_1__0_n_0 ),
        .Q(txbuf12b[0]),
        .R(1'b0));
  FDRE \txbuf12b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[10]_i_1__0_n_0 ),
        .Q(txbuf12b[10]),
        .R(1'b0));
  FDRE \txbuf12b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[11]_i_1__0_n_0 ),
        .Q(txbuf12b[11]),
        .R(1'b0));
  FDRE \txbuf12b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[12]_i_1__0_n_0 ),
        .Q(txbuf12b[12]),
        .R(1'b0));
  FDRE \txbuf12b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[13]_i_1__0_n_0 ),
        .Q(txbuf12b[13]),
        .R(1'b0));
  FDRE \txbuf12b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[14]_i_1__0_n_0 ),
        .Q(txbuf12b[14]),
        .R(1'b0));
  FDRE \txbuf12b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[15]_i_1__0_n_0 ),
        .Q(txbuf12b[15]),
        .R(1'b0));
  FDRE \txbuf12b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[1]_i_1__0_n_0 ),
        .Q(txbuf12b[1]),
        .R(1'b0));
  FDRE \txbuf12b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[2]_i_1__0_n_0 ),
        .Q(txbuf12b[2]),
        .R(1'b0));
  FDRE \txbuf12b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[3]_i_1__0_n_0 ),
        .Q(txbuf12b[3]),
        .R(1'b0));
  FDRE \txbuf12b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[4]_i_1__0_n_0 ),
        .Q(txbuf12b[4]),
        .R(1'b0));
  FDRE \txbuf12b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[5]_i_1__0_n_0 ),
        .Q(txbuf12b[5]),
        .R(1'b0));
  FDRE \txbuf12b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[6]_i_1__0_n_0 ),
        .Q(txbuf12b[6]),
        .R(1'b0));
  FDRE \txbuf12b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[7]_i_1__0_n_0 ),
        .Q(txbuf12b[7]),
        .R(1'b0));
  FDRE \txbuf12b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[8]_i_1__0_n_0 ),
        .Q(txbuf12b[8]),
        .R(1'b0));
  FDRE \txbuf12b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf12b[9]_i_1__0_n_0 ),
        .Q(txbuf12b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[0]_i_1__0 
       (.I0(txd4_reg[0]),
        .O(\txbuf13[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[10]_i_1__0 
       (.I0(txd4_reg[5]),
        .O(\txbuf13[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[12]_i_1__0 
       (.I0(txd4_reg[6]),
        .O(\txbuf13[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[14]_i_1__0 
       (.I0(txd4_reg[7]),
        .O(\txbuf13[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \txbuf13[15]_i_1__0 
       (.I0(txload_cnt_reg[3]),
        .I1(txload_cnt_reg[0]),
        .I2(txload_f_reg_inv_n_0),
        .I3(txload_cnt_reg[2]),
        .I4(txload_cnt_reg[1]),
        .I5(\txbuf13[15]_i_2__0_n_0 ),
        .O(\txbuf13[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \txbuf13[15]_i_2__0 
       (.I0(txload_cnt_reg[4]),
        .I1(txload_cnt_reg[5]),
        .I2(sel),
        .I3(txload_cnt_reg[6]),
        .O(\txbuf13[15]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[2]_i_1__0 
       (.I0(txd4_reg[1]),
        .O(\txbuf13[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[4]_i_1__0 
       (.I0(txd4_reg[2]),
        .O(\txbuf13[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[6]_i_1__0 
       (.I0(txd4_reg[3]),
        .O(\txbuf13[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[8]_i_1__0 
       (.I0(txd4_reg[4]),
        .O(\txbuf13[8]_i_1__0_n_0 ));
  FDRE \txbuf13_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[0]_i_1__0_n_0 ),
        .Q(txbuf13[0]),
        .R(1'b0));
  FDRE \txbuf13_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[10]_i_1__0_n_0 ),
        .Q(txbuf13[10]),
        .R(1'b0));
  FDRE \txbuf13_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[5]),
        .Q(txbuf13[11]),
        .R(1'b0));
  FDRE \txbuf13_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[12]_i_1__0_n_0 ),
        .Q(txbuf13[12]),
        .R(1'b0));
  FDRE \txbuf13_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[6]),
        .Q(txbuf13[13]),
        .R(1'b0));
  FDRE \txbuf13_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[14]_i_1__0_n_0 ),
        .Q(txbuf13[14]),
        .R(1'b0));
  FDRE \txbuf13_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[7]),
        .Q(txbuf13[15]),
        .R(1'b0));
  FDRE \txbuf13_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[0]),
        .Q(txbuf13[1]),
        .R(1'b0));
  FDRE \txbuf13_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[2]_i_1__0_n_0 ),
        .Q(txbuf13[2]),
        .R(1'b0));
  FDRE \txbuf13_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[1]),
        .Q(txbuf13[3]),
        .R(1'b0));
  FDRE \txbuf13_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[4]_i_1__0_n_0 ),
        .Q(txbuf13[4]),
        .R(1'b0));
  FDRE \txbuf13_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[2]),
        .Q(txbuf13[5]),
        .R(1'b0));
  FDRE \txbuf13_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[6]_i_1__0_n_0 ),
        .Q(txbuf13[6]),
        .R(1'b0));
  FDRE \txbuf13_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[3]),
        .Q(txbuf13[7]),
        .R(1'b0));
  FDRE \txbuf13_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf13[8]_i_1__0_n_0 ),
        .Q(txbuf13[8]),
        .R(1'b0));
  FDRE \txbuf13_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd4_reg[4]),
        .Q(txbuf13[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h48ED)) 
    \txbuf13b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[0]),
        .I2(txload2_ff),
        .I3(p_0_in[1]),
        .O(\txbuf13b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[10]),
        .I2(txload2_ff),
        .I3(p_0_in[10]),
        .O(\txbuf13b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[11]),
        .I2(txload2_ff),
        .I3(p_0_in[11]),
        .O(\txbuf13b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[12]),
        .I2(txload2_ff),
        .I3(p_0_in[12]),
        .O(\txbuf13b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[13]),
        .I2(txload2_ff),
        .I3(p_0_in[13]),
        .O(\txbuf13b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[14]),
        .I2(txload2_ff),
        .I3(p_0_in[14]),
        .O(\txbuf13b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[15]),
        .I2(txload2_ff),
        .I3(p_0_in[15]),
        .O(\txbuf13b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[1]),
        .I2(txload2_ff),
        .I3(p_0_in[1]),
        .O(\txbuf13b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[2]),
        .I2(txload2_ff),
        .I3(p_0_in[2]),
        .O(\txbuf13b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[3]),
        .I2(txload2_ff),
        .I3(p_0_in[3]),
        .O(\txbuf13b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[4]),
        .I2(txload2_ff),
        .I3(p_0_in[4]),
        .O(\txbuf13b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[5]),
        .I2(txload2_ff),
        .I3(p_0_in[5]),
        .O(\txbuf13b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[6]),
        .I2(txload2_ff),
        .I3(p_0_in[6]),
        .O(\txbuf13b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[7]),
        .I2(txload2_ff),
        .I3(p_0_in[7]),
        .O(\txbuf13b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[8]),
        .I2(txload2_ff),
        .I3(p_0_in[8]),
        .O(\txbuf13b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[9]),
        .I2(txload2_ff),
        .I3(p_0_in[9]),
        .O(\txbuf13b[9]_i_1__0_n_0 ));
  FDRE \txbuf13b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[0]_i_1__0_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \txbuf13b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[10]_i_1__0_n_0 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \txbuf13b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[11]_i_1__0_n_0 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \txbuf13b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[12]_i_1__0_n_0 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE \txbuf13b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[13]_i_1__0_n_0 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \txbuf13b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[14]_i_1__0_n_0 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \txbuf13b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[15]_i_1__0_n_0 ),
        .Q(\txbuf13b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \txbuf13b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[1]_i_1__0_n_0 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \txbuf13b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[2]_i_1__0_n_0 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \txbuf13b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[3]_i_1__0_n_0 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \txbuf13b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[4]_i_1__0_n_0 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \txbuf13b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[5]_i_1__0_n_0 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \txbuf13b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[6]_i_1__0_n_0 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \txbuf13b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[7]_i_1__0_n_0 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE \txbuf13b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[8]_i_1__0_n_0 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE \txbuf13b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf13b[9]_i_1__0_n_0 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf4b[15]),
        .O(\txbuf3b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[9]),
        .O(\txbuf3b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[10]),
        .I2(txload2_ff),
        .O(\txbuf3b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[11]),
        .O(\txbuf3b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[12]),
        .I2(txload2_ff),
        .O(\txbuf3b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[13]),
        .O(\txbuf3b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[14]),
        .I2(txload2_ff),
        .O(\txbuf3b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[0]),
        .I2(txload2_ff),
        .O(\txbuf3b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[1]),
        .O(\txbuf3b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[2]),
        .O(\txbuf3b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[3]),
        .O(\txbuf3b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[4]),
        .I2(txload2_ff),
        .O(\txbuf3b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[5]),
        .I2(txload2_ff),
        .O(\txbuf3b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[6]),
        .I2(txload2_ff),
        .O(\txbuf3b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[7]),
        .O(\txbuf3b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[8]),
        .I2(txload2_ff),
        .O(\txbuf3b[9]_i_1__0_n_0 ));
  FDRE \txbuf3b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[0]_i_1__0_n_0 ),
        .Q(txbuf3b[0]),
        .R(1'b0));
  FDRE \txbuf3b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[10]_i_1__0_n_0 ),
        .Q(txbuf3b[10]),
        .R(1'b0));
  FDRE \txbuf3b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[11]_i_1__0_n_0 ),
        .Q(txbuf3b[11]),
        .R(1'b0));
  FDRE \txbuf3b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[12]_i_1__0_n_0 ),
        .Q(txbuf3b[12]),
        .R(1'b0));
  FDRE \txbuf3b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[13]_i_1__0_n_0 ),
        .Q(txbuf3b[13]),
        .R(1'b0));
  FDRE \txbuf3b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[14]_i_1__0_n_0 ),
        .Q(txbuf3b[14]),
        .R(1'b0));
  FDRE \txbuf3b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[15]_i_1__0_n_0 ),
        .Q(txbuf3b[15]),
        .R(1'b0));
  FDRE \txbuf3b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[1]_i_1__0_n_0 ),
        .Q(txbuf3b[1]),
        .R(1'b0));
  FDRE \txbuf3b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[2]_i_1__0_n_0 ),
        .Q(txbuf3b[2]),
        .R(1'b0));
  FDRE \txbuf3b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[3]_i_1__0_n_0 ),
        .Q(txbuf3b[3]),
        .R(1'b0));
  FDRE \txbuf3b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[4]_i_1__0_n_0 ),
        .Q(txbuf3b[4]),
        .R(1'b0));
  FDRE \txbuf3b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[5]_i_1__0_n_0 ),
        .Q(txbuf3b[5]),
        .R(1'b0));
  FDRE \txbuf3b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[6]_i_1__0_n_0 ),
        .Q(txbuf3b[6]),
        .R(1'b0));
  FDRE \txbuf3b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[7]_i_1__0_n_0 ),
        .Q(txbuf3b[7]),
        .R(1'b0));
  FDRE \txbuf3b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[8]_i_1__0_n_0 ),
        .Q(txbuf3b[8]),
        .R(1'b0));
  FDRE \txbuf3b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf3b[9]_i_1__0_n_0 ),
        .Q(txbuf3b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[0]_i_1__0 
       (.I0(txd0[8]),
        .O(p_7_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[10]_i_1__0 
       (.I0(txd0[13]),
        .O(p_7_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[12]_i_1__0 
       (.I0(txd0[14]),
        .O(p_7_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[14]_i_1__0 
       (.I0(txd0[15]),
        .O(p_7_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[2]_i_1__0 
       (.I0(txd0[9]),
        .O(p_7_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[4]_i_1__0 
       (.I0(txd0[10]),
        .O(p_7_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[6]_i_1__0 
       (.I0(txd0[11]),
        .O(p_7_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[8]_i_1__0 
       (.I0(txd0[12]),
        .O(p_7_out[8]));
  FDRE \txbuf4_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[0]),
        .Q(txbuf4[0]),
        .R(1'b0));
  FDRE \txbuf4_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[10]),
        .Q(txbuf4[10]),
        .R(1'b0));
  FDRE \txbuf4_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[13]),
        .Q(txbuf4[11]),
        .R(1'b0));
  FDRE \txbuf4_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[12]),
        .Q(txbuf4[12]),
        .R(1'b0));
  FDRE \txbuf4_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[14]),
        .Q(txbuf4[13]),
        .R(1'b0));
  FDRE \txbuf4_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[14]),
        .Q(txbuf4[14]),
        .R(1'b0));
  FDRE \txbuf4_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[15]),
        .Q(txbuf4[15]),
        .R(1'b0));
  FDRE \txbuf4_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[8]),
        .Q(txbuf4[1]),
        .R(1'b0));
  FDRE \txbuf4_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[2]),
        .Q(txbuf4[2]),
        .R(1'b0));
  FDRE \txbuf4_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[9]),
        .Q(txbuf4[3]),
        .R(1'b0));
  FDRE \txbuf4_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[4]),
        .Q(txbuf4[4]),
        .R(1'b0));
  FDRE \txbuf4_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[10]),
        .Q(txbuf4[5]),
        .R(1'b0));
  FDRE \txbuf4_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[6]),
        .Q(txbuf4[6]),
        .R(1'b0));
  FDRE \txbuf4_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[11]),
        .Q(txbuf4[7]),
        .R(1'b0));
  FDRE \txbuf4_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(p_7_out[8]),
        .Q(txbuf4[8]),
        .R(1'b0));
  FDRE \txbuf4_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[12]),
        .Q(txbuf4[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[0]),
        .I2(txload2_ff),
        .I3(txbuf5b[15]),
        .O(\txbuf4b[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[10]),
        .I2(txload2_ff),
        .I3(txbuf4b[9]),
        .O(\txbuf4b[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[11]),
        .I2(txload2_ff),
        .I3(txbuf4b[10]),
        .O(\txbuf4b[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[12]),
        .I2(txload2_ff),
        .I3(txbuf4b[11]),
        .O(\txbuf4b[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[13]),
        .I2(txload2_ff),
        .I3(txbuf4b[12]),
        .O(\txbuf4b[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[14]),
        .I2(txload2_ff),
        .I3(txbuf4b[13]),
        .O(\txbuf4b[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[15]),
        .I2(txload2_ff),
        .I3(txbuf4b[14]),
        .O(\txbuf4b[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[1]),
        .I2(txload2_ff),
        .I3(txbuf4b[0]),
        .O(\txbuf4b[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[2]),
        .I2(txload2_ff),
        .I3(txbuf4b[1]),
        .O(\txbuf4b[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[3]),
        .I2(txload2_ff),
        .I3(txbuf4b[2]),
        .O(\txbuf4b[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[4]),
        .I2(txload2_ff),
        .I3(txbuf4b[3]),
        .O(\txbuf4b[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[5]),
        .I2(txload2_ff),
        .I3(txbuf4b[4]),
        .O(\txbuf4b[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[6]),
        .I2(txload2_ff),
        .I3(txbuf4b[5]),
        .O(\txbuf4b[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[7]),
        .I2(txload2_ff),
        .I3(txbuf4b[6]),
        .O(\txbuf4b[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[8]),
        .I2(txload2_ff),
        .I3(txbuf4b[7]),
        .O(\txbuf4b[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[9]),
        .I2(txload2_ff),
        .I3(txbuf4b[8]),
        .O(\txbuf4b[9]_i_1__0_n_0 ));
  FDRE \txbuf4b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[0]_i_1__0_n_0 ),
        .Q(txbuf4b[0]),
        .R(1'b0));
  FDRE \txbuf4b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[10]_i_1__0_n_0 ),
        .Q(txbuf4b[10]),
        .R(1'b0));
  FDRE \txbuf4b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[11]_i_1__0_n_0 ),
        .Q(txbuf4b[11]),
        .R(1'b0));
  FDRE \txbuf4b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[12]_i_1__0_n_0 ),
        .Q(txbuf4b[12]),
        .R(1'b0));
  FDRE \txbuf4b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[13]_i_1__0_n_0 ),
        .Q(txbuf4b[13]),
        .R(1'b0));
  FDRE \txbuf4b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[14]_i_1__0_n_0 ),
        .Q(txbuf4b[14]),
        .R(1'b0));
  FDRE \txbuf4b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[15]_i_1__0_n_0 ),
        .Q(txbuf4b[15]),
        .R(1'b0));
  FDRE \txbuf4b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[1]_i_1__0_n_0 ),
        .Q(txbuf4b[1]),
        .R(1'b0));
  FDRE \txbuf4b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[2]_i_1__0_n_0 ),
        .Q(txbuf4b[2]),
        .R(1'b0));
  FDRE \txbuf4b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[3]_i_1__0_n_0 ),
        .Q(txbuf4b[3]),
        .R(1'b0));
  FDRE \txbuf4b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[4]_i_1__0_n_0 ),
        .Q(txbuf4b[4]),
        .R(1'b0));
  FDRE \txbuf4b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[5]_i_1__0_n_0 ),
        .Q(txbuf4b[5]),
        .R(1'b0));
  FDRE \txbuf4b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[6]_i_1__0_n_0 ),
        .Q(txbuf4b[6]),
        .R(1'b0));
  FDRE \txbuf4b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[7]_i_1__0_n_0 ),
        .Q(txbuf4b[7]),
        .R(1'b0));
  FDRE \txbuf4b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[8]_i_1__0_n_0 ),
        .Q(txbuf4b[8]),
        .R(1'b0));
  FDRE \txbuf4b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf4b[9]_i_1__0_n_0 ),
        .Q(txbuf4b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[0]_i_1__0 
       (.I0(txd0[0]),
        .O(\txbuf5[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[10]_i_1__0 
       (.I0(txd0[5]),
        .O(\txbuf5[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[12]_i_1__0 
       (.I0(txd0[6]),
        .O(\txbuf5[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[14]_i_1__0 
       (.I0(txd0[7]),
        .O(\txbuf5[14]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[2]_i_1__0 
       (.I0(txd0[1]),
        .O(\txbuf5[2]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[4]_i_1__0 
       (.I0(txd0[2]),
        .O(\txbuf5[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[6]_i_1__0 
       (.I0(txd0[3]),
        .O(\txbuf5[6]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[8]_i_1__0 
       (.I0(txd0[4]),
        .O(\txbuf5[8]_i_1__0_n_0 ));
  FDRE \txbuf5_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[0]_i_1__0_n_0 ),
        .Q(txbuf5[0]),
        .R(1'b0));
  FDRE \txbuf5_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[10]_i_1__0_n_0 ),
        .Q(txbuf5[10]),
        .R(1'b0));
  FDRE \txbuf5_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[5]),
        .Q(txbuf5[11]),
        .R(1'b0));
  FDRE \txbuf5_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[12]_i_1__0_n_0 ),
        .Q(txbuf5[12]),
        .R(1'b0));
  FDRE \txbuf5_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[6]),
        .Q(txbuf5[13]),
        .R(1'b0));
  FDRE \txbuf5_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[14]_i_1__0_n_0 ),
        .Q(txbuf5[14]),
        .R(1'b0));
  FDRE \txbuf5_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[7]),
        .Q(txbuf5[15]),
        .R(1'b0));
  FDRE \txbuf5_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[0]),
        .Q(txbuf5[1]),
        .R(1'b0));
  FDRE \txbuf5_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[2]_i_1__0_n_0 ),
        .Q(txbuf5[2]),
        .R(1'b0));
  FDRE \txbuf5_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[1]),
        .Q(txbuf5[3]),
        .R(1'b0));
  FDRE \txbuf5_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[4]_i_1__0_n_0 ),
        .Q(txbuf5[4]),
        .R(1'b0));
  FDRE \txbuf5_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[2]),
        .Q(txbuf5[5]),
        .R(1'b0));
  FDRE \txbuf5_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[6]_i_1__0_n_0 ),
        .Q(txbuf5[6]),
        .R(1'b0));
  FDRE \txbuf5_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[3]),
        .Q(txbuf5[7]),
        .R(1'b0));
  FDRE \txbuf5_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf5[8]_i_1__0_n_0 ),
        .Q(txbuf5[8]),
        .R(1'b0));
  FDRE \txbuf5_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(txd0[4]),
        .Q(txbuf5[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[0]),
        .I2(txload2_ff),
        .I3(txbuf6b[15]),
        .O(\txbuf5b[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[10]),
        .I2(txload2_ff),
        .I3(txbuf5b[9]),
        .O(\txbuf5b[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[11]),
        .I2(txload2_ff),
        .I3(txbuf5b[10]),
        .O(\txbuf5b[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[12]),
        .I2(txload2_ff),
        .I3(txbuf5b[11]),
        .O(\txbuf5b[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[13]),
        .I2(txload2_ff),
        .I3(txbuf5b[12]),
        .O(\txbuf5b[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[14]),
        .I2(txload2_ff),
        .I3(txbuf5b[13]),
        .O(\txbuf5b[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[15]),
        .I2(txload2_ff),
        .I3(txbuf5b[14]),
        .O(\txbuf5b[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[1]),
        .I2(txload2_ff),
        .I3(txbuf5b[0]),
        .O(\txbuf5b[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[2]),
        .I2(txload2_ff),
        .I3(txbuf5b[1]),
        .O(\txbuf5b[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[3]),
        .I2(txload2_ff),
        .I3(txbuf5b[2]),
        .O(\txbuf5b[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[4]),
        .I2(txload2_ff),
        .I3(txbuf5b[3]),
        .O(\txbuf5b[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[5]),
        .I2(txload2_ff),
        .I3(txbuf5b[4]),
        .O(\txbuf5b[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[6]),
        .I2(txload2_ff),
        .I3(txbuf5b[5]),
        .O(\txbuf5b[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[7]),
        .I2(txload2_ff),
        .I3(txbuf5b[6]),
        .O(\txbuf5b[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[8]),
        .I2(txload2_ff),
        .I3(txbuf5b[7]),
        .O(\txbuf5b[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[9]),
        .I2(txload2_ff),
        .I3(txbuf5b[8]),
        .O(\txbuf5b[9]_i_1__0_n_0 ));
  FDRE \txbuf5b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[0]_i_1__0_n_0 ),
        .Q(txbuf5b[0]),
        .R(1'b0));
  FDRE \txbuf5b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[10]_i_1__0_n_0 ),
        .Q(txbuf5b[10]),
        .R(1'b0));
  FDRE \txbuf5b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[11]_i_1__0_n_0 ),
        .Q(txbuf5b[11]),
        .R(1'b0));
  FDRE \txbuf5b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[12]_i_1__0_n_0 ),
        .Q(txbuf5b[12]),
        .R(1'b0));
  FDRE \txbuf5b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[13]_i_1__0_n_0 ),
        .Q(txbuf5b[13]),
        .R(1'b0));
  FDRE \txbuf5b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[14]_i_1__0_n_0 ),
        .Q(txbuf5b[14]),
        .R(1'b0));
  FDRE \txbuf5b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[15]_i_1__0_n_0 ),
        .Q(txbuf5b[15]),
        .R(1'b0));
  FDRE \txbuf5b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[1]_i_1__0_n_0 ),
        .Q(txbuf5b[1]),
        .R(1'b0));
  FDRE \txbuf5b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[2]_i_1__0_n_0 ),
        .Q(txbuf5b[2]),
        .R(1'b0));
  FDRE \txbuf5b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[3]_i_1__0_n_0 ),
        .Q(txbuf5b[3]),
        .R(1'b0));
  FDRE \txbuf5b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[4]_i_1__0_n_0 ),
        .Q(txbuf5b[4]),
        .R(1'b0));
  FDRE \txbuf5b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[5]_i_1__0_n_0 ),
        .Q(txbuf5b[5]),
        .R(1'b0));
  FDRE \txbuf5b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[6]_i_1__0_n_0 ),
        .Q(txbuf5b[6]),
        .R(1'b0));
  FDRE \txbuf5b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[7]_i_1__0_n_0 ),
        .Q(txbuf5b[7]),
        .R(1'b0));
  FDRE \txbuf5b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[8]_i_1__0_n_0 ),
        .Q(txbuf5b[8]),
        .R(1'b0));
  FDRE \txbuf5b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf5b[9]_i_1__0_n_0 ),
        .Q(txbuf5b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[15]),
        .O(\txbuf6b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[9]),
        .O(\txbuf6b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[10]),
        .I2(txload2_ff),
        .O(\txbuf6b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[11]),
        .O(\txbuf6b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[12]),
        .I2(txload2_ff),
        .O(\txbuf6b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[13]),
        .O(\txbuf6b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[14]),
        .I2(txload2_ff),
        .O(\txbuf6b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[0]),
        .I2(txload2_ff),
        .O(\txbuf6b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[1]),
        .O(\txbuf6b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[2]),
        .I2(txload2_ff),
        .O(\txbuf6b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[3]),
        .O(\txbuf6b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[4]),
        .I2(txload2_ff),
        .O(\txbuf6b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[5]),
        .O(\txbuf6b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[6]),
        .I2(txload2_ff),
        .O(\txbuf6b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf6b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf6b[7]),
        .O(\txbuf6b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf6b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6b[8]),
        .I2(txload2_ff),
        .O(\txbuf6b[9]_i_1__0_n_0 ));
  FDRE \txbuf6b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[0]_i_1__0_n_0 ),
        .Q(txbuf6b[0]),
        .R(1'b0));
  FDRE \txbuf6b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[10]_i_1__0_n_0 ),
        .Q(txbuf6b[10]),
        .R(1'b0));
  FDRE \txbuf6b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[11]_i_1__0_n_0 ),
        .Q(txbuf6b[11]),
        .R(1'b0));
  FDRE \txbuf6b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[12]_i_1__0_n_0 ),
        .Q(txbuf6b[12]),
        .R(1'b0));
  FDRE \txbuf6b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[13]_i_1__0_n_0 ),
        .Q(txbuf6b[13]),
        .R(1'b0));
  FDRE \txbuf6b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[14]_i_1__0_n_0 ),
        .Q(txbuf6b[14]),
        .R(1'b0));
  FDRE \txbuf6b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[15]_i_1__0_n_0 ),
        .Q(txbuf6b[15]),
        .R(1'b0));
  FDRE \txbuf6b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[1]_i_1__0_n_0 ),
        .Q(txbuf6b[1]),
        .R(1'b0));
  FDRE \txbuf6b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[2]_i_1__0_n_0 ),
        .Q(txbuf6b[2]),
        .R(1'b0));
  FDRE \txbuf6b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[3]_i_1__0_n_0 ),
        .Q(txbuf6b[3]),
        .R(1'b0));
  FDRE \txbuf6b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[4]_i_1__0_n_0 ),
        .Q(txbuf6b[4]),
        .R(1'b0));
  FDRE \txbuf6b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[5]_i_1__0_n_0 ),
        .Q(txbuf6b[5]),
        .R(1'b0));
  FDRE \txbuf6b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[6]_i_1__0_n_0 ),
        .Q(txbuf6b[6]),
        .R(1'b0));
  FDRE \txbuf6b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[7]_i_1__0_n_0 ),
        .Q(txbuf6b[7]),
        .R(1'b0));
  FDRE \txbuf6b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[8]_i_1__0_n_0 ),
        .Q(txbuf6b[8]),
        .R(1'b0));
  FDRE \txbuf6b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf6b[9]_i_1__0_n_0 ),
        .Q(txbuf6b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[15]),
        .O(\txbuf7b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[9]),
        .O(\txbuf7b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[10]),
        .I2(txload2_ff),
        .O(\txbuf7b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[11]),
        .O(\txbuf7b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[12]),
        .I2(txload2_ff),
        .O(\txbuf7b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[13]),
        .O(\txbuf7b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[14]),
        .I2(txload2_ff),
        .O(\txbuf7b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[0]),
        .I2(txload2_ff),
        .O(\txbuf7b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[1]),
        .O(\txbuf7b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[2]),
        .I2(txload2_ff),
        .O(\txbuf7b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[3]),
        .O(\txbuf7b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[4]),
        .I2(txload2_ff),
        .O(\txbuf7b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[5]),
        .O(\txbuf7b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[6]),
        .I2(txload2_ff),
        .O(\txbuf7b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf7b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf7b[7]),
        .O(\txbuf7b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf7b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7b[8]),
        .I2(txload2_ff),
        .O(\txbuf7b[9]_i_1__0_n_0 ));
  FDRE \txbuf7b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[0]_i_1__0_n_0 ),
        .Q(txbuf7b[0]),
        .R(1'b0));
  FDRE \txbuf7b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[10]_i_1__0_n_0 ),
        .Q(txbuf7b[10]),
        .R(1'b0));
  FDRE \txbuf7b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[11]_i_1__0_n_0 ),
        .Q(txbuf7b[11]),
        .R(1'b0));
  FDRE \txbuf7b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[12]_i_1__0_n_0 ),
        .Q(txbuf7b[12]),
        .R(1'b0));
  FDRE \txbuf7b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[13]_i_1__0_n_0 ),
        .Q(txbuf7b[13]),
        .R(1'b0));
  FDRE \txbuf7b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[14]_i_1__0_n_0 ),
        .Q(txbuf7b[14]),
        .R(1'b0));
  FDRE \txbuf7b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[15]_i_1__0_n_0 ),
        .Q(txbuf7b[15]),
        .R(1'b0));
  FDRE \txbuf7b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[1]_i_1__0_n_0 ),
        .Q(txbuf7b[1]),
        .R(1'b0));
  FDRE \txbuf7b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[2]_i_1__0_n_0 ),
        .Q(txbuf7b[2]),
        .R(1'b0));
  FDRE \txbuf7b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[3]_i_1__0_n_0 ),
        .Q(txbuf7b[3]),
        .R(1'b0));
  FDRE \txbuf7b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[4]_i_1__0_n_0 ),
        .Q(txbuf7b[4]),
        .R(1'b0));
  FDRE \txbuf7b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[5]_i_1__0_n_0 ),
        .Q(txbuf7b[5]),
        .R(1'b0));
  FDRE \txbuf7b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[6]_i_1__0_n_0 ),
        .Q(txbuf7b[6]),
        .R(1'b0));
  FDRE \txbuf7b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[7]_i_1__0_n_0 ),
        .Q(txbuf7b[7]),
        .R(1'b0));
  FDRE \txbuf7b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[8]_i_1__0_n_0 ),
        .Q(txbuf7b[8]),
        .R(1'b0));
  FDRE \txbuf7b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf7b[9]_i_1__0_n_0 ),
        .Q(txbuf7b[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf9b[15]),
        .O(\txbuf8b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[9]),
        .O(\txbuf8b[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[10]),
        .I2(txload2_ff),
        .O(\txbuf8b[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[11]),
        .O(\txbuf8b[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[12]),
        .I2(txload2_ff),
        .O(\txbuf8b[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[13]),
        .O(\txbuf8b[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[14]),
        .I2(txload2_ff),
        .O(\txbuf8b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[0]),
        .I2(txload2_ff),
        .O(\txbuf8b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[1]),
        .O(\txbuf8b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[2]),
        .I2(txload2_ff),
        .O(\txbuf8b[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[3]),
        .O(\txbuf8b[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[4]),
        .I2(txload2_ff),
        .O(\txbuf8b[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[5]),
        .O(\txbuf8b[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[6]),
        .I2(txload2_ff),
        .O(\txbuf8b[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf8b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf8b[7]),
        .O(\txbuf8b[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf8b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8b[8]),
        .I2(txload2_ff),
        .O(\txbuf8b[9]_i_1__0_n_0 ));
  FDRE \txbuf8b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[0]_i_1__0_n_0 ),
        .Q(txbuf8b[0]),
        .R(1'b0));
  FDRE \txbuf8b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[10]_i_1__0_n_0 ),
        .Q(txbuf8b[10]),
        .R(1'b0));
  FDRE \txbuf8b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[11]_i_1__0_n_0 ),
        .Q(txbuf8b[11]),
        .R(1'b0));
  FDRE \txbuf8b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[12]_i_1__0_n_0 ),
        .Q(txbuf8b[12]),
        .R(1'b0));
  FDRE \txbuf8b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[13]_i_1__0_n_0 ),
        .Q(txbuf8b[13]),
        .R(1'b0));
  FDRE \txbuf8b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[14]_i_1__0_n_0 ),
        .Q(txbuf8b[14]),
        .R(1'b0));
  FDRE \txbuf8b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[15]_i_1__0_n_0 ),
        .Q(txbuf8b[15]),
        .R(1'b0));
  FDRE \txbuf8b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[1]_i_1__0_n_0 ),
        .Q(txbuf8b[1]),
        .R(1'b0));
  FDRE \txbuf8b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[2]_i_1__0_n_0 ),
        .Q(txbuf8b[2]),
        .R(1'b0));
  FDRE \txbuf8b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[3]_i_1__0_n_0 ),
        .Q(txbuf8b[3]),
        .R(1'b0));
  FDRE \txbuf8b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[4]_i_1__0_n_0 ),
        .Q(txbuf8b[4]),
        .R(1'b0));
  FDRE \txbuf8b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[5]_i_1__0_n_0 ),
        .Q(txbuf8b[5]),
        .R(1'b0));
  FDRE \txbuf8b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[6]_i_1__0_n_0 ),
        .Q(txbuf8b[6]),
        .R(1'b0));
  FDRE \txbuf8b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[7]_i_1__0_n_0 ),
        .Q(txbuf8b[7]),
        .R(1'b0));
  FDRE \txbuf8b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[8]_i_1__0_n_0 ),
        .Q(txbuf8b[8]),
        .R(1'b0));
  FDRE \txbuf8b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf8b[9]_i_1__0_n_0 ),
        .Q(txbuf8b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[0]_i_1 
       (.I0(\txd2_reg_n_0_[0] ),
        .O(\txbuf9[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[10]_i_1 
       (.I0(\txd2_reg_n_0_[5] ),
        .O(\txbuf9[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[12]_i_1 
       (.I0(\txd2_reg_n_0_[6] ),
        .O(\txbuf9[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[14]_i_1 
       (.I0(\txd2_reg_n_0_[7] ),
        .O(\txbuf9[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[2]_i_1 
       (.I0(\txd2_reg_n_0_[1] ),
        .O(\txbuf9[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[4]_i_1 
       (.I0(\txd2_reg_n_0_[2] ),
        .O(\txbuf9[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[6]_i_1 
       (.I0(\txd2_reg_n_0_[3] ),
        .O(\txbuf9[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[8]_i_1 
       (.I0(\txd2_reg_n_0_[4] ),
        .O(\txbuf9[8]_i_1_n_0 ));
  FDRE \txbuf9_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[0]_i_1_n_0 ),
        .Q(txbuf9[0]),
        .R(1'b0));
  FDRE \txbuf9_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[10]_i_1_n_0 ),
        .Q(txbuf9[10]),
        .R(1'b0));
  FDRE \txbuf9_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[5] ),
        .Q(txbuf9[11]),
        .R(1'b0));
  FDRE \txbuf9_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[12]_i_1_n_0 ),
        .Q(txbuf9[12]),
        .R(1'b0));
  FDRE \txbuf9_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[6] ),
        .Q(txbuf9[13]),
        .R(1'b0));
  FDRE \txbuf9_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[14]_i_1_n_0 ),
        .Q(txbuf9[14]),
        .R(1'b0));
  FDRE \txbuf9_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[7] ),
        .Q(txbuf9[15]),
        .R(1'b0));
  FDRE \txbuf9_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[0] ),
        .Q(txbuf9[1]),
        .R(1'b0));
  FDRE \txbuf9_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[2]_i_1_n_0 ),
        .Q(txbuf9[2]),
        .R(1'b0));
  FDRE \txbuf9_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[1] ),
        .Q(txbuf9[3]),
        .R(1'b0));
  FDRE \txbuf9_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[4]_i_1_n_0 ),
        .Q(txbuf9[4]),
        .R(1'b0));
  FDRE \txbuf9_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[2] ),
        .Q(txbuf9[5]),
        .R(1'b0));
  FDRE \txbuf9_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[6]_i_1_n_0 ),
        .Q(txbuf9[6]),
        .R(1'b0));
  FDRE \txbuf9_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[3] ),
        .Q(txbuf9[7]),
        .R(1'b0));
  FDRE \txbuf9_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txbuf9[8]_i_1_n_0 ),
        .Q(txbuf9[8]),
        .R(1'b0));
  FDRE \txbuf9_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1__0_n_0 ),
        .D(\txd2_reg_n_0_[4] ),
        .Q(txbuf9[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[0]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[0]),
        .I2(txload2_ff),
        .I3(txbuf10b[15]),
        .O(\txbuf9b[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[10]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[10]),
        .I2(txload2_ff),
        .I3(txbuf9b[9]),
        .O(\txbuf9b[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[11]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[11]),
        .I2(txload2_ff),
        .I3(txbuf9b[10]),
        .O(\txbuf9b[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[12]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[12]),
        .I2(txload2_ff),
        .I3(txbuf9b[11]),
        .O(\txbuf9b[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[13]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[13]),
        .I2(txload2_ff),
        .I3(txbuf9b[12]),
        .O(\txbuf9b[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[14]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[14]),
        .I2(txload2_ff),
        .I3(txbuf9b[13]),
        .O(\txbuf9b[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[15]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[15]),
        .I2(txload2_ff),
        .I3(txbuf9b[14]),
        .O(\txbuf9b[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[1]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[1]),
        .I2(txload2_ff),
        .I3(txbuf9b[0]),
        .O(\txbuf9b[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[2]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[2]),
        .I2(txload2_ff),
        .I3(txbuf9b[1]),
        .O(\txbuf9b[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[3]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[3]),
        .I2(txload2_ff),
        .I3(txbuf9b[2]),
        .O(\txbuf9b[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[4]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[4]),
        .I2(txload2_ff),
        .I3(txbuf9b[3]),
        .O(\txbuf9b[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[5]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[5]),
        .I2(txload2_ff),
        .I3(txbuf9b[4]),
        .O(\txbuf9b[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[6]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[6]),
        .I2(txload2_ff),
        .I3(txbuf9b[5]),
        .O(\txbuf9b[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[7]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[7]),
        .I2(txload2_ff),
        .I3(txbuf9b[6]),
        .O(\txbuf9b[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[8]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[8]),
        .I2(txload2_ff),
        .I3(txbuf9b[7]),
        .O(\txbuf9b[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[9]_i_1__0 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[9]),
        .I2(txload2_ff),
        .I3(txbuf9b[8]),
        .O(\txbuf9b[9]_i_1__0_n_0 ));
  FDRE \txbuf9b_reg[0] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[0]_i_1__0_n_0 ),
        .Q(txbuf9b[0]),
        .R(1'b0));
  FDRE \txbuf9b_reg[10] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[10]_i_1__0_n_0 ),
        .Q(txbuf9b[10]),
        .R(1'b0));
  FDRE \txbuf9b_reg[11] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[11]_i_1__0_n_0 ),
        .Q(txbuf9b[11]),
        .R(1'b0));
  FDRE \txbuf9b_reg[12] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[12]_i_1__0_n_0 ),
        .Q(txbuf9b[12]),
        .R(1'b0));
  FDRE \txbuf9b_reg[13] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[13]_i_1__0_n_0 ),
        .Q(txbuf9b[13]),
        .R(1'b0));
  FDRE \txbuf9b_reg[14] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[14]_i_1__0_n_0 ),
        .Q(txbuf9b[14]),
        .R(1'b0));
  FDRE \txbuf9b_reg[15] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[15]_i_1__0_n_0 ),
        .Q(txbuf9b[15]),
        .R(1'b0));
  FDRE \txbuf9b_reg[1] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[1]_i_1__0_n_0 ),
        .Q(txbuf9b[1]),
        .R(1'b0));
  FDRE \txbuf9b_reg[2] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[2]_i_1__0_n_0 ),
        .Q(txbuf9b[2]),
        .R(1'b0));
  FDRE \txbuf9b_reg[3] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[3]_i_1__0_n_0 ),
        .Q(txbuf9b[3]),
        .R(1'b0));
  FDRE \txbuf9b_reg[4] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[4]_i_1__0_n_0 ),
        .Q(txbuf9b[4]),
        .R(1'b0));
  FDRE \txbuf9b_reg[5] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[5]_i_1__0_n_0 ),
        .Q(txbuf9b[5]),
        .R(1'b0));
  FDRE \txbuf9b_reg[6] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[6]_i_1__0_n_0 ),
        .Q(txbuf9b[6]),
        .R(1'b0));
  FDRE \txbuf9b_reg[7] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[7]_i_1__0_n_0 ),
        .Q(txbuf9b[7]),
        .R(1'b0));
  FDRE \txbuf9b_reg[8] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[8]_i_1__0_n_0 ),
        .Q(txbuf9b[8]),
        .R(1'b0));
  FDRE \txbuf9b_reg[9] 
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(\txbuf9b[9]_i_1__0_n_0 ),
        .Q(txbuf9b[9]),
        .R(1'b0));
  FDRE \txd0_reg[0] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[0]),
        .Q(txd0[0]),
        .R(1'b0));
  FDRE \txd0_reg[10] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[2]),
        .Q(txd0[10]),
        .R(1'b0));
  FDRE \txd0_reg[11] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[3]),
        .Q(txd0[11]),
        .R(1'b0));
  FDRE \txd0_reg[12] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[4]),
        .Q(txd0[12]),
        .R(1'b0));
  FDRE \txd0_reg[13] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[5]),
        .Q(txd0[13]),
        .R(1'b0));
  FDRE \txd0_reg[14] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[6]),
        .Q(txd0[14]),
        .R(1'b0));
  FDRE \txd0_reg[15] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[7]),
        .Q(txd0[15]),
        .R(1'b0));
  FDRE \txd0_reg[1] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[1]),
        .Q(txd0[1]),
        .R(1'b0));
  FDRE \txd0_reg[2] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[2]),
        .Q(txd0[2]),
        .R(1'b0));
  FDRE \txd0_reg[3] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[3]),
        .Q(txd0[3]),
        .R(1'b0));
  FDRE \txd0_reg[4] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[4]),
        .Q(txd0[4]),
        .R(1'b0));
  FDRE \txd0_reg[5] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[5]),
        .Q(txd0[5]),
        .R(1'b0));
  FDRE \txd0_reg[6] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[6]),
        .Q(txd0[6]),
        .R(1'b0));
  FDRE \txd0_reg[7] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(syncTxShiftTime_reg[7]),
        .Q(txd0[7]),
        .R(1'b0));
  FDRE \txd0_reg[8] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[0]),
        .Q(txd0[8]),
        .R(1'b0));
  FDRE \txd0_reg[9] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(Q[1]),
        .Q(txd0[9]),
        .R(1'b0));
  FDRE \txd2_reg[0] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[0]),
        .Q(\txd2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \txd2_reg[1] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[1]),
        .Q(\txd2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \txd2_reg[2] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[2]),
        .Q(\txd2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \txd2_reg[3] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[3]),
        .Q(\txd2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \txd2_reg[4] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[4]),
        .Q(\txd2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \txd2_reg[5] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[5]),
        .Q(\txd2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \txd2_reg[6] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[6]),
        .Q(\txd2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \txd2_reg[7] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(hostS1TxData2[7]),
        .Q(\txd2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \txd3_reg[0] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[0]),
        .Q(txd3[0]),
        .R(1'b0));
  FDRE \txd3_reg[10] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[10]),
        .Q(txd3[10]),
        .R(1'b0));
  FDRE \txd3_reg[11] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[11]),
        .Q(txd3[11]),
        .R(1'b0));
  FDRE \txd3_reg[12] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[12]),
        .Q(txd3[12]),
        .R(1'b0));
  FDRE \txd3_reg[13] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[13]),
        .Q(txd3[13]),
        .R(1'b0));
  FDRE \txd3_reg[14] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[14]),
        .Q(txd3[14]),
        .R(1'b0));
  FDRE \txd3_reg[15] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[15]),
        .Q(txd3[15]),
        .R(1'b0));
  FDRE \txd3_reg[1] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[1]),
        .Q(txd3[1]),
        .R(1'b0));
  FDRE \txd3_reg[2] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[2]),
        .Q(txd3[2]),
        .R(1'b0));
  FDRE \txd3_reg[3] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[3]),
        .Q(txd3[3]),
        .R(1'b0));
  FDRE \txd3_reg[4] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[4]),
        .Q(txd3[4]),
        .R(1'b0));
  FDRE \txd3_reg[5] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[5]),
        .Q(txd3[5]),
        .R(1'b0));
  FDRE \txd3_reg[6] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[6]),
        .Q(txd3[6]),
        .R(1'b0));
  FDRE \txd3_reg[7] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[7]),
        .Q(txd3[7]),
        .R(1'b0));
  FDRE \txd3_reg[8] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[8]),
        .Q(txd3[8]),
        .R(1'b0));
  FDRE \txd3_reg[9] 
       (.C(clk160m),
        .CE(txload_f_reg_inv_n_0),
        .D(D[9]),
        .Q(txd3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABE)) 
    \txd4[0]_i_1 
       (.I0(txload_f_reg_inv_n_0),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[0]),
        .I4(txload_cnt_reg[3]),
        .I5(\txbuf13[15]_i_2__0_n_0 ),
        .O(txd40));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_10__0 
       (.I0(hostS1TxData2[0]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[0]),
        .I3(D[0]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[0]),
        .O(\txd4[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \txd4[0]_i_11__0 
       (.I0(\txbuf13[15]_i_2__0_n_0 ),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[0]),
        .I4(txload_cnt_reg[3]),
        .I5(txload_f_reg_inv_n_0),
        .O(\txd4[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_3__0 
       (.I0(txd0[3]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_4__0 
       (.I0(txd0[2]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_5__0 
       (.I0(txd0[1]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[0]_i_6__0 
       (.I0(txd0[0]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_7__0 
       (.I0(hostS1TxData2[3]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[3]),
        .I3(D[3]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[3]),
        .O(\txd4[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_8__0 
       (.I0(hostS1TxData2[2]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[2]),
        .I3(D[2]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[2]),
        .O(\txd4[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[0]_i_9__0 
       (.I0(hostS1TxData2[1]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[1]),
        .I3(D[1]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[1]),
        .O(\txd4[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[12]_i_2__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[14]),
        .O(in[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[12]_i_3__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[13]),
        .O(in[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[12]_i_4__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_5__0 
       (.I0(txd0[15]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[15]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[15]),
        .O(\txd4[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_6__0 
       (.I0(txd0[14]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[14]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[14]),
        .O(\txd4[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_7__0 
       (.I0(txd0[13]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[13]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[13]),
        .O(\txd4[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[12]_i_8__0 
       (.I0(txd0[12]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[12]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[12]),
        .O(\txd4[12]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_2__0 
       (.I0(txd0[7]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_3__0 
       (.I0(txd0[6]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_4__0 
       (.I0(txd0[5]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \txd4[4]_i_5__0 
       (.I0(txd0[4]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txload_f_reg_inv_n_0),
        .I3(hostS1TxData2[4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_6__0 
       (.I0(hostS1TxData2[7]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[7]),
        .I3(D[7]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[7]),
        .O(\txd4[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_7__0 
       (.I0(hostS1TxData2[6]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[6]),
        .I3(D[6]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[6]),
        .O(\txd4[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_8__0 
       (.I0(hostS1TxData2[5]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[5]),
        .I3(D[5]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[5]),
        .O(\txd4[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h15EA3F3F15EAC0C0)) 
    \txd4[4]_i_9__0 
       (.I0(hostS1TxData2[4]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(txd0[4]),
        .I3(D[4]),
        .I4(txload_f_reg_inv_n_0),
        .I5(txd4_reg[4]),
        .O(\txd4[4]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_2__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[11]),
        .O(in[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_3__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[10]),
        .O(in[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_4__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[9]),
        .O(in[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \txd4[8]_i_5__0 
       (.I0(\txd4[0]_i_11__0_n_0 ),
        .I1(txd0[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_6__0 
       (.I0(txd0[11]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[11]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[11]),
        .O(\txd4[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_7__0 
       (.I0(txd0[10]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[10]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[10]),
        .O(\txd4[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_8__0 
       (.I0(txd0[9]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[9]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[9]),
        .O(\txd4[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h78777888)) 
    \txd4[8]_i_9__0 
       (.I0(txd0[8]),
        .I1(\txd4[0]_i_11__0_n_0 ),
        .I2(D[8]),
        .I3(txload_f_reg_inv_n_0),
        .I4(txd4_reg[8]),
        .O(\txd4[8]_i_9__0_n_0 ));
  FDRE \txd4_reg[0] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__0_n_7 ),
        .Q(txd4_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\txd4_reg[0]_i_2__0_n_0 ,\txd4_reg[0]_i_2__0_n_1 ,\txd4_reg[0]_i_2__0_n_2 ,\txd4_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\txd4_reg[0]_i_2__0_n_4 ,\txd4_reg[0]_i_2__0_n_5 ,\txd4_reg[0]_i_2__0_n_6 ,\txd4_reg[0]_i_2__0_n_7 }),
        .S({\txd4[0]_i_7__0_n_0 ,\txd4[0]_i_8__0_n_0 ,\txd4[0]_i_9__0_n_0 ,\txd4[0]_i_10__0_n_0 }));
  FDRE \txd4_reg[10] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__0_n_5 ),
        .Q(txd4_reg[10]),
        .R(1'b0));
  FDRE \txd4_reg[11] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__0_n_4 ),
        .Q(txd4_reg[11]),
        .R(1'b0));
  FDRE \txd4_reg[12] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__0_n_7 ),
        .Q(txd4_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[12]_i_1__0 
       (.CI(\txd4_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_txd4_reg[12]_i_1__0_CO_UNCONNECTED [3],\txd4_reg[12]_i_1__0_n_1 ,\txd4_reg[12]_i_1__0_n_2 ,\txd4_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[14:12]}),
        .O({\txd4_reg[12]_i_1__0_n_4 ,\txd4_reg[12]_i_1__0_n_5 ,\txd4_reg[12]_i_1__0_n_6 ,\txd4_reg[12]_i_1__0_n_7 }),
        .S({\txd4[12]_i_5__0_n_0 ,\txd4[12]_i_6__0_n_0 ,\txd4[12]_i_7__0_n_0 ,\txd4[12]_i_8__0_n_0 }));
  FDRE \txd4_reg[13] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__0_n_6 ),
        .Q(txd4_reg[13]),
        .R(1'b0));
  FDRE \txd4_reg[14] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__0_n_5 ),
        .Q(txd4_reg[14]),
        .R(1'b0));
  FDRE \txd4_reg[15] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[12]_i_1__0_n_4 ),
        .Q(txd4_reg[15]),
        .R(1'b0));
  FDRE \txd4_reg[1] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__0_n_6 ),
        .Q(txd4_reg[1]),
        .R(1'b0));
  FDRE \txd4_reg[2] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__0_n_5 ),
        .Q(txd4_reg[2]),
        .R(1'b0));
  FDRE \txd4_reg[3] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[0]_i_2__0_n_4 ),
        .Q(txd4_reg[3]),
        .R(1'b0));
  FDRE \txd4_reg[4] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__0_n_7 ),
        .Q(txd4_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[4]_i_1__0 
       (.CI(\txd4_reg[0]_i_2__0_n_0 ),
        .CO({\txd4_reg[4]_i_1__0_n_0 ,\txd4_reg[4]_i_1__0_n_1 ,\txd4_reg[4]_i_1__0_n_2 ,\txd4_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\txd4_reg[4]_i_1__0_n_4 ,\txd4_reg[4]_i_1__0_n_5 ,\txd4_reg[4]_i_1__0_n_6 ,\txd4_reg[4]_i_1__0_n_7 }),
        .S({\txd4[4]_i_6__0_n_0 ,\txd4[4]_i_7__0_n_0 ,\txd4[4]_i_8__0_n_0 ,\txd4[4]_i_9__0_n_0 }));
  FDRE \txd4_reg[5] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__0_n_6 ),
        .Q(txd4_reg[5]),
        .R(1'b0));
  FDRE \txd4_reg[6] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__0_n_5 ),
        .Q(txd4_reg[6]),
        .R(1'b0));
  FDRE \txd4_reg[7] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[4]_i_1__0_n_4 ),
        .Q(txd4_reg[7]),
        .R(1'b0));
  FDRE \txd4_reg[8] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__0_n_7 ),
        .Q(txd4_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[8]_i_1__0 
       (.CI(\txd4_reg[4]_i_1__0_n_0 ),
        .CO({\txd4_reg[8]_i_1__0_n_0 ,\txd4_reg[8]_i_1__0_n_1 ,\txd4_reg[8]_i_1__0_n_2 ,\txd4_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\txd4_reg[8]_i_1__0_n_4 ,\txd4_reg[8]_i_1__0_n_5 ,\txd4_reg[8]_i_1__0_n_6 ,\txd4_reg[8]_i_1__0_n_7 }),
        .S({\txd4[8]_i_6__0_n_0 ,\txd4[8]_i_7__0_n_0 ,\txd4[8]_i_8__0_n_0 ,\txd4[8]_i_9__0_n_0 }));
  FDRE \txd4_reg[9] 
       (.C(clk160m),
        .CE(txd40),
        .D(\txd4_reg[8]_i_1__0_n_6 ),
        .Q(txd4_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    txload2_f_i_1__0
       (.I0(txload_cnt_reg[4]),
        .I1(txload_cnt_reg[5]),
        .I2(sel),
        .I3(txload_cnt_reg[6]),
        .I4(txload2_f_i_2__0_n_0),
        .I5(txload2_f_reg_n_0),
        .O(txload2_f_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    txload2_f_i_2__0
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[3]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[2]),
        .I4(txload_f_reg_inv_n_0),
        .O(txload2_f_i_2__0_n_0));
  FDRE txload2_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txload2_f_i_1__0_n_0),
        .Q(txload2_f_reg_n_0),
        .R(1'b0));
  FDRE txload2_ff_reg
       (.C(txBitClk_f_reg_n_0),
        .CE(1'b1),
        .D(txload2_f_reg_n_0),
        .Q(txload2_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \txload_cnt[0]_i_1__0 
       (.I0(txload_cnt_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txload_cnt[1]_i_1__0 
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txload_cnt[2]_i_1__0 
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \txload_cnt[3]_i_1__0 
       (.I0(txload_cnt_reg[1]),
        .I1(txload_cnt_reg[0]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txload_cnt[4]_i_1__0 
       (.I0(txload_cnt_reg[2]),
        .I1(txload_cnt_reg[0]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[3]),
        .I4(txload_cnt_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txload_cnt[5]_i_1__0 
       (.I0(txload_cnt_reg[3]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[0]),
        .I3(txload_cnt_reg[2]),
        .I4(txload_cnt_reg[4]),
        .I5(txload_cnt_reg[5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txload_cnt[6]_i_1__0 
       (.I0(\txload_cnt[6]_i_2__0_n_0 ),
        .I1(txload_cnt_reg[6]),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txload_cnt[6]_i_2__0 
       (.I0(txload_cnt_reg[5]),
        .I1(txload_cnt_reg[3]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[0]),
        .I4(txload_cnt_reg[2]),
        .I5(txload_cnt_reg[4]),
        .O(\txload_cnt[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \txload_cnt[7]_inv_i_1__0 
       (.I0(\txload_cnt[6]_i_2__0_n_0 ),
        .I1(txload_cnt_reg[6]),
        .O(p_0_in__3[7]));
  FDRE \txload_cnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[0]),
        .Q(txload_cnt_reg[0]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[1]),
        .Q(txload_cnt_reg[1]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[2]),
        .Q(txload_cnt_reg[2]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[3]),
        .Q(txload_cnt_reg[3]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[4] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[4]),
        .Q(txload_cnt_reg[4]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[5] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[5]),
        .Q(txload_cnt_reg[5]),
        .R(txload_f_reg_inv_n_0));
  FDRE \txload_cnt_reg[6] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[6]),
        .Q(txload_cnt_reg[6]),
        .R(txload_f_reg_inv_n_0));
  (* inverted = "yes" *) 
  FDSE \txload_cnt_reg[7]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__3[7]),
        .Q(sel),
        .S(txload_f_reg_inv_n_0));
  LUT6 #(
    .INIT(64'h08FBFFFF08FB08FB)) 
    txload_f_inv_i_1__0
       (.I0(txload_f_reg_inv_n_0),
        .I1(txload_f_inv_i_2__0_n_0),
        .I2(txload_f_inv_i_3_n_0),
        .I3(txSync4mClk),
        .I4(\syncTxShiftTime_reg[7]_0 ),
        .I5(preDataGate_f),
        .O(txload_f_inv_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    txload_f_inv_i_2__0
       (.I0(txSync4mClk),
        .I1(clk4mLCnt_reg[3]),
        .I2(clk4mLCnt_reg[4]),
        .I3(clk4mLCnt_reg[2]),
        .I4(clk4mLCnt_reg[1]),
        .I5(clk4mLCnt_reg[0]),
        .O(txload_f_inv_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    txload_f_inv_i_3
       (.I0(dataGateHTime_reg[3]),
        .I1(dataGateHTime_reg[4]),
        .I2(dataGateHTime_reg[2]),
        .I3(dataGateHTime_reg[1]),
        .I4(dataGateHTime_reg[0]),
        .I5(txBitClk_f7_out),
        .O(txload_f_inv_i_3_n_0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    txload_f_reg_inv
       (.C(clk160m),
        .CE(1'b1),
        .D(txload_f_inv_i_1__0_n_0),
        .Q(txload_f_reg_inv_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "TXPROC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXPROC_3
   (s1TxData_w,
    laCh,
    hostS1RxIn_f__0,
    hostS2RxIn_f__0,
    Q,
    \laCh[1] ,
    \laCh[1]_0 ,
    \laCh[1]_INST_0_i_1_0 ,
    \laCh[1]_INST_0_i_1_1 ,
    \laCh[1]_INST_0_i_1_2 ,
    fibRxA,
    hostS1RxIn_f_reg_i_1_0,
    rfInA,
    p_6_in,
    p_4_in,
    p_5_in);
  output s1TxData_w;
  output [0:0]laCh;
  output hostS1RxIn_f__0;
  output hostS2RxIn_f__0;
  input [3:0]Q;
  input \laCh[1] ;
  input \laCh[1]_0 ;
  input \laCh[1]_INST_0_i_1_0 ;
  input \laCh[1]_INST_0_i_1_1 ;
  input \laCh[1]_INST_0_i_1_2 ;
  input [1:0]fibRxA;
  input [5:0]hostS1RxIn_f_reg_i_1_0;
  input [1:0]rfInA;
  input p_6_in;
  input p_4_in;
  input p_5_in;

  wire [3:0]Q;
  wire [1:0]fibRxA;
  wire hostS1RxIn_f__0;
  wire [5:0]hostS1RxIn_f_reg_i_1_0;
  wire hostS1RxIn_f_reg_i_3_n_0;
  wire hostS2RxIn_f__0;
  wire [0:0]laCh;
  wire \laCh[1] ;
  wire \laCh[1]_0 ;
  wire \laCh[1]_INST_0_i_1_0 ;
  wire \laCh[1]_INST_0_i_1_1 ;
  wire \laCh[1]_INST_0_i_1_2 ;
  wire \laCh[1]_INST_0_i_1_n_0 ;
  wire \laCh[1]_INST_0_i_3_n_0 ;
  wire [1:0]p_0_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire [1:0]rfInA;
  wire s1TxData_w;
  wire \txbuf11b_reg[0]_srl32_n_1 ;
  wire \txbuf3b_reg[0]_srl32_n_1 ;
  wire \txbuf3b_reg[15]_srl15_n_0 ;
  wire \txbuf5b_reg[0]_srl32_n_0 ;
  wire \txbuf7b_reg[0]_srl32_n_1 ;
  wire \txbuf9b_reg[0]_srl32_n_1 ;
  wire \NLW_txbuf11b_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_txbuf3b_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_txbuf3b_reg[15]_srl15_Q31_UNCONNECTED ;
  wire \NLW_txbuf5b_reg[0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_txbuf7b_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_txbuf9b_reg[0]_srl32_Q_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFCAF0CA0)) 
    hostS1RxIn_f_reg_i_1
       (.I0(hostS1RxIn_f_reg_i_3_n_0),
        .I1(fibRxA[0]),
        .I2(hostS1RxIn_f_reg_i_1_0[1]),
        .I3(hostS1RxIn_f_reg_i_1_0[0]),
        .I4(rfInA[0]),
        .O(hostS1RxIn_f__0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    hostS1RxIn_f_reg_i_3
       (.I0(p_6_in),
        .I1(p_4_in),
        .I2(hostS1RxIn_f_reg_i_1_0[4]),
        .I3(p_5_in),
        .I4(hostS1RxIn_f_reg_i_1_0[5]),
        .I5(s1TxData_w),
        .O(hostS1RxIn_f_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFCAF0CA0)) 
    hostS2RxIn_f_reg_i_1
       (.I0(hostS1RxIn_f_reg_i_3_n_0),
        .I1(fibRxA[1]),
        .I2(hostS1RxIn_f_reg_i_1_0[3]),
        .I3(hostS1RxIn_f_reg_i_1_0[2]),
        .I4(rfInA[1]),
        .O(hostS2RxIn_f__0));
  MUXF8 \laCh[1]_INST_0 
       (.I0(\laCh[1]_INST_0_i_1_n_0 ),
        .I1(\laCh[1] ),
        .O(laCh),
        .S(Q[3]));
  MUXF7 \laCh[1]_INST_0_i_1 
       (.I0(\laCh[1]_INST_0_i_3_n_0 ),
        .I1(\laCh[1]_0 ),
        .O(\laCh[1]_INST_0_i_1_n_0 ),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[1]_INST_0_i_3 
       (.I0(\laCh[1]_INST_0_i_1_0 ),
        .I1(s1TxData_w),
        .I2(Q[1]),
        .I3(\laCh[1]_INST_0_i_1_1 ),
        .I4(Q[0]),
        .I5(\laCh[1]_INST_0_i_1_2 ),
        .O(\laCh[1]_INST_0_i_3_n_0 ));
  FDRE txData_f_reg
       (.C(1'b0),
        .CE(1'b1),
        .D(\txbuf3b_reg[15]_srl15_n_0 ),
        .Q(s1TxData_w),
        .R(1'b0));
  (* srl_bus_name = "\inst/s1TxProc/txbuf11b_reg " *) 
  (* srl_name = "\inst/s1TxProc/txbuf11b_reg[0]_srl32 " *) 
  SRLC32E \txbuf11b_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(1'b0),
        .D(p_0_in[1]),
        .Q(\NLW_txbuf11b_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\txbuf11b_reg[0]_srl32_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13b[0]_i_1__2 
       (.I0(p_0_in[1]),
        .O(p_0_in[0]));
  FDRE \txbuf13b_reg[0] 
       (.C(1'b0),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(p_0_in[1]),
        .R(1'b0));
  (* srl_bus_name = "\inst/s1TxProc/txbuf3b_reg " *) 
  (* srl_name = "\inst/s1TxProc/txbuf3b_reg[0]_srl32 " *) 
  SRLC32E \txbuf3b_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(1'b0),
        .D(\txbuf5b_reg[0]_srl32_n_0 ),
        .Q(\NLW_txbuf3b_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\txbuf3b_reg[0]_srl32_n_1 ));
  (* srl_bus_name = "\inst/s1TxProc/txbuf3b_reg " *) 
  (* srl_name = "\inst/s1TxProc/txbuf3b_reg[15]_srl15 " *) 
  SRLC32E \txbuf3b_reg[15]_srl15 
       (.A({1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(1'b0),
        .D(\txbuf3b_reg[0]_srl32_n_1 ),
        .Q(\txbuf3b_reg[15]_srl15_n_0 ),
        .Q31(\NLW_txbuf3b_reg[15]_srl15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/s1TxProc/txbuf5b_reg " *) 
  (* srl_name = "\inst/s1TxProc/txbuf5b_reg[0]_srl32 " *) 
  SRLC32E \txbuf5b_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(1'b0),
        .D(\txbuf7b_reg[0]_srl32_n_1 ),
        .Q(\txbuf5b_reg[0]_srl32_n_0 ),
        .Q31(\NLW_txbuf5b_reg[0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/s1TxProc/txbuf7b_reg " *) 
  (* srl_name = "\inst/s1TxProc/txbuf7b_reg[0]_srl32 " *) 
  SRLC32E \txbuf7b_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(1'b0),
        .D(\txbuf9b_reg[0]_srl32_n_1 ),
        .Q(\NLW_txbuf7b_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\txbuf7b_reg[0]_srl32_n_1 ));
  (* srl_bus_name = "\inst/s1TxProc/txbuf9b_reg " *) 
  (* srl_name = "\inst/s1TxProc/txbuf9b_reg[0]_srl32 " *) 
  SRLC32E \txbuf9b_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(1'b0),
        .D(\txbuf11b_reg[0]_srl32_n_1 ),
        .Q(\NLW_txbuf9b_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\txbuf9b_reg[0]_srl32_n_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXSYSDATA
   (laCh,
    txData_o,
    \bmem_reg[5][18] ,
    \bmem_reg[5][18]_0 ,
    \bmem_reg[5][18]_1 ,
    Q,
    \laCh[6] ,
    \laCh[6]_0 ,
    \laCh[6]_1 ,
    hostS1TxEnd_w,
    \laCh[2] ,
    inpChkA,
    aSndRx,
    \laCh[1] ,
    inpChk1,
    fibRxB1,
    laCh_0_sp_1,
    inpChk0,
    clk160m,
    preDataGate_f_reg_0,
    \txd0_reg[15]_0 ,
    \txd1_reg[15]_0 ,
    \txd3_reg[15]_0 ,
    \txd2_reg[15]_0 );
  output [0:0]laCh;
  output txData_o;
  output \bmem_reg[5][18] ;
  output \bmem_reg[5][18]_0 ;
  output \bmem_reg[5][18]_1 ;
  input [3:0]Q;
  input \laCh[6] ;
  input \laCh[6]_0 ;
  input \laCh[6]_1 ;
  input hostS1TxEnd_w;
  input \laCh[2] ;
  input [0:0]inpChkA;
  input aSndRx;
  input \laCh[1] ;
  input inpChk1;
  input fibRxB1;
  input laCh_0_sp_1;
  input inpChk0;
  input clk160m;
  input preDataGate_f_reg_0;
  input [15:0]\txd0_reg[15]_0 ;
  input [15:0]\txd1_reg[15]_0 ;
  input [15:0]\txd3_reg[15]_0 ;
  input [15:0]\txd2_reg[15]_0 ;

  wire [3:0]Q;
  wire aSndRx;
  wire \bmem_reg[5][18] ;
  wire \bmem_reg[5][18]_0 ;
  wire \bmem_reg[5][18]_1 ;
  wire clk160m;
  wire \clk4mHCnt[1]_i_1__1_n_0 ;
  wire \clk4mHCnt[4]_i_2_n_0 ;
  wire \clk4mHCnt[4]_i_3__0_n_0 ;
  wire [4:0]clk4mHCnt_reg;
  wire \clk4mLCnt[2]_i_1__1_n_0 ;
  wire \clk4mLCnt[3]_i_1__1_n_0 ;
  wire \clk4mLCnt[4]_i_1_n_0 ;
  wire [4:0]clk4mLCnt_reg;
  wire dataGateHTime;
  wire [4:0]dataGateHTime_reg;
  wire fibRxB1;
  wire hostS1TxEnd_w;
  wire [14:0]in;
  wire inpChk0;
  wire inpChk1;
  wire [0:0]inpChkA;
  wire [0:0]laCh;
  wire \laCh[0]_INST_0_i_5_n_0 ;
  wire \laCh[1] ;
  wire \laCh[1]_INST_0_i_5_n_0 ;
  wire \laCh[2] ;
  wire \laCh[2]_INST_0_i_5_n_0 ;
  wire \laCh[6] ;
  wire \laCh[6]_0 ;
  wire \laCh[6]_1 ;
  wire \laCh[6]_INST_0_i_1_n_0 ;
  wire laCh_0_sn_1;
  wire p_0_in;
  wire [15:1]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [7:0]p_0_in__4;
  wire p_1_in;
  wire [5:0]p_1_in__0;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire [14:0]p_7_out;
  wire [14:0]p_8_out;
  wire preDataGate_f;
  wire preDataGate_f_reg_0;
  wire sel;
  wire txBitClk_f6_out;
  wire txBitClk_f_i_1_n_0;
  wire txBitClk_f_i_2_n_0;
  wire txData_o;
  wire txSync4mClk;
  wire txSync4mClk_i_1_n_0;
  wire [5:0]txSync4mTimeCnt;
  wire \txSync4mTimeCnt[2]_i_1_n_0 ;
  wire \txSync4mTimeCnt[5]_i_1_n_0 ;
  wire txSysData1_clk_w;
  wire txSysData1_load_w;
  wire [15:0]txbuf10;
  wire \txbuf10[0]_i_1_n_0 ;
  wire \txbuf10[10]_i_1_n_0 ;
  wire \txbuf10[12]_i_1_n_0 ;
  wire \txbuf10[14]_i_1_n_0 ;
  wire \txbuf10[2]_i_1_n_0 ;
  wire \txbuf10[4]_i_1_n_0 ;
  wire \txbuf10[6]_i_1_n_0 ;
  wire \txbuf10[8]_i_1_n_0 ;
  wire [15:0]txbuf10b;
  wire \txbuf10b[0]_i_1_n_0 ;
  wire \txbuf10b[10]_i_1_n_0 ;
  wire \txbuf10b[11]_i_1_n_0 ;
  wire \txbuf10b[12]_i_1_n_0 ;
  wire \txbuf10b[13]_i_1_n_0 ;
  wire \txbuf10b[14]_i_1_n_0 ;
  wire \txbuf10b[15]_i_1_n_0 ;
  wire \txbuf10b[1]_i_1_n_0 ;
  wire \txbuf10b[2]_i_1_n_0 ;
  wire \txbuf10b[3]_i_1_n_0 ;
  wire \txbuf10b[4]_i_1_n_0 ;
  wire \txbuf10b[5]_i_1_n_0 ;
  wire \txbuf10b[6]_i_1_n_0 ;
  wire \txbuf10b[7]_i_1_n_0 ;
  wire \txbuf10b[8]_i_1_n_0 ;
  wire \txbuf10b[9]_i_1_n_0 ;
  wire [15:0]txbuf11;
  wire \txbuf11[0]_i_1_n_0 ;
  wire \txbuf11[10]_i_1_n_0 ;
  wire \txbuf11[12]_i_1_n_0 ;
  wire \txbuf11[14]_i_1_n_0 ;
  wire \txbuf11[2]_i_1_n_0 ;
  wire \txbuf11[4]_i_1_n_0 ;
  wire \txbuf11[6]_i_1_n_0 ;
  wire \txbuf11[8]_i_1_n_0 ;
  wire [15:0]txbuf11b;
  wire \txbuf11b[0]_i_1_n_0 ;
  wire \txbuf11b[10]_i_1_n_0 ;
  wire \txbuf11b[11]_i_1_n_0 ;
  wire \txbuf11b[12]_i_1_n_0 ;
  wire \txbuf11b[13]_i_1_n_0 ;
  wire \txbuf11b[14]_i_1_n_0 ;
  wire \txbuf11b[15]_i_1_n_0 ;
  wire \txbuf11b[1]_i_1_n_0 ;
  wire \txbuf11b[2]_i_1_n_0 ;
  wire \txbuf11b[3]_i_1_n_0 ;
  wire \txbuf11b[4]_i_1_n_0 ;
  wire \txbuf11b[5]_i_1_n_0 ;
  wire \txbuf11b[6]_i_1_n_0 ;
  wire \txbuf11b[7]_i_1_n_0 ;
  wire \txbuf11b[8]_i_1_n_0 ;
  wire \txbuf11b[9]_i_1_n_0 ;
  wire [15:0]txbuf12;
  wire \txbuf12[0]_i_1_n_0 ;
  wire \txbuf12[10]_i_1_n_0 ;
  wire \txbuf12[12]_i_1_n_0 ;
  wire \txbuf12[14]_i_1_n_0 ;
  wire \txbuf12[2]_i_1_n_0 ;
  wire \txbuf12[4]_i_1_n_0 ;
  wire \txbuf12[6]_i_1_n_0 ;
  wire \txbuf12[8]_i_1_n_0 ;
  wire [15:0]txbuf12b;
  wire \txbuf12b[0]_i_1_n_0 ;
  wire \txbuf12b[10]_i_1_n_0 ;
  wire \txbuf12b[11]_i_1_n_0 ;
  wire \txbuf12b[12]_i_1_n_0 ;
  wire \txbuf12b[13]_i_1_n_0 ;
  wire \txbuf12b[14]_i_1_n_0 ;
  wire \txbuf12b[15]_i_1_n_0 ;
  wire \txbuf12b[1]_i_1_n_0 ;
  wire \txbuf12b[2]_i_1_n_0 ;
  wire \txbuf12b[3]_i_1_n_0 ;
  wire \txbuf12b[4]_i_1_n_0 ;
  wire \txbuf12b[5]_i_1_n_0 ;
  wire \txbuf12b[6]_i_1_n_0 ;
  wire \txbuf12b[7]_i_1_n_0 ;
  wire \txbuf12b[8]_i_1_n_0 ;
  wire \txbuf12b[9]_i_1_n_0 ;
  wire [15:0]txbuf13;
  wire \txbuf13[0]_i_1_n_0 ;
  wire \txbuf13[10]_i_1_n_0 ;
  wire \txbuf13[12]_i_1_n_0 ;
  wire \txbuf13[14]_i_1_n_0 ;
  wire \txbuf13[15]_i_1_n_0 ;
  wire \txbuf13[15]_i_2_n_0 ;
  wire \txbuf13[2]_i_1_n_0 ;
  wire \txbuf13[4]_i_1_n_0 ;
  wire \txbuf13[6]_i_1_n_0 ;
  wire \txbuf13[8]_i_1_n_0 ;
  wire \txbuf13b[0]_i_1_n_0 ;
  wire \txbuf13b[10]_i_1_n_0 ;
  wire \txbuf13b[11]_i_1_n_0 ;
  wire \txbuf13b[12]_i_1_n_0 ;
  wire \txbuf13b[13]_i_1_n_0 ;
  wire \txbuf13b[14]_i_1_n_0 ;
  wire \txbuf13b[15]_i_1_n_0 ;
  wire \txbuf13b[1]_i_1_n_0 ;
  wire \txbuf13b[2]_i_1_n_0 ;
  wire \txbuf13b[3]_i_1_n_0 ;
  wire \txbuf13b[4]_i_1_n_0 ;
  wire \txbuf13b[5]_i_1_n_0 ;
  wire \txbuf13b[6]_i_1_n_0 ;
  wire \txbuf13b[7]_i_1_n_0 ;
  wire \txbuf13b[8]_i_1_n_0 ;
  wire \txbuf13b[9]_i_1_n_0 ;
  wire \txbuf13b_reg_n_0_[15] ;
  wire [15:0]txbuf3b;
  wire \txbuf3b[0]_i_1_n_0 ;
  wire \txbuf3b[10]_i_1_n_0 ;
  wire \txbuf3b[11]_i_1_n_0 ;
  wire \txbuf3b[12]_i_1_n_0 ;
  wire \txbuf3b[13]_i_1_n_0 ;
  wire \txbuf3b[14]_i_1_n_0 ;
  wire \txbuf3b[15]_i_1_n_0 ;
  wire \txbuf3b[1]_i_1_n_0 ;
  wire \txbuf3b[2]_i_1_n_0 ;
  wire \txbuf3b[3]_i_1_n_0 ;
  wire \txbuf3b[4]_i_1_n_0 ;
  wire \txbuf3b[5]_i_1_n_0 ;
  wire \txbuf3b[6]_i_1_n_0 ;
  wire \txbuf3b[7]_i_1_n_0 ;
  wire \txbuf3b[8]_i_1_n_0 ;
  wire \txbuf3b[9]_i_1_n_0 ;
  wire [15:0]txbuf4;
  wire [15:0]txbuf4b;
  wire \txbuf4b[0]_i_1_n_0 ;
  wire \txbuf4b[10]_i_1_n_0 ;
  wire \txbuf4b[11]_i_1_n_0 ;
  wire \txbuf4b[12]_i_1_n_0 ;
  wire \txbuf4b[13]_i_1_n_0 ;
  wire \txbuf4b[14]_i_1_n_0 ;
  wire \txbuf4b[15]_i_1_n_0 ;
  wire \txbuf4b[1]_i_1_n_0 ;
  wire \txbuf4b[2]_i_1_n_0 ;
  wire \txbuf4b[3]_i_1_n_0 ;
  wire \txbuf4b[4]_i_1_n_0 ;
  wire \txbuf4b[5]_i_1_n_0 ;
  wire \txbuf4b[6]_i_1_n_0 ;
  wire \txbuf4b[7]_i_1_n_0 ;
  wire \txbuf4b[8]_i_1_n_0 ;
  wire \txbuf4b[9]_i_1_n_0 ;
  wire [15:0]txbuf5;
  wire \txbuf5[0]_i_1_n_0 ;
  wire \txbuf5[10]_i_1_n_0 ;
  wire \txbuf5[12]_i_1_n_0 ;
  wire \txbuf5[14]_i_1_n_0 ;
  wire \txbuf5[2]_i_1_n_0 ;
  wire \txbuf5[4]_i_1_n_0 ;
  wire \txbuf5[6]_i_1_n_0 ;
  wire \txbuf5[8]_i_1_n_0 ;
  wire [15:0]txbuf5b;
  wire \txbuf5b[0]_i_1_n_0 ;
  wire \txbuf5b[10]_i_1_n_0 ;
  wire \txbuf5b[11]_i_1_n_0 ;
  wire \txbuf5b[12]_i_1_n_0 ;
  wire \txbuf5b[13]_i_1_n_0 ;
  wire \txbuf5b[14]_i_1_n_0 ;
  wire \txbuf5b[15]_i_1_n_0 ;
  wire \txbuf5b[1]_i_1_n_0 ;
  wire \txbuf5b[2]_i_1_n_0 ;
  wire \txbuf5b[3]_i_1_n_0 ;
  wire \txbuf5b[4]_i_1_n_0 ;
  wire \txbuf5b[5]_i_1_n_0 ;
  wire \txbuf5b[6]_i_1_n_0 ;
  wire \txbuf5b[7]_i_1_n_0 ;
  wire \txbuf5b[8]_i_1_n_0 ;
  wire \txbuf5b[9]_i_1_n_0 ;
  wire [15:0]txbuf6;
  wire \txbuf6[0]_i_1_n_0 ;
  wire \txbuf6[10]_i_1_n_0 ;
  wire \txbuf6[12]_i_1_n_0 ;
  wire \txbuf6[14]_i_1_n_0 ;
  wire \txbuf6[2]_i_1_n_0 ;
  wire \txbuf6[4]_i_1_n_0 ;
  wire \txbuf6[6]_i_1_n_0 ;
  wire \txbuf6[8]_i_1_n_0 ;
  wire [15:0]txbuf6b;
  wire \txbuf6b[0]_i_1_n_0 ;
  wire \txbuf6b[10]_i_1_n_0 ;
  wire \txbuf6b[11]_i_1_n_0 ;
  wire \txbuf6b[12]_i_1_n_0 ;
  wire \txbuf6b[13]_i_1_n_0 ;
  wire \txbuf6b[14]_i_1_n_0 ;
  wire \txbuf6b[15]_i_1_n_0 ;
  wire \txbuf6b[1]_i_1_n_0 ;
  wire \txbuf6b[2]_i_1_n_0 ;
  wire \txbuf6b[3]_i_1_n_0 ;
  wire \txbuf6b[4]_i_1_n_0 ;
  wire \txbuf6b[5]_i_1_n_0 ;
  wire \txbuf6b[6]_i_1_n_0 ;
  wire \txbuf6b[7]_i_1_n_0 ;
  wire \txbuf6b[8]_i_1_n_0 ;
  wire \txbuf6b[9]_i_1_n_0 ;
  wire [15:0]txbuf7;
  wire \txbuf7[0]_i_1_n_0 ;
  wire \txbuf7[10]_i_1_n_0 ;
  wire \txbuf7[12]_i_1_n_0 ;
  wire \txbuf7[14]_i_1_n_0 ;
  wire \txbuf7[2]_i_1_n_0 ;
  wire \txbuf7[4]_i_1_n_0 ;
  wire \txbuf7[6]_i_1_n_0 ;
  wire \txbuf7[8]_i_1_n_0 ;
  wire [15:0]txbuf7b;
  wire \txbuf7b[0]_i_1_n_0 ;
  wire \txbuf7b[10]_i_1_n_0 ;
  wire \txbuf7b[11]_i_1_n_0 ;
  wire \txbuf7b[12]_i_1_n_0 ;
  wire \txbuf7b[13]_i_1_n_0 ;
  wire \txbuf7b[14]_i_1_n_0 ;
  wire \txbuf7b[15]_i_1_n_0 ;
  wire \txbuf7b[1]_i_1_n_0 ;
  wire \txbuf7b[2]_i_1_n_0 ;
  wire \txbuf7b[3]_i_1_n_0 ;
  wire \txbuf7b[4]_i_1_n_0 ;
  wire \txbuf7b[5]_i_1_n_0 ;
  wire \txbuf7b[6]_i_1_n_0 ;
  wire \txbuf7b[7]_i_1_n_0 ;
  wire \txbuf7b[8]_i_1_n_0 ;
  wire \txbuf7b[9]_i_1_n_0 ;
  wire [15:0]txbuf8;
  wire [15:0]txbuf8b;
  wire \txbuf8b[0]_i_1_n_0 ;
  wire \txbuf8b[10]_i_1_n_0 ;
  wire \txbuf8b[11]_i_1_n_0 ;
  wire \txbuf8b[12]_i_1_n_0 ;
  wire \txbuf8b[13]_i_1_n_0 ;
  wire \txbuf8b[14]_i_1_n_0 ;
  wire \txbuf8b[15]_i_1_n_0 ;
  wire \txbuf8b[1]_i_1_n_0 ;
  wire \txbuf8b[2]_i_1_n_0 ;
  wire \txbuf8b[3]_i_1_n_0 ;
  wire \txbuf8b[4]_i_1_n_0 ;
  wire \txbuf8b[5]_i_1_n_0 ;
  wire \txbuf8b[6]_i_1_n_0 ;
  wire \txbuf8b[7]_i_1_n_0 ;
  wire \txbuf8b[8]_i_1_n_0 ;
  wire \txbuf8b[9]_i_1_n_0 ;
  wire [15:0]txbuf9;
  wire \txbuf9[0]_i_1_n_0 ;
  wire \txbuf9[10]_i_1_n_0 ;
  wire \txbuf9[12]_i_1_n_0 ;
  wire \txbuf9[14]_i_1_n_0 ;
  wire \txbuf9[2]_i_1_n_0 ;
  wire \txbuf9[4]_i_1_n_0 ;
  wire \txbuf9[6]_i_1_n_0 ;
  wire \txbuf9[8]_i_1_n_0 ;
  wire [15:0]txbuf9b;
  wire \txbuf9b[0]_i_1_n_0 ;
  wire \txbuf9b[10]_i_1_n_0 ;
  wire \txbuf9b[11]_i_1_n_0 ;
  wire \txbuf9b[12]_i_1_n_0 ;
  wire \txbuf9b[13]_i_1_n_0 ;
  wire \txbuf9b[14]_i_1_n_0 ;
  wire \txbuf9b[15]_i_1_n_0 ;
  wire \txbuf9b[1]_i_1_n_0 ;
  wire \txbuf9b[2]_i_1_n_0 ;
  wire \txbuf9b[3]_i_1_n_0 ;
  wire \txbuf9b[4]_i_1_n_0 ;
  wire \txbuf9b[5]_i_1_n_0 ;
  wire \txbuf9b[6]_i_1_n_0 ;
  wire \txbuf9b[7]_i_1_n_0 ;
  wire \txbuf9b[8]_i_1_n_0 ;
  wire \txbuf9b[9]_i_1_n_0 ;
  wire [15:0]txd0;
  wire [15:0]\txd0_reg[15]_0 ;
  wire [15:0]txd1;
  wire [15:0]\txd1_reg[15]_0 ;
  wire [15:0]\txd2_reg[15]_0 ;
  wire \txd2_reg_n_0_[0] ;
  wire \txd2_reg_n_0_[1] ;
  wire \txd2_reg_n_0_[2] ;
  wire \txd2_reg_n_0_[3] ;
  wire \txd2_reg_n_0_[4] ;
  wire \txd2_reg_n_0_[5] ;
  wire \txd2_reg_n_0_[6] ;
  wire \txd2_reg_n_0_[7] ;
  wire [15:0]txd3;
  wire [15:0]\txd3_reg[15]_0 ;
  wire \txd4[0]_i_10_n_0 ;
  wire \txd4[0]_i_11_n_0 ;
  wire \txd4[0]_i_1__1_n_0 ;
  wire \txd4[0]_i_7_n_0 ;
  wire \txd4[0]_i_8_n_0 ;
  wire \txd4[0]_i_9_n_0 ;
  wire \txd4[12]_i_5_n_0 ;
  wire \txd4[12]_i_6_n_0 ;
  wire \txd4[12]_i_7_n_0 ;
  wire \txd4[12]_i_8_n_0 ;
  wire \txd4[12]_i_9_n_0 ;
  wire \txd4[4]_i_6_n_0 ;
  wire \txd4[4]_i_7_n_0 ;
  wire \txd4[4]_i_8_n_0 ;
  wire \txd4[4]_i_9_n_0 ;
  wire \txd4[8]_i_6_n_0 ;
  wire \txd4[8]_i_7_n_0 ;
  wire \txd4[8]_i_8_n_0 ;
  wire \txd4[8]_i_9_n_0 ;
  wire [15:0]txd4_reg;
  wire \txd4_reg[0]_i_2_n_0 ;
  wire \txd4_reg[0]_i_2_n_1 ;
  wire \txd4_reg[0]_i_2_n_2 ;
  wire \txd4_reg[0]_i_2_n_3 ;
  wire \txd4_reg[0]_i_2_n_4 ;
  wire \txd4_reg[0]_i_2_n_5 ;
  wire \txd4_reg[0]_i_2_n_6 ;
  wire \txd4_reg[0]_i_2_n_7 ;
  wire \txd4_reg[12]_i_1_n_1 ;
  wire \txd4_reg[12]_i_1_n_2 ;
  wire \txd4_reg[12]_i_1_n_3 ;
  wire \txd4_reg[12]_i_1_n_4 ;
  wire \txd4_reg[12]_i_1_n_5 ;
  wire \txd4_reg[12]_i_1_n_6 ;
  wire \txd4_reg[12]_i_1_n_7 ;
  wire \txd4_reg[4]_i_1_n_0 ;
  wire \txd4_reg[4]_i_1_n_1 ;
  wire \txd4_reg[4]_i_1_n_2 ;
  wire \txd4_reg[4]_i_1_n_3 ;
  wire \txd4_reg[4]_i_1_n_4 ;
  wire \txd4_reg[4]_i_1_n_5 ;
  wire \txd4_reg[4]_i_1_n_6 ;
  wire \txd4_reg[4]_i_1_n_7 ;
  wire \txd4_reg[8]_i_1_n_0 ;
  wire \txd4_reg[8]_i_1_n_1 ;
  wire \txd4_reg[8]_i_1_n_2 ;
  wire \txd4_reg[8]_i_1_n_3 ;
  wire \txd4_reg[8]_i_1_n_4 ;
  wire \txd4_reg[8]_i_1_n_5 ;
  wire \txd4_reg[8]_i_1_n_6 ;
  wire \txd4_reg[8]_i_1_n_7 ;
  wire txload2_f_i_1_n_0;
  wire txload2_f_i_2_n_0;
  wire txload2_f_reg_n_0;
  wire txload2_ff;
  wire \txload_cnt[6]_i_2_n_0 ;
  wire [6:0]txload_cnt_reg;
  wire txload_f2_out;
  wire txload_f_inv_i_1_n_0;
  wire txload_f_inv_i_2_n_0;
  wire [3:3]\NLW_txd4_reg[12]_i_1_CO_UNCONNECTED ;

  assign laCh_0_sn_1 = laCh_0_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk4mHCnt[0]_i_1 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \clk4mHCnt[1]_i_1__1 
       (.I0(clk4mHCnt_reg[1]),
        .I1(clk4mHCnt_reg[0]),
        .I2(txSync4mClk),
        .O(\clk4mHCnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \clk4mHCnt[2]_i_1 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[0]),
        .I2(clk4mHCnt_reg[1]),
        .I3(clk4mHCnt_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \clk4mHCnt[3]_i_1 
       (.I0(txSync4mClk),
        .I1(clk4mHCnt_reg[2]),
        .I2(clk4mHCnt_reg[1]),
        .I3(clk4mHCnt_reg[0]),
        .I4(clk4mHCnt_reg[3]),
        .O(p_0_in__1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \clk4mHCnt[4]_i_1 
       (.I0(preDataGate_f),
        .I1(preDataGate_f_reg_0),
        .O(txload_f2_out));
  LUT4 #(
    .INIT(16'h1FFF)) 
    \clk4mHCnt[4]_i_2 
       (.I0(clk4mHCnt_reg[3]),
        .I1(clk4mHCnt_reg[2]),
        .I2(clk4mHCnt_reg[4]),
        .I3(txSync4mClk),
        .O(\clk4mHCnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \clk4mHCnt[4]_i_3__0 
       (.I0(clk4mHCnt_reg[0]),
        .I1(clk4mHCnt_reg[1]),
        .I2(clk4mHCnt_reg[2]),
        .I3(clk4mHCnt_reg[3]),
        .I4(clk4mHCnt_reg[4]),
        .I5(txSync4mClk),
        .O(\clk4mHCnt[4]_i_3__0_n_0 ));
  FDRE \clk4mHCnt_reg[0] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(clk4mHCnt_reg[0]),
        .R(txload_f2_out));
  FDRE \clk4mHCnt_reg[1] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2_n_0 ),
        .D(\clk4mHCnt[1]_i_1__1_n_0 ),
        .Q(clk4mHCnt_reg[1]),
        .R(txload_f2_out));
  FDRE \clk4mHCnt_reg[2] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2_n_0 ),
        .D(p_0_in__1[2]),
        .Q(clk4mHCnt_reg[2]),
        .R(txload_f2_out));
  FDRE \clk4mHCnt_reg[3] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2_n_0 ),
        .D(p_0_in__1[3]),
        .Q(clk4mHCnt_reg[3]),
        .R(txload_f2_out));
  FDRE \clk4mHCnt_reg[4] 
       (.C(clk160m),
        .CE(\clk4mHCnt[4]_i_2_n_0 ),
        .D(\clk4mHCnt[4]_i_3__0_n_0 ),
        .Q(clk4mHCnt_reg[4]),
        .R(txload_f2_out));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \clk4mLCnt[0]_i_1 
       (.I0(txSync4mClk),
        .I1(clk4mLCnt_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \clk4mLCnt[1]_i_1 
       (.I0(clk4mLCnt_reg[1]),
        .I1(clk4mLCnt_reg[0]),
        .I2(txSync4mClk),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \clk4mLCnt[2]_i_1__1 
       (.I0(txSync4mClk),
        .I1(clk4mLCnt_reg[0]),
        .I2(clk4mLCnt_reg[1]),
        .I3(clk4mLCnt_reg[2]),
        .O(\clk4mLCnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \clk4mLCnt[3]_i_1__1 
       (.I0(txSync4mClk),
        .I1(clk4mLCnt_reg[2]),
        .I2(clk4mLCnt_reg[1]),
        .I3(clk4mLCnt_reg[0]),
        .I4(clk4mLCnt_reg[3]),
        .O(\clk4mLCnt[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF1F)) 
    \clk4mLCnt[4]_i_1 
       (.I0(clk4mLCnt_reg[3]),
        .I1(clk4mLCnt_reg[2]),
        .I2(clk4mLCnt_reg[4]),
        .I3(txSync4mClk),
        .O(\clk4mLCnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \clk4mLCnt[4]_i_2 
       (.I0(clk4mLCnt_reg[0]),
        .I1(clk4mLCnt_reg[1]),
        .I2(clk4mLCnt_reg[2]),
        .I3(clk4mLCnt_reg[3]),
        .I4(clk4mLCnt_reg[4]),
        .I5(txSync4mClk),
        .O(p_0_in__2[4]));
  FDRE \clk4mLCnt_reg[0] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1_n_0 ),
        .D(p_0_in__2[0]),
        .Q(clk4mLCnt_reg[0]),
        .R(txload_f2_out));
  FDRE \clk4mLCnt_reg[1] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1_n_0 ),
        .D(p_0_in__2[1]),
        .Q(clk4mLCnt_reg[1]),
        .R(txload_f2_out));
  FDRE \clk4mLCnt_reg[2] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1_n_0 ),
        .D(\clk4mLCnt[2]_i_1__1_n_0 ),
        .Q(clk4mLCnt_reg[2]),
        .R(txload_f2_out));
  FDRE \clk4mLCnt_reg[3] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1_n_0 ),
        .D(\clk4mLCnt[3]_i_1__1_n_0 ),
        .Q(clk4mLCnt_reg[3]),
        .R(txload_f2_out));
  FDRE \clk4mLCnt_reg[4] 
       (.C(clk160m),
        .CE(\clk4mLCnt[4]_i_1_n_0 ),
        .D(p_0_in__2[4]),
        .Q(clk4mLCnt_reg[4]),
        .R(txload_f2_out));
  LUT1 #(
    .INIT(2'h1)) 
    \dataGateHTime[0]_i_1 
       (.I0(dataGateHTime_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataGateHTime[1]_i_1 
       (.I0(dataGateHTime_reg[0]),
        .I1(dataGateHTime_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dataGateHTime[2]_i_1 
       (.I0(dataGateHTime_reg[0]),
        .I1(dataGateHTime_reg[1]),
        .I2(dataGateHTime_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dataGateHTime[3]_i_1 
       (.I0(dataGateHTime_reg[3]),
        .I1(dataGateHTime_reg[0]),
        .I2(dataGateHTime_reg[1]),
        .I3(dataGateHTime_reg[2]),
        .O(p_0_in__3[3]));
  LUT4 #(
    .INIT(16'h02AA)) 
    \dataGateHTime[4]_i_1 
       (.I0(txBitClk_f6_out),
        .I1(dataGateHTime_reg[2]),
        .I2(dataGateHTime_reg[3]),
        .I3(dataGateHTime_reg[4]),
        .O(dataGateHTime));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \dataGateHTime[4]_i_2 
       (.I0(dataGateHTime_reg[4]),
        .I1(dataGateHTime_reg[2]),
        .I2(dataGateHTime_reg[1]),
        .I3(dataGateHTime_reg[0]),
        .I4(dataGateHTime_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \dataGateHTime[4]_i_3 
       (.I0(clk4mHCnt_reg[0]),
        .I1(txSync4mClk),
        .I2(clk4mHCnt_reg[1]),
        .I3(clk4mHCnt_reg[3]),
        .I4(clk4mHCnt_reg[2]),
        .I5(clk4mHCnt_reg[4]),
        .O(txBitClk_f6_out));
  FDRE \dataGateHTime_reg[0] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__3[0]),
        .Q(dataGateHTime_reg[0]),
        .R(txload_f2_out));
  FDRE \dataGateHTime_reg[1] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__3[1]),
        .Q(dataGateHTime_reg[1]),
        .R(txload_f2_out));
  FDRE \dataGateHTime_reg[2] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__3[2]),
        .Q(dataGateHTime_reg[2]),
        .R(txload_f2_out));
  FDRE \dataGateHTime_reg[3] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__3[3]),
        .Q(dataGateHTime_reg[3]),
        .R(txload_f2_out));
  FDRE \dataGateHTime_reg[4] 
       (.C(clk160m),
        .CE(dataGateHTime),
        .D(p_0_in__3[4]),
        .Q(dataGateHTime_reg[4]),
        .R(txload_f2_out));
  MUXF7 \laCh[0]_INST_0_i_2 
       (.I0(\laCh[0]_INST_0_i_5_n_0 ),
        .I1(laCh_0_sn_1),
        .O(\bmem_reg[5][18]_1 ),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'h8B338B00)) 
    \laCh[0]_INST_0_i_5 
       (.I0(inpChk0),
        .I1(Q[1]),
        .I2(txSysData1_load_w),
        .I3(Q[0]),
        .I4(txData_o),
        .O(\laCh[0]_INST_0_i_5_n_0 ));
  MUXF7 \laCh[1]_INST_0_i_2 
       (.I0(\laCh[1]_INST_0_i_5_n_0 ),
        .I1(\laCh[1] ),
        .O(\bmem_reg[5][18]_0 ),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \laCh[1]_INST_0_i_5 
       (.I0(inpChk1),
        .I1(Q[1]),
        .I2(txSysData1_clk_w),
        .I3(Q[0]),
        .I4(fibRxB1),
        .O(\laCh[1]_INST_0_i_5_n_0 ));
  MUXF7 \laCh[2]_INST_0_i_2 
       (.I0(\laCh[2]_INST_0_i_5_n_0 ),
        .I1(\laCh[2] ),
        .O(\bmem_reg[5][18] ),
        .S(Q[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \laCh[2]_INST_0_i_5 
       (.I0(inpChkA),
        .I1(Q[0]),
        .I2(aSndRx),
        .I3(Q[1]),
        .I4(txData_o),
        .O(\laCh[2]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \laCh[6]_INST_0 
       (.I0(\laCh[6]_INST_0_i_1_n_0 ),
        .I1(Q[3]),
        .I2(\laCh[6] ),
        .I3(Q[2]),
        .I4(\laCh[6]_0 ),
        .O(laCh));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \laCh[6]_INST_0_i_1 
       (.I0(\laCh[6]_1 ),
        .I1(Q[2]),
        .I2(txData_o),
        .I3(Q[0]),
        .I4(hostS1TxEnd_w),
        .I5(Q[1]),
        .O(\laCh[6]_INST_0_i_1_n_0 ));
  FDRE preDataGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(preDataGate_f_reg_0),
        .Q(preDataGate_f),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    txBitClk_f_i_1
       (.I0(txSysData1_clk_w),
        .I1(txBitClk_f6_out),
        .I2(txBitClk_f_i_2_n_0),
        .O(txBitClk_f_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    txBitClk_f_i_2
       (.I0(clk4mLCnt_reg[0]),
        .I1(txSync4mClk),
        .I2(clk4mLCnt_reg[1]),
        .I3(clk4mLCnt_reg[3]),
        .I4(clk4mLCnt_reg[2]),
        .I5(clk4mLCnt_reg[4]),
        .O(txBitClk_f_i_2_n_0));
  FDRE txBitClk_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txBitClk_f_i_1_n_0),
        .Q(txSysData1_clk_w),
        .R(1'b0));
  FDRE txData_f_reg
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(txbuf3b[15]),
        .Q(txData_o),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h13322222)) 
    txSync4mClk_i_1
       (.I0(txSync4mTimeCnt[4]),
        .I1(txSync4mTimeCnt[5]),
        .I2(txSync4mTimeCnt[1]),
        .I3(txSync4mTimeCnt[2]),
        .I4(txSync4mTimeCnt[3]),
        .O(txSync4mClk_i_1_n_0));
  FDRE txSync4mClk_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txSync4mClk_i_1_n_0),
        .Q(txSync4mClk),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txSync4mTimeCnt[0]_i_1 
       (.I0(txSync4mTimeCnt[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txSync4mTimeCnt[1]_i_1 
       (.I0(txSync4mTimeCnt[0]),
        .I1(txSync4mTimeCnt[1]),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txSync4mTimeCnt[2]_i_1 
       (.I0(txSync4mTimeCnt[1]),
        .I1(txSync4mTimeCnt[0]),
        .I2(txSync4mTimeCnt[2]),
        .O(\txSync4mTimeCnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \txSync4mTimeCnt[3]_i_1 
       (.I0(txSync4mTimeCnt[0]),
        .I1(txSync4mTimeCnt[1]),
        .I2(txSync4mTimeCnt[2]),
        .I3(txSync4mTimeCnt[3]),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txSync4mTimeCnt[4]_i_1 
       (.I0(txSync4mTimeCnt[2]),
        .I1(txSync4mTimeCnt[1]),
        .I2(txSync4mTimeCnt[0]),
        .I3(txSync4mTimeCnt[3]),
        .I4(txSync4mTimeCnt[4]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \txSync4mTimeCnt[5]_i_1 
       (.I0(txSync4mTimeCnt[4]),
        .I1(txSync4mTimeCnt[5]),
        .I2(txSync4mTimeCnt[3]),
        .I3(txSync4mTimeCnt[2]),
        .I4(txSync4mTimeCnt[0]),
        .I5(txSync4mTimeCnt[1]),
        .O(\txSync4mTimeCnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txSync4mTimeCnt[5]_i_2 
       (.I0(txSync4mTimeCnt[3]),
        .I1(txSync4mTimeCnt[0]),
        .I2(txSync4mTimeCnt[1]),
        .I3(txSync4mTimeCnt[2]),
        .I4(txSync4mTimeCnt[4]),
        .I5(txSync4mTimeCnt[5]),
        .O(p_1_in__0[5]));
  FDRE \txSync4mTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(txSync4mTimeCnt[0]),
        .R(\txSync4mTimeCnt[5]_i_1_n_0 ));
  FDRE \txSync4mTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(txSync4mTimeCnt[1]),
        .R(\txSync4mTimeCnt[5]_i_1_n_0 ));
  FDRE \txSync4mTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSync4mTimeCnt[2]_i_1_n_0 ),
        .Q(txSync4mTimeCnt[2]),
        .R(\txSync4mTimeCnt[5]_i_1_n_0 ));
  FDRE \txSync4mTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(txSync4mTimeCnt[3]),
        .R(\txSync4mTimeCnt[5]_i_1_n_0 ));
  FDRE \txSync4mTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(txSync4mTimeCnt[4]),
        .R(\txSync4mTimeCnt[5]_i_1_n_0 ));
  FDRE \txSync4mTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(txSync4mTimeCnt[5]),
        .R(\txSync4mTimeCnt[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[0]_i_1 
       (.I0(txd3[8]),
        .O(\txbuf10[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[10]_i_1 
       (.I0(txd3[13]),
        .O(\txbuf10[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[12]_i_1 
       (.I0(txd3[14]),
        .O(\txbuf10[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[14]_i_1 
       (.I0(txd3[15]),
        .O(\txbuf10[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[2]_i_1 
       (.I0(txd3[9]),
        .O(\txbuf10[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[4]_i_1 
       (.I0(txd3[10]),
        .O(\txbuf10[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[6]_i_1 
       (.I0(txd3[11]),
        .O(\txbuf10[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf10[8]_i_1 
       (.I0(txd3[12]),
        .O(\txbuf10[8]_i_1_n_0 ));
  FDRE \txbuf10_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[0]_i_1_n_0 ),
        .Q(txbuf10[0]),
        .R(1'b0));
  FDRE \txbuf10_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[10]_i_1_n_0 ),
        .Q(txbuf10[10]),
        .R(1'b0));
  FDRE \txbuf10_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[13]),
        .Q(txbuf10[11]),
        .R(1'b0));
  FDRE \txbuf10_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[12]_i_1_n_0 ),
        .Q(txbuf10[12]),
        .R(1'b0));
  FDRE \txbuf10_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[14]),
        .Q(txbuf10[13]),
        .R(1'b0));
  FDRE \txbuf10_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[14]_i_1_n_0 ),
        .Q(txbuf10[14]),
        .R(1'b0));
  FDRE \txbuf10_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[15]),
        .Q(txbuf10[15]),
        .R(1'b0));
  FDRE \txbuf10_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[8]),
        .Q(txbuf10[1]),
        .R(1'b0));
  FDRE \txbuf10_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[2]_i_1_n_0 ),
        .Q(txbuf10[2]),
        .R(1'b0));
  FDRE \txbuf10_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[9]),
        .Q(txbuf10[3]),
        .R(1'b0));
  FDRE \txbuf10_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[4]_i_1_n_0 ),
        .Q(txbuf10[4]),
        .R(1'b0));
  FDRE \txbuf10_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[10]),
        .Q(txbuf10[5]),
        .R(1'b0));
  FDRE \txbuf10_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[6]_i_1_n_0 ),
        .Q(txbuf10[6]),
        .R(1'b0));
  FDRE \txbuf10_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[11]),
        .Q(txbuf10[7]),
        .R(1'b0));
  FDRE \txbuf10_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf10[8]_i_1_n_0 ),
        .Q(txbuf10[8]),
        .R(1'b0));
  FDRE \txbuf10_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[12]),
        .Q(txbuf10[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[0]),
        .I2(txload2_ff),
        .I3(txbuf11b[15]),
        .O(\txbuf10b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[10]),
        .I2(txload2_ff),
        .I3(txbuf10b[9]),
        .O(\txbuf10b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[11]),
        .I2(txload2_ff),
        .I3(txbuf10b[10]),
        .O(\txbuf10b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[12]),
        .I2(txload2_ff),
        .I3(txbuf10b[11]),
        .O(\txbuf10b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[13]),
        .I2(txload2_ff),
        .I3(txbuf10b[12]),
        .O(\txbuf10b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[14]),
        .I2(txload2_ff),
        .I3(txbuf10b[13]),
        .O(\txbuf10b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[15]),
        .I2(txload2_ff),
        .I3(txbuf10b[14]),
        .O(\txbuf10b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[1]),
        .I2(txload2_ff),
        .I3(txbuf10b[0]),
        .O(\txbuf10b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[2]),
        .I2(txload2_ff),
        .I3(txbuf10b[1]),
        .O(\txbuf10b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[3]),
        .I2(txload2_ff),
        .I3(txbuf10b[2]),
        .O(\txbuf10b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[4]),
        .I2(txload2_ff),
        .I3(txbuf10b[3]),
        .O(\txbuf10b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[5]),
        .I2(txload2_ff),
        .I3(txbuf10b[4]),
        .O(\txbuf10b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[6]),
        .I2(txload2_ff),
        .I3(txbuf10b[5]),
        .O(\txbuf10b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[7]),
        .I2(txload2_ff),
        .I3(txbuf10b[6]),
        .O(\txbuf10b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[8]),
        .I2(txload2_ff),
        .I3(txbuf10b[7]),
        .O(\txbuf10b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf10b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf10[9]),
        .I2(txload2_ff),
        .I3(txbuf10b[8]),
        .O(\txbuf10b[9]_i_1_n_0 ));
  FDRE \txbuf10b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[0]_i_1_n_0 ),
        .Q(txbuf10b[0]),
        .R(1'b0));
  FDRE \txbuf10b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[10]_i_1_n_0 ),
        .Q(txbuf10b[10]),
        .R(1'b0));
  FDRE \txbuf10b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[11]_i_1_n_0 ),
        .Q(txbuf10b[11]),
        .R(1'b0));
  FDRE \txbuf10b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[12]_i_1_n_0 ),
        .Q(txbuf10b[12]),
        .R(1'b0));
  FDRE \txbuf10b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[13]_i_1_n_0 ),
        .Q(txbuf10b[13]),
        .R(1'b0));
  FDRE \txbuf10b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[14]_i_1_n_0 ),
        .Q(txbuf10b[14]),
        .R(1'b0));
  FDRE \txbuf10b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[15]_i_1_n_0 ),
        .Q(txbuf10b[15]),
        .R(1'b0));
  FDRE \txbuf10b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[1]_i_1_n_0 ),
        .Q(txbuf10b[1]),
        .R(1'b0));
  FDRE \txbuf10b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[2]_i_1_n_0 ),
        .Q(txbuf10b[2]),
        .R(1'b0));
  FDRE \txbuf10b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[3]_i_1_n_0 ),
        .Q(txbuf10b[3]),
        .R(1'b0));
  FDRE \txbuf10b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[4]_i_1_n_0 ),
        .Q(txbuf10b[4]),
        .R(1'b0));
  FDRE \txbuf10b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[5]_i_1_n_0 ),
        .Q(txbuf10b[5]),
        .R(1'b0));
  FDRE \txbuf10b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[6]_i_1_n_0 ),
        .Q(txbuf10b[6]),
        .R(1'b0));
  FDRE \txbuf10b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[7]_i_1_n_0 ),
        .Q(txbuf10b[7]),
        .R(1'b0));
  FDRE \txbuf10b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[8]_i_1_n_0 ),
        .Q(txbuf10b[8]),
        .R(1'b0));
  FDRE \txbuf10b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf10b[9]_i_1_n_0 ),
        .Q(txbuf10b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[0]_i_1 
       (.I0(txd3[0]),
        .O(\txbuf11[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[10]_i_1 
       (.I0(txd3[5]),
        .O(\txbuf11[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[12]_i_1 
       (.I0(txd3[6]),
        .O(\txbuf11[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[14]_i_1 
       (.I0(txd3[7]),
        .O(\txbuf11[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[2]_i_1 
       (.I0(txd3[1]),
        .O(\txbuf11[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[4]_i_1 
       (.I0(txd3[2]),
        .O(\txbuf11[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[6]_i_1 
       (.I0(txd3[3]),
        .O(\txbuf11[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf11[8]_i_1 
       (.I0(txd3[4]),
        .O(\txbuf11[8]_i_1_n_0 ));
  FDRE \txbuf11_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[0]_i_1_n_0 ),
        .Q(txbuf11[0]),
        .R(1'b0));
  FDRE \txbuf11_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[10]_i_1_n_0 ),
        .Q(txbuf11[10]),
        .R(1'b0));
  FDRE \txbuf11_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[5]),
        .Q(txbuf11[11]),
        .R(1'b0));
  FDRE \txbuf11_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[12]_i_1_n_0 ),
        .Q(txbuf11[12]),
        .R(1'b0));
  FDRE \txbuf11_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[6]),
        .Q(txbuf11[13]),
        .R(1'b0));
  FDRE \txbuf11_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[14]_i_1_n_0 ),
        .Q(txbuf11[14]),
        .R(1'b0));
  FDRE \txbuf11_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[7]),
        .Q(txbuf11[15]),
        .R(1'b0));
  FDRE \txbuf11_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[0]),
        .Q(txbuf11[1]),
        .R(1'b0));
  FDRE \txbuf11_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[2]_i_1_n_0 ),
        .Q(txbuf11[2]),
        .R(1'b0));
  FDRE \txbuf11_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[1]),
        .Q(txbuf11[3]),
        .R(1'b0));
  FDRE \txbuf11_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[4]_i_1_n_0 ),
        .Q(txbuf11[4]),
        .R(1'b0));
  FDRE \txbuf11_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[2]),
        .Q(txbuf11[5]),
        .R(1'b0));
  FDRE \txbuf11_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[6]_i_1_n_0 ),
        .Q(txbuf11[6]),
        .R(1'b0));
  FDRE \txbuf11_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[3]),
        .Q(txbuf11[7]),
        .R(1'b0));
  FDRE \txbuf11_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf11[8]_i_1_n_0 ),
        .Q(txbuf11[8]),
        .R(1'b0));
  FDRE \txbuf11_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd3[4]),
        .Q(txbuf11[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[0]),
        .I2(txload2_ff),
        .I3(txbuf12b[15]),
        .O(\txbuf11b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[10]),
        .I2(txload2_ff),
        .I3(txbuf11b[9]),
        .O(\txbuf11b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[11]),
        .I2(txload2_ff),
        .I3(txbuf11b[10]),
        .O(\txbuf11b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[12]),
        .I2(txload2_ff),
        .I3(txbuf11b[11]),
        .O(\txbuf11b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[13]),
        .I2(txload2_ff),
        .I3(txbuf11b[12]),
        .O(\txbuf11b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[14]),
        .I2(txload2_ff),
        .I3(txbuf11b[13]),
        .O(\txbuf11b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[15]),
        .I2(txload2_ff),
        .I3(txbuf11b[14]),
        .O(\txbuf11b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[1]),
        .I2(txload2_ff),
        .I3(txbuf11b[0]),
        .O(\txbuf11b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[2]),
        .I2(txload2_ff),
        .I3(txbuf11b[1]),
        .O(\txbuf11b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[3]),
        .I2(txload2_ff),
        .I3(txbuf11b[2]),
        .O(\txbuf11b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[4]),
        .I2(txload2_ff),
        .I3(txbuf11b[3]),
        .O(\txbuf11b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[5]),
        .I2(txload2_ff),
        .I3(txbuf11b[4]),
        .O(\txbuf11b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[6]),
        .I2(txload2_ff),
        .I3(txbuf11b[5]),
        .O(\txbuf11b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[7]),
        .I2(txload2_ff),
        .I3(txbuf11b[6]),
        .O(\txbuf11b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[8]),
        .I2(txload2_ff),
        .I3(txbuf11b[7]),
        .O(\txbuf11b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf11b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf11[9]),
        .I2(txload2_ff),
        .I3(txbuf11b[8]),
        .O(\txbuf11b[9]_i_1_n_0 ));
  FDRE \txbuf11b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[0]_i_1_n_0 ),
        .Q(txbuf11b[0]),
        .R(1'b0));
  FDRE \txbuf11b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[10]_i_1_n_0 ),
        .Q(txbuf11b[10]),
        .R(1'b0));
  FDRE \txbuf11b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[11]_i_1_n_0 ),
        .Q(txbuf11b[11]),
        .R(1'b0));
  FDRE \txbuf11b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[12]_i_1_n_0 ),
        .Q(txbuf11b[12]),
        .R(1'b0));
  FDRE \txbuf11b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[13]_i_1_n_0 ),
        .Q(txbuf11b[13]),
        .R(1'b0));
  FDRE \txbuf11b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[14]_i_1_n_0 ),
        .Q(txbuf11b[14]),
        .R(1'b0));
  FDRE \txbuf11b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[15]_i_1_n_0 ),
        .Q(txbuf11b[15]),
        .R(1'b0));
  FDRE \txbuf11b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[1]_i_1_n_0 ),
        .Q(txbuf11b[1]),
        .R(1'b0));
  FDRE \txbuf11b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[2]_i_1_n_0 ),
        .Q(txbuf11b[2]),
        .R(1'b0));
  FDRE \txbuf11b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[3]_i_1_n_0 ),
        .Q(txbuf11b[3]),
        .R(1'b0));
  FDRE \txbuf11b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[4]_i_1_n_0 ),
        .Q(txbuf11b[4]),
        .R(1'b0));
  FDRE \txbuf11b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[5]_i_1_n_0 ),
        .Q(txbuf11b[5]),
        .R(1'b0));
  FDRE \txbuf11b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[6]_i_1_n_0 ),
        .Q(txbuf11b[6]),
        .R(1'b0));
  FDRE \txbuf11b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[7]_i_1_n_0 ),
        .Q(txbuf11b[7]),
        .R(1'b0));
  FDRE \txbuf11b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[8]_i_1_n_0 ),
        .Q(txbuf11b[8]),
        .R(1'b0));
  FDRE \txbuf11b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf11b[9]_i_1_n_0 ),
        .Q(txbuf11b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[0]_i_1 
       (.I0(txd4_reg[8]),
        .O(\txbuf12[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[10]_i_1 
       (.I0(txd4_reg[13]),
        .O(\txbuf12[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[12]_i_1 
       (.I0(txd4_reg[14]),
        .O(\txbuf12[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[14]_i_1 
       (.I0(txd4_reg[15]),
        .O(\txbuf12[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[2]_i_1 
       (.I0(txd4_reg[9]),
        .O(\txbuf12[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[4]_i_1 
       (.I0(txd4_reg[10]),
        .O(\txbuf12[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[6]_i_1 
       (.I0(txd4_reg[11]),
        .O(\txbuf12[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf12[8]_i_1 
       (.I0(txd4_reg[12]),
        .O(\txbuf12[8]_i_1_n_0 ));
  FDRE \txbuf12_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[0]_i_1_n_0 ),
        .Q(txbuf12[0]),
        .R(1'b0));
  FDRE \txbuf12_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[10]_i_1_n_0 ),
        .Q(txbuf12[10]),
        .R(1'b0));
  FDRE \txbuf12_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[13]),
        .Q(txbuf12[11]),
        .R(1'b0));
  FDRE \txbuf12_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[12]_i_1_n_0 ),
        .Q(txbuf12[12]),
        .R(1'b0));
  FDRE \txbuf12_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[14]),
        .Q(txbuf12[13]),
        .R(1'b0));
  FDRE \txbuf12_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[14]_i_1_n_0 ),
        .Q(txbuf12[14]),
        .R(1'b0));
  FDRE \txbuf12_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[15]),
        .Q(txbuf12[15]),
        .R(1'b0));
  FDRE \txbuf12_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[8]),
        .Q(txbuf12[1]),
        .R(1'b0));
  FDRE \txbuf12_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[2]_i_1_n_0 ),
        .Q(txbuf12[2]),
        .R(1'b0));
  FDRE \txbuf12_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[9]),
        .Q(txbuf12[3]),
        .R(1'b0));
  FDRE \txbuf12_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[4]_i_1_n_0 ),
        .Q(txbuf12[4]),
        .R(1'b0));
  FDRE \txbuf12_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[10]),
        .Q(txbuf12[5]),
        .R(1'b0));
  FDRE \txbuf12_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[6]_i_1_n_0 ),
        .Q(txbuf12[6]),
        .R(1'b0));
  FDRE \txbuf12_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[11]),
        .Q(txbuf12[7]),
        .R(1'b0));
  FDRE \txbuf12_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf12[8]_i_1_n_0 ),
        .Q(txbuf12[8]),
        .R(1'b0));
  FDRE \txbuf12_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[12]),
        .Q(txbuf12[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[0]),
        .I2(txload2_ff),
        .I3(\txbuf13b_reg_n_0_[15] ),
        .O(\txbuf12b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[10]),
        .I2(txload2_ff),
        .I3(txbuf12b[9]),
        .O(\txbuf12b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[11]),
        .I2(txload2_ff),
        .I3(txbuf12b[10]),
        .O(\txbuf12b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[12]),
        .I2(txload2_ff),
        .I3(txbuf12b[11]),
        .O(\txbuf12b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[13]),
        .I2(txload2_ff),
        .I3(txbuf12b[12]),
        .O(\txbuf12b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[14]),
        .I2(txload2_ff),
        .I3(txbuf12b[13]),
        .O(\txbuf12b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[15]),
        .I2(txload2_ff),
        .I3(txbuf12b[14]),
        .O(\txbuf12b[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[1]),
        .I2(txload2_ff),
        .I3(txbuf12b[0]),
        .O(\txbuf12b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[2]),
        .I2(txload2_ff),
        .I3(txbuf12b[1]),
        .O(\txbuf12b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[3]),
        .I2(txload2_ff),
        .I3(txbuf12b[2]),
        .O(\txbuf12b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[4]),
        .I2(txload2_ff),
        .I3(txbuf12b[3]),
        .O(\txbuf12b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[5]),
        .I2(txload2_ff),
        .I3(txbuf12b[4]),
        .O(\txbuf12b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[6]),
        .I2(txload2_ff),
        .I3(txbuf12b[5]),
        .O(\txbuf12b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[7]),
        .I2(txload2_ff),
        .I3(txbuf12b[6]),
        .O(\txbuf12b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[8]),
        .I2(txload2_ff),
        .I3(txbuf12b[7]),
        .O(\txbuf12b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf12b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf12[9]),
        .I2(txload2_ff),
        .I3(txbuf12b[8]),
        .O(\txbuf12b[9]_i_1_n_0 ));
  FDRE \txbuf12b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[0]_i_1_n_0 ),
        .Q(txbuf12b[0]),
        .R(1'b0));
  FDRE \txbuf12b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[10]_i_1_n_0 ),
        .Q(txbuf12b[10]),
        .R(1'b0));
  FDRE \txbuf12b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[11]_i_1_n_0 ),
        .Q(txbuf12b[11]),
        .R(1'b0));
  FDRE \txbuf12b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[12]_i_1_n_0 ),
        .Q(txbuf12b[12]),
        .R(1'b0));
  FDRE \txbuf12b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[13]_i_1_n_0 ),
        .Q(txbuf12b[13]),
        .R(1'b0));
  FDRE \txbuf12b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[14]_i_1_n_0 ),
        .Q(txbuf12b[14]),
        .R(1'b0));
  FDRE \txbuf12b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[15]_i_1_n_0 ),
        .Q(txbuf12b[15]),
        .R(1'b0));
  FDRE \txbuf12b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[1]_i_1_n_0 ),
        .Q(txbuf12b[1]),
        .R(1'b0));
  FDRE \txbuf12b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[2]_i_1_n_0 ),
        .Q(txbuf12b[2]),
        .R(1'b0));
  FDRE \txbuf12b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[3]_i_1_n_0 ),
        .Q(txbuf12b[3]),
        .R(1'b0));
  FDRE \txbuf12b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[4]_i_1_n_0 ),
        .Q(txbuf12b[4]),
        .R(1'b0));
  FDRE \txbuf12b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[5]_i_1_n_0 ),
        .Q(txbuf12b[5]),
        .R(1'b0));
  FDRE \txbuf12b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[6]_i_1_n_0 ),
        .Q(txbuf12b[6]),
        .R(1'b0));
  FDRE \txbuf12b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[7]_i_1_n_0 ),
        .Q(txbuf12b[7]),
        .R(1'b0));
  FDRE \txbuf12b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[8]_i_1_n_0 ),
        .Q(txbuf12b[8]),
        .R(1'b0));
  FDRE \txbuf12b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf12b[9]_i_1_n_0 ),
        .Q(txbuf12b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[0]_i_1 
       (.I0(txd4_reg[0]),
        .O(\txbuf13[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[10]_i_1 
       (.I0(txd4_reg[5]),
        .O(\txbuf13[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[12]_i_1 
       (.I0(txd4_reg[6]),
        .O(\txbuf13[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[14]_i_1 
       (.I0(txd4_reg[7]),
        .O(\txbuf13[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \txbuf13[15]_i_1 
       (.I0(\txbuf13[15]_i_2_n_0 ),
        .I1(txSysData1_load_w),
        .I2(txload_cnt_reg[0]),
        .I3(txload_cnt_reg[3]),
        .I4(txload_cnt_reg[1]),
        .I5(txload_cnt_reg[2]),
        .O(\txbuf13[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \txbuf13[15]_i_2 
       (.I0(txload_cnt_reg[5]),
        .I1(txload_cnt_reg[4]),
        .I2(txload_cnt_reg[6]),
        .I3(sel),
        .O(\txbuf13[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[2]_i_1 
       (.I0(txd4_reg[1]),
        .O(\txbuf13[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[4]_i_1 
       (.I0(txd4_reg[2]),
        .O(\txbuf13[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[6]_i_1 
       (.I0(txd4_reg[3]),
        .O(\txbuf13[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf13[8]_i_1 
       (.I0(txd4_reg[4]),
        .O(\txbuf13[8]_i_1_n_0 ));
  FDRE \txbuf13_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[0]_i_1_n_0 ),
        .Q(txbuf13[0]),
        .R(1'b0));
  FDRE \txbuf13_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[10]_i_1_n_0 ),
        .Q(txbuf13[10]),
        .R(1'b0));
  FDRE \txbuf13_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[5]),
        .Q(txbuf13[11]),
        .R(1'b0));
  FDRE \txbuf13_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[12]_i_1_n_0 ),
        .Q(txbuf13[12]),
        .R(1'b0));
  FDRE \txbuf13_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[6]),
        .Q(txbuf13[13]),
        .R(1'b0));
  FDRE \txbuf13_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[14]_i_1_n_0 ),
        .Q(txbuf13[14]),
        .R(1'b0));
  FDRE \txbuf13_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[7]),
        .Q(txbuf13[15]),
        .R(1'b0));
  FDRE \txbuf13_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[0]),
        .Q(txbuf13[1]),
        .R(1'b0));
  FDRE \txbuf13_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[2]_i_1_n_0 ),
        .Q(txbuf13[2]),
        .R(1'b0));
  FDRE \txbuf13_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[1]),
        .Q(txbuf13[3]),
        .R(1'b0));
  FDRE \txbuf13_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[4]_i_1_n_0 ),
        .Q(txbuf13[4]),
        .R(1'b0));
  FDRE \txbuf13_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[2]),
        .Q(txbuf13[5]),
        .R(1'b0));
  FDRE \txbuf13_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[6]_i_1_n_0 ),
        .Q(txbuf13[6]),
        .R(1'b0));
  FDRE \txbuf13_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[3]),
        .Q(txbuf13[7]),
        .R(1'b0));
  FDRE \txbuf13_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf13[8]_i_1_n_0 ),
        .Q(txbuf13[8]),
        .R(1'b0));
  FDRE \txbuf13_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd4_reg[4]),
        .Q(txbuf13[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h48ED)) 
    \txbuf13b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[0]),
        .I2(txload2_ff),
        .I3(p_0_in__0[1]),
        .O(\txbuf13b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[10]),
        .I2(txload2_ff),
        .I3(p_0_in__0[10]),
        .O(\txbuf13b[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[11]),
        .I2(txload2_ff),
        .I3(p_0_in__0[11]),
        .O(\txbuf13b[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[12]),
        .I2(txload2_ff),
        .I3(p_0_in__0[12]),
        .O(\txbuf13b[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[13]),
        .I2(txload2_ff),
        .I3(p_0_in__0[13]),
        .O(\txbuf13b[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[14]),
        .I2(txload2_ff),
        .I3(p_0_in__0[14]),
        .O(\txbuf13b[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[15]),
        .I2(txload2_ff),
        .I3(p_0_in__0[15]),
        .O(\txbuf13b[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[1]),
        .I2(txload2_ff),
        .I3(p_0_in__0[1]),
        .O(\txbuf13b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[2]),
        .I2(txload2_ff),
        .I3(p_0_in__0[2]),
        .O(\txbuf13b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[3]),
        .I2(txload2_ff),
        .I3(p_0_in__0[3]),
        .O(\txbuf13b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[4]),
        .I2(txload2_ff),
        .I3(p_0_in__0[4]),
        .O(\txbuf13b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[5]),
        .I2(txload2_ff),
        .I3(p_0_in__0[5]),
        .O(\txbuf13b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[6]),
        .I2(txload2_ff),
        .I3(p_0_in__0[6]),
        .O(\txbuf13b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[7]),
        .I2(txload2_ff),
        .I3(p_0_in__0[7]),
        .O(\txbuf13b[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[8]),
        .I2(txload2_ff),
        .I3(p_0_in__0[8]),
        .O(\txbuf13b[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf13b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf13[9]),
        .I2(txload2_ff),
        .I3(p_0_in__0[9]),
        .O(\txbuf13b[9]_i_1_n_0 ));
  FDRE \txbuf13b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[0]_i_1_n_0 ),
        .Q(p_0_in__0[1]),
        .R(1'b0));
  FDRE \txbuf13b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[10]_i_1_n_0 ),
        .Q(p_0_in__0[11]),
        .R(1'b0));
  FDRE \txbuf13b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[11]_i_1_n_0 ),
        .Q(p_0_in__0[12]),
        .R(1'b0));
  FDRE \txbuf13b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[12]_i_1_n_0 ),
        .Q(p_0_in__0[13]),
        .R(1'b0));
  FDRE \txbuf13b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[13]_i_1_n_0 ),
        .Q(p_0_in__0[14]),
        .R(1'b0));
  FDRE \txbuf13b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[14]_i_1_n_0 ),
        .Q(p_0_in__0[15]),
        .R(1'b0));
  FDRE \txbuf13b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[15]_i_1_n_0 ),
        .Q(\txbuf13b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \txbuf13b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[1]_i_1_n_0 ),
        .Q(p_0_in__0[2]),
        .R(1'b0));
  FDRE \txbuf13b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[2]_i_1_n_0 ),
        .Q(p_0_in__0[3]),
        .R(1'b0));
  FDRE \txbuf13b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[3]_i_1_n_0 ),
        .Q(p_0_in__0[4]),
        .R(1'b0));
  FDRE \txbuf13b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[4]_i_1_n_0 ),
        .Q(p_0_in__0[5]),
        .R(1'b0));
  FDRE \txbuf13b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[5]_i_1_n_0 ),
        .Q(p_0_in__0[6]),
        .R(1'b0));
  FDRE \txbuf13b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[6]_i_1_n_0 ),
        .Q(p_0_in__0[7]),
        .R(1'b0));
  FDRE \txbuf13b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[7]_i_1_n_0 ),
        .Q(p_0_in__0[8]),
        .R(1'b0));
  FDRE \txbuf13b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[8]_i_1_n_0 ),
        .Q(p_0_in__0[9]),
        .R(1'b0));
  FDRE \txbuf13b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf13b[9]_i_1_n_0 ),
        .Q(p_0_in__0[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4b[15]),
        .I2(txload2_ff),
        .O(\txbuf3b[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[9]),
        .O(\txbuf3b[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[10]),
        .I2(txload2_ff),
        .O(\txbuf3b[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[11]),
        .O(\txbuf3b[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[12]),
        .I2(txload2_ff),
        .O(\txbuf3b[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[13]),
        .O(\txbuf3b[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[14]),
        .I2(txload2_ff),
        .O(\txbuf3b[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[0]),
        .O(\txbuf3b[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[1]),
        .I2(txload2_ff),
        .O(\txbuf3b[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[2]),
        .I2(txload2_ff),
        .O(\txbuf3b[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[3]),
        .I2(txload2_ff),
        .O(\txbuf3b[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[4]),
        .O(\txbuf3b[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[5]),
        .O(\txbuf3b[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[6]),
        .O(\txbuf3b[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \txbuf3b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf3b[7]),
        .I2(txload2_ff),
        .O(\txbuf3b[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \txbuf3b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txload2_ff),
        .I2(txbuf3b[8]),
        .O(\txbuf3b[9]_i_1_n_0 ));
  FDRE \txbuf3b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[0]_i_1_n_0 ),
        .Q(txbuf3b[0]),
        .R(1'b0));
  FDRE \txbuf3b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[10]_i_1_n_0 ),
        .Q(txbuf3b[10]),
        .R(1'b0));
  FDRE \txbuf3b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[11]_i_1_n_0 ),
        .Q(txbuf3b[11]),
        .R(1'b0));
  FDRE \txbuf3b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[12]_i_1_n_0 ),
        .Q(txbuf3b[12]),
        .R(1'b0));
  FDRE \txbuf3b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[13]_i_1_n_0 ),
        .Q(txbuf3b[13]),
        .R(1'b0));
  FDRE \txbuf3b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[14]_i_1_n_0 ),
        .Q(txbuf3b[14]),
        .R(1'b0));
  FDRE \txbuf3b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[15]_i_1_n_0 ),
        .Q(txbuf3b[15]),
        .R(1'b0));
  FDRE \txbuf3b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[1]_i_1_n_0 ),
        .Q(txbuf3b[1]),
        .R(1'b0));
  FDRE \txbuf3b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[2]_i_1_n_0 ),
        .Q(txbuf3b[2]),
        .R(1'b0));
  FDRE \txbuf3b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[3]_i_1_n_0 ),
        .Q(txbuf3b[3]),
        .R(1'b0));
  FDRE \txbuf3b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[4]_i_1_n_0 ),
        .Q(txbuf3b[4]),
        .R(1'b0));
  FDRE \txbuf3b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[5]_i_1_n_0 ),
        .Q(txbuf3b[5]),
        .R(1'b0));
  FDRE \txbuf3b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[6]_i_1_n_0 ),
        .Q(txbuf3b[6]),
        .R(1'b0));
  FDRE \txbuf3b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[7]_i_1_n_0 ),
        .Q(txbuf3b[7]),
        .R(1'b0));
  FDRE \txbuf3b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[8]_i_1_n_0 ),
        .Q(txbuf3b[8]),
        .R(1'b0));
  FDRE \txbuf3b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf3b[9]_i_1_n_0 ),
        .Q(txbuf3b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[0]_i_1 
       (.I0(txd0[8]),
        .O(p_7_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[10]_i_1 
       (.I0(txd0[13]),
        .O(p_7_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[12]_i_1 
       (.I0(txd0[14]),
        .O(p_7_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[14]_i_1 
       (.I0(txd0[15]),
        .O(p_7_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[2]_i_1 
       (.I0(txd0[9]),
        .O(p_7_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[4]_i_1 
       (.I0(txd0[10]),
        .O(p_7_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[6]_i_1 
       (.I0(txd0[11]),
        .O(p_7_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf4[8]_i_1 
       (.I0(txd0[12]),
        .O(p_7_out[8]));
  FDRE \txbuf4_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[0]),
        .Q(txbuf4[0]),
        .R(1'b0));
  FDRE \txbuf4_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[10]),
        .Q(txbuf4[10]),
        .R(1'b0));
  FDRE \txbuf4_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[13]),
        .Q(txbuf4[11]),
        .R(1'b0));
  FDRE \txbuf4_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[12]),
        .Q(txbuf4[12]),
        .R(1'b0));
  FDRE \txbuf4_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[14]),
        .Q(txbuf4[13]),
        .R(1'b0));
  FDRE \txbuf4_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[14]),
        .Q(txbuf4[14]),
        .R(1'b0));
  FDRE \txbuf4_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[15]),
        .Q(txbuf4[15]),
        .R(1'b0));
  FDRE \txbuf4_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[8]),
        .Q(txbuf4[1]),
        .R(1'b0));
  FDRE \txbuf4_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[2]),
        .Q(txbuf4[2]),
        .R(1'b0));
  FDRE \txbuf4_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[9]),
        .Q(txbuf4[3]),
        .R(1'b0));
  FDRE \txbuf4_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[4]),
        .Q(txbuf4[4]),
        .R(1'b0));
  FDRE \txbuf4_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[10]),
        .Q(txbuf4[5]),
        .R(1'b0));
  FDRE \txbuf4_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[6]),
        .Q(txbuf4[6]),
        .R(1'b0));
  FDRE \txbuf4_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[11]),
        .Q(txbuf4[7]),
        .R(1'b0));
  FDRE \txbuf4_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_out[8]),
        .Q(txbuf4[8]),
        .R(1'b0));
  FDRE \txbuf4_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[12]),
        .Q(txbuf4[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[0]),
        .I2(txload2_ff),
        .I3(txbuf5b[15]),
        .O(\txbuf4b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[10]),
        .I2(txload2_ff),
        .I3(txbuf4b[9]),
        .O(\txbuf4b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[11]),
        .I2(txload2_ff),
        .I3(txbuf4b[10]),
        .O(\txbuf4b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[12]),
        .I2(txload2_ff),
        .I3(txbuf4b[11]),
        .O(\txbuf4b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[13]),
        .I2(txload2_ff),
        .I3(txbuf4b[12]),
        .O(\txbuf4b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[14]),
        .I2(txload2_ff),
        .I3(txbuf4b[13]),
        .O(\txbuf4b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[15]),
        .I2(txload2_ff),
        .I3(txbuf4b[14]),
        .O(\txbuf4b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[1]),
        .I2(txload2_ff),
        .I3(txbuf4b[0]),
        .O(\txbuf4b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[2]),
        .I2(txload2_ff),
        .I3(txbuf4b[1]),
        .O(\txbuf4b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[3]),
        .I2(txload2_ff),
        .I3(txbuf4b[2]),
        .O(\txbuf4b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[4]),
        .I2(txload2_ff),
        .I3(txbuf4b[3]),
        .O(\txbuf4b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[5]),
        .I2(txload2_ff),
        .I3(txbuf4b[4]),
        .O(\txbuf4b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[6]),
        .I2(txload2_ff),
        .I3(txbuf4b[5]),
        .O(\txbuf4b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[7]),
        .I2(txload2_ff),
        .I3(txbuf4b[6]),
        .O(\txbuf4b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[8]),
        .I2(txload2_ff),
        .I3(txbuf4b[7]),
        .O(\txbuf4b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf4b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf4[9]),
        .I2(txload2_ff),
        .I3(txbuf4b[8]),
        .O(\txbuf4b[9]_i_1_n_0 ));
  FDRE \txbuf4b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[0]_i_1_n_0 ),
        .Q(txbuf4b[0]),
        .R(1'b0));
  FDRE \txbuf4b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[10]_i_1_n_0 ),
        .Q(txbuf4b[10]),
        .R(1'b0));
  FDRE \txbuf4b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[11]_i_1_n_0 ),
        .Q(txbuf4b[11]),
        .R(1'b0));
  FDRE \txbuf4b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[12]_i_1_n_0 ),
        .Q(txbuf4b[12]),
        .R(1'b0));
  FDRE \txbuf4b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[13]_i_1_n_0 ),
        .Q(txbuf4b[13]),
        .R(1'b0));
  FDRE \txbuf4b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[14]_i_1_n_0 ),
        .Q(txbuf4b[14]),
        .R(1'b0));
  FDRE \txbuf4b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[15]_i_1_n_0 ),
        .Q(txbuf4b[15]),
        .R(1'b0));
  FDRE \txbuf4b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[1]_i_1_n_0 ),
        .Q(txbuf4b[1]),
        .R(1'b0));
  FDRE \txbuf4b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[2]_i_1_n_0 ),
        .Q(txbuf4b[2]),
        .R(1'b0));
  FDRE \txbuf4b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[3]_i_1_n_0 ),
        .Q(txbuf4b[3]),
        .R(1'b0));
  FDRE \txbuf4b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[4]_i_1_n_0 ),
        .Q(txbuf4b[4]),
        .R(1'b0));
  FDRE \txbuf4b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[5]_i_1_n_0 ),
        .Q(txbuf4b[5]),
        .R(1'b0));
  FDRE \txbuf4b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[6]_i_1_n_0 ),
        .Q(txbuf4b[6]),
        .R(1'b0));
  FDRE \txbuf4b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[7]_i_1_n_0 ),
        .Q(txbuf4b[7]),
        .R(1'b0));
  FDRE \txbuf4b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[8]_i_1_n_0 ),
        .Q(txbuf4b[8]),
        .R(1'b0));
  FDRE \txbuf4b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf4b[9]_i_1_n_0 ),
        .Q(txbuf4b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[0]_i_1 
       (.I0(txd0[0]),
        .O(\txbuf5[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[10]_i_1 
       (.I0(txd0[5]),
        .O(\txbuf5[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[12]_i_1 
       (.I0(txd0[6]),
        .O(\txbuf5[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[14]_i_1 
       (.I0(txd0[7]),
        .O(\txbuf5[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[2]_i_1 
       (.I0(txd0[1]),
        .O(\txbuf5[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[4]_i_1 
       (.I0(txd0[2]),
        .O(\txbuf5[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[6]_i_1 
       (.I0(txd0[3]),
        .O(\txbuf5[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf5[8]_i_1 
       (.I0(txd0[4]),
        .O(\txbuf5[8]_i_1_n_0 ));
  FDRE \txbuf5_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[0]_i_1_n_0 ),
        .Q(txbuf5[0]),
        .R(1'b0));
  FDRE \txbuf5_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[10]_i_1_n_0 ),
        .Q(txbuf5[10]),
        .R(1'b0));
  FDRE \txbuf5_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[5]),
        .Q(txbuf5[11]),
        .R(1'b0));
  FDRE \txbuf5_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[12]_i_1_n_0 ),
        .Q(txbuf5[12]),
        .R(1'b0));
  FDRE \txbuf5_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[6]),
        .Q(txbuf5[13]),
        .R(1'b0));
  FDRE \txbuf5_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[14]_i_1_n_0 ),
        .Q(txbuf5[14]),
        .R(1'b0));
  FDRE \txbuf5_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[7]),
        .Q(txbuf5[15]),
        .R(1'b0));
  FDRE \txbuf5_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[0]),
        .Q(txbuf5[1]),
        .R(1'b0));
  FDRE \txbuf5_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[2]_i_1_n_0 ),
        .Q(txbuf5[2]),
        .R(1'b0));
  FDRE \txbuf5_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[1]),
        .Q(txbuf5[3]),
        .R(1'b0));
  FDRE \txbuf5_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[4]_i_1_n_0 ),
        .Q(txbuf5[4]),
        .R(1'b0));
  FDRE \txbuf5_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[2]),
        .Q(txbuf5[5]),
        .R(1'b0));
  FDRE \txbuf5_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[6]_i_1_n_0 ),
        .Q(txbuf5[6]),
        .R(1'b0));
  FDRE \txbuf5_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[3]),
        .Q(txbuf5[7]),
        .R(1'b0));
  FDRE \txbuf5_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf5[8]_i_1_n_0 ),
        .Q(txbuf5[8]),
        .R(1'b0));
  FDRE \txbuf5_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd0[4]),
        .Q(txbuf5[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[0]),
        .I2(txload2_ff),
        .I3(txbuf6b[15]),
        .O(\txbuf5b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[10]),
        .I2(txload2_ff),
        .I3(txbuf5b[9]),
        .O(\txbuf5b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[11]),
        .I2(txload2_ff),
        .I3(txbuf5b[10]),
        .O(\txbuf5b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[12]),
        .I2(txload2_ff),
        .I3(txbuf5b[11]),
        .O(\txbuf5b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[13]),
        .I2(txload2_ff),
        .I3(txbuf5b[12]),
        .O(\txbuf5b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[14]),
        .I2(txload2_ff),
        .I3(txbuf5b[13]),
        .O(\txbuf5b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[15]),
        .I2(txload2_ff),
        .I3(txbuf5b[14]),
        .O(\txbuf5b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[1]),
        .I2(txload2_ff),
        .I3(txbuf5b[0]),
        .O(\txbuf5b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[2]),
        .I2(txload2_ff),
        .I3(txbuf5b[1]),
        .O(\txbuf5b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[3]),
        .I2(txload2_ff),
        .I3(txbuf5b[2]),
        .O(\txbuf5b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[4]),
        .I2(txload2_ff),
        .I3(txbuf5b[3]),
        .O(\txbuf5b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[5]),
        .I2(txload2_ff),
        .I3(txbuf5b[4]),
        .O(\txbuf5b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[6]),
        .I2(txload2_ff),
        .I3(txbuf5b[5]),
        .O(\txbuf5b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[7]),
        .I2(txload2_ff),
        .I3(txbuf5b[6]),
        .O(\txbuf5b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[8]),
        .I2(txload2_ff),
        .I3(txbuf5b[7]),
        .O(\txbuf5b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf5b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf5[9]),
        .I2(txload2_ff),
        .I3(txbuf5b[8]),
        .O(\txbuf5b[9]_i_1_n_0 ));
  FDRE \txbuf5b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[0]_i_1_n_0 ),
        .Q(txbuf5b[0]),
        .R(1'b0));
  FDRE \txbuf5b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[10]_i_1_n_0 ),
        .Q(txbuf5b[10]),
        .R(1'b0));
  FDRE \txbuf5b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[11]_i_1_n_0 ),
        .Q(txbuf5b[11]),
        .R(1'b0));
  FDRE \txbuf5b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[12]_i_1_n_0 ),
        .Q(txbuf5b[12]),
        .R(1'b0));
  FDRE \txbuf5b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[13]_i_1_n_0 ),
        .Q(txbuf5b[13]),
        .R(1'b0));
  FDRE \txbuf5b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[14]_i_1_n_0 ),
        .Q(txbuf5b[14]),
        .R(1'b0));
  FDRE \txbuf5b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[15]_i_1_n_0 ),
        .Q(txbuf5b[15]),
        .R(1'b0));
  FDRE \txbuf5b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[1]_i_1_n_0 ),
        .Q(txbuf5b[1]),
        .R(1'b0));
  FDRE \txbuf5b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[2]_i_1_n_0 ),
        .Q(txbuf5b[2]),
        .R(1'b0));
  FDRE \txbuf5b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[3]_i_1_n_0 ),
        .Q(txbuf5b[3]),
        .R(1'b0));
  FDRE \txbuf5b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[4]_i_1_n_0 ),
        .Q(txbuf5b[4]),
        .R(1'b0));
  FDRE \txbuf5b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[5]_i_1_n_0 ),
        .Q(txbuf5b[5]),
        .R(1'b0));
  FDRE \txbuf5b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[6]_i_1_n_0 ),
        .Q(txbuf5b[6]),
        .R(1'b0));
  FDRE \txbuf5b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[7]_i_1_n_0 ),
        .Q(txbuf5b[7]),
        .R(1'b0));
  FDRE \txbuf5b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[8]_i_1_n_0 ),
        .Q(txbuf5b[8]),
        .R(1'b0));
  FDRE \txbuf5b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf5b[9]_i_1_n_0 ),
        .Q(txbuf5b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[0]_i_1 
       (.I0(txd1[8]),
        .O(\txbuf6[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[10]_i_1 
       (.I0(txd1[13]),
        .O(\txbuf6[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[12]_i_1 
       (.I0(txd1[14]),
        .O(\txbuf6[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[14]_i_1 
       (.I0(txd1[15]),
        .O(\txbuf6[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[2]_i_1 
       (.I0(txd1[9]),
        .O(\txbuf6[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[4]_i_1 
       (.I0(txd1[10]),
        .O(\txbuf6[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[6]_i_1 
       (.I0(txd1[11]),
        .O(\txbuf6[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf6[8]_i_1 
       (.I0(txd1[12]),
        .O(\txbuf6[8]_i_1_n_0 ));
  FDRE \txbuf6_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[0]_i_1_n_0 ),
        .Q(txbuf6[0]),
        .R(1'b0));
  FDRE \txbuf6_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[10]_i_1_n_0 ),
        .Q(txbuf6[10]),
        .R(1'b0));
  FDRE \txbuf6_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[13]),
        .Q(txbuf6[11]),
        .R(1'b0));
  FDRE \txbuf6_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[12]_i_1_n_0 ),
        .Q(txbuf6[12]),
        .R(1'b0));
  FDRE \txbuf6_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[14]),
        .Q(txbuf6[13]),
        .R(1'b0));
  FDRE \txbuf6_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[14]_i_1_n_0 ),
        .Q(txbuf6[14]),
        .R(1'b0));
  FDRE \txbuf6_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[15]),
        .Q(txbuf6[15]),
        .R(1'b0));
  FDRE \txbuf6_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[8]),
        .Q(txbuf6[1]),
        .R(1'b0));
  FDRE \txbuf6_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[2]_i_1_n_0 ),
        .Q(txbuf6[2]),
        .R(1'b0));
  FDRE \txbuf6_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[9]),
        .Q(txbuf6[3]),
        .R(1'b0));
  FDRE \txbuf6_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[4]_i_1_n_0 ),
        .Q(txbuf6[4]),
        .R(1'b0));
  FDRE \txbuf6_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[10]),
        .Q(txbuf6[5]),
        .R(1'b0));
  FDRE \txbuf6_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[6]_i_1_n_0 ),
        .Q(txbuf6[6]),
        .R(1'b0));
  FDRE \txbuf6_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[11]),
        .Q(txbuf6[7]),
        .R(1'b0));
  FDRE \txbuf6_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf6[8]_i_1_n_0 ),
        .Q(txbuf6[8]),
        .R(1'b0));
  FDRE \txbuf6_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[12]),
        .Q(txbuf6[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[0]),
        .I2(txload2_ff),
        .I3(txbuf7b[15]),
        .O(\txbuf6b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[10]),
        .I2(txload2_ff),
        .I3(txbuf6b[9]),
        .O(\txbuf6b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[11]),
        .I2(txload2_ff),
        .I3(txbuf6b[10]),
        .O(\txbuf6b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[12]),
        .I2(txload2_ff),
        .I3(txbuf6b[11]),
        .O(\txbuf6b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[13]),
        .I2(txload2_ff),
        .I3(txbuf6b[12]),
        .O(\txbuf6b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[14]),
        .I2(txload2_ff),
        .I3(txbuf6b[13]),
        .O(\txbuf6b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[15]),
        .I2(txload2_ff),
        .I3(txbuf6b[14]),
        .O(\txbuf6b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[1]),
        .I2(txload2_ff),
        .I3(txbuf6b[0]),
        .O(\txbuf6b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[2]),
        .I2(txload2_ff),
        .I3(txbuf6b[1]),
        .O(\txbuf6b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[3]),
        .I2(txload2_ff),
        .I3(txbuf6b[2]),
        .O(\txbuf6b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[4]),
        .I2(txload2_ff),
        .I3(txbuf6b[3]),
        .O(\txbuf6b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[5]),
        .I2(txload2_ff),
        .I3(txbuf6b[4]),
        .O(\txbuf6b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[6]),
        .I2(txload2_ff),
        .I3(txbuf6b[5]),
        .O(\txbuf6b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[7]),
        .I2(txload2_ff),
        .I3(txbuf6b[6]),
        .O(\txbuf6b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[8]),
        .I2(txload2_ff),
        .I3(txbuf6b[7]),
        .O(\txbuf6b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf6b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf6[9]),
        .I2(txload2_ff),
        .I3(txbuf6b[8]),
        .O(\txbuf6b[9]_i_1_n_0 ));
  FDRE \txbuf6b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[0]_i_1_n_0 ),
        .Q(txbuf6b[0]),
        .R(1'b0));
  FDRE \txbuf6b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[10]_i_1_n_0 ),
        .Q(txbuf6b[10]),
        .R(1'b0));
  FDRE \txbuf6b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[11]_i_1_n_0 ),
        .Q(txbuf6b[11]),
        .R(1'b0));
  FDRE \txbuf6b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[12]_i_1_n_0 ),
        .Q(txbuf6b[12]),
        .R(1'b0));
  FDRE \txbuf6b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[13]_i_1_n_0 ),
        .Q(txbuf6b[13]),
        .R(1'b0));
  FDRE \txbuf6b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[14]_i_1_n_0 ),
        .Q(txbuf6b[14]),
        .R(1'b0));
  FDRE \txbuf6b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[15]_i_1_n_0 ),
        .Q(txbuf6b[15]),
        .R(1'b0));
  FDRE \txbuf6b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[1]_i_1_n_0 ),
        .Q(txbuf6b[1]),
        .R(1'b0));
  FDRE \txbuf6b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[2]_i_1_n_0 ),
        .Q(txbuf6b[2]),
        .R(1'b0));
  FDRE \txbuf6b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[3]_i_1_n_0 ),
        .Q(txbuf6b[3]),
        .R(1'b0));
  FDRE \txbuf6b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[4]_i_1_n_0 ),
        .Q(txbuf6b[4]),
        .R(1'b0));
  FDRE \txbuf6b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[5]_i_1_n_0 ),
        .Q(txbuf6b[5]),
        .R(1'b0));
  FDRE \txbuf6b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[6]_i_1_n_0 ),
        .Q(txbuf6b[6]),
        .R(1'b0));
  FDRE \txbuf6b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[7]_i_1_n_0 ),
        .Q(txbuf6b[7]),
        .R(1'b0));
  FDRE \txbuf6b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[8]_i_1_n_0 ),
        .Q(txbuf6b[8]),
        .R(1'b0));
  FDRE \txbuf6b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf6b[9]_i_1_n_0 ),
        .Q(txbuf6b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[0]_i_1 
       (.I0(txd1[0]),
        .O(\txbuf7[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[10]_i_1 
       (.I0(txd1[5]),
        .O(\txbuf7[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[12]_i_1 
       (.I0(txd1[6]),
        .O(\txbuf7[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[14]_i_1 
       (.I0(txd1[7]),
        .O(\txbuf7[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[2]_i_1 
       (.I0(txd1[1]),
        .O(\txbuf7[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[4]_i_1 
       (.I0(txd1[2]),
        .O(\txbuf7[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[6]_i_1 
       (.I0(txd1[3]),
        .O(\txbuf7[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf7[8]_i_1 
       (.I0(txd1[4]),
        .O(\txbuf7[8]_i_1_n_0 ));
  FDRE \txbuf7_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[0]_i_1_n_0 ),
        .Q(txbuf7[0]),
        .R(1'b0));
  FDRE \txbuf7_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[10]_i_1_n_0 ),
        .Q(txbuf7[10]),
        .R(1'b0));
  FDRE \txbuf7_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[5]),
        .Q(txbuf7[11]),
        .R(1'b0));
  FDRE \txbuf7_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[12]_i_1_n_0 ),
        .Q(txbuf7[12]),
        .R(1'b0));
  FDRE \txbuf7_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[6]),
        .Q(txbuf7[13]),
        .R(1'b0));
  FDRE \txbuf7_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[14]_i_1_n_0 ),
        .Q(txbuf7[14]),
        .R(1'b0));
  FDRE \txbuf7_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[7]),
        .Q(txbuf7[15]),
        .R(1'b0));
  FDRE \txbuf7_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[0]),
        .Q(txbuf7[1]),
        .R(1'b0));
  FDRE \txbuf7_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[2]_i_1_n_0 ),
        .Q(txbuf7[2]),
        .R(1'b0));
  FDRE \txbuf7_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[1]),
        .Q(txbuf7[3]),
        .R(1'b0));
  FDRE \txbuf7_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[4]_i_1_n_0 ),
        .Q(txbuf7[4]),
        .R(1'b0));
  FDRE \txbuf7_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[2]),
        .Q(txbuf7[5]),
        .R(1'b0));
  FDRE \txbuf7_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[6]_i_1_n_0 ),
        .Q(txbuf7[6]),
        .R(1'b0));
  FDRE \txbuf7_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[3]),
        .Q(txbuf7[7]),
        .R(1'b0));
  FDRE \txbuf7_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf7[8]_i_1_n_0 ),
        .Q(txbuf7[8]),
        .R(1'b0));
  FDRE \txbuf7_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(txd1[4]),
        .Q(txbuf7[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[0]),
        .I2(txload2_ff),
        .I3(txbuf8b[15]),
        .O(\txbuf7b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[10]),
        .I2(txload2_ff),
        .I3(txbuf7b[9]),
        .O(\txbuf7b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[11]),
        .I2(txload2_ff),
        .I3(txbuf7b[10]),
        .O(\txbuf7b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[12]),
        .I2(txload2_ff),
        .I3(txbuf7b[11]),
        .O(\txbuf7b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[13]),
        .I2(txload2_ff),
        .I3(txbuf7b[12]),
        .O(\txbuf7b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[14]),
        .I2(txload2_ff),
        .I3(txbuf7b[13]),
        .O(\txbuf7b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[15]),
        .I2(txload2_ff),
        .I3(txbuf7b[14]),
        .O(\txbuf7b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[1]),
        .I2(txload2_ff),
        .I3(txbuf7b[0]),
        .O(\txbuf7b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[2]),
        .I2(txload2_ff),
        .I3(txbuf7b[1]),
        .O(\txbuf7b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[3]),
        .I2(txload2_ff),
        .I3(txbuf7b[2]),
        .O(\txbuf7b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[4]),
        .I2(txload2_ff),
        .I3(txbuf7b[3]),
        .O(\txbuf7b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[5]),
        .I2(txload2_ff),
        .I3(txbuf7b[4]),
        .O(\txbuf7b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[6]),
        .I2(txload2_ff),
        .I3(txbuf7b[5]),
        .O(\txbuf7b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[7]),
        .I2(txload2_ff),
        .I3(txbuf7b[6]),
        .O(\txbuf7b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[8]),
        .I2(txload2_ff),
        .I3(txbuf7b[7]),
        .O(\txbuf7b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf7b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf7[9]),
        .I2(txload2_ff),
        .I3(txbuf7b[8]),
        .O(\txbuf7b[9]_i_1_n_0 ));
  FDRE \txbuf7b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[0]_i_1_n_0 ),
        .Q(txbuf7b[0]),
        .R(1'b0));
  FDRE \txbuf7b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[10]_i_1_n_0 ),
        .Q(txbuf7b[10]),
        .R(1'b0));
  FDRE \txbuf7b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[11]_i_1_n_0 ),
        .Q(txbuf7b[11]),
        .R(1'b0));
  FDRE \txbuf7b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[12]_i_1_n_0 ),
        .Q(txbuf7b[12]),
        .R(1'b0));
  FDRE \txbuf7b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[13]_i_1_n_0 ),
        .Q(txbuf7b[13]),
        .R(1'b0));
  FDRE \txbuf7b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[14]_i_1_n_0 ),
        .Q(txbuf7b[14]),
        .R(1'b0));
  FDRE \txbuf7b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[15]_i_1_n_0 ),
        .Q(txbuf7b[15]),
        .R(1'b0));
  FDRE \txbuf7b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[1]_i_1_n_0 ),
        .Q(txbuf7b[1]),
        .R(1'b0));
  FDRE \txbuf7b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[2]_i_1_n_0 ),
        .Q(txbuf7b[2]),
        .R(1'b0));
  FDRE \txbuf7b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[3]_i_1_n_0 ),
        .Q(txbuf7b[3]),
        .R(1'b0));
  FDRE \txbuf7b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[4]_i_1_n_0 ),
        .Q(txbuf7b[4]),
        .R(1'b0));
  FDRE \txbuf7b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[5]_i_1_n_0 ),
        .Q(txbuf7b[5]),
        .R(1'b0));
  FDRE \txbuf7b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[6]_i_1_n_0 ),
        .Q(txbuf7b[6]),
        .R(1'b0));
  FDRE \txbuf7b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[7]_i_1_n_0 ),
        .Q(txbuf7b[7]),
        .R(1'b0));
  FDRE \txbuf7b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[8]_i_1_n_0 ),
        .Q(txbuf7b[8]),
        .R(1'b0));
  FDRE \txbuf7b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf7b[9]_i_1_n_0 ),
        .Q(txbuf7b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[0]_i_1 
       (.I0(p_0_in),
        .O(p_8_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[10]_i_1 
       (.I0(p_5_in),
        .O(p_8_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[12]_i_1 
       (.I0(p_6_in),
        .O(p_8_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[14]_i_1 
       (.I0(p_7_in),
        .O(p_8_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[2]_i_1 
       (.I0(p_1_in),
        .O(p_8_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[4]_i_1 
       (.I0(p_2_in),
        .O(p_8_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[6]_i_1 
       (.I0(p_3_in),
        .O(p_8_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf8[8]_i_1 
       (.I0(p_4_in),
        .O(p_8_out[8]));
  FDRE \txbuf8_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[0]),
        .Q(txbuf8[0]),
        .R(1'b0));
  FDRE \txbuf8_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[10]),
        .Q(txbuf8[10]),
        .R(1'b0));
  FDRE \txbuf8_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_5_in),
        .Q(txbuf8[11]),
        .R(1'b0));
  FDRE \txbuf8_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[12]),
        .Q(txbuf8[12]),
        .R(1'b0));
  FDRE \txbuf8_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_6_in),
        .Q(txbuf8[13]),
        .R(1'b0));
  FDRE \txbuf8_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[14]),
        .Q(txbuf8[14]),
        .R(1'b0));
  FDRE \txbuf8_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_7_in),
        .Q(txbuf8[15]),
        .R(1'b0));
  FDRE \txbuf8_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_0_in),
        .Q(txbuf8[1]),
        .R(1'b0));
  FDRE \txbuf8_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[2]),
        .Q(txbuf8[2]),
        .R(1'b0));
  FDRE \txbuf8_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_1_in),
        .Q(txbuf8[3]),
        .R(1'b0));
  FDRE \txbuf8_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[4]),
        .Q(txbuf8[4]),
        .R(1'b0));
  FDRE \txbuf8_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_2_in),
        .Q(txbuf8[5]),
        .R(1'b0));
  FDRE \txbuf8_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[6]),
        .Q(txbuf8[6]),
        .R(1'b0));
  FDRE \txbuf8_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_3_in),
        .Q(txbuf8[7]),
        .R(1'b0));
  FDRE \txbuf8_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_8_out[8]),
        .Q(txbuf8[8]),
        .R(1'b0));
  FDRE \txbuf8_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(p_4_in),
        .Q(txbuf8[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[0]),
        .I2(txload2_ff),
        .I3(txbuf9b[15]),
        .O(\txbuf8b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[10]),
        .I2(txload2_ff),
        .I3(txbuf8b[9]),
        .O(\txbuf8b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[11]),
        .I2(txload2_ff),
        .I3(txbuf8b[10]),
        .O(\txbuf8b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[12]),
        .I2(txload2_ff),
        .I3(txbuf8b[11]),
        .O(\txbuf8b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[13]),
        .I2(txload2_ff),
        .I3(txbuf8b[12]),
        .O(\txbuf8b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[14]),
        .I2(txload2_ff),
        .I3(txbuf8b[13]),
        .O(\txbuf8b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[15]),
        .I2(txload2_ff),
        .I3(txbuf8b[14]),
        .O(\txbuf8b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[1]),
        .I2(txload2_ff),
        .I3(txbuf8b[0]),
        .O(\txbuf8b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[2]),
        .I2(txload2_ff),
        .I3(txbuf8b[1]),
        .O(\txbuf8b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[3]),
        .I2(txload2_ff),
        .I3(txbuf8b[2]),
        .O(\txbuf8b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[4]),
        .I2(txload2_ff),
        .I3(txbuf8b[3]),
        .O(\txbuf8b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[5]),
        .I2(txload2_ff),
        .I3(txbuf8b[4]),
        .O(\txbuf8b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[6]),
        .I2(txload2_ff),
        .I3(txbuf8b[5]),
        .O(\txbuf8b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[7]),
        .I2(txload2_ff),
        .I3(txbuf8b[6]),
        .O(\txbuf8b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[8]),
        .I2(txload2_ff),
        .I3(txbuf8b[7]),
        .O(\txbuf8b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf8b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf8[9]),
        .I2(txload2_ff),
        .I3(txbuf8b[8]),
        .O(\txbuf8b[9]_i_1_n_0 ));
  FDRE \txbuf8b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[0]_i_1_n_0 ),
        .Q(txbuf8b[0]),
        .R(1'b0));
  FDRE \txbuf8b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[10]_i_1_n_0 ),
        .Q(txbuf8b[10]),
        .R(1'b0));
  FDRE \txbuf8b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[11]_i_1_n_0 ),
        .Q(txbuf8b[11]),
        .R(1'b0));
  FDRE \txbuf8b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[12]_i_1_n_0 ),
        .Q(txbuf8b[12]),
        .R(1'b0));
  FDRE \txbuf8b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[13]_i_1_n_0 ),
        .Q(txbuf8b[13]),
        .R(1'b0));
  FDRE \txbuf8b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[14]_i_1_n_0 ),
        .Q(txbuf8b[14]),
        .R(1'b0));
  FDRE \txbuf8b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[15]_i_1_n_0 ),
        .Q(txbuf8b[15]),
        .R(1'b0));
  FDRE \txbuf8b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[1]_i_1_n_0 ),
        .Q(txbuf8b[1]),
        .R(1'b0));
  FDRE \txbuf8b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[2]_i_1_n_0 ),
        .Q(txbuf8b[2]),
        .R(1'b0));
  FDRE \txbuf8b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[3]_i_1_n_0 ),
        .Q(txbuf8b[3]),
        .R(1'b0));
  FDRE \txbuf8b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[4]_i_1_n_0 ),
        .Q(txbuf8b[4]),
        .R(1'b0));
  FDRE \txbuf8b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[5]_i_1_n_0 ),
        .Q(txbuf8b[5]),
        .R(1'b0));
  FDRE \txbuf8b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[6]_i_1_n_0 ),
        .Q(txbuf8b[6]),
        .R(1'b0));
  FDRE \txbuf8b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[7]_i_1_n_0 ),
        .Q(txbuf8b[7]),
        .R(1'b0));
  FDRE \txbuf8b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[8]_i_1_n_0 ),
        .Q(txbuf8b[8]),
        .R(1'b0));
  FDRE \txbuf8b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf8b[9]_i_1_n_0 ),
        .Q(txbuf8b[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[0]_i_1 
       (.I0(\txd2_reg_n_0_[0] ),
        .O(\txbuf9[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[10]_i_1 
       (.I0(\txd2_reg_n_0_[5] ),
        .O(\txbuf9[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[12]_i_1 
       (.I0(\txd2_reg_n_0_[6] ),
        .O(\txbuf9[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[14]_i_1 
       (.I0(\txd2_reg_n_0_[7] ),
        .O(\txbuf9[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[2]_i_1 
       (.I0(\txd2_reg_n_0_[1] ),
        .O(\txbuf9[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[4]_i_1 
       (.I0(\txd2_reg_n_0_[2] ),
        .O(\txbuf9[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[6]_i_1 
       (.I0(\txd2_reg_n_0_[3] ),
        .O(\txbuf9[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuf9[8]_i_1 
       (.I0(\txd2_reg_n_0_[4] ),
        .O(\txbuf9[8]_i_1_n_0 ));
  FDRE \txbuf9_reg[0] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[0]_i_1_n_0 ),
        .Q(txbuf9[0]),
        .R(1'b0));
  FDRE \txbuf9_reg[10] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[10]_i_1_n_0 ),
        .Q(txbuf9[10]),
        .R(1'b0));
  FDRE \txbuf9_reg[11] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[5] ),
        .Q(txbuf9[11]),
        .R(1'b0));
  FDRE \txbuf9_reg[12] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[12]_i_1_n_0 ),
        .Q(txbuf9[12]),
        .R(1'b0));
  FDRE \txbuf9_reg[13] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[6] ),
        .Q(txbuf9[13]),
        .R(1'b0));
  FDRE \txbuf9_reg[14] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[14]_i_1_n_0 ),
        .Q(txbuf9[14]),
        .R(1'b0));
  FDRE \txbuf9_reg[15] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[7] ),
        .Q(txbuf9[15]),
        .R(1'b0));
  FDRE \txbuf9_reg[1] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[0] ),
        .Q(txbuf9[1]),
        .R(1'b0));
  FDRE \txbuf9_reg[2] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[2]_i_1_n_0 ),
        .Q(txbuf9[2]),
        .R(1'b0));
  FDRE \txbuf9_reg[3] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[1] ),
        .Q(txbuf9[3]),
        .R(1'b0));
  FDRE \txbuf9_reg[4] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[4]_i_1_n_0 ),
        .Q(txbuf9[4]),
        .R(1'b0));
  FDRE \txbuf9_reg[5] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[2] ),
        .Q(txbuf9[5]),
        .R(1'b0));
  FDRE \txbuf9_reg[6] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[6]_i_1_n_0 ),
        .Q(txbuf9[6]),
        .R(1'b0));
  FDRE \txbuf9_reg[7] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[3] ),
        .Q(txbuf9[7]),
        .R(1'b0));
  FDRE \txbuf9_reg[8] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txbuf9[8]_i_1_n_0 ),
        .Q(txbuf9[8]),
        .R(1'b0));
  FDRE \txbuf9_reg[9] 
       (.C(clk160m),
        .CE(\txbuf13[15]_i_1_n_0 ),
        .D(\txd2_reg_n_0_[4] ),
        .Q(txbuf9[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[0]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[0]),
        .I2(txload2_ff),
        .I3(txbuf10b[15]),
        .O(\txbuf9b[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[10]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[10]),
        .I2(txload2_ff),
        .I3(txbuf9b[9]),
        .O(\txbuf9b[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[11]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[11]),
        .I2(txload2_ff),
        .I3(txbuf9b[10]),
        .O(\txbuf9b[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[12]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[12]),
        .I2(txload2_ff),
        .I3(txbuf9b[11]),
        .O(\txbuf9b[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[13]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[13]),
        .I2(txload2_ff),
        .I3(txbuf9b[12]),
        .O(\txbuf9b[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[14]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[14]),
        .I2(txload2_ff),
        .I3(txbuf9b[13]),
        .O(\txbuf9b[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[15]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[15]),
        .I2(txload2_ff),
        .I3(txbuf9b[14]),
        .O(\txbuf9b[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[1]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[1]),
        .I2(txload2_ff),
        .I3(txbuf9b[0]),
        .O(\txbuf9b[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[2]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[2]),
        .I2(txload2_ff),
        .I3(txbuf9b[1]),
        .O(\txbuf9b[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[3]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[3]),
        .I2(txload2_ff),
        .I3(txbuf9b[2]),
        .O(\txbuf9b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[4]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[4]),
        .I2(txload2_ff),
        .I3(txbuf9b[3]),
        .O(\txbuf9b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[5]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[5]),
        .I2(txload2_ff),
        .I3(txbuf9b[4]),
        .O(\txbuf9b[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[6]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[6]),
        .I2(txload2_ff),
        .I3(txbuf9b[5]),
        .O(\txbuf9b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[7]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[7]),
        .I2(txload2_ff),
        .I3(txbuf9b[6]),
        .O(\txbuf9b[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[8]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[8]),
        .I2(txload2_ff),
        .I3(txbuf9b[7]),
        .O(\txbuf9b[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \txbuf9b[9]_i_1 
       (.I0(txload2_f_reg_n_0),
        .I1(txbuf9[9]),
        .I2(txload2_ff),
        .I3(txbuf9b[8]),
        .O(\txbuf9b[9]_i_1_n_0 ));
  FDRE \txbuf9b_reg[0] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[0]_i_1_n_0 ),
        .Q(txbuf9b[0]),
        .R(1'b0));
  FDRE \txbuf9b_reg[10] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[10]_i_1_n_0 ),
        .Q(txbuf9b[10]),
        .R(1'b0));
  FDRE \txbuf9b_reg[11] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[11]_i_1_n_0 ),
        .Q(txbuf9b[11]),
        .R(1'b0));
  FDRE \txbuf9b_reg[12] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[12]_i_1_n_0 ),
        .Q(txbuf9b[12]),
        .R(1'b0));
  FDRE \txbuf9b_reg[13] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[13]_i_1_n_0 ),
        .Q(txbuf9b[13]),
        .R(1'b0));
  FDRE \txbuf9b_reg[14] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[14]_i_1_n_0 ),
        .Q(txbuf9b[14]),
        .R(1'b0));
  FDRE \txbuf9b_reg[15] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[15]_i_1_n_0 ),
        .Q(txbuf9b[15]),
        .R(1'b0));
  FDRE \txbuf9b_reg[1] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[1]_i_1_n_0 ),
        .Q(txbuf9b[1]),
        .R(1'b0));
  FDRE \txbuf9b_reg[2] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[2]_i_1_n_0 ),
        .Q(txbuf9b[2]),
        .R(1'b0));
  FDRE \txbuf9b_reg[3] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[3]_i_1_n_0 ),
        .Q(txbuf9b[3]),
        .R(1'b0));
  FDRE \txbuf9b_reg[4] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[4]_i_1_n_0 ),
        .Q(txbuf9b[4]),
        .R(1'b0));
  FDRE \txbuf9b_reg[5] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[5]_i_1_n_0 ),
        .Q(txbuf9b[5]),
        .R(1'b0));
  FDRE \txbuf9b_reg[6] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[6]_i_1_n_0 ),
        .Q(txbuf9b[6]),
        .R(1'b0));
  FDRE \txbuf9b_reg[7] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[7]_i_1_n_0 ),
        .Q(txbuf9b[7]),
        .R(1'b0));
  FDRE \txbuf9b_reg[8] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[8]_i_1_n_0 ),
        .Q(txbuf9b[8]),
        .R(1'b0));
  FDRE \txbuf9b_reg[9] 
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(\txbuf9b[9]_i_1_n_0 ),
        .Q(txbuf9b[9]),
        .R(1'b0));
  FDRE \txd0_reg[0] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [0]),
        .Q(txd0[0]),
        .R(1'b0));
  FDRE \txd0_reg[10] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [10]),
        .Q(txd0[10]),
        .R(1'b0));
  FDRE \txd0_reg[11] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [11]),
        .Q(txd0[11]),
        .R(1'b0));
  FDRE \txd0_reg[12] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [12]),
        .Q(txd0[12]),
        .R(1'b0));
  FDRE \txd0_reg[13] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [13]),
        .Q(txd0[13]),
        .R(1'b0));
  FDRE \txd0_reg[14] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [14]),
        .Q(txd0[14]),
        .R(1'b0));
  FDRE \txd0_reg[15] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [15]),
        .Q(txd0[15]),
        .R(1'b0));
  FDRE \txd0_reg[1] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [1]),
        .Q(txd0[1]),
        .R(1'b0));
  FDRE \txd0_reg[2] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [2]),
        .Q(txd0[2]),
        .R(1'b0));
  FDRE \txd0_reg[3] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [3]),
        .Q(txd0[3]),
        .R(1'b0));
  FDRE \txd0_reg[4] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [4]),
        .Q(txd0[4]),
        .R(1'b0));
  FDRE \txd0_reg[5] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [5]),
        .Q(txd0[5]),
        .R(1'b0));
  FDRE \txd0_reg[6] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [6]),
        .Q(txd0[6]),
        .R(1'b0));
  FDRE \txd0_reg[7] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [7]),
        .Q(txd0[7]),
        .R(1'b0));
  FDRE \txd0_reg[8] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [8]),
        .Q(txd0[8]),
        .R(1'b0));
  FDRE \txd0_reg[9] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd0_reg[15]_0 [9]),
        .Q(txd0[9]),
        .R(1'b0));
  FDRE \txd1_reg[0] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [0]),
        .Q(txd1[0]),
        .R(1'b0));
  FDRE \txd1_reg[10] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [10]),
        .Q(txd1[10]),
        .R(1'b0));
  FDRE \txd1_reg[11] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [11]),
        .Q(txd1[11]),
        .R(1'b0));
  FDRE \txd1_reg[12] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [12]),
        .Q(txd1[12]),
        .R(1'b0));
  FDRE \txd1_reg[13] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [13]),
        .Q(txd1[13]),
        .R(1'b0));
  FDRE \txd1_reg[14] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [14]),
        .Q(txd1[14]),
        .R(1'b0));
  FDRE \txd1_reg[15] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [15]),
        .Q(txd1[15]),
        .R(1'b0));
  FDRE \txd1_reg[1] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [1]),
        .Q(txd1[1]),
        .R(1'b0));
  FDRE \txd1_reg[2] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [2]),
        .Q(txd1[2]),
        .R(1'b0));
  FDRE \txd1_reg[3] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [3]),
        .Q(txd1[3]),
        .R(1'b0));
  FDRE \txd1_reg[4] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [4]),
        .Q(txd1[4]),
        .R(1'b0));
  FDRE \txd1_reg[5] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [5]),
        .Q(txd1[5]),
        .R(1'b0));
  FDRE \txd1_reg[6] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [6]),
        .Q(txd1[6]),
        .R(1'b0));
  FDRE \txd1_reg[7] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [7]),
        .Q(txd1[7]),
        .R(1'b0));
  FDRE \txd1_reg[8] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [8]),
        .Q(txd1[8]),
        .R(1'b0));
  FDRE \txd1_reg[9] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd1_reg[15]_0 [9]),
        .Q(txd1[9]),
        .R(1'b0));
  FDRE \txd2_reg[0] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [0]),
        .Q(\txd2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \txd2_reg[10] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [10]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \txd2_reg[11] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [11]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \txd2_reg[12] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [12]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \txd2_reg[13] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [13]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE \txd2_reg[14] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [14]),
        .Q(p_6_in),
        .R(1'b0));
  FDRE \txd2_reg[15] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [15]),
        .Q(p_7_in),
        .R(1'b0));
  FDRE \txd2_reg[1] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [1]),
        .Q(\txd2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \txd2_reg[2] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [2]),
        .Q(\txd2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \txd2_reg[3] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [3]),
        .Q(\txd2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \txd2_reg[4] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [4]),
        .Q(\txd2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \txd2_reg[5] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [5]),
        .Q(\txd2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \txd2_reg[6] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [6]),
        .Q(\txd2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \txd2_reg[7] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [7]),
        .Q(\txd2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \txd2_reg[8] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [8]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \txd2_reg[9] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd2_reg[15]_0 [9]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \txd3_reg[0] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [0]),
        .Q(txd3[0]),
        .R(1'b0));
  FDRE \txd3_reg[10] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [10]),
        .Q(txd3[10]),
        .R(1'b0));
  FDRE \txd3_reg[11] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [11]),
        .Q(txd3[11]),
        .R(1'b0));
  FDRE \txd3_reg[12] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [12]),
        .Q(txd3[12]),
        .R(1'b0));
  FDRE \txd3_reg[13] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [13]),
        .Q(txd3[13]),
        .R(1'b0));
  FDRE \txd3_reg[14] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [14]),
        .Q(txd3[14]),
        .R(1'b0));
  FDRE \txd3_reg[15] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [15]),
        .Q(txd3[15]),
        .R(1'b0));
  FDRE \txd3_reg[1] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [1]),
        .Q(txd3[1]),
        .R(1'b0));
  FDRE \txd3_reg[2] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [2]),
        .Q(txd3[2]),
        .R(1'b0));
  FDRE \txd3_reg[3] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [3]),
        .Q(txd3[3]),
        .R(1'b0));
  FDRE \txd3_reg[4] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [4]),
        .Q(txd3[4]),
        .R(1'b0));
  FDRE \txd3_reg[5] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [5]),
        .Q(txd3[5]),
        .R(1'b0));
  FDRE \txd3_reg[6] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [6]),
        .Q(txd3[6]),
        .R(1'b0));
  FDRE \txd3_reg[7] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [7]),
        .Q(txd3[7]),
        .R(1'b0));
  FDRE \txd3_reg[8] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [8]),
        .Q(txd3[8]),
        .R(1'b0));
  FDRE \txd3_reg[9] 
       (.C(clk160m),
        .CE(txSysData1_load_w),
        .D(\txd3_reg[15]_0 [9]),
        .Q(txd3[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[0]_i_10 
       (.I0(in[0]),
        .I1(\txd3_reg[15]_0 [0]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[0]),
        .O(\txd4[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \txd4[0]_i_11 
       (.I0(\txbuf13[15]_i_2_n_0 ),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[0]),
        .I4(txload_cnt_reg[3]),
        .O(\txd4[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010100)) 
    \txd4[0]_i_1__1 
       (.I0(\txbuf13[15]_i_2_n_0 ),
        .I1(txload_cnt_reg[3]),
        .I2(txload_cnt_reg[0]),
        .I3(txload_cnt_reg[1]),
        .I4(txload_cnt_reg[2]),
        .I5(txSysData1_load_w),
        .O(\txd4[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[0]_i_3 
       (.I0(txd1[3]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[3]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[0]_i_4 
       (.I0(txd1[2]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[2]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[0]_i_5 
       (.I0(txd1[1]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[1]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[0]_i_6 
       (.I0(txd1[0]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[0]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[0]_i_7 
       (.I0(in[3]),
        .I1(\txd3_reg[15]_0 [3]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[3]),
        .O(\txd4[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[0]_i_8 
       (.I0(in[2]),
        .I1(\txd3_reg[15]_0 [2]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[2]),
        .O(\txd4[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[0]_i_9 
       (.I0(in[1]),
        .I1(\txd3_reg[15]_0 [1]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[1]),
        .O(\txd4[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[12]_i_2 
       (.I0(txd1[14]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[14]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[12]_i_3 
       (.I0(txd1[13]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[13]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[12]_i_4 
       (.I0(txd1[12]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[12]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [12]),
        .O(in[12]));
  LUT6 #(
    .INIT(64'h44477747BBB888B8)) 
    \txd4[12]_i_5 
       (.I0(\txd2_reg[15]_0 [15]),
        .I1(txSysData1_load_w),
        .I2(txd0[15]),
        .I3(\txd4[0]_i_11_n_0 ),
        .I4(txd1[15]),
        .I5(\txd4[12]_i_9_n_0 ),
        .O(\txd4[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[12]_i_6 
       (.I0(in[14]),
        .I1(\txd3_reg[15]_0 [14]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[14]),
        .O(\txd4[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[12]_i_7 
       (.I0(in[13]),
        .I1(\txd3_reg[15]_0 [13]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[13]),
        .O(\txd4[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[12]_i_8 
       (.I0(in[12]),
        .I1(\txd3_reg[15]_0 [12]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[12]),
        .O(\txd4[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \txd4[12]_i_9 
       (.I0(txd4_reg[15]),
        .I1(txSysData1_load_w),
        .I2(\txd3_reg[15]_0 [15]),
        .O(\txd4[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[4]_i_2 
       (.I0(txd1[7]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[7]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[4]_i_3 
       (.I0(txd1[6]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[6]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[4]_i_4 
       (.I0(txd1[5]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[5]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[4]_i_5 
       (.I0(txd1[4]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[4]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[4]_i_6 
       (.I0(in[7]),
        .I1(\txd3_reg[15]_0 [7]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[7]),
        .O(\txd4[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[4]_i_7 
       (.I0(in[6]),
        .I1(\txd3_reg[15]_0 [6]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[6]),
        .O(\txd4[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[4]_i_8 
       (.I0(in[5]),
        .I1(\txd3_reg[15]_0 [5]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[5]),
        .O(\txd4[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[4]_i_9 
       (.I0(in[4]),
        .I1(\txd3_reg[15]_0 [4]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[4]),
        .O(\txd4[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[8]_i_2 
       (.I0(txd1[11]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[11]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[8]_i_3 
       (.I0(txd1[10]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[10]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[8]_i_4 
       (.I0(txd1[9]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[9]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [9]),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \txd4[8]_i_5 
       (.I0(txd1[8]),
        .I1(\txd4[0]_i_11_n_0 ),
        .I2(txd0[8]),
        .I3(txSysData1_load_w),
        .I4(\txd2_reg[15]_0 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[8]_i_6 
       (.I0(in[11]),
        .I1(\txd3_reg[15]_0 [11]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[11]),
        .O(\txd4[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[8]_i_7 
       (.I0(in[10]),
        .I1(\txd3_reg[15]_0 [10]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[10]),
        .O(\txd4[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[8]_i_8 
       (.I0(in[9]),
        .I1(\txd3_reg[15]_0 [9]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[9]),
        .O(\txd4[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h656A)) 
    \txd4[8]_i_9 
       (.I0(in[8]),
        .I1(\txd3_reg[15]_0 [8]),
        .I2(txSysData1_load_w),
        .I3(txd4_reg[8]),
        .O(\txd4[8]_i_9_n_0 ));
  FDRE \txd4_reg[0] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[0]_i_2_n_7 ),
        .Q(txd4_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\txd4_reg[0]_i_2_n_0 ,\txd4_reg[0]_i_2_n_1 ,\txd4_reg[0]_i_2_n_2 ,\txd4_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\txd4_reg[0]_i_2_n_4 ,\txd4_reg[0]_i_2_n_5 ,\txd4_reg[0]_i_2_n_6 ,\txd4_reg[0]_i_2_n_7 }),
        .S({\txd4[0]_i_7_n_0 ,\txd4[0]_i_8_n_0 ,\txd4[0]_i_9_n_0 ,\txd4[0]_i_10_n_0 }));
  FDRE \txd4_reg[10] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[8]_i_1_n_5 ),
        .Q(txd4_reg[10]),
        .R(1'b0));
  FDRE \txd4_reg[11] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[8]_i_1_n_4 ),
        .Q(txd4_reg[11]),
        .R(1'b0));
  FDRE \txd4_reg[12] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[12]_i_1_n_7 ),
        .Q(txd4_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[12]_i_1 
       (.CI(\txd4_reg[8]_i_1_n_0 ),
        .CO({\NLW_txd4_reg[12]_i_1_CO_UNCONNECTED [3],\txd4_reg[12]_i_1_n_1 ,\txd4_reg[12]_i_1_n_2 ,\txd4_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[14:12]}),
        .O({\txd4_reg[12]_i_1_n_4 ,\txd4_reg[12]_i_1_n_5 ,\txd4_reg[12]_i_1_n_6 ,\txd4_reg[12]_i_1_n_7 }),
        .S({\txd4[12]_i_5_n_0 ,\txd4[12]_i_6_n_0 ,\txd4[12]_i_7_n_0 ,\txd4[12]_i_8_n_0 }));
  FDRE \txd4_reg[13] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[12]_i_1_n_6 ),
        .Q(txd4_reg[13]),
        .R(1'b0));
  FDRE \txd4_reg[14] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[12]_i_1_n_5 ),
        .Q(txd4_reg[14]),
        .R(1'b0));
  FDRE \txd4_reg[15] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[12]_i_1_n_4 ),
        .Q(txd4_reg[15]),
        .R(1'b0));
  FDRE \txd4_reg[1] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[0]_i_2_n_6 ),
        .Q(txd4_reg[1]),
        .R(1'b0));
  FDRE \txd4_reg[2] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[0]_i_2_n_5 ),
        .Q(txd4_reg[2]),
        .R(1'b0));
  FDRE \txd4_reg[3] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[0]_i_2_n_4 ),
        .Q(txd4_reg[3]),
        .R(1'b0));
  FDRE \txd4_reg[4] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[4]_i_1_n_7 ),
        .Q(txd4_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[4]_i_1 
       (.CI(\txd4_reg[0]_i_2_n_0 ),
        .CO({\txd4_reg[4]_i_1_n_0 ,\txd4_reg[4]_i_1_n_1 ,\txd4_reg[4]_i_1_n_2 ,\txd4_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\txd4_reg[4]_i_1_n_4 ,\txd4_reg[4]_i_1_n_5 ,\txd4_reg[4]_i_1_n_6 ,\txd4_reg[4]_i_1_n_7 }),
        .S({\txd4[4]_i_6_n_0 ,\txd4[4]_i_7_n_0 ,\txd4[4]_i_8_n_0 ,\txd4[4]_i_9_n_0 }));
  FDRE \txd4_reg[5] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[4]_i_1_n_6 ),
        .Q(txd4_reg[5]),
        .R(1'b0));
  FDRE \txd4_reg[6] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[4]_i_1_n_5 ),
        .Q(txd4_reg[6]),
        .R(1'b0));
  FDRE \txd4_reg[7] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[4]_i_1_n_4 ),
        .Q(txd4_reg[7]),
        .R(1'b0));
  FDRE \txd4_reg[8] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[8]_i_1_n_7 ),
        .Q(txd4_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txd4_reg[8]_i_1 
       (.CI(\txd4_reg[4]_i_1_n_0 ),
        .CO({\txd4_reg[8]_i_1_n_0 ,\txd4_reg[8]_i_1_n_1 ,\txd4_reg[8]_i_1_n_2 ,\txd4_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\txd4_reg[8]_i_1_n_4 ,\txd4_reg[8]_i_1_n_5 ,\txd4_reg[8]_i_1_n_6 ,\txd4_reg[8]_i_1_n_7 }),
        .S({\txd4[8]_i_6_n_0 ,\txd4[8]_i_7_n_0 ,\txd4[8]_i_8_n_0 ,\txd4[8]_i_9_n_0 }));
  FDRE \txd4_reg[9] 
       (.C(clk160m),
        .CE(\txd4[0]_i_1__1_n_0 ),
        .D(\txd4_reg[8]_i_1_n_6 ),
        .Q(txd4_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    txload2_f_i_1
       (.I0(txload_cnt_reg[3]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[0]),
        .I4(txload2_f_i_2_n_0),
        .I5(txload2_f_reg_n_0),
        .O(txload2_f_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    txload2_f_i_2
       (.I0(txSysData1_load_w),
        .I1(sel),
        .I2(txload_cnt_reg[6]),
        .I3(txload_cnt_reg[4]),
        .I4(txload_cnt_reg[5]),
        .O(txload2_f_i_2_n_0));
  FDRE txload2_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txload2_f_i_1_n_0),
        .Q(txload2_f_reg_n_0),
        .R(1'b0));
  FDRE txload2_ff_reg
       (.C(txSysData1_clk_w),
        .CE(1'b1),
        .D(txload2_f_reg_n_0),
        .Q(txload2_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \txload_cnt[0]_i_1 
       (.I0(txload_cnt_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txload_cnt[1]_i_1 
       (.I0(txload_cnt_reg[0]),
        .I1(txload_cnt_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txload_cnt[2]_i_1 
       (.I0(txload_cnt_reg[1]),
        .I1(txload_cnt_reg[0]),
        .I2(txload_cnt_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \txload_cnt[3]_i_1 
       (.I0(txload_cnt_reg[3]),
        .I1(txload_cnt_reg[1]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[0]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \txload_cnt[4]_i_1 
       (.I0(txload_cnt_reg[4]),
        .I1(txload_cnt_reg[0]),
        .I2(txload_cnt_reg[2]),
        .I3(txload_cnt_reg[1]),
        .I4(txload_cnt_reg[3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \txload_cnt[5]_i_1 
       (.I0(txload_cnt_reg[5]),
        .I1(txload_cnt_reg[3]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[2]),
        .I4(txload_cnt_reg[0]),
        .I5(txload_cnt_reg[4]),
        .O(p_0_in__4[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \txload_cnt[6]_i_1 
       (.I0(txload_cnt_reg[6]),
        .I1(\txload_cnt[6]_i_2_n_0 ),
        .O(p_0_in__4[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txload_cnt[6]_i_2 
       (.I0(txload_cnt_reg[5]),
        .I1(txload_cnt_reg[3]),
        .I2(txload_cnt_reg[1]),
        .I3(txload_cnt_reg[2]),
        .I4(txload_cnt_reg[0]),
        .I5(txload_cnt_reg[4]),
        .O(\txload_cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \txload_cnt[7]_inv_i_1 
       (.I0(\txload_cnt[6]_i_2_n_0 ),
        .I1(txload_cnt_reg[6]),
        .O(p_0_in__4[7]));
  FDRE \txload_cnt_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[0]),
        .Q(txload_cnt_reg[0]),
        .R(txSysData1_load_w));
  FDRE \txload_cnt_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[1]),
        .Q(txload_cnt_reg[1]),
        .R(txSysData1_load_w));
  FDRE \txload_cnt_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[2]),
        .Q(txload_cnt_reg[2]),
        .R(txSysData1_load_w));
  FDRE \txload_cnt_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[3]),
        .Q(txload_cnt_reg[3]),
        .R(txSysData1_load_w));
  FDRE \txload_cnt_reg[4] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[4]),
        .Q(txload_cnt_reg[4]),
        .R(txSysData1_load_w));
  FDRE \txload_cnt_reg[5] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[5]),
        .Q(txload_cnt_reg[5]),
        .R(txSysData1_load_w));
  FDRE \txload_cnt_reg[6] 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[6]),
        .Q(txload_cnt_reg[6]),
        .R(txSysData1_load_w));
  (* inverted = "yes" *) 
  FDSE \txload_cnt_reg[7]_inv 
       (.C(clk160m),
        .CE(sel),
        .D(p_0_in__4[7]),
        .Q(sel),
        .S(txSysData1_load_w));
  LUT6 #(
    .INIT(64'h02FEFFFF02FE02FE)) 
    txload_f_inv_i_1
       (.I0(txSysData1_load_w),
        .I1(txload_f_inv_i_2_n_0),
        .I2(txBitClk_f_i_2_n_0),
        .I3(txSync4mClk),
        .I4(preDataGate_f_reg_0),
        .I5(preDataGate_f),
        .O(txload_f_inv_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    txload_f_inv_i_2
       (.I0(txBitClk_f6_out),
        .I1(dataGateHTime_reg[4]),
        .I2(dataGateHTime_reg[1]),
        .I3(dataGateHTime_reg[0]),
        .I4(dataGateHTime_reg[2]),
        .I5(dataGateHTime_reg[3]),
        .O(txload_f_inv_i_2_n_0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    txload_f_reg_inv
       (.C(clk160m),
        .CE(1'b1),
        .D(txload_f_inv_i_1_n_0),
        .Q(txSysData1_load_w),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_hw0_0_0,hw0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "hw0,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ramClk,
    ramAddr,
    ramInData,
    ramOutData,
    ramWe,
    ramEn,
    ramRstp,
    sysClk,
    clk160m,
    resetN,
    gpsPps,
    ledV3,
    ledV4,
    rfInA,
    rfOutA,
    fibTxA,
    fibRxA,
    fibTxB1,
    fibTxB3,
    fibTxB5,
    fibTxB7,
    fibRxB1,
    fibRxB3,
    fibRxB5,
    fibRxB7,
    inpChk0,
    inpChk1,
    inpChk2,
    inpChk3,
    inpChkA,
    wgRfOut,
    hdfoA,
    laCh,
    hdfioA,
    dfInP,
    dfInN,
    dfOutP,
    dfOutN);
  input ramClk;
  input [12:0]ramAddr;
  input [31:0]ramInData;
  output [31:0]ramOutData;
  input [3:0]ramWe;
  input ramEn;
  input ramRstp;
  input sysClk;
  input clk160m;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 resetN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME resetN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetN;
  input gpsPps;
  output ledV3;
  output ledV4;
  input [11:0]rfInA;
  output [3:0]rfOutA;
  output [3:0]fibTxA;
  input [3:0]fibRxA;
  output fibTxB1;
  output fibTxB3;
  output fibTxB5;
  output fibTxB7;
  input fibRxB1;
  input fibRxB3;
  input fibRxB5;
  input fibRxB7;
  input inpChk0;
  input inpChk1;
  input inpChk2;
  input inpChk3;
  input [7:0]inpChkA;
  output wgRfOut;
  output [7:0]hdfoA;
  output [15:0]laCh;
  input [13:0]hdfioA;
  input [15:0]dfInP;
  input [15:0]dfInN;
  output [7:0]dfOutP;
  output [7:0]dfOutN;

  wire \<const0> ;
  wire chDelay_reg_i_6_n_0;
  wire clk160m;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [15:0]dfInN;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [15:0]dfInP;
  (* SLEW = "SLOW" *) wire [7:0]dfOutN;
  (* SLEW = "SLOW" *) wire [7:0]dfOutP;
  wire [3:0]fibRxA;
  wire fibRxB1;
  wire fibRxB3;
  wire fibRxB5;
  wire fibRxB7;
  wire [3:0]\^fibTxA ;
  wire fibTxB1;
  wire gpsPps;
  wire [13:0]hdfioA;
  wire [7:0]hdfoA;
  wire inpChk0;
  wire inpChk1;
  wire inpChk2;
  wire inpChk3;
  wire [7:0]inpChkA;
  wire [7:0]\^laCh ;
  wire ledV3;
  wire ledV4;
  wire [12:0]ramAddr;
  wire ramClk;
  wire ramEn;
  wire [31:0]ramInData;
  wire [31:0]ramOutData;
  wire [3:0]ramWe;
  wire [11:0]rfInA;
  wire [2:0]\^rfOutA ;
  wire [3:3]\rmem_reg[36]_0 ;
  wire sysClk;
  (* SLEW = "SLOW" *) wire wgRfOut;

  assign fibTxA[3:2] = \^fibTxA [3:2];
  assign fibTxA[1] = \^fibTxA [3];
  assign fibTxA[0] = \^fibTxA [0];
  assign fibTxB3 = fibTxB1;
  assign fibTxB5 = fibTxB1;
  assign fibTxB7 = fibTxB1;
  assign laCh[15] = \<const0> ;
  assign laCh[14] = \<const0> ;
  assign laCh[13] = \<const0> ;
  assign laCh[12] = \<const0> ;
  assign laCh[11] = \<const0> ;
  assign laCh[10] = \<const0> ;
  assign laCh[9] = \<const0> ;
  assign laCh[8] = \<const0> ;
  assign laCh[7:0] = \^laCh [7:0];
  assign rfOutA[3] = \<const0> ;
  assign rfOutA[2] = \^rfOutA [2];
  assign rfOutA[1] = \<const0> ;
  assign rfOutA[0] = \^rfOutA [0];
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    chDelay_reg_i_6
       (.I0(\rmem_reg[36]_0 ),
        .O(chDelay_reg_i_6_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hw0 inst
       (.Q(\rmem_reg[36]_0 ),
        .chDelay_reg_0(chDelay_reg_i_6_n_0),
        .clk160m(clk160m),
        .dfInN(dfInN[1:0]),
        .dfInP(dfInP[1:0]),
        .dfOutN(dfOutN),
        .dfOutP(dfOutP),
        .fibRxA(fibRxA),
        .fibRxB1(fibRxB1),
        .fibRxB3(fibRxB3),
        .fibRxB5(fibRxB5),
        .fibRxB7(fibRxB7),
        .fibTxA({\^fibTxA [3:2],\^fibTxA [0]}),
        .fibTxB1(fibTxB1),
        .gpsPps(gpsPps),
        .hdfioA(hdfioA),
        .hdfoA(hdfoA),
        .inpChk0(inpChk0),
        .inpChk1(inpChk1),
        .inpChk2(inpChk2),
        .inpChk3(inpChk3),
        .inpChkA(inpChkA[3]),
        .laCh(\^laCh ),
        .ledV3(ledV3),
        .ledV4(ledV4),
        .ramAddr(ramAddr[12:2]),
        .ramClk(ramClk),
        .ramEn(ramEn),
        .ramInData(ramInData),
        .ramOutData(ramOutData),
        .ramWe(ramWe),
        .rfInA({rfInA[10],rfInA[6],rfInA[4],rfInA[0]}),
        .rfOutA({\^rfOutA [2],\^rfOutA [0]}),
        .sysClk(sysClk),
        .wgRfout_f_reg_0(wgRfOut));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hw0
   (dfOutP,
    dfOutN,
    wgRfout_f_reg_0,
    rfOutA,
    Q,
    ledV3,
    hdfoA,
    ramOutData,
    laCh,
    fibTxA,
    fibTxB1,
    ledV4,
    dfInP,
    dfInN,
    clk160m,
    ramAddr,
    fibRxB1,
    hdfioA,
    chDelay_reg_0,
    ramInData,
    ramClk,
    sysClk,
    ramEn,
    ramWe,
    gpsPps,
    rfInA,
    fibRxA,
    fibRxB7,
    fibRxB5,
    inpChk3,
    inpChk2,
    fibRxB3,
    inpChkA,
    inpChk1,
    inpChk0);
  output [7:0]dfOutP;
  output [7:0]dfOutN;
  output wgRfout_f_reg_0;
  output [1:0]rfOutA;
  output [0:0]Q;
  output ledV3;
  output [7:0]hdfoA;
  output [31:0]ramOutData;
  output [7:0]laCh;
  output [2:0]fibTxA;
  output fibTxB1;
  output ledV4;
  input [1:0]dfInP;
  input [1:0]dfInN;
  input clk160m;
  input [10:0]ramAddr;
  input fibRxB1;
  input [13:0]hdfioA;
  input chDelay_reg_0;
  input [31:0]ramInData;
  input ramClk;
  input sysClk;
  input ramEn;
  input [3:0]ramWe;
  input gpsPps;
  input [3:0]rfInA;
  input [3:0]fibRxA;
  input fibRxB7;
  input fibRxB5;
  input inpChk3;
  input inpChk2;
  input fibRxB3;
  input [0:0]inpChkA;
  input inpChk1;
  input inpChk0;

  wire [0:0]Q;
  wire aSndRx;
  wire bSndRx;
  wire \base160Timer[0]_i_2_n_0 ;
  wire \base160Timer_reg[0]_i_1_n_0 ;
  wire \base160Timer_reg[0]_i_1_n_1 ;
  wire \base160Timer_reg[0]_i_1_n_2 ;
  wire \base160Timer_reg[0]_i_1_n_3 ;
  wire \base160Timer_reg[0]_i_1_n_4 ;
  wire \base160Timer_reg[0]_i_1_n_5 ;
  wire \base160Timer_reg[0]_i_1_n_6 ;
  wire \base160Timer_reg[0]_i_1_n_7 ;
  wire \base160Timer_reg[12]_i_1_n_0 ;
  wire \base160Timer_reg[12]_i_1_n_1 ;
  wire \base160Timer_reg[12]_i_1_n_2 ;
  wire \base160Timer_reg[12]_i_1_n_3 ;
  wire \base160Timer_reg[12]_i_1_n_4 ;
  wire \base160Timer_reg[12]_i_1_n_5 ;
  wire \base160Timer_reg[12]_i_1_n_6 ;
  wire \base160Timer_reg[12]_i_1_n_7 ;
  wire \base160Timer_reg[16]_i_1_n_0 ;
  wire \base160Timer_reg[16]_i_1_n_1 ;
  wire \base160Timer_reg[16]_i_1_n_2 ;
  wire \base160Timer_reg[16]_i_1_n_3 ;
  wire \base160Timer_reg[16]_i_1_n_4 ;
  wire \base160Timer_reg[16]_i_1_n_5 ;
  wire \base160Timer_reg[16]_i_1_n_6 ;
  wire \base160Timer_reg[16]_i_1_n_7 ;
  wire \base160Timer_reg[20]_i_1_n_0 ;
  wire \base160Timer_reg[20]_i_1_n_1 ;
  wire \base160Timer_reg[20]_i_1_n_2 ;
  wire \base160Timer_reg[20]_i_1_n_3 ;
  wire \base160Timer_reg[20]_i_1_n_4 ;
  wire \base160Timer_reg[20]_i_1_n_5 ;
  wire \base160Timer_reg[20]_i_1_n_6 ;
  wire \base160Timer_reg[20]_i_1_n_7 ;
  wire \base160Timer_reg[25]_i_1_n_3 ;
  wire \base160Timer_reg[25]_i_1_n_6 ;
  wire \base160Timer_reg[25]_i_1_n_7 ;
  wire \base160Timer_reg[4]_i_1_n_0 ;
  wire \base160Timer_reg[4]_i_1_n_1 ;
  wire \base160Timer_reg[4]_i_1_n_2 ;
  wire \base160Timer_reg[4]_i_1_n_3 ;
  wire \base160Timer_reg[4]_i_1_n_4 ;
  wire \base160Timer_reg[4]_i_1_n_5 ;
  wire \base160Timer_reg[4]_i_1_n_6 ;
  wire \base160Timer_reg[4]_i_1_n_7 ;
  wire \base160Timer_reg[8]_i_1_n_0 ;
  wire \base160Timer_reg[8]_i_1_n_1 ;
  wire \base160Timer_reg[8]_i_1_n_2 ;
  wire \base160Timer_reg[8]_i_1_n_3 ;
  wire \base160Timer_reg[8]_i_1_n_4 ;
  wire \base160Timer_reg[8]_i_1_n_5 ;
  wire \base160Timer_reg[8]_i_1_n_6 ;
  wire \base160Timer_reg[8]_i_1_n_7 ;
  wire \base160Timer_reg_n_0_[0] ;
  wire \base160Timer_reg_n_0_[10] ;
  wire \base160Timer_reg_n_0_[11] ;
  wire \base160Timer_reg_n_0_[12] ;
  wire \base160Timer_reg_n_0_[13] ;
  wire \base160Timer_reg_n_0_[14] ;
  wire \base160Timer_reg_n_0_[15] ;
  wire \base160Timer_reg_n_0_[16] ;
  wire \base160Timer_reg_n_0_[17] ;
  wire \base160Timer_reg_n_0_[18] ;
  wire \base160Timer_reg_n_0_[19] ;
  wire \base160Timer_reg_n_0_[1] ;
  wire \base160Timer_reg_n_0_[20] ;
  wire \base160Timer_reg_n_0_[21] ;
  wire \base160Timer_reg_n_0_[22] ;
  wire \base160Timer_reg_n_0_[23] ;
  wire \base160Timer_reg_n_0_[24] ;
  wire \base160Timer_reg_n_0_[2] ;
  wire \base160Timer_reg_n_0_[3] ;
  wire \base160Timer_reg_n_0_[4] ;
  wire \base160Timer_reg_n_0_[5] ;
  wire \base160Timer_reg_n_0_[6] ;
  wire \base160Timer_reg_n_0_[7] ;
  wire \base160Timer_reg_n_0_[8] ;
  wire \base160Timer_reg_n_0_[9] ;
  wire \baseTimer[0]_i_2_n_0 ;
  wire \baseTimer_reg[0]_i_1_n_0 ;
  wire \baseTimer_reg[0]_i_1_n_1 ;
  wire \baseTimer_reg[0]_i_1_n_2 ;
  wire \baseTimer_reg[0]_i_1_n_3 ;
  wire \baseTimer_reg[0]_i_1_n_4 ;
  wire \baseTimer_reg[0]_i_1_n_5 ;
  wire \baseTimer_reg[0]_i_1_n_6 ;
  wire \baseTimer_reg[0]_i_1_n_7 ;
  wire \baseTimer_reg[12]_i_1_n_0 ;
  wire \baseTimer_reg[12]_i_1_n_1 ;
  wire \baseTimer_reg[12]_i_1_n_2 ;
  wire \baseTimer_reg[12]_i_1_n_3 ;
  wire \baseTimer_reg[12]_i_1_n_4 ;
  wire \baseTimer_reg[12]_i_1_n_5 ;
  wire \baseTimer_reg[12]_i_1_n_6 ;
  wire \baseTimer_reg[12]_i_1_n_7 ;
  wire \baseTimer_reg[16]_i_1_n_0 ;
  wire \baseTimer_reg[16]_i_1_n_1 ;
  wire \baseTimer_reg[16]_i_1_n_2 ;
  wire \baseTimer_reg[16]_i_1_n_3 ;
  wire \baseTimer_reg[16]_i_1_n_4 ;
  wire \baseTimer_reg[16]_i_1_n_5 ;
  wire \baseTimer_reg[16]_i_1_n_6 ;
  wire \baseTimer_reg[16]_i_1_n_7 ;
  wire \baseTimer_reg[20]_i_1_n_0 ;
  wire \baseTimer_reg[20]_i_1_n_1 ;
  wire \baseTimer_reg[20]_i_1_n_2 ;
  wire \baseTimer_reg[20]_i_1_n_3 ;
  wire \baseTimer_reg[20]_i_1_n_4 ;
  wire \baseTimer_reg[20]_i_1_n_5 ;
  wire \baseTimer_reg[20]_i_1_n_6 ;
  wire \baseTimer_reg[20]_i_1_n_7 ;
  wire \baseTimer_reg[24]_i_1_n_7 ;
  wire \baseTimer_reg[4]_i_1_n_0 ;
  wire \baseTimer_reg[4]_i_1_n_1 ;
  wire \baseTimer_reg[4]_i_1_n_2 ;
  wire \baseTimer_reg[4]_i_1_n_3 ;
  wire \baseTimer_reg[4]_i_1_n_4 ;
  wire \baseTimer_reg[4]_i_1_n_5 ;
  wire \baseTimer_reg[4]_i_1_n_6 ;
  wire \baseTimer_reg[4]_i_1_n_7 ;
  wire \baseTimer_reg[8]_i_1_n_0 ;
  wire \baseTimer_reg[8]_i_1_n_1 ;
  wire \baseTimer_reg[8]_i_1_n_2 ;
  wire \baseTimer_reg[8]_i_1_n_3 ;
  wire \baseTimer_reg[8]_i_1_n_4 ;
  wire \baseTimer_reg[8]_i_1_n_5 ;
  wire \baseTimer_reg[8]_i_1_n_6 ;
  wire \baseTimer_reg[8]_i_1_n_7 ;
  wire \baseTimer_reg_n_0_[0] ;
  wire \baseTimer_reg_n_0_[10] ;
  wire \baseTimer_reg_n_0_[11] ;
  wire \baseTimer_reg_n_0_[12] ;
  wire \baseTimer_reg_n_0_[13] ;
  wire \baseTimer_reg_n_0_[14] ;
  wire \baseTimer_reg_n_0_[15] ;
  wire \baseTimer_reg_n_0_[16] ;
  wire \baseTimer_reg_n_0_[17] ;
  wire \baseTimer_reg_n_0_[18] ;
  wire \baseTimer_reg_n_0_[19] ;
  wire \baseTimer_reg_n_0_[1] ;
  wire \baseTimer_reg_n_0_[20] ;
  wire \baseTimer_reg_n_0_[21] ;
  wire \baseTimer_reg_n_0_[22] ;
  wire \baseTimer_reg_n_0_[23] ;
  wire \baseTimer_reg_n_0_[2] ;
  wire \baseTimer_reg_n_0_[3] ;
  wire \baseTimer_reg_n_0_[4] ;
  wire \baseTimer_reg_n_0_[5] ;
  wire \baseTimer_reg_n_0_[6] ;
  wire \baseTimer_reg_n_0_[7] ;
  wire \baseTimer_reg_n_0_[8] ;
  wire \baseTimer_reg_n_0_[9] ;
  wire [23:0]bmem;
  wire \bmem[95][23]_i_10_n_0 ;
  wire \bmem[95][23]_i_11_n_0 ;
  wire \bmem[95][23]_i_12_n_0 ;
  wire \bmem[95][23]_i_13_n_0 ;
  wire \bmem[95][23]_i_14_n_0 ;
  wire \bmem[95][23]_i_3_n_0 ;
  wire \bmem[95][23]_i_4_n_0 ;
  wire \bmem[95][23]_i_5_n_0 ;
  wire \bmem[95][23]_i_7_n_0 ;
  wire \bmem[95][23]_i_8_n_0 ;
  wire \bmem[95][23]_i_9_n_0 ;
  wire [31:0]\bmem_reg[20]_139 ;
  wire [23:0]\bmem_reg[21]_137 ;
  wire [31:0]\bmem_reg[22]_135 ;
  wire [23:0]\bmem_reg[23]_133 ;
  wire [31:0]\bmem_reg[24]_131 ;
  wire [23:0]\bmem_reg[25]_129 ;
  wire [31:0]\bmem_reg[26]_127 ;
  wire [23:0]\bmem_reg[27]_125 ;
  wire [31:0]\bmem_reg[28]_123 ;
  wire [23:0]\bmem_reg[29]_121 ;
  wire [31:0]\bmem_reg[30]_119 ;
  wire [31:0]\bmem_reg[32]_117 ;
  wire [23:0]\bmem_reg[33]_115 ;
  wire [31:0]\bmem_reg[34]_113 ;
  wire [23:0]\bmem_reg[35]_111 ;
  wire [31:0]\bmem_reg[36]_109 ;
  wire [23:0]\bmem_reg[37]_107 ;
  wire [31:0]\bmem_reg[38]_105 ;
  wire [23:0]\bmem_reg[39]_103 ;
  wire [31:0]\bmem_reg[40]_101 ;
  wire [23:0]\bmem_reg[41]_99 ;
  wire [31:0]\bmem_reg[42]_97 ;
  wire [23:0]\bmem_reg[43]_95 ;
  wire [31:0]\bmem_reg[44]_93 ;
  wire [23:0]\bmem_reg[45]_91 ;
  wire [31:0]\bmem_reg[46]_89 ;
  wire [23:0]\bmem_reg[47]_87 ;
  wire [31:0]\bmem_reg[48]_85 ;
  wire [23:0]\bmem_reg[49]_83 ;
  wire [31:0]\bmem_reg[50]_81 ;
  wire [23:0]\bmem_reg[51]_79 ;
  wire [31:0]\bmem_reg[52]_77 ;
  wire [23:0]\bmem_reg[53]_75 ;
  wire [31:0]\bmem_reg[54]_73 ;
  wire [23:0]\bmem_reg[55]_71 ;
  wire [31:0]\bmem_reg[56]_69 ;
  wire [23:0]\bmem_reg[57]_67 ;
  wire [31:0]\bmem_reg[58]_65 ;
  wire [23:0]\bmem_reg[59]_63 ;
  wire [31:0]\bmem_reg[60]_61 ;
  wire [23:0]\bmem_reg[61]_59 ;
  wire [31:0]\bmem_reg[62]_57 ;
  wire [23:0]\bmem_reg[63]_55 ;
  wire [31:0]\bmem_reg[64]_53 ;
  wire [23:0]\bmem_reg[65]_51 ;
  wire [31:0]\bmem_reg[68]_49 ;
  wire [31:0]\bmem_reg[70]_47 ;
  wire [23:0]\bmem_reg[71]_45 ;
  wire [31:0]\bmem_reg[72]_43 ;
  wire [23:0]\bmem_reg[73]_41 ;
  wire [31:0]\bmem_reg[76]_39 ;
  wire [23:0]\bmem_reg[77]_37 ;
  wire [31:0]\bmem_reg[78]_35 ;
  wire [23:0]\bmem_reg[79]_33 ;
  wire [31:0]\bmem_reg[7]_143 ;
  wire [31:0]\bmem_reg[80]_31 ;
  wire [23:0]\bmem_reg[81]_29 ;
  wire [31:0]\bmem_reg[82]_27 ;
  wire [23:0]\bmem_reg[83]_25 ;
  wire [31:0]\bmem_reg[84]_23 ;
  wire [23:0]\bmem_reg[85]_21 ;
  wire [31:0]\bmem_reg[86]_19 ;
  wire [23:0]\bmem_reg[87]_17 ;
  wire [31:0]\bmem_reg[88]_15 ;
  wire [23:0]\bmem_reg[89]_13 ;
  wire [31:0]\bmem_reg[90]_11 ;
  wire [23:0]\bmem_reg[91]_9 ;
  wire [31:0]\bmem_reg[92]_7 ;
  wire [23:0]\bmem_reg[93]_5 ;
  wire [31:0]\bmem_reg[94]_3 ;
  wire \bmem_reg[95][23]_i_1_n_2 ;
  wire \bmem_reg[95][23]_i_1_n_3 ;
  wire \bmem_reg[95][23]_i_2_n_0 ;
  wire \bmem_reg[95][23]_i_2_n_1 ;
  wire \bmem_reg[95][23]_i_2_n_2 ;
  wire \bmem_reg[95][23]_i_2_n_3 ;
  wire \bmem_reg[95][23]_i_6_n_0 ;
  wire \bmem_reg[95][23]_i_6_n_1 ;
  wire \bmem_reg[95][23]_i_6_n_2 ;
  wire \bmem_reg[95][23]_i_6_n_3 ;
  wire [23:0]\bmem_reg[95]_1 ;
  wire \bmem_reg_n_0_[0][0] ;
  wire \bmem_reg_n_0_[0][10] ;
  wire \bmem_reg_n_0_[0][11] ;
  wire \bmem_reg_n_0_[0][12] ;
  wire \bmem_reg_n_0_[0][13] ;
  wire \bmem_reg_n_0_[0][14] ;
  wire \bmem_reg_n_0_[0][15] ;
  wire \bmem_reg_n_0_[0][16] ;
  wire \bmem_reg_n_0_[0][17] ;
  wire \bmem_reg_n_0_[0][18] ;
  wire \bmem_reg_n_0_[0][19] ;
  wire \bmem_reg_n_0_[0][1] ;
  wire \bmem_reg_n_0_[0][20] ;
  wire \bmem_reg_n_0_[0][21] ;
  wire \bmem_reg_n_0_[0][22] ;
  wire \bmem_reg_n_0_[0][23] ;
  wire \bmem_reg_n_0_[0][24] ;
  wire \bmem_reg_n_0_[0][25] ;
  wire \bmem_reg_n_0_[0][26] ;
  wire \bmem_reg_n_0_[0][27] ;
  wire \bmem_reg_n_0_[0][28] ;
  wire \bmem_reg_n_0_[0][29] ;
  wire \bmem_reg_n_0_[0][2] ;
  wire \bmem_reg_n_0_[0][30] ;
  wire \bmem_reg_n_0_[0][31] ;
  wire \bmem_reg_n_0_[0][3] ;
  wire \bmem_reg_n_0_[0][4] ;
  wire \bmem_reg_n_0_[0][5] ;
  wire \bmem_reg_n_0_[0][6] ;
  wire \bmem_reg_n_0_[0][7] ;
  wire \bmem_reg_n_0_[0][8] ;
  wire \bmem_reg_n_0_[0][9] ;
  wire \bmem_reg_n_0_[10][0] ;
  wire \bmem_reg_n_0_[10][10] ;
  wire \bmem_reg_n_0_[10][11] ;
  wire \bmem_reg_n_0_[10][12] ;
  wire \bmem_reg_n_0_[10][13] ;
  wire \bmem_reg_n_0_[10][14] ;
  wire \bmem_reg_n_0_[10][15] ;
  wire \bmem_reg_n_0_[10][16] ;
  wire \bmem_reg_n_0_[10][17] ;
  wire \bmem_reg_n_0_[10][18] ;
  wire \bmem_reg_n_0_[10][19] ;
  wire \bmem_reg_n_0_[10][1] ;
  wire \bmem_reg_n_0_[10][20] ;
  wire \bmem_reg_n_0_[10][21] ;
  wire \bmem_reg_n_0_[10][22] ;
  wire \bmem_reg_n_0_[10][23] ;
  wire \bmem_reg_n_0_[10][24] ;
  wire \bmem_reg_n_0_[10][25] ;
  wire \bmem_reg_n_0_[10][26] ;
  wire \bmem_reg_n_0_[10][27] ;
  wire \bmem_reg_n_0_[10][28] ;
  wire \bmem_reg_n_0_[10][29] ;
  wire \bmem_reg_n_0_[10][2] ;
  wire \bmem_reg_n_0_[10][30] ;
  wire \bmem_reg_n_0_[10][31] ;
  wire \bmem_reg_n_0_[10][3] ;
  wire \bmem_reg_n_0_[10][4] ;
  wire \bmem_reg_n_0_[10][5] ;
  wire \bmem_reg_n_0_[10][6] ;
  wire \bmem_reg_n_0_[10][7] ;
  wire \bmem_reg_n_0_[10][8] ;
  wire \bmem_reg_n_0_[10][9] ;
  wire \bmem_reg_n_0_[11][0] ;
  wire \bmem_reg_n_0_[11][10] ;
  wire \bmem_reg_n_0_[11][11] ;
  wire \bmem_reg_n_0_[11][12] ;
  wire \bmem_reg_n_0_[11][13] ;
  wire \bmem_reg_n_0_[11][14] ;
  wire \bmem_reg_n_0_[11][15] ;
  wire \bmem_reg_n_0_[11][16] ;
  wire \bmem_reg_n_0_[11][17] ;
  wire \bmem_reg_n_0_[11][18] ;
  wire \bmem_reg_n_0_[11][19] ;
  wire \bmem_reg_n_0_[11][1] ;
  wire \bmem_reg_n_0_[11][20] ;
  wire \bmem_reg_n_0_[11][21] ;
  wire \bmem_reg_n_0_[11][22] ;
  wire \bmem_reg_n_0_[11][23] ;
  wire \bmem_reg_n_0_[11][24] ;
  wire \bmem_reg_n_0_[11][25] ;
  wire \bmem_reg_n_0_[11][26] ;
  wire \bmem_reg_n_0_[11][27] ;
  wire \bmem_reg_n_0_[11][28] ;
  wire \bmem_reg_n_0_[11][29] ;
  wire \bmem_reg_n_0_[11][2] ;
  wire \bmem_reg_n_0_[11][30] ;
  wire \bmem_reg_n_0_[11][31] ;
  wire \bmem_reg_n_0_[11][3] ;
  wire \bmem_reg_n_0_[11][4] ;
  wire \bmem_reg_n_0_[11][5] ;
  wire \bmem_reg_n_0_[11][6] ;
  wire \bmem_reg_n_0_[11][7] ;
  wire \bmem_reg_n_0_[11][8] ;
  wire \bmem_reg_n_0_[11][9] ;
  wire \bmem_reg_n_0_[12][0] ;
  wire \bmem_reg_n_0_[12][10] ;
  wire \bmem_reg_n_0_[12][11] ;
  wire \bmem_reg_n_0_[12][12] ;
  wire \bmem_reg_n_0_[12][13] ;
  wire \bmem_reg_n_0_[12][14] ;
  wire \bmem_reg_n_0_[12][15] ;
  wire \bmem_reg_n_0_[12][16] ;
  wire \bmem_reg_n_0_[12][17] ;
  wire \bmem_reg_n_0_[12][18] ;
  wire \bmem_reg_n_0_[12][19] ;
  wire \bmem_reg_n_0_[12][1] ;
  wire \bmem_reg_n_0_[12][20] ;
  wire \bmem_reg_n_0_[12][21] ;
  wire \bmem_reg_n_0_[12][22] ;
  wire \bmem_reg_n_0_[12][23] ;
  wire \bmem_reg_n_0_[12][24] ;
  wire \bmem_reg_n_0_[12][25] ;
  wire \bmem_reg_n_0_[12][26] ;
  wire \bmem_reg_n_0_[12][27] ;
  wire \bmem_reg_n_0_[12][28] ;
  wire \bmem_reg_n_0_[12][29] ;
  wire \bmem_reg_n_0_[12][2] ;
  wire \bmem_reg_n_0_[12][30] ;
  wire \bmem_reg_n_0_[12][31] ;
  wire \bmem_reg_n_0_[12][3] ;
  wire \bmem_reg_n_0_[12][4] ;
  wire \bmem_reg_n_0_[12][5] ;
  wire \bmem_reg_n_0_[12][6] ;
  wire \bmem_reg_n_0_[12][7] ;
  wire \bmem_reg_n_0_[12][8] ;
  wire \bmem_reg_n_0_[12][9] ;
  wire \bmem_reg_n_0_[13][0] ;
  wire \bmem_reg_n_0_[13][10] ;
  wire \bmem_reg_n_0_[13][11] ;
  wire \bmem_reg_n_0_[13][12] ;
  wire \bmem_reg_n_0_[13][13] ;
  wire \bmem_reg_n_0_[13][14] ;
  wire \bmem_reg_n_0_[13][15] ;
  wire \bmem_reg_n_0_[13][16] ;
  wire \bmem_reg_n_0_[13][17] ;
  wire \bmem_reg_n_0_[13][18] ;
  wire \bmem_reg_n_0_[13][19] ;
  wire \bmem_reg_n_0_[13][20] ;
  wire \bmem_reg_n_0_[13][21] ;
  wire \bmem_reg_n_0_[13][22] ;
  wire \bmem_reg_n_0_[13][23] ;
  wire \bmem_reg_n_0_[13][2] ;
  wire \bmem_reg_n_0_[13][3] ;
  wire \bmem_reg_n_0_[13][4] ;
  wire \bmem_reg_n_0_[13][5] ;
  wire \bmem_reg_n_0_[13][6] ;
  wire \bmem_reg_n_0_[13][7] ;
  wire \bmem_reg_n_0_[13][8] ;
  wire \bmem_reg_n_0_[13][9] ;
  wire \bmem_reg_n_0_[14][0] ;
  wire \bmem_reg_n_0_[14][10] ;
  wire \bmem_reg_n_0_[14][11] ;
  wire \bmem_reg_n_0_[14][12] ;
  wire \bmem_reg_n_0_[14][13] ;
  wire \bmem_reg_n_0_[14][14] ;
  wire \bmem_reg_n_0_[14][15] ;
  wire \bmem_reg_n_0_[14][16] ;
  wire \bmem_reg_n_0_[14][17] ;
  wire \bmem_reg_n_0_[14][18] ;
  wire \bmem_reg_n_0_[14][19] ;
  wire \bmem_reg_n_0_[14][1] ;
  wire \bmem_reg_n_0_[14][20] ;
  wire \bmem_reg_n_0_[14][21] ;
  wire \bmem_reg_n_0_[14][22] ;
  wire \bmem_reg_n_0_[14][23] ;
  wire \bmem_reg_n_0_[14][24] ;
  wire \bmem_reg_n_0_[14][25] ;
  wire \bmem_reg_n_0_[14][26] ;
  wire \bmem_reg_n_0_[14][27] ;
  wire \bmem_reg_n_0_[14][28] ;
  wire \bmem_reg_n_0_[14][29] ;
  wire \bmem_reg_n_0_[14][2] ;
  wire \bmem_reg_n_0_[14][30] ;
  wire \bmem_reg_n_0_[14][31] ;
  wire \bmem_reg_n_0_[14][3] ;
  wire \bmem_reg_n_0_[14][4] ;
  wire \bmem_reg_n_0_[14][5] ;
  wire \bmem_reg_n_0_[14][6] ;
  wire \bmem_reg_n_0_[14][7] ;
  wire \bmem_reg_n_0_[14][8] ;
  wire \bmem_reg_n_0_[14][9] ;
  wire \bmem_reg_n_0_[15][0] ;
  wire \bmem_reg_n_0_[15][10] ;
  wire \bmem_reg_n_0_[15][11] ;
  wire \bmem_reg_n_0_[15][12] ;
  wire \bmem_reg_n_0_[15][13] ;
  wire \bmem_reg_n_0_[15][14] ;
  wire \bmem_reg_n_0_[15][15] ;
  wire \bmem_reg_n_0_[15][16] ;
  wire \bmem_reg_n_0_[15][17] ;
  wire \bmem_reg_n_0_[15][18] ;
  wire \bmem_reg_n_0_[15][19] ;
  wire \bmem_reg_n_0_[15][1] ;
  wire \bmem_reg_n_0_[15][20] ;
  wire \bmem_reg_n_0_[15][21] ;
  wire \bmem_reg_n_0_[15][22] ;
  wire \bmem_reg_n_0_[15][23] ;
  wire \bmem_reg_n_0_[15][2] ;
  wire \bmem_reg_n_0_[15][3] ;
  wire \bmem_reg_n_0_[15][4] ;
  wire \bmem_reg_n_0_[15][5] ;
  wire \bmem_reg_n_0_[15][6] ;
  wire \bmem_reg_n_0_[15][7] ;
  wire \bmem_reg_n_0_[15][8] ;
  wire \bmem_reg_n_0_[15][9] ;
  wire \bmem_reg_n_0_[16][0] ;
  wire \bmem_reg_n_0_[16][10] ;
  wire \bmem_reg_n_0_[16][11] ;
  wire \bmem_reg_n_0_[16][12] ;
  wire \bmem_reg_n_0_[16][13] ;
  wire \bmem_reg_n_0_[16][14] ;
  wire \bmem_reg_n_0_[16][15] ;
  wire \bmem_reg_n_0_[16][16] ;
  wire \bmem_reg_n_0_[16][17] ;
  wire \bmem_reg_n_0_[16][18] ;
  wire \bmem_reg_n_0_[16][19] ;
  wire \bmem_reg_n_0_[16][1] ;
  wire \bmem_reg_n_0_[16][20] ;
  wire \bmem_reg_n_0_[16][21] ;
  wire \bmem_reg_n_0_[16][22] ;
  wire \bmem_reg_n_0_[16][23] ;
  wire \bmem_reg_n_0_[16][24] ;
  wire \bmem_reg_n_0_[16][25] ;
  wire \bmem_reg_n_0_[16][26] ;
  wire \bmem_reg_n_0_[16][27] ;
  wire \bmem_reg_n_0_[16][28] ;
  wire \bmem_reg_n_0_[16][29] ;
  wire \bmem_reg_n_0_[16][2] ;
  wire \bmem_reg_n_0_[16][30] ;
  wire \bmem_reg_n_0_[16][31] ;
  wire \bmem_reg_n_0_[16][3] ;
  wire \bmem_reg_n_0_[16][4] ;
  wire \bmem_reg_n_0_[16][5] ;
  wire \bmem_reg_n_0_[16][6] ;
  wire \bmem_reg_n_0_[16][7] ;
  wire \bmem_reg_n_0_[16][8] ;
  wire \bmem_reg_n_0_[16][9] ;
  wire \bmem_reg_n_0_[17][0] ;
  wire \bmem_reg_n_0_[17][10] ;
  wire \bmem_reg_n_0_[17][11] ;
  wire \bmem_reg_n_0_[17][12] ;
  wire \bmem_reg_n_0_[17][13] ;
  wire \bmem_reg_n_0_[17][14] ;
  wire \bmem_reg_n_0_[17][15] ;
  wire \bmem_reg_n_0_[17][16] ;
  wire \bmem_reg_n_0_[17][17] ;
  wire \bmem_reg_n_0_[17][18] ;
  wire \bmem_reg_n_0_[17][19] ;
  wire \bmem_reg_n_0_[17][1] ;
  wire \bmem_reg_n_0_[17][20] ;
  wire \bmem_reg_n_0_[17][21] ;
  wire \bmem_reg_n_0_[17][22] ;
  wire \bmem_reg_n_0_[17][23] ;
  wire \bmem_reg_n_0_[17][2] ;
  wire \bmem_reg_n_0_[17][3] ;
  wire \bmem_reg_n_0_[17][4] ;
  wire \bmem_reg_n_0_[17][5] ;
  wire \bmem_reg_n_0_[17][6] ;
  wire \bmem_reg_n_0_[17][7] ;
  wire \bmem_reg_n_0_[17][8] ;
  wire \bmem_reg_n_0_[17][9] ;
  wire \bmem_reg_n_0_[18][0] ;
  wire \bmem_reg_n_0_[18][10] ;
  wire \bmem_reg_n_0_[18][11] ;
  wire \bmem_reg_n_0_[18][12] ;
  wire \bmem_reg_n_0_[18][13] ;
  wire \bmem_reg_n_0_[18][14] ;
  wire \bmem_reg_n_0_[18][15] ;
  wire \bmem_reg_n_0_[18][16] ;
  wire \bmem_reg_n_0_[18][17] ;
  wire \bmem_reg_n_0_[18][18] ;
  wire \bmem_reg_n_0_[18][19] ;
  wire \bmem_reg_n_0_[18][1] ;
  wire \bmem_reg_n_0_[18][20] ;
  wire \bmem_reg_n_0_[18][21] ;
  wire \bmem_reg_n_0_[18][22] ;
  wire \bmem_reg_n_0_[18][23] ;
  wire \bmem_reg_n_0_[18][24] ;
  wire \bmem_reg_n_0_[18][25] ;
  wire \bmem_reg_n_0_[18][26] ;
  wire \bmem_reg_n_0_[18][27] ;
  wire \bmem_reg_n_0_[18][28] ;
  wire \bmem_reg_n_0_[18][29] ;
  wire \bmem_reg_n_0_[18][2] ;
  wire \bmem_reg_n_0_[18][30] ;
  wire \bmem_reg_n_0_[18][31] ;
  wire \bmem_reg_n_0_[18][3] ;
  wire \bmem_reg_n_0_[18][4] ;
  wire \bmem_reg_n_0_[18][5] ;
  wire \bmem_reg_n_0_[18][6] ;
  wire \bmem_reg_n_0_[18][7] ;
  wire \bmem_reg_n_0_[18][8] ;
  wire \bmem_reg_n_0_[18][9] ;
  wire \bmem_reg_n_0_[19][0] ;
  wire \bmem_reg_n_0_[19][10] ;
  wire \bmem_reg_n_0_[19][11] ;
  wire \bmem_reg_n_0_[19][12] ;
  wire \bmem_reg_n_0_[19][13] ;
  wire \bmem_reg_n_0_[19][14] ;
  wire \bmem_reg_n_0_[19][15] ;
  wire \bmem_reg_n_0_[19][16] ;
  wire \bmem_reg_n_0_[19][17] ;
  wire \bmem_reg_n_0_[19][18] ;
  wire \bmem_reg_n_0_[19][19] ;
  wire \bmem_reg_n_0_[19][1] ;
  wire \bmem_reg_n_0_[19][20] ;
  wire \bmem_reg_n_0_[19][21] ;
  wire \bmem_reg_n_0_[19][22] ;
  wire \bmem_reg_n_0_[19][23] ;
  wire \bmem_reg_n_0_[19][2] ;
  wire \bmem_reg_n_0_[19][3] ;
  wire \bmem_reg_n_0_[19][4] ;
  wire \bmem_reg_n_0_[19][5] ;
  wire \bmem_reg_n_0_[19][6] ;
  wire \bmem_reg_n_0_[19][7] ;
  wire \bmem_reg_n_0_[19][8] ;
  wire \bmem_reg_n_0_[19][9] ;
  wire \bmem_reg_n_0_[1][0] ;
  wire \bmem_reg_n_0_[1][10] ;
  wire \bmem_reg_n_0_[1][11] ;
  wire \bmem_reg_n_0_[1][12] ;
  wire \bmem_reg_n_0_[1][13] ;
  wire \bmem_reg_n_0_[1][14] ;
  wire \bmem_reg_n_0_[1][15] ;
  wire \bmem_reg_n_0_[1][16] ;
  wire \bmem_reg_n_0_[1][17] ;
  wire \bmem_reg_n_0_[1][18] ;
  wire \bmem_reg_n_0_[1][19] ;
  wire \bmem_reg_n_0_[1][1] ;
  wire \bmem_reg_n_0_[1][20] ;
  wire \bmem_reg_n_0_[1][21] ;
  wire \bmem_reg_n_0_[1][22] ;
  wire \bmem_reg_n_0_[1][23] ;
  wire \bmem_reg_n_0_[1][2] ;
  wire \bmem_reg_n_0_[1][3] ;
  wire \bmem_reg_n_0_[1][4] ;
  wire \bmem_reg_n_0_[1][5] ;
  wire \bmem_reg_n_0_[1][6] ;
  wire \bmem_reg_n_0_[1][7] ;
  wire \bmem_reg_n_0_[1][8] ;
  wire \bmem_reg_n_0_[1][9] ;
  wire \bmem_reg_n_0_[2][0] ;
  wire \bmem_reg_n_0_[2][10] ;
  wire \bmem_reg_n_0_[2][11] ;
  wire \bmem_reg_n_0_[2][12] ;
  wire \bmem_reg_n_0_[2][13] ;
  wire \bmem_reg_n_0_[2][14] ;
  wire \bmem_reg_n_0_[2][15] ;
  wire \bmem_reg_n_0_[2][16] ;
  wire \bmem_reg_n_0_[2][17] ;
  wire \bmem_reg_n_0_[2][18] ;
  wire \bmem_reg_n_0_[2][19] ;
  wire \bmem_reg_n_0_[2][1] ;
  wire \bmem_reg_n_0_[2][20] ;
  wire \bmem_reg_n_0_[2][21] ;
  wire \bmem_reg_n_0_[2][22] ;
  wire \bmem_reg_n_0_[2][23] ;
  wire \bmem_reg_n_0_[2][24] ;
  wire \bmem_reg_n_0_[2][25] ;
  wire \bmem_reg_n_0_[2][26] ;
  wire \bmem_reg_n_0_[2][27] ;
  wire \bmem_reg_n_0_[2][28] ;
  wire \bmem_reg_n_0_[2][29] ;
  wire \bmem_reg_n_0_[2][2] ;
  wire \bmem_reg_n_0_[2][30] ;
  wire \bmem_reg_n_0_[2][31] ;
  wire \bmem_reg_n_0_[2][3] ;
  wire \bmem_reg_n_0_[2][4] ;
  wire \bmem_reg_n_0_[2][5] ;
  wire \bmem_reg_n_0_[2][6] ;
  wire \bmem_reg_n_0_[2][7] ;
  wire \bmem_reg_n_0_[2][8] ;
  wire \bmem_reg_n_0_[2][9] ;
  wire \bmem_reg_n_0_[3][0] ;
  wire \bmem_reg_n_0_[3][10] ;
  wire \bmem_reg_n_0_[3][11] ;
  wire \bmem_reg_n_0_[3][12] ;
  wire \bmem_reg_n_0_[3][13] ;
  wire \bmem_reg_n_0_[3][14] ;
  wire \bmem_reg_n_0_[3][15] ;
  wire \bmem_reg_n_0_[3][16] ;
  wire \bmem_reg_n_0_[3][17] ;
  wire \bmem_reg_n_0_[3][18] ;
  wire \bmem_reg_n_0_[3][19] ;
  wire \bmem_reg_n_0_[3][1] ;
  wire \bmem_reg_n_0_[3][20] ;
  wire \bmem_reg_n_0_[3][21] ;
  wire \bmem_reg_n_0_[3][22] ;
  wire \bmem_reg_n_0_[3][23] ;
  wire \bmem_reg_n_0_[3][2] ;
  wire \bmem_reg_n_0_[3][3] ;
  wire \bmem_reg_n_0_[3][4] ;
  wire \bmem_reg_n_0_[3][5] ;
  wire \bmem_reg_n_0_[3][6] ;
  wire \bmem_reg_n_0_[3][7] ;
  wire \bmem_reg_n_0_[3][8] ;
  wire \bmem_reg_n_0_[3][9] ;
  wire \bmem_reg_n_0_[4][0] ;
  wire \bmem_reg_n_0_[4][10] ;
  wire \bmem_reg_n_0_[4][11] ;
  wire \bmem_reg_n_0_[4][12] ;
  wire \bmem_reg_n_0_[4][13] ;
  wire \bmem_reg_n_0_[4][14] ;
  wire \bmem_reg_n_0_[4][15] ;
  wire \bmem_reg_n_0_[4][16] ;
  wire \bmem_reg_n_0_[4][17] ;
  wire \bmem_reg_n_0_[4][18] ;
  wire \bmem_reg_n_0_[4][19] ;
  wire \bmem_reg_n_0_[4][1] ;
  wire \bmem_reg_n_0_[4][20] ;
  wire \bmem_reg_n_0_[4][21] ;
  wire \bmem_reg_n_0_[4][22] ;
  wire \bmem_reg_n_0_[4][23] ;
  wire \bmem_reg_n_0_[4][24] ;
  wire \bmem_reg_n_0_[4][25] ;
  wire \bmem_reg_n_0_[4][26] ;
  wire \bmem_reg_n_0_[4][27] ;
  wire \bmem_reg_n_0_[4][28] ;
  wire \bmem_reg_n_0_[4][29] ;
  wire \bmem_reg_n_0_[4][2] ;
  wire \bmem_reg_n_0_[4][30] ;
  wire \bmem_reg_n_0_[4][31] ;
  wire \bmem_reg_n_0_[4][3] ;
  wire \bmem_reg_n_0_[4][4] ;
  wire \bmem_reg_n_0_[4][5] ;
  wire \bmem_reg_n_0_[4][6] ;
  wire \bmem_reg_n_0_[4][7] ;
  wire \bmem_reg_n_0_[4][8] ;
  wire \bmem_reg_n_0_[4][9] ;
  wire \bmem_reg_n_0_[5][0] ;
  wire \bmem_reg_n_0_[5][10] ;
  wire \bmem_reg_n_0_[5][11] ;
  wire \bmem_reg_n_0_[5][12] ;
  wire \bmem_reg_n_0_[5][13] ;
  wire \bmem_reg_n_0_[5][14] ;
  wire \bmem_reg_n_0_[5][15] ;
  wire \bmem_reg_n_0_[5][16] ;
  wire \bmem_reg_n_0_[5][17] ;
  wire \bmem_reg_n_0_[5][18] ;
  wire \bmem_reg_n_0_[5][19] ;
  wire \bmem_reg_n_0_[5][1] ;
  wire \bmem_reg_n_0_[5][20] ;
  wire \bmem_reg_n_0_[5][21] ;
  wire \bmem_reg_n_0_[5][22] ;
  wire \bmem_reg_n_0_[5][23] ;
  wire \bmem_reg_n_0_[5][2] ;
  wire \bmem_reg_n_0_[5][3] ;
  wire \bmem_reg_n_0_[5][4] ;
  wire \bmem_reg_n_0_[5][5] ;
  wire \bmem_reg_n_0_[5][6] ;
  wire \bmem_reg_n_0_[5][7] ;
  wire \bmem_reg_n_0_[5][8] ;
  wire \bmem_reg_n_0_[5][9] ;
  wire \bmem_reg_n_0_[66][0] ;
  wire \bmem_reg_n_0_[66][10] ;
  wire \bmem_reg_n_0_[66][11] ;
  wire \bmem_reg_n_0_[66][12] ;
  wire \bmem_reg_n_0_[66][13] ;
  wire \bmem_reg_n_0_[66][14] ;
  wire \bmem_reg_n_0_[66][15] ;
  wire \bmem_reg_n_0_[66][16] ;
  wire \bmem_reg_n_0_[66][17] ;
  wire \bmem_reg_n_0_[66][18] ;
  wire \bmem_reg_n_0_[66][19] ;
  wire \bmem_reg_n_0_[66][1] ;
  wire \bmem_reg_n_0_[66][20] ;
  wire \bmem_reg_n_0_[66][21] ;
  wire \bmem_reg_n_0_[66][22] ;
  wire \bmem_reg_n_0_[66][23] ;
  wire \bmem_reg_n_0_[66][24] ;
  wire \bmem_reg_n_0_[66][25] ;
  wire \bmem_reg_n_0_[66][26] ;
  wire \bmem_reg_n_0_[66][27] ;
  wire \bmem_reg_n_0_[66][28] ;
  wire \bmem_reg_n_0_[66][29] ;
  wire \bmem_reg_n_0_[66][2] ;
  wire \bmem_reg_n_0_[66][30] ;
  wire \bmem_reg_n_0_[66][31] ;
  wire \bmem_reg_n_0_[66][3] ;
  wire \bmem_reg_n_0_[66][4] ;
  wire \bmem_reg_n_0_[66][5] ;
  wire \bmem_reg_n_0_[66][6] ;
  wire \bmem_reg_n_0_[66][7] ;
  wire \bmem_reg_n_0_[66][8] ;
  wire \bmem_reg_n_0_[66][9] ;
  wire \bmem_reg_n_0_[67][0] ;
  wire \bmem_reg_n_0_[67][10] ;
  wire \bmem_reg_n_0_[67][11] ;
  wire \bmem_reg_n_0_[67][12] ;
  wire \bmem_reg_n_0_[67][13] ;
  wire \bmem_reg_n_0_[67][14] ;
  wire \bmem_reg_n_0_[67][15] ;
  wire \bmem_reg_n_0_[67][16] ;
  wire \bmem_reg_n_0_[67][17] ;
  wire \bmem_reg_n_0_[67][18] ;
  wire \bmem_reg_n_0_[67][19] ;
  wire \bmem_reg_n_0_[67][1] ;
  wire \bmem_reg_n_0_[67][20] ;
  wire \bmem_reg_n_0_[67][21] ;
  wire \bmem_reg_n_0_[67][22] ;
  wire \bmem_reg_n_0_[67][23] ;
  wire \bmem_reg_n_0_[67][2] ;
  wire \bmem_reg_n_0_[67][3] ;
  wire \bmem_reg_n_0_[67][4] ;
  wire \bmem_reg_n_0_[67][5] ;
  wire \bmem_reg_n_0_[67][6] ;
  wire \bmem_reg_n_0_[67][7] ;
  wire \bmem_reg_n_0_[67][8] ;
  wire \bmem_reg_n_0_[67][9] ;
  wire \bmem_reg_n_0_[69][0] ;
  wire \bmem_reg_n_0_[69][10] ;
  wire \bmem_reg_n_0_[69][11] ;
  wire \bmem_reg_n_0_[69][12] ;
  wire \bmem_reg_n_0_[69][13] ;
  wire \bmem_reg_n_0_[69][14] ;
  wire \bmem_reg_n_0_[69][15] ;
  wire \bmem_reg_n_0_[69][16] ;
  wire \bmem_reg_n_0_[69][17] ;
  wire \bmem_reg_n_0_[69][18] ;
  wire \bmem_reg_n_0_[69][19] ;
  wire \bmem_reg_n_0_[69][1] ;
  wire \bmem_reg_n_0_[69][20] ;
  wire \bmem_reg_n_0_[69][21] ;
  wire \bmem_reg_n_0_[69][22] ;
  wire \bmem_reg_n_0_[69][23] ;
  wire \bmem_reg_n_0_[69][2] ;
  wire \bmem_reg_n_0_[69][3] ;
  wire \bmem_reg_n_0_[69][4] ;
  wire \bmem_reg_n_0_[69][5] ;
  wire \bmem_reg_n_0_[69][6] ;
  wire \bmem_reg_n_0_[69][7] ;
  wire \bmem_reg_n_0_[69][8] ;
  wire \bmem_reg_n_0_[69][9] ;
  wire \bmem_reg_n_0_[6][0] ;
  wire \bmem_reg_n_0_[6][10] ;
  wire \bmem_reg_n_0_[6][11] ;
  wire \bmem_reg_n_0_[6][12] ;
  wire \bmem_reg_n_0_[6][13] ;
  wire \bmem_reg_n_0_[6][14] ;
  wire \bmem_reg_n_0_[6][15] ;
  wire \bmem_reg_n_0_[6][16] ;
  wire \bmem_reg_n_0_[6][17] ;
  wire \bmem_reg_n_0_[6][18] ;
  wire \bmem_reg_n_0_[6][19] ;
  wire \bmem_reg_n_0_[6][1] ;
  wire \bmem_reg_n_0_[6][20] ;
  wire \bmem_reg_n_0_[6][21] ;
  wire \bmem_reg_n_0_[6][22] ;
  wire \bmem_reg_n_0_[6][23] ;
  wire \bmem_reg_n_0_[6][24] ;
  wire \bmem_reg_n_0_[6][25] ;
  wire \bmem_reg_n_0_[6][26] ;
  wire \bmem_reg_n_0_[6][27] ;
  wire \bmem_reg_n_0_[6][28] ;
  wire \bmem_reg_n_0_[6][29] ;
  wire \bmem_reg_n_0_[6][2] ;
  wire \bmem_reg_n_0_[6][30] ;
  wire \bmem_reg_n_0_[6][31] ;
  wire \bmem_reg_n_0_[6][3] ;
  wire \bmem_reg_n_0_[6][4] ;
  wire \bmem_reg_n_0_[6][5] ;
  wire \bmem_reg_n_0_[6][6] ;
  wire \bmem_reg_n_0_[6][7] ;
  wire \bmem_reg_n_0_[6][8] ;
  wire \bmem_reg_n_0_[6][9] ;
  wire \bmem_reg_n_0_[74][0] ;
  wire \bmem_reg_n_0_[74][10] ;
  wire \bmem_reg_n_0_[74][11] ;
  wire \bmem_reg_n_0_[74][12] ;
  wire \bmem_reg_n_0_[74][13] ;
  wire \bmem_reg_n_0_[74][14] ;
  wire \bmem_reg_n_0_[74][15] ;
  wire \bmem_reg_n_0_[74][16] ;
  wire \bmem_reg_n_0_[74][17] ;
  wire \bmem_reg_n_0_[74][18] ;
  wire \bmem_reg_n_0_[74][19] ;
  wire \bmem_reg_n_0_[74][1] ;
  wire \bmem_reg_n_0_[74][20] ;
  wire \bmem_reg_n_0_[74][21] ;
  wire \bmem_reg_n_0_[74][22] ;
  wire \bmem_reg_n_0_[74][23] ;
  wire \bmem_reg_n_0_[74][24] ;
  wire \bmem_reg_n_0_[74][25] ;
  wire \bmem_reg_n_0_[74][26] ;
  wire \bmem_reg_n_0_[74][27] ;
  wire \bmem_reg_n_0_[74][28] ;
  wire \bmem_reg_n_0_[74][29] ;
  wire \bmem_reg_n_0_[74][2] ;
  wire \bmem_reg_n_0_[74][30] ;
  wire \bmem_reg_n_0_[74][31] ;
  wire \bmem_reg_n_0_[74][3] ;
  wire \bmem_reg_n_0_[74][4] ;
  wire \bmem_reg_n_0_[74][5] ;
  wire \bmem_reg_n_0_[74][6] ;
  wire \bmem_reg_n_0_[74][7] ;
  wire \bmem_reg_n_0_[74][8] ;
  wire \bmem_reg_n_0_[74][9] ;
  wire \bmem_reg_n_0_[75][0] ;
  wire \bmem_reg_n_0_[75][10] ;
  wire \bmem_reg_n_0_[75][11] ;
  wire \bmem_reg_n_0_[75][12] ;
  wire \bmem_reg_n_0_[75][13] ;
  wire \bmem_reg_n_0_[75][14] ;
  wire \bmem_reg_n_0_[75][15] ;
  wire \bmem_reg_n_0_[75][16] ;
  wire \bmem_reg_n_0_[75][17] ;
  wire \bmem_reg_n_0_[75][18] ;
  wire \bmem_reg_n_0_[75][19] ;
  wire \bmem_reg_n_0_[75][1] ;
  wire \bmem_reg_n_0_[75][20] ;
  wire \bmem_reg_n_0_[75][21] ;
  wire \bmem_reg_n_0_[75][22] ;
  wire \bmem_reg_n_0_[75][23] ;
  wire \bmem_reg_n_0_[75][2] ;
  wire \bmem_reg_n_0_[75][3] ;
  wire \bmem_reg_n_0_[75][4] ;
  wire \bmem_reg_n_0_[75][5] ;
  wire \bmem_reg_n_0_[75][6] ;
  wire \bmem_reg_n_0_[75][7] ;
  wire \bmem_reg_n_0_[75][8] ;
  wire \bmem_reg_n_0_[75][9] ;
  wire \bmem_reg_n_0_[8][0] ;
  wire \bmem_reg_n_0_[8][12] ;
  wire \bmem_reg_n_0_[8][13] ;
  wire \bmem_reg_n_0_[8][14] ;
  wire \bmem_reg_n_0_[8][15] ;
  wire \bmem_reg_n_0_[8][1] ;
  wire \bmem_reg_n_0_[8][2] ;
  wire \bmem_reg_n_0_[8][3] ;
  wire \bmem_reg_n_0_[8][4] ;
  wire \bmem_reg_n_0_[8][5] ;
  wire \bmem_reg_n_0_[8][6] ;
  wire \bmem_reg_n_0_[8][7] ;
  wire \bmem_reg_n_0_[9][0] ;
  wire \bmem_reg_n_0_[9][10] ;
  wire \bmem_reg_n_0_[9][11] ;
  wire \bmem_reg_n_0_[9][12] ;
  wire \bmem_reg_n_0_[9][13] ;
  wire \bmem_reg_n_0_[9][14] ;
  wire \bmem_reg_n_0_[9][15] ;
  wire \bmem_reg_n_0_[9][16] ;
  wire \bmem_reg_n_0_[9][17] ;
  wire \bmem_reg_n_0_[9][18] ;
  wire \bmem_reg_n_0_[9][19] ;
  wire \bmem_reg_n_0_[9][1] ;
  wire \bmem_reg_n_0_[9][20] ;
  wire \bmem_reg_n_0_[9][21] ;
  wire \bmem_reg_n_0_[9][22] ;
  wire \bmem_reg_n_0_[9][23] ;
  wire \bmem_reg_n_0_[9][2] ;
  wire \bmem_reg_n_0_[9][3] ;
  wire \bmem_reg_n_0_[9][4] ;
  wire \bmem_reg_n_0_[9][5] ;
  wire \bmem_reg_n_0_[9][6] ;
  wire \bmem_reg_n_0_[9][7] ;
  wire \bmem_reg_n_0_[9][8] ;
  wire \bmem_reg_n_0_[9][9] ;
  wire chDelay;
  wire chDelay_reg_0;
  wire chDelay_reg_i_1_n_0;
  wire chDelay_reg_i_2_n_0;
  wire chDelay_reg_i_3_n_0;
  wire chDelay_reg_i_4_n_0;
  wire chDelay_reg_i_5_n_0;
  wire chDelay_reg_i_7_n_0;
  wire clear;
  wire clear__0;
  wire clk160m;
  wire [23:0]data1;
  wire debugPin1_f;
  wire debugPin1_f_i_1_n_0;
  wire [1:0]dfInN;
  wire [1:0]dfInP;
  wire [7:0]dfOutN;
  wire [7:0]dfOutP;
  wire fib1TxData;
  wire [3:0]fibRxA;
  wire fibRxB1;
  wire fibRxB3;
  wire fibRxB5;
  wire fibRxB7;
  wire [2:0]fibTxA;
  wire \fibTxA[0]_INST_0_i_3_n_0 ;
  wire \fibTxA[0]_INST_0_i_4_n_0 ;
  wire \fibTxA[0]_INST_0_i_5_n_0 ;
  wire fibTxB1;
  wire gpsPps;
  wire [13:0]hdfioA;
  wire [7:0]hdfoA;
  wire \hostEmuRxDataBuf_reg[0][31]_srl32_n_1 ;
  wire \hostEmuRxDataBuf_reg[1][30]_srl31_n_0 ;
  wire \hostEmuRxDataBuf_reg[2][30]_srl31_n_0 ;
  wire \hostEmuRxDataBuf_reg[3][30]_srl31_n_0 ;
  wire hostInhibit_f_i_1_n_0;
  wire hostInhibit_f_reg_n_0;
  wire [4:0]hostPreDataGateTimeCnt0;
  wire \hostPreDataGateTimeCnt[4]_i_1_n_0 ;
  wire \hostPreDataGateTimeCnt_reg_n_0_[0] ;
  wire \hostPreDataGateTimeCnt_reg_n_0_[1] ;
  wire \hostPreDataGateTimeCnt_reg_n_0_[2] ;
  wire \hostPreDataGateTimeCnt_reg_n_0_[3] ;
  wire \hostPreDataGateTimeCnt_reg_n_0_[4] ;
  wire hostPreDataGate_f;
  wire hostPreDataGate_f_i_1_n_0;
  wire hostPreDataGate_f_reg_n_0;
  wire \hostS1RxCnt[0]_i_3_n_0 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_0 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_1 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_2 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_3 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_4 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_5 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_6 ;
  wire \hostS1RxCnt_reg[0]_i_2_n_7 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_1 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_2 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_3 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_4 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_5 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_6 ;
  wire \hostS1RxCnt_reg[12]_i_1_n_7 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_0 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_1 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_2 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_3 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_4 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_5 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_6 ;
  wire \hostS1RxCnt_reg[4]_i_1_n_7 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_0 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_1 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_2 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_3 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_4 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_5 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_6 ;
  wire \hostS1RxCnt_reg[8]_i_1_n_7 ;
  wire [15:0]hostS1RxData0_wb;
  wire [15:0]hostS1RxData1_wb;
  wire [15:0]hostS1RxData2_wb;
  wire [15:0]hostS1RxData3_wb;
  wire [15:0]hostS1RxGateDelayTimeCnt_reg;
  wire \hostS1RxGateHTimeCnt[0]_i_2_n_0 ;
  wire \hostS1RxGateHTimeCnt[0]_i_4_n_0 ;
  wire [15:1]hostS1RxGateHTimeCnt_reg;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_0 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_1 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_2 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_3 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_4 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_5 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_6 ;
  wire \hostS1RxGateHTimeCnt_reg[0]_i_3_n_7 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostS1RxGateHTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostS1RxGateHTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostS1RxGateHTimeCnt_reg[8]_i_1_n_7 ;
  wire [0:0]hostS1RxGateHTimeCnt_reg__0;
  wire hostS1RxGateTimeCnt;
  wire \hostS1RxGateTimeCnt[0]_i_4_n_0 ;
  wire \hostS1RxGateTimeCnt[0]_i_6_n_0 ;
  wire \hostS1RxGateTimeCnt[0]_i_7_n_0 ;
  wire [15:0]hostS1RxGateTimeCnt_reg;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_0 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_1 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_2 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_3 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_4 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_5 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_6 ;
  wire \hostS1RxGateTimeCnt_reg[0]_i_3_n_7 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostS1RxGateTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostS1RxGateTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostS1RxGateTimeCnt_reg[8]_i_1_n_7 ;
  wire hostS1RxGate_f;
  wire hostS1RxGate_f_i_2_n_0;
  wire hostS1RxGate_f_i_4_n_0;
  wire hostS1RxGate_f_i_5_n_0;
  wire hostS1RxGate_f_i_6_n_0;
  wire hostS1RxGate_f_reg_n_0;
  wire hostS1RxIn_f;
  wire hostS1RxIn_f__0;
  wire hostS1RxIn_f_reg_i_2_n_0;
  wire hostS1RxPack_ff;
  wire hostS1RxPack_w;
  wire hostS1RxProc_n_0;
  wire hostS1RxProc_n_18;
  wire hostS1RxProc_n_19;
  wire hostS1RxProc_n_21;
  wire hostS1RxProc_n_23;
  wire hostS1RxProc_n_24;
  wire hostS1RxProc_n_25;
  wire hostS1RxProc_n_26;
  wire hostS1RxProc_n_27;
  wire hostS1RxProc_n_28;
  wire hostS1RxProc_n_29;
  wire hostS1RxProc_n_30;
  wire hostS1RxProc_n_31;
  wire hostS1RxProc_n_32;
  wire hostS1RxProc_n_33;
  wire hostS1RxProc_n_34;
  wire hostS1RxProc_n_35;
  wire hostS1RxProc_n_36;
  wire hostS1RxProc_n_37;
  wire hostS1RxProc_n_38;
  wire hostS1RxProc_n_39;
  wire hostS1RxProc_n_40;
  wire [15:1]hostS1TxCnt0;
  wire \hostS1TxCnt_reg[12]_i_1_n_0 ;
  wire \hostS1TxCnt_reg[12]_i_1_n_1 ;
  wire \hostS1TxCnt_reg[12]_i_1_n_2 ;
  wire \hostS1TxCnt_reg[12]_i_1_n_3 ;
  wire \hostS1TxCnt_reg[15]_i_3_n_2 ;
  wire \hostS1TxCnt_reg[15]_i_3_n_3 ;
  wire \hostS1TxCnt_reg[4]_i_1_n_0 ;
  wire \hostS1TxCnt_reg[4]_i_1_n_1 ;
  wire \hostS1TxCnt_reg[4]_i_1_n_2 ;
  wire \hostS1TxCnt_reg[4]_i_1_n_3 ;
  wire \hostS1TxCnt_reg[8]_i_1_n_0 ;
  wire \hostS1TxCnt_reg[8]_i_1_n_1 ;
  wire \hostS1TxCnt_reg[8]_i_1_n_2 ;
  wire \hostS1TxCnt_reg[8]_i_1_n_3 ;
  wire \hostS1TxCnt_reg_n_0_[0] ;
  wire \hostS1TxCnt_reg_n_0_[10] ;
  wire \hostS1TxCnt_reg_n_0_[11] ;
  wire \hostS1TxCnt_reg_n_0_[12] ;
  wire \hostS1TxCnt_reg_n_0_[13] ;
  wire \hostS1TxCnt_reg_n_0_[14] ;
  wire \hostS1TxCnt_reg_n_0_[15] ;
  wire \hostS1TxCnt_reg_n_0_[1] ;
  wire \hostS1TxCnt_reg_n_0_[2] ;
  wire \hostS1TxCnt_reg_n_0_[3] ;
  wire \hostS1TxCnt_reg_n_0_[4] ;
  wire \hostS1TxCnt_reg_n_0_[5] ;
  wire \hostS1TxCnt_reg_n_0_[6] ;
  wire \hostS1TxCnt_reg_n_0_[7] ;
  wire \hostS1TxCnt_reg_n_0_[8] ;
  wire \hostS1TxCnt_reg_n_0_[9] ;
  wire [7:0]hostS1TxData2;
  wire [15:0]hostS1TxData3;
  wire \hostS1TxData3[0]_i_1_n_0 ;
  wire \hostS1TxData3[10]_i_1_n_0 ;
  wire \hostS1TxData3[11]_i_1_n_0 ;
  wire \hostS1TxData3[1]_i_1_n_0 ;
  wire \hostS1TxData3[2]_i_1_n_0 ;
  wire \hostS1TxData3[3]_i_1_n_0 ;
  wire \hostS1TxData3[4]_i_1_n_0 ;
  wire \hostS1TxData3[5]_i_1_n_0 ;
  wire \hostS1TxData3[6]_i_1_n_0 ;
  wire \hostS1TxData3[7]_i_1_n_0 ;
  wire \hostS1TxData3[8]_i_1_n_0 ;
  wire \hostS1TxData3[9]_i_1_n_0 ;
  wire hostS1TxData_w;
  wire hostS1TxEnd_ff;
  wire hostS1TxEnd_w;
  wire hostS1TxProc_n_15;
  wire hostS1TxProc_n_16;
  wire hostS1TxProc_n_18;
  wire hostS1TxProc_n_19;
  wire hostS1TxProc_n_2;
  wire hostS1TxProc_n_4;
  wire hostS1TxProc_n_5;
  wire [15:8]hostS2RxData0_wb;
  wire [7:0]hostS2RxData0_wb__0;
  wire [15:0]hostS2RxData1_wb;
  wire [15:0]hostS2RxData2_wb;
  wire [15:0]hostS2RxData3_wb;
  wire [15:0]hostS2RxGateDelayTimeCnt_reg;
  wire \hostS2RxGateHTimeCnt[0]_i_1_n_0 ;
  wire \hostS2RxGateHTimeCnt[0]_i_2_n_0 ;
  wire \hostS2RxGateHTimeCnt[0]_i_4_n_0 ;
  wire [15:0]hostS2RxGateHTimeCnt_reg;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_0 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_1 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_2 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_3 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_4 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_5 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_6 ;
  wire \hostS2RxGateHTimeCnt_reg[0]_i_3_n_7 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostS2RxGateHTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostS2RxGateHTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostS2RxGateHTimeCnt_reg[8]_i_1_n_7 ;
  wire hostS2RxGateTimeCnt;
  wire \hostS2RxGateTimeCnt[0]_i_3_n_0 ;
  wire \hostS2RxGateTimeCnt[0]_i_5_n_0 ;
  wire \hostS2RxGateTimeCnt[0]_i_6_n_0 ;
  wire [15:0]hostS2RxGateTimeCnt_reg;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_0 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_1 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_2 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_3 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_4 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_5 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_6 ;
  wire \hostS2RxGateTimeCnt_reg[0]_i_2_n_7 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostS2RxGateTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostS2RxGateTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostS2RxGateTimeCnt_reg[8]_i_1_n_7 ;
  wire hostS2RxGate_f;
  wire hostS2RxGate_f_i_2_n_0;
  wire hostS2RxGate_f_i_4_n_0;
  wire hostS2RxGate_f_i_5_n_0;
  wire hostS2RxGate_f_i_6_n_0;
  wire hostS2RxGate_f_reg_n_0;
  wire hostS2RxIn_f;
  wire hostS2RxIn_f__0;
  wire hostS2RxIn_f_reg_i_2_n_0;
  wire hostS2RxPack_w;
  wire hostS2RxProc_n_34;
  wire hostS2RxProc_n_36;
  wire hostS2RxProc_n_37;
  wire hostS2RxProc_n_38;
  wire hostS2RxProc_n_39;
  wire hostS2RxProc_n_40;
  wire hostS2RxProc_n_41;
  wire hostS2RxProc_n_42;
  wire hostS2RxProc_n_43;
  wire hostS2RxProc_n_44;
  wire hostS2RxProc_n_45;
  wire hostS2RxProc_n_46;
  wire hostS2RxProc_n_47;
  wire hostS2RxProc_n_48;
  wire hostS2RxProc_n_49;
  wire hostS2RxProc_n_50;
  wire hostS2RxProc_n_51;
  wire hostS2RxProc_n_52;
  wire [15:8]hostS2TxData0;
  wire [10:0]hostS2TxData3;
  wire \hostS2TxData3[0]_i_1_n_0 ;
  wire \hostS2TxData3[10]_i_1_n_0 ;
  wire \hostS2TxData3[1]_i_1_n_0 ;
  wire \hostS2TxData3[2]_i_1_n_0 ;
  wire \hostS2TxData3[3]_i_1_n_0 ;
  wire \hostS2TxData3[4]_i_1_n_0 ;
  wire \hostS2TxData3[5]_i_1_n_0 ;
  wire \hostS2TxData3[6]_i_1_n_0 ;
  wire \hostS2TxData3[7]_i_1_n_0 ;
  wire \hostS2TxData3[8]_i_1_n_0 ;
  wire \hostS2TxData3[9]_i_1_n_0 ;
  wire hostS2TxData_w;
  wire \hostTxSerial[7]_i_2_n_0 ;
  wire [0:0]hostTxSerial_reg;
  wire [7:1]hostTxSerial_reg__0;
  wire hostVideoGateDelayTime;
  wire hostVideoGateDelayTimeCnt;
  wire \hostVideoGateDelayTimeCnt[0]_i_1_n_0 ;
  wire \hostVideoGateDelayTimeCnt[19]_i_1_n_0 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_0 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostVideoGateDelayTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostVideoGateDelayTimeCnt_reg[13]_i_1_n_7 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostVideoGateDelayTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostVideoGateDelayTimeCnt_reg[8]_i_1_n_7 ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[0] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[10] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[11] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[12] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[13] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[19] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[1] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[2] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[4] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[5] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[6] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[7] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[8] ;
  wire \hostVideoGateDelayTimeCnt_reg_n_0_[9] ;
  wire \hostVideoGateDelayTime[19]_i_2_n_0 ;
  wire \hostVideoGateDelayTime[19]_i_3_n_0 ;
  wire \hostVideoGateDelayTime[19]_i_4_n_0 ;
  wire \hostVideoGateDelayTime_reg_n_0_[0] ;
  wire \hostVideoGateDelayTime_reg_n_0_[10] ;
  wire \hostVideoGateDelayTime_reg_n_0_[11] ;
  wire \hostVideoGateDelayTime_reg_n_0_[12] ;
  wire \hostVideoGateDelayTime_reg_n_0_[13] ;
  wire \hostVideoGateDelayTime_reg_n_0_[14] ;
  wire \hostVideoGateDelayTime_reg_n_0_[15] ;
  wire \hostVideoGateDelayTime_reg_n_0_[16] ;
  wire \hostVideoGateDelayTime_reg_n_0_[17] ;
  wire \hostVideoGateDelayTime_reg_n_0_[18] ;
  wire \hostVideoGateDelayTime_reg_n_0_[19] ;
  wire \hostVideoGateDelayTime_reg_n_0_[1] ;
  wire \hostVideoGateDelayTime_reg_n_0_[2] ;
  wire \hostVideoGateDelayTime_reg_n_0_[3] ;
  wire \hostVideoGateDelayTime_reg_n_0_[4] ;
  wire \hostVideoGateDelayTime_reg_n_0_[5] ;
  wire \hostVideoGateDelayTime_reg_n_0_[6] ;
  wire \hostVideoGateDelayTime_reg_n_0_[7] ;
  wire \hostVideoGateDelayTime_reg_n_0_[8] ;
  wire \hostVideoGateDelayTime_reg_n_0_[9] ;
  wire \hostVideoGatePulseWidth[19]_i_1_n_0 ;
  wire \hostVideoGatePulseWidth_reg_n_0_[10] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[11] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[12] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[13] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[14] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[15] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[16] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[17] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[18] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[19] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[4] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[5] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[6] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[7] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[8] ;
  wire \hostVideoGatePulseWidth_reg_n_0_[9] ;
  wire \hostVideoGateWidthTimeCnt[0]_i_1_n_0 ;
  wire \hostVideoGateWidthTimeCnt[0]_i_3_n_0 ;
  wire [19:0]hostVideoGateWidthTimeCnt_reg;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_0 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_1 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_2 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_3 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_4 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_5 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_6 ;
  wire \hostVideoGateWidthTimeCnt_reg[0]_i_2_n_7 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_0 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostVideoGateWidthTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_1 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_2 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_3 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_4 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_5 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_6 ;
  wire \hostVideoGateWidthTimeCnt_reg[16]_i_1_n_7 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostVideoGateWidthTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostVideoGateWidthTimeCnt_reg[8]_i_1_n_7 ;
  wire hostVideoGate_f0;
  wire hostVideoGate_f_i_10_n_0;
  wire hostVideoGate_f_i_11_n_0;
  wire hostVideoGate_f_i_12_n_0;
  wire hostVideoGate_f_i_13_n_0;
  wire hostVideoGate_f_i_14_n_0;
  wire hostVideoGate_f_i_15_n_0;
  wire hostVideoGate_f_i_16_n_0;
  wire hostVideoGate_f_i_17_n_0;
  wire hostVideoGate_f_i_18_n_0;
  wire hostVideoGate_f_i_19_n_0;
  wire hostVideoGate_f_i_1_n_0;
  wire hostVideoGate_f_i_5_n_0;
  wire hostVideoGate_f_i_6_n_0;
  wire hostVideoGate_f_i_7_n_0;
  wire hostVideoGate_f_i_9_n_0;
  wire hostVideoGate_f_reg_i_2_n_2;
  wire hostVideoGate_f_reg_i_2_n_3;
  wire hostVideoGate_f_reg_i_3_n_1;
  wire hostVideoGate_f_reg_i_3_n_2;
  wire hostVideoGate_f_reg_i_3_n_3;
  wire hostVideoGate_f_reg_i_4_n_0;
  wire hostVideoGate_f_reg_i_4_n_1;
  wire hostVideoGate_f_reg_i_4_n_2;
  wire hostVideoGate_f_reg_i_4_n_3;
  wire hostVideoGate_f_reg_i_8_n_0;
  wire hostVideoGate_f_reg_i_8_n_1;
  wire hostVideoGate_f_reg_i_8_n_2;
  wire hostVideoGate_f_reg_i_8_n_3;
  wire hostVideoGate_f_reg_n_0;
  wire hostWgPreDataGate_f;
  wire hostWgPreDataGate_f__0;
  wire hostWgPreDataGate_ff;
  wire [15:0]hostWgPulseWidth;
  wire [15:0]hostWgPulseWidth__0;
  wire [5:0]hostWgRfFreq;
  wire [5:0]hostWgRfFreq__0;
  wire \hostWgRfFreq_reg[5]_i_2_n_0 ;
  wire hostWgTrigGateDelayTime;
  wire \hostWgTrigGateDelayTime[11]_i_10_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_11_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_12_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_13_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_15_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_16_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_18_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_20_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_22_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_2_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_3_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_4_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_5_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_6_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_7_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_8_n_0 ;
  wire \hostWgTrigGateDelayTime[11]_i_9_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_10_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_11_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_12_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_13_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_14_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_15_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_16_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_17_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_18_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_19_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_20_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_2_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_3_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_4_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_5_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_6_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_7_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_8_n_0 ;
  wire \hostWgTrigGateDelayTime[15]_i_9_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_10_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_11_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_12_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_13_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_14_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_15_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_16_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_17_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_18_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_19_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_20_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_21_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_22_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_23_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_24_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_25_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_26_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_27_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_28_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_29_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_3_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_4_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_5_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_6_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_7_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_8_n_0 ;
  wire \hostWgTrigGateDelayTime[19]_i_9_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_10_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_11_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_12_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_2_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_3_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_4_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_5_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_6_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_7_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_8_n_0 ;
  wire \hostWgTrigGateDelayTime[3]_i_9_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_10_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_11_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_12_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_14_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_16_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_18_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_20_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_2_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_3_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_4_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_5_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_6_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_7_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_8_n_0 ;
  wire \hostWgTrigGateDelayTime[7]_i_9_n_0 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_0 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_1 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_2 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_3 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_4 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_5 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_6 ;
  wire \hostWgTrigGateDelayTime_reg[11]_i_1_n_7 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_0 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_1 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_2 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_3 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_4 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_5 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_6 ;
  wire \hostWgTrigGateDelayTime_reg[15]_i_1_n_7 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_1 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_2 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_3 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_4 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_5 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_6 ;
  wire \hostWgTrigGateDelayTime_reg[19]_i_2_n_7 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_0 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_1 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_2 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_3 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_4 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_5 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_6 ;
  wire \hostWgTrigGateDelayTime_reg[3]_i_1_n_7 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_0 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_1 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_2 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_3 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_4 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_5 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_6 ;
  wire \hostWgTrigGateDelayTime_reg[7]_i_1_n_7 ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[0] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[10] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[11] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[12] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[13] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[14] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[15] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[16] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[17] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[18] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[19] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[1] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[2] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[3] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[4] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[5] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[6] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[7] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[8] ;
  wire \hostWgTrigGateDelayTime_reg_n_0_[9] ;
  wire hostWgTrigGateWidthTimeCnt;
  wire \hostWgTrigGateWidthTimeCnt[0]_i_3_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt[0]_i_4_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt[0]_i_5_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt[0]_i_6_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt[0]_i_7_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt[0]_i_8_n_0 ;
  wire [19:0]hostWgTrigGateWidthTimeCnt_reg;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_1 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_2 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_3 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_4 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_5 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_6 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_7 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_1 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_2 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_3 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_4 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_5 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_6 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_7 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_1 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_2 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_3 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_4 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_5 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_6 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_7 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_1 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_2 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_3 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_4 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_5 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_6 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_7 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_0 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_1 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_2 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_3 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_4 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_5 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_6 ;
  wire \hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_7 ;
  wire hostWgTrigGate_f0;
  wire hostWgTrigGate_f_i_10_n_0;
  wire hostWgTrigGate_f_i_11_n_0;
  wire hostWgTrigGate_f_i_12_n_0;
  wire hostWgTrigGate_f_i_13_n_0;
  wire hostWgTrigGate_f_i_14_n_0;
  wire hostWgTrigGate_f_i_15_n_0;
  wire hostWgTrigGate_f_i_1_n_0;
  wire hostWgTrigGate_f_i_3_n_0;
  wire hostWgTrigGate_f_i_4_n_0;
  wire hostWgTrigGate_f_i_6_n_0;
  wire hostWgTrigGate_f_i_7_n_0;
  wire hostWgTrigGate_f_i_8_n_0;
  wire hostWgTrigGate_f_i_9_n_0;
  wire hostWgTrigGate_f_reg_i_2_n_2;
  wire hostWgTrigGate_f_reg_i_2_n_3;
  wire hostWgTrigGate_f_reg_i_5_n_0;
  wire hostWgTrigGate_f_reg_i_5_n_1;
  wire hostWgTrigGate_f_reg_i_5_n_2;
  wire hostWgTrigGate_f_reg_i_5_n_3;
  wire hostWgTrigGate_f_reg_n_0;
  wire inpChk0;
  wire inpChk1;
  wire inpChk2;
  wire inpChk3;
  wire [0:0]inpChkA;
  wire [7:0]laCh;
  wire \laCh[0]_INST_0_i_6_n_0 ;
  wire \laCh[1]_INST_0_i_4_n_0 ;
  wire \laCh[1]_INST_0_i_6_n_0 ;
  wire \laCh[2]_INST_0_i_3_n_0 ;
  wire \laCh[2]_INST_0_i_6_n_0 ;
  wire \laCh[3]_INST_0_i_1_n_0 ;
  wire \laCh[3]_INST_0_i_2_n_0 ;
  wire \laCh[3]_INST_0_i_3_n_0 ;
  wire \laCh[3]_INST_0_i_4_n_0 ;
  wire \laCh[3]_INST_0_i_5_n_0 ;
  wire \laCh[3]_INST_0_i_6_n_0 ;
  wire \laCh[5]_INST_0_i_4_n_0 ;
  wire \laCh[6]_INST_0_i_4_n_0 ;
  wire \laCh[7]_INST_0_i_1_n_0 ;
  wire ledV3;
  wire ledV4;
  wire \localPreDataGateTimeCnt[0]_i_10_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_11_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_12_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_13_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_14_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_15_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_16_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_17_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_19_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_20_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_21_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_22_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_23_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_24_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_25_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_26_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_27_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_28_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_29_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_30_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_31_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_32_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_33_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_34_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_4_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_5_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_6_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_7_n_0 ;
  wire \localPreDataGateTimeCnt[0]_i_8_n_0 ;
  wire [27:0]localPreDataGateTimeCnt_reg;
  wire \localPreDataGateTimeCnt_reg[0]_i_18_n_0 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_18_n_1 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_18_n_2 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_18_n_3 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_0 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_1 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_2 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_3 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_4 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_5 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_6 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_2_n_7 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_3_n_0 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_3_n_1 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_3_n_2 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_3_n_3 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_9_n_0 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_9_n_1 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_9_n_2 ;
  wire \localPreDataGateTimeCnt_reg[0]_i_9_n_3 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_0 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_1 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_2 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_4 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_5 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_6 ;
  wire \localPreDataGateTimeCnt_reg[12]_i_1_n_7 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_0 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_1 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_2 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_4 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_5 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_6 ;
  wire \localPreDataGateTimeCnt_reg[16]_i_1_n_7 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_0 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_1 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_2 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_4 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_5 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_6 ;
  wire \localPreDataGateTimeCnt_reg[20]_i_1_n_7 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_1 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_2 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_4 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_5 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_6 ;
  wire \localPreDataGateTimeCnt_reg[24]_i_1_n_7 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_0 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_1 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_2 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_4 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_5 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_6 ;
  wire \localPreDataGateTimeCnt_reg[4]_i_1_n_7 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_0 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_1 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_2 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_3 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_4 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_5 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_6 ;
  wire \localPreDataGateTimeCnt_reg[8]_i_1_n_7 ;
  wire localPreDataGate_f1;
  wire localPreDataGate_f_i_10_n_0;
  wire localPreDataGate_f_i_12_n_0;
  wire localPreDataGate_f_i_13_n_0;
  wire localPreDataGate_f_i_14_n_0;
  wire localPreDataGate_f_i_15_n_0;
  wire localPreDataGate_f_i_16_n_0;
  wire localPreDataGate_f_i_17_n_0;
  wire localPreDataGate_f_i_18_n_0;
  wire localPreDataGate_f_i_19_n_0;
  wire localPreDataGate_f_i_1_n_0;
  wire localPreDataGate_f_i_20_n_0;
  wire localPreDataGate_f_i_21_n_0;
  wire localPreDataGate_f_i_22_n_0;
  wire localPreDataGate_f_i_23_n_0;
  wire localPreDataGate_f_i_24_n_0;
  wire localPreDataGate_f_i_25_n_0;
  wire localPreDataGate_f_i_26_n_0;
  wire localPreDataGate_f_i_27_n_0;
  wire localPreDataGate_f_i_4_n_0;
  wire localPreDataGate_f_i_5_n_0;
  wire localPreDataGate_f_i_7_n_0;
  wire localPreDataGate_f_i_8_n_0;
  wire localPreDataGate_f_i_9_n_0;
  wire localPreDataGate_f_reg_i_11_n_0;
  wire localPreDataGate_f_reg_i_11_n_1;
  wire localPreDataGate_f_reg_i_11_n_2;
  wire localPreDataGate_f_reg_i_11_n_3;
  wire localPreDataGate_f_reg_i_2_n_3;
  wire localPreDataGate_f_reg_i_3_n_0;
  wire localPreDataGate_f_reg_i_3_n_1;
  wire localPreDataGate_f_reg_i_3_n_2;
  wire localPreDataGate_f_reg_i_3_n_3;
  wire localPreDataGate_f_reg_i_6_n_0;
  wire localPreDataGate_f_reg_i_6_n_1;
  wire localPreDataGate_f_reg_i_6_n_2;
  wire localPreDataGate_f_reg_i_6_n_3;
  wire localPreDataGate_f_reg_n_0;
  wire localWgPriTime0;
  wire [27:6]localWgPriTime1;
  wire \localWgPriTime[10]_i_20_n_0 ;
  wire \localWgPriTime[10]_i_21_n_0 ;
  wire \localWgPriTime[10]_i_22_n_0 ;
  wire \localWgPriTime[10]_i_23_n_0 ;
  wire \localWgPriTime[10]_i_24_n_0 ;
  wire \localWgPriTime[10]_i_25_n_0 ;
  wire \localWgPriTime[10]_i_26_n_0 ;
  wire \localWgPriTime[10]_i_27_n_0 ;
  wire \localWgPriTime[10]_i_28_n_0 ;
  wire \localWgPriTime[10]_i_29_n_0 ;
  wire \localWgPriTime[10]_i_2_n_0 ;
  wire \localWgPriTime[10]_i_30_n_0 ;
  wire \localWgPriTime[10]_i_31_n_0 ;
  wire \localWgPriTime[10]_i_32_n_0 ;
  wire \localWgPriTime[10]_i_33_n_0 ;
  wire \localWgPriTime[10]_i_34_n_0 ;
  wire \localWgPriTime[10]_i_35_n_0 ;
  wire \localWgPriTime[10]_i_36_n_0 ;
  wire \localWgPriTime[10]_i_37_n_0 ;
  wire \localWgPriTime[10]_i_38_n_0 ;
  wire \localWgPriTime[10]_i_39_n_0 ;
  wire \localWgPriTime[10]_i_3_n_0 ;
  wire \localWgPriTime[10]_i_40_n_0 ;
  wire \localWgPriTime[10]_i_41_n_0 ;
  wire \localWgPriTime[10]_i_42_n_0 ;
  wire \localWgPriTime[10]_i_43_n_0 ;
  wire \localWgPriTime[11]_i_20_n_0 ;
  wire \localWgPriTime[11]_i_21_n_0 ;
  wire \localWgPriTime[11]_i_22_n_0 ;
  wire \localWgPriTime[11]_i_23_n_0 ;
  wire \localWgPriTime[11]_i_24_n_0 ;
  wire \localWgPriTime[11]_i_25_n_0 ;
  wire \localWgPriTime[11]_i_26_n_0 ;
  wire \localWgPriTime[11]_i_27_n_0 ;
  wire \localWgPriTime[11]_i_28_n_0 ;
  wire \localWgPriTime[11]_i_29_n_0 ;
  wire \localWgPriTime[11]_i_2_n_0 ;
  wire \localWgPriTime[11]_i_30_n_0 ;
  wire \localWgPriTime[11]_i_31_n_0 ;
  wire \localWgPriTime[11]_i_32_n_0 ;
  wire \localWgPriTime[11]_i_33_n_0 ;
  wire \localWgPriTime[11]_i_34_n_0 ;
  wire \localWgPriTime[11]_i_35_n_0 ;
  wire \localWgPriTime[11]_i_36_n_0 ;
  wire \localWgPriTime[11]_i_37_n_0 ;
  wire \localWgPriTime[11]_i_38_n_0 ;
  wire \localWgPriTime[11]_i_39_n_0 ;
  wire \localWgPriTime[11]_i_3_n_0 ;
  wire \localWgPriTime[11]_i_40_n_0 ;
  wire \localWgPriTime[11]_i_41_n_0 ;
  wire \localWgPriTime[11]_i_42_n_0 ;
  wire \localWgPriTime[11]_i_43_n_0 ;
  wire \localWgPriTime[12]_i_20_n_0 ;
  wire \localWgPriTime[12]_i_21_n_0 ;
  wire \localWgPriTime[12]_i_22_n_0 ;
  wire \localWgPriTime[12]_i_23_n_0 ;
  wire \localWgPriTime[12]_i_24_n_0 ;
  wire \localWgPriTime[12]_i_25_n_0 ;
  wire \localWgPriTime[12]_i_26_n_0 ;
  wire \localWgPriTime[12]_i_27_n_0 ;
  wire \localWgPriTime[12]_i_28_n_0 ;
  wire \localWgPriTime[12]_i_29_n_0 ;
  wire \localWgPriTime[12]_i_2_n_0 ;
  wire \localWgPriTime[12]_i_30_n_0 ;
  wire \localWgPriTime[12]_i_31_n_0 ;
  wire \localWgPriTime[12]_i_32_n_0 ;
  wire \localWgPriTime[12]_i_33_n_0 ;
  wire \localWgPriTime[12]_i_34_n_0 ;
  wire \localWgPriTime[12]_i_35_n_0 ;
  wire \localWgPriTime[12]_i_36_n_0 ;
  wire \localWgPriTime[12]_i_37_n_0 ;
  wire \localWgPriTime[12]_i_38_n_0 ;
  wire \localWgPriTime[12]_i_39_n_0 ;
  wire \localWgPriTime[12]_i_3_n_0 ;
  wire \localWgPriTime[12]_i_40_n_0 ;
  wire \localWgPriTime[12]_i_41_n_0 ;
  wire \localWgPriTime[12]_i_42_n_0 ;
  wire \localWgPriTime[12]_i_43_n_0 ;
  wire \localWgPriTime[13]_i_20_n_0 ;
  wire \localWgPriTime[13]_i_21_n_0 ;
  wire \localWgPriTime[13]_i_22_n_0 ;
  wire \localWgPriTime[13]_i_23_n_0 ;
  wire \localWgPriTime[13]_i_24_n_0 ;
  wire \localWgPriTime[13]_i_25_n_0 ;
  wire \localWgPriTime[13]_i_26_n_0 ;
  wire \localWgPriTime[13]_i_27_n_0 ;
  wire \localWgPriTime[13]_i_28_n_0 ;
  wire \localWgPriTime[13]_i_29_n_0 ;
  wire \localWgPriTime[13]_i_2_n_0 ;
  wire \localWgPriTime[13]_i_30_n_0 ;
  wire \localWgPriTime[13]_i_31_n_0 ;
  wire \localWgPriTime[13]_i_32_n_0 ;
  wire \localWgPriTime[13]_i_33_n_0 ;
  wire \localWgPriTime[13]_i_34_n_0 ;
  wire \localWgPriTime[13]_i_35_n_0 ;
  wire \localWgPriTime[13]_i_36_n_0 ;
  wire \localWgPriTime[13]_i_37_n_0 ;
  wire \localWgPriTime[13]_i_38_n_0 ;
  wire \localWgPriTime[13]_i_39_n_0 ;
  wire \localWgPriTime[13]_i_3_n_0 ;
  wire \localWgPriTime[13]_i_40_n_0 ;
  wire \localWgPriTime[13]_i_41_n_0 ;
  wire \localWgPriTime[13]_i_42_n_0 ;
  wire \localWgPriTime[13]_i_43_n_0 ;
  wire \localWgPriTime[14]_i_20_n_0 ;
  wire \localWgPriTime[14]_i_21_n_0 ;
  wire \localWgPriTime[14]_i_22_n_0 ;
  wire \localWgPriTime[14]_i_23_n_0 ;
  wire \localWgPriTime[14]_i_24_n_0 ;
  wire \localWgPriTime[14]_i_25_n_0 ;
  wire \localWgPriTime[14]_i_26_n_0 ;
  wire \localWgPriTime[14]_i_27_n_0 ;
  wire \localWgPriTime[14]_i_28_n_0 ;
  wire \localWgPriTime[14]_i_29_n_0 ;
  wire \localWgPriTime[14]_i_2_n_0 ;
  wire \localWgPriTime[14]_i_30_n_0 ;
  wire \localWgPriTime[14]_i_31_n_0 ;
  wire \localWgPriTime[14]_i_32_n_0 ;
  wire \localWgPriTime[14]_i_33_n_0 ;
  wire \localWgPriTime[14]_i_34_n_0 ;
  wire \localWgPriTime[14]_i_35_n_0 ;
  wire \localWgPriTime[14]_i_36_n_0 ;
  wire \localWgPriTime[14]_i_37_n_0 ;
  wire \localWgPriTime[14]_i_38_n_0 ;
  wire \localWgPriTime[14]_i_39_n_0 ;
  wire \localWgPriTime[14]_i_3_n_0 ;
  wire \localWgPriTime[14]_i_40_n_0 ;
  wire \localWgPriTime[14]_i_41_n_0 ;
  wire \localWgPriTime[14]_i_42_n_0 ;
  wire \localWgPriTime[14]_i_43_n_0 ;
  wire \localWgPriTime[15]_i_20_n_0 ;
  wire \localWgPriTime[15]_i_21_n_0 ;
  wire \localWgPriTime[15]_i_22_n_0 ;
  wire \localWgPriTime[15]_i_23_n_0 ;
  wire \localWgPriTime[15]_i_24_n_0 ;
  wire \localWgPriTime[15]_i_25_n_0 ;
  wire \localWgPriTime[15]_i_26_n_0 ;
  wire \localWgPriTime[15]_i_27_n_0 ;
  wire \localWgPriTime[15]_i_28_n_0 ;
  wire \localWgPriTime[15]_i_29_n_0 ;
  wire \localWgPriTime[15]_i_2_n_0 ;
  wire \localWgPriTime[15]_i_30_n_0 ;
  wire \localWgPriTime[15]_i_31_n_0 ;
  wire \localWgPriTime[15]_i_32_n_0 ;
  wire \localWgPriTime[15]_i_33_n_0 ;
  wire \localWgPriTime[15]_i_34_n_0 ;
  wire \localWgPriTime[15]_i_35_n_0 ;
  wire \localWgPriTime[15]_i_36_n_0 ;
  wire \localWgPriTime[15]_i_37_n_0 ;
  wire \localWgPriTime[15]_i_38_n_0 ;
  wire \localWgPriTime[15]_i_39_n_0 ;
  wire \localWgPriTime[15]_i_3_n_0 ;
  wire \localWgPriTime[15]_i_40_n_0 ;
  wire \localWgPriTime[15]_i_41_n_0 ;
  wire \localWgPriTime[15]_i_42_n_0 ;
  wire \localWgPriTime[15]_i_43_n_0 ;
  wire \localWgPriTime[16]_i_20_n_0 ;
  wire \localWgPriTime[16]_i_21_n_0 ;
  wire \localWgPriTime[16]_i_22_n_0 ;
  wire \localWgPriTime[16]_i_23_n_0 ;
  wire \localWgPriTime[16]_i_24_n_0 ;
  wire \localWgPriTime[16]_i_25_n_0 ;
  wire \localWgPriTime[16]_i_26_n_0 ;
  wire \localWgPriTime[16]_i_27_n_0 ;
  wire \localWgPriTime[16]_i_28_n_0 ;
  wire \localWgPriTime[16]_i_29_n_0 ;
  wire \localWgPriTime[16]_i_2_n_0 ;
  wire \localWgPriTime[16]_i_30_n_0 ;
  wire \localWgPriTime[16]_i_31_n_0 ;
  wire \localWgPriTime[16]_i_32_n_0 ;
  wire \localWgPriTime[16]_i_33_n_0 ;
  wire \localWgPriTime[16]_i_34_n_0 ;
  wire \localWgPriTime[16]_i_35_n_0 ;
  wire \localWgPriTime[16]_i_36_n_0 ;
  wire \localWgPriTime[16]_i_37_n_0 ;
  wire \localWgPriTime[16]_i_38_n_0 ;
  wire \localWgPriTime[16]_i_39_n_0 ;
  wire \localWgPriTime[16]_i_3_n_0 ;
  wire \localWgPriTime[16]_i_40_n_0 ;
  wire \localWgPriTime[16]_i_41_n_0 ;
  wire \localWgPriTime[16]_i_42_n_0 ;
  wire \localWgPriTime[16]_i_43_n_0 ;
  wire \localWgPriTime[17]_i_20_n_0 ;
  wire \localWgPriTime[17]_i_21_n_0 ;
  wire \localWgPriTime[17]_i_22_n_0 ;
  wire \localWgPriTime[17]_i_23_n_0 ;
  wire \localWgPriTime[17]_i_24_n_0 ;
  wire \localWgPriTime[17]_i_25_n_0 ;
  wire \localWgPriTime[17]_i_26_n_0 ;
  wire \localWgPriTime[17]_i_27_n_0 ;
  wire \localWgPriTime[17]_i_28_n_0 ;
  wire \localWgPriTime[17]_i_29_n_0 ;
  wire \localWgPriTime[17]_i_2_n_0 ;
  wire \localWgPriTime[17]_i_30_n_0 ;
  wire \localWgPriTime[17]_i_31_n_0 ;
  wire \localWgPriTime[17]_i_32_n_0 ;
  wire \localWgPriTime[17]_i_33_n_0 ;
  wire \localWgPriTime[17]_i_34_n_0 ;
  wire \localWgPriTime[17]_i_35_n_0 ;
  wire \localWgPriTime[17]_i_36_n_0 ;
  wire \localWgPriTime[17]_i_37_n_0 ;
  wire \localWgPriTime[17]_i_38_n_0 ;
  wire \localWgPriTime[17]_i_39_n_0 ;
  wire \localWgPriTime[17]_i_3_n_0 ;
  wire \localWgPriTime[17]_i_40_n_0 ;
  wire \localWgPriTime[17]_i_41_n_0 ;
  wire \localWgPriTime[17]_i_42_n_0 ;
  wire \localWgPriTime[17]_i_43_n_0 ;
  wire \localWgPriTime[18]_i_20_n_0 ;
  wire \localWgPriTime[18]_i_21_n_0 ;
  wire \localWgPriTime[18]_i_22_n_0 ;
  wire \localWgPriTime[18]_i_23_n_0 ;
  wire \localWgPriTime[18]_i_24_n_0 ;
  wire \localWgPriTime[18]_i_25_n_0 ;
  wire \localWgPriTime[18]_i_26_n_0 ;
  wire \localWgPriTime[18]_i_27_n_0 ;
  wire \localWgPriTime[18]_i_28_n_0 ;
  wire \localWgPriTime[18]_i_29_n_0 ;
  wire \localWgPriTime[18]_i_2_n_0 ;
  wire \localWgPriTime[18]_i_30_n_0 ;
  wire \localWgPriTime[18]_i_31_n_0 ;
  wire \localWgPriTime[18]_i_32_n_0 ;
  wire \localWgPriTime[18]_i_33_n_0 ;
  wire \localWgPriTime[18]_i_34_n_0 ;
  wire \localWgPriTime[18]_i_35_n_0 ;
  wire \localWgPriTime[18]_i_36_n_0 ;
  wire \localWgPriTime[18]_i_37_n_0 ;
  wire \localWgPriTime[18]_i_38_n_0 ;
  wire \localWgPriTime[18]_i_39_n_0 ;
  wire \localWgPriTime[18]_i_3_n_0 ;
  wire \localWgPriTime[18]_i_40_n_0 ;
  wire \localWgPriTime[18]_i_41_n_0 ;
  wire \localWgPriTime[18]_i_42_n_0 ;
  wire \localWgPriTime[18]_i_43_n_0 ;
  wire \localWgPriTime[19]_i_20_n_0 ;
  wire \localWgPriTime[19]_i_21_n_0 ;
  wire \localWgPriTime[19]_i_22_n_0 ;
  wire \localWgPriTime[19]_i_23_n_0 ;
  wire \localWgPriTime[19]_i_24_n_0 ;
  wire \localWgPriTime[19]_i_25_n_0 ;
  wire \localWgPriTime[19]_i_26_n_0 ;
  wire \localWgPriTime[19]_i_27_n_0 ;
  wire \localWgPriTime[19]_i_28_n_0 ;
  wire \localWgPriTime[19]_i_29_n_0 ;
  wire \localWgPriTime[19]_i_2_n_0 ;
  wire \localWgPriTime[19]_i_30_n_0 ;
  wire \localWgPriTime[19]_i_31_n_0 ;
  wire \localWgPriTime[19]_i_32_n_0 ;
  wire \localWgPriTime[19]_i_33_n_0 ;
  wire \localWgPriTime[19]_i_34_n_0 ;
  wire \localWgPriTime[19]_i_35_n_0 ;
  wire \localWgPriTime[19]_i_36_n_0 ;
  wire \localWgPriTime[19]_i_37_n_0 ;
  wire \localWgPriTime[19]_i_38_n_0 ;
  wire \localWgPriTime[19]_i_39_n_0 ;
  wire \localWgPriTime[19]_i_3_n_0 ;
  wire \localWgPriTime[19]_i_40_n_0 ;
  wire \localWgPriTime[19]_i_41_n_0 ;
  wire \localWgPriTime[19]_i_42_n_0 ;
  wire \localWgPriTime[19]_i_43_n_0 ;
  wire \localWgPriTime[20]_i_20_n_0 ;
  wire \localWgPriTime[20]_i_21_n_0 ;
  wire \localWgPriTime[20]_i_22_n_0 ;
  wire \localWgPriTime[20]_i_23_n_0 ;
  wire \localWgPriTime[20]_i_24_n_0 ;
  wire \localWgPriTime[20]_i_25_n_0 ;
  wire \localWgPriTime[20]_i_26_n_0 ;
  wire \localWgPriTime[20]_i_27_n_0 ;
  wire \localWgPriTime[20]_i_28_n_0 ;
  wire \localWgPriTime[20]_i_29_n_0 ;
  wire \localWgPriTime[20]_i_2_n_0 ;
  wire \localWgPriTime[20]_i_30_n_0 ;
  wire \localWgPriTime[20]_i_31_n_0 ;
  wire \localWgPriTime[20]_i_32_n_0 ;
  wire \localWgPriTime[20]_i_33_n_0 ;
  wire \localWgPriTime[20]_i_34_n_0 ;
  wire \localWgPriTime[20]_i_35_n_0 ;
  wire \localWgPriTime[20]_i_36_n_0 ;
  wire \localWgPriTime[20]_i_37_n_0 ;
  wire \localWgPriTime[20]_i_38_n_0 ;
  wire \localWgPriTime[20]_i_39_n_0 ;
  wire \localWgPriTime[20]_i_3_n_0 ;
  wire \localWgPriTime[20]_i_40_n_0 ;
  wire \localWgPriTime[20]_i_41_n_0 ;
  wire \localWgPriTime[20]_i_42_n_0 ;
  wire \localWgPriTime[20]_i_43_n_0 ;
  wire \localWgPriTime[21]_i_20_n_0 ;
  wire \localWgPriTime[21]_i_21_n_0 ;
  wire \localWgPriTime[21]_i_22_n_0 ;
  wire \localWgPriTime[21]_i_23_n_0 ;
  wire \localWgPriTime[21]_i_24_n_0 ;
  wire \localWgPriTime[21]_i_25_n_0 ;
  wire \localWgPriTime[21]_i_26_n_0 ;
  wire \localWgPriTime[21]_i_27_n_0 ;
  wire \localWgPriTime[21]_i_28_n_0 ;
  wire \localWgPriTime[21]_i_29_n_0 ;
  wire \localWgPriTime[21]_i_2_n_0 ;
  wire \localWgPriTime[21]_i_30_n_0 ;
  wire \localWgPriTime[21]_i_31_n_0 ;
  wire \localWgPriTime[21]_i_32_n_0 ;
  wire \localWgPriTime[21]_i_33_n_0 ;
  wire \localWgPriTime[21]_i_34_n_0 ;
  wire \localWgPriTime[21]_i_35_n_0 ;
  wire \localWgPriTime[21]_i_36_n_0 ;
  wire \localWgPriTime[21]_i_37_n_0 ;
  wire \localWgPriTime[21]_i_38_n_0 ;
  wire \localWgPriTime[21]_i_39_n_0 ;
  wire \localWgPriTime[21]_i_3_n_0 ;
  wire \localWgPriTime[21]_i_40_n_0 ;
  wire \localWgPriTime[21]_i_41_n_0 ;
  wire \localWgPriTime[21]_i_42_n_0 ;
  wire \localWgPriTime[21]_i_43_n_0 ;
  wire \localWgPriTime[22]_i_20_n_0 ;
  wire \localWgPriTime[22]_i_21_n_0 ;
  wire \localWgPriTime[22]_i_22_n_0 ;
  wire \localWgPriTime[22]_i_23_n_0 ;
  wire \localWgPriTime[22]_i_24_n_0 ;
  wire \localWgPriTime[22]_i_25_n_0 ;
  wire \localWgPriTime[22]_i_26_n_0 ;
  wire \localWgPriTime[22]_i_27_n_0 ;
  wire \localWgPriTime[22]_i_28_n_0 ;
  wire \localWgPriTime[22]_i_29_n_0 ;
  wire \localWgPriTime[22]_i_2_n_0 ;
  wire \localWgPriTime[22]_i_30_n_0 ;
  wire \localWgPriTime[22]_i_31_n_0 ;
  wire \localWgPriTime[22]_i_32_n_0 ;
  wire \localWgPriTime[22]_i_33_n_0 ;
  wire \localWgPriTime[22]_i_34_n_0 ;
  wire \localWgPriTime[22]_i_35_n_0 ;
  wire \localWgPriTime[22]_i_36_n_0 ;
  wire \localWgPriTime[22]_i_37_n_0 ;
  wire \localWgPriTime[22]_i_38_n_0 ;
  wire \localWgPriTime[22]_i_39_n_0 ;
  wire \localWgPriTime[22]_i_3_n_0 ;
  wire \localWgPriTime[22]_i_40_n_0 ;
  wire \localWgPriTime[22]_i_41_n_0 ;
  wire \localWgPriTime[22]_i_42_n_0 ;
  wire \localWgPriTime[22]_i_43_n_0 ;
  wire \localWgPriTime[23]_i_20_n_0 ;
  wire \localWgPriTime[23]_i_21_n_0 ;
  wire \localWgPriTime[23]_i_22_n_0 ;
  wire \localWgPriTime[23]_i_23_n_0 ;
  wire \localWgPriTime[23]_i_24_n_0 ;
  wire \localWgPriTime[23]_i_25_n_0 ;
  wire \localWgPriTime[23]_i_26_n_0 ;
  wire \localWgPriTime[23]_i_27_n_0 ;
  wire \localWgPriTime[23]_i_28_n_0 ;
  wire \localWgPriTime[23]_i_29_n_0 ;
  wire \localWgPriTime[23]_i_2_n_0 ;
  wire \localWgPriTime[23]_i_30_n_0 ;
  wire \localWgPriTime[23]_i_31_n_0 ;
  wire \localWgPriTime[23]_i_32_n_0 ;
  wire \localWgPriTime[23]_i_33_n_0 ;
  wire \localWgPriTime[23]_i_34_n_0 ;
  wire \localWgPriTime[23]_i_35_n_0 ;
  wire \localWgPriTime[23]_i_36_n_0 ;
  wire \localWgPriTime[23]_i_37_n_0 ;
  wire \localWgPriTime[23]_i_38_n_0 ;
  wire \localWgPriTime[23]_i_39_n_0 ;
  wire \localWgPriTime[23]_i_3_n_0 ;
  wire \localWgPriTime[23]_i_40_n_0 ;
  wire \localWgPriTime[23]_i_41_n_0 ;
  wire \localWgPriTime[23]_i_42_n_0 ;
  wire \localWgPriTime[23]_i_43_n_0 ;
  wire \localWgPriTime[24]_i_20_n_0 ;
  wire \localWgPriTime[24]_i_21_n_0 ;
  wire \localWgPriTime[24]_i_22_n_0 ;
  wire \localWgPriTime[24]_i_23_n_0 ;
  wire \localWgPriTime[24]_i_24_n_0 ;
  wire \localWgPriTime[24]_i_25_n_0 ;
  wire \localWgPriTime[24]_i_26_n_0 ;
  wire \localWgPriTime[24]_i_27_n_0 ;
  wire \localWgPriTime[24]_i_28_n_0 ;
  wire \localWgPriTime[24]_i_29_n_0 ;
  wire \localWgPriTime[24]_i_2_n_0 ;
  wire \localWgPriTime[24]_i_30_n_0 ;
  wire \localWgPriTime[24]_i_31_n_0 ;
  wire \localWgPriTime[24]_i_32_n_0 ;
  wire \localWgPriTime[24]_i_33_n_0 ;
  wire \localWgPriTime[24]_i_34_n_0 ;
  wire \localWgPriTime[24]_i_35_n_0 ;
  wire \localWgPriTime[24]_i_36_n_0 ;
  wire \localWgPriTime[24]_i_37_n_0 ;
  wire \localWgPriTime[24]_i_38_n_0 ;
  wire \localWgPriTime[24]_i_39_n_0 ;
  wire \localWgPriTime[24]_i_3_n_0 ;
  wire \localWgPriTime[24]_i_40_n_0 ;
  wire \localWgPriTime[24]_i_41_n_0 ;
  wire \localWgPriTime[24]_i_42_n_0 ;
  wire \localWgPriTime[24]_i_43_n_0 ;
  wire \localWgPriTime[25]_i_20_n_0 ;
  wire \localWgPriTime[25]_i_21_n_0 ;
  wire \localWgPriTime[25]_i_22_n_0 ;
  wire \localWgPriTime[25]_i_23_n_0 ;
  wire \localWgPriTime[25]_i_24_n_0 ;
  wire \localWgPriTime[25]_i_25_n_0 ;
  wire \localWgPriTime[25]_i_26_n_0 ;
  wire \localWgPriTime[25]_i_27_n_0 ;
  wire \localWgPriTime[25]_i_28_n_0 ;
  wire \localWgPriTime[25]_i_29_n_0 ;
  wire \localWgPriTime[25]_i_2_n_0 ;
  wire \localWgPriTime[25]_i_30_n_0 ;
  wire \localWgPriTime[25]_i_31_n_0 ;
  wire \localWgPriTime[25]_i_32_n_0 ;
  wire \localWgPriTime[25]_i_33_n_0 ;
  wire \localWgPriTime[25]_i_34_n_0 ;
  wire \localWgPriTime[25]_i_35_n_0 ;
  wire \localWgPriTime[25]_i_36_n_0 ;
  wire \localWgPriTime[25]_i_37_n_0 ;
  wire \localWgPriTime[25]_i_38_n_0 ;
  wire \localWgPriTime[25]_i_39_n_0 ;
  wire \localWgPriTime[25]_i_3_n_0 ;
  wire \localWgPriTime[25]_i_40_n_0 ;
  wire \localWgPriTime[25]_i_41_n_0 ;
  wire \localWgPriTime[25]_i_42_n_0 ;
  wire \localWgPriTime[25]_i_43_n_0 ;
  wire \localWgPriTime[26]_i_20_n_0 ;
  wire \localWgPriTime[26]_i_21_n_0 ;
  wire \localWgPriTime[26]_i_22_n_0 ;
  wire \localWgPriTime[26]_i_23_n_0 ;
  wire \localWgPriTime[26]_i_24_n_0 ;
  wire \localWgPriTime[26]_i_25_n_0 ;
  wire \localWgPriTime[26]_i_26_n_0 ;
  wire \localWgPriTime[26]_i_27_n_0 ;
  wire \localWgPriTime[26]_i_28_n_0 ;
  wire \localWgPriTime[26]_i_29_n_0 ;
  wire \localWgPriTime[26]_i_2_n_0 ;
  wire \localWgPriTime[26]_i_30_n_0 ;
  wire \localWgPriTime[26]_i_31_n_0 ;
  wire \localWgPriTime[26]_i_32_n_0 ;
  wire \localWgPriTime[26]_i_33_n_0 ;
  wire \localWgPriTime[26]_i_34_n_0 ;
  wire \localWgPriTime[26]_i_35_n_0 ;
  wire \localWgPriTime[26]_i_36_n_0 ;
  wire \localWgPriTime[26]_i_37_n_0 ;
  wire \localWgPriTime[26]_i_38_n_0 ;
  wire \localWgPriTime[26]_i_39_n_0 ;
  wire \localWgPriTime[26]_i_3_n_0 ;
  wire \localWgPriTime[26]_i_40_n_0 ;
  wire \localWgPriTime[26]_i_41_n_0 ;
  wire \localWgPriTime[26]_i_42_n_0 ;
  wire \localWgPriTime[26]_i_43_n_0 ;
  wire \localWgPriTime[27]_i_10_n_0 ;
  wire \localWgPriTime[27]_i_11_n_0 ;
  wire \localWgPriTime[27]_i_12_n_0 ;
  wire \localWgPriTime[27]_i_13_n_0 ;
  wire \localWgPriTime[27]_i_1_n_0 ;
  wire \localWgPriTime[27]_i_22_n_0 ;
  wire \localWgPriTime[27]_i_23_n_0 ;
  wire \localWgPriTime[27]_i_24_n_0 ;
  wire \localWgPriTime[27]_i_25_n_0 ;
  wire \localWgPriTime[27]_i_34_n_0 ;
  wire \localWgPriTime[27]_i_35_n_0 ;
  wire \localWgPriTime[27]_i_36_n_0 ;
  wire \localWgPriTime[27]_i_37_n_0 ;
  wire \localWgPriTime[27]_i_38_n_0 ;
  wire \localWgPriTime[27]_i_39_n_0 ;
  wire \localWgPriTime[27]_i_3_n_0 ;
  wire \localWgPriTime[27]_i_40_n_0 ;
  wire \localWgPriTime[27]_i_41_n_0 ;
  wire \localWgPriTime[27]_i_42_n_0 ;
  wire \localWgPriTime[27]_i_43_n_0 ;
  wire \localWgPriTime[27]_i_44_n_0 ;
  wire \localWgPriTime[27]_i_45_n_0 ;
  wire \localWgPriTime[27]_i_46_n_0 ;
  wire \localWgPriTime[27]_i_47_n_0 ;
  wire \localWgPriTime[27]_i_48_n_0 ;
  wire \localWgPriTime[27]_i_49_n_0 ;
  wire \localWgPriTime[27]_i_4_n_0 ;
  wire \localWgPriTime[27]_i_50_n_0 ;
  wire \localWgPriTime[27]_i_51_n_0 ;
  wire \localWgPriTime[27]_i_52_n_0 ;
  wire \localWgPriTime[27]_i_53_n_0 ;
  wire \localWgPriTime[27]_i_54_n_0 ;
  wire \localWgPriTime[27]_i_55_n_0 ;
  wire \localWgPriTime[27]_i_56_n_0 ;
  wire \localWgPriTime[27]_i_57_n_0 ;
  wire \localWgPriTime[27]_i_5_n_0 ;
  wire \localWgPriTime[27]_i_6_n_0 ;
  wire \localWgPriTime[27]_i_7_n_0 ;
  wire \localWgPriTime[27]_i_8_n_0 ;
  wire \localWgPriTime[27]_i_9_n_0 ;
  wire \localWgPriTime[4]_i_20_n_0 ;
  wire \localWgPriTime[4]_i_21_n_0 ;
  wire \localWgPriTime[4]_i_22_n_0 ;
  wire \localWgPriTime[4]_i_23_n_0 ;
  wire \localWgPriTime[4]_i_24_n_0 ;
  wire \localWgPriTime[4]_i_25_n_0 ;
  wire \localWgPriTime[4]_i_26_n_0 ;
  wire \localWgPriTime[4]_i_27_n_0 ;
  wire \localWgPriTime[4]_i_28_n_0 ;
  wire \localWgPriTime[4]_i_29_n_0 ;
  wire \localWgPriTime[4]_i_2_n_0 ;
  wire \localWgPriTime[4]_i_30_n_0 ;
  wire \localWgPriTime[4]_i_31_n_0 ;
  wire \localWgPriTime[4]_i_32_n_0 ;
  wire \localWgPriTime[4]_i_33_n_0 ;
  wire \localWgPriTime[4]_i_34_n_0 ;
  wire \localWgPriTime[4]_i_35_n_0 ;
  wire \localWgPriTime[4]_i_36_n_0 ;
  wire \localWgPriTime[4]_i_37_n_0 ;
  wire \localWgPriTime[4]_i_38_n_0 ;
  wire \localWgPriTime[4]_i_39_n_0 ;
  wire \localWgPriTime[4]_i_3_n_0 ;
  wire \localWgPriTime[4]_i_40_n_0 ;
  wire \localWgPriTime[4]_i_41_n_0 ;
  wire \localWgPriTime[4]_i_42_n_0 ;
  wire \localWgPriTime[4]_i_43_n_0 ;
  wire \localWgPriTime[5]_i_20_n_0 ;
  wire \localWgPriTime[5]_i_21_n_0 ;
  wire \localWgPriTime[5]_i_22_n_0 ;
  wire \localWgPriTime[5]_i_23_n_0 ;
  wire \localWgPriTime[5]_i_24_n_0 ;
  wire \localWgPriTime[5]_i_25_n_0 ;
  wire \localWgPriTime[5]_i_26_n_0 ;
  wire \localWgPriTime[5]_i_27_n_0 ;
  wire \localWgPriTime[5]_i_28_n_0 ;
  wire \localWgPriTime[5]_i_29_n_0 ;
  wire \localWgPriTime[5]_i_2_n_0 ;
  wire \localWgPriTime[5]_i_30_n_0 ;
  wire \localWgPriTime[5]_i_31_n_0 ;
  wire \localWgPriTime[5]_i_32_n_0 ;
  wire \localWgPriTime[5]_i_33_n_0 ;
  wire \localWgPriTime[5]_i_34_n_0 ;
  wire \localWgPriTime[5]_i_35_n_0 ;
  wire \localWgPriTime[5]_i_36_n_0 ;
  wire \localWgPriTime[5]_i_37_n_0 ;
  wire \localWgPriTime[5]_i_38_n_0 ;
  wire \localWgPriTime[5]_i_39_n_0 ;
  wire \localWgPriTime[5]_i_3_n_0 ;
  wire \localWgPriTime[5]_i_40_n_0 ;
  wire \localWgPriTime[5]_i_41_n_0 ;
  wire \localWgPriTime[5]_i_42_n_0 ;
  wire \localWgPriTime[5]_i_43_n_0 ;
  wire \localWgPriTime[6]_i_20_n_0 ;
  wire \localWgPriTime[6]_i_21_n_0 ;
  wire \localWgPriTime[6]_i_22_n_0 ;
  wire \localWgPriTime[6]_i_23_n_0 ;
  wire \localWgPriTime[6]_i_24_n_0 ;
  wire \localWgPriTime[6]_i_25_n_0 ;
  wire \localWgPriTime[6]_i_26_n_0 ;
  wire \localWgPriTime[6]_i_27_n_0 ;
  wire \localWgPriTime[6]_i_28_n_0 ;
  wire \localWgPriTime[6]_i_29_n_0 ;
  wire \localWgPriTime[6]_i_2_n_0 ;
  wire \localWgPriTime[6]_i_30_n_0 ;
  wire \localWgPriTime[6]_i_31_n_0 ;
  wire \localWgPriTime[6]_i_32_n_0 ;
  wire \localWgPriTime[6]_i_33_n_0 ;
  wire \localWgPriTime[6]_i_34_n_0 ;
  wire \localWgPriTime[6]_i_35_n_0 ;
  wire \localWgPriTime[6]_i_36_n_0 ;
  wire \localWgPriTime[6]_i_37_n_0 ;
  wire \localWgPriTime[6]_i_38_n_0 ;
  wire \localWgPriTime[6]_i_39_n_0 ;
  wire \localWgPriTime[6]_i_3_n_0 ;
  wire \localWgPriTime[6]_i_40_n_0 ;
  wire \localWgPriTime[6]_i_41_n_0 ;
  wire \localWgPriTime[6]_i_42_n_0 ;
  wire \localWgPriTime[6]_i_43_n_0 ;
  wire \localWgPriTime[7]_i_20_n_0 ;
  wire \localWgPriTime[7]_i_21_n_0 ;
  wire \localWgPriTime[7]_i_22_n_0 ;
  wire \localWgPriTime[7]_i_23_n_0 ;
  wire \localWgPriTime[7]_i_24_n_0 ;
  wire \localWgPriTime[7]_i_25_n_0 ;
  wire \localWgPriTime[7]_i_26_n_0 ;
  wire \localWgPriTime[7]_i_27_n_0 ;
  wire \localWgPriTime[7]_i_28_n_0 ;
  wire \localWgPriTime[7]_i_29_n_0 ;
  wire \localWgPriTime[7]_i_2_n_0 ;
  wire \localWgPriTime[7]_i_30_n_0 ;
  wire \localWgPriTime[7]_i_31_n_0 ;
  wire \localWgPriTime[7]_i_32_n_0 ;
  wire \localWgPriTime[7]_i_33_n_0 ;
  wire \localWgPriTime[7]_i_34_n_0 ;
  wire \localWgPriTime[7]_i_35_n_0 ;
  wire \localWgPriTime[7]_i_36_n_0 ;
  wire \localWgPriTime[7]_i_37_n_0 ;
  wire \localWgPriTime[7]_i_38_n_0 ;
  wire \localWgPriTime[7]_i_39_n_0 ;
  wire \localWgPriTime[7]_i_3_n_0 ;
  wire \localWgPriTime[7]_i_40_n_0 ;
  wire \localWgPriTime[7]_i_41_n_0 ;
  wire \localWgPriTime[7]_i_42_n_0 ;
  wire \localWgPriTime[7]_i_43_n_0 ;
  wire \localWgPriTime[8]_i_20_n_0 ;
  wire \localWgPriTime[8]_i_21_n_0 ;
  wire \localWgPriTime[8]_i_22_n_0 ;
  wire \localWgPriTime[8]_i_23_n_0 ;
  wire \localWgPriTime[8]_i_24_n_0 ;
  wire \localWgPriTime[8]_i_25_n_0 ;
  wire \localWgPriTime[8]_i_26_n_0 ;
  wire \localWgPriTime[8]_i_27_n_0 ;
  wire \localWgPriTime[8]_i_28_n_0 ;
  wire \localWgPriTime[8]_i_29_n_0 ;
  wire \localWgPriTime[8]_i_2_n_0 ;
  wire \localWgPriTime[8]_i_30_n_0 ;
  wire \localWgPriTime[8]_i_31_n_0 ;
  wire \localWgPriTime[8]_i_32_n_0 ;
  wire \localWgPriTime[8]_i_33_n_0 ;
  wire \localWgPriTime[8]_i_34_n_0 ;
  wire \localWgPriTime[8]_i_35_n_0 ;
  wire \localWgPriTime[8]_i_36_n_0 ;
  wire \localWgPriTime[8]_i_37_n_0 ;
  wire \localWgPriTime[8]_i_38_n_0 ;
  wire \localWgPriTime[8]_i_39_n_0 ;
  wire \localWgPriTime[8]_i_3_n_0 ;
  wire \localWgPriTime[8]_i_40_n_0 ;
  wire \localWgPriTime[8]_i_41_n_0 ;
  wire \localWgPriTime[8]_i_42_n_0 ;
  wire \localWgPriTime[8]_i_43_n_0 ;
  wire \localWgPriTime[9]_i_20_n_0 ;
  wire \localWgPriTime[9]_i_21_n_0 ;
  wire \localWgPriTime[9]_i_22_n_0 ;
  wire \localWgPriTime[9]_i_23_n_0 ;
  wire \localWgPriTime[9]_i_24_n_0 ;
  wire \localWgPriTime[9]_i_25_n_0 ;
  wire \localWgPriTime[9]_i_26_n_0 ;
  wire \localWgPriTime[9]_i_27_n_0 ;
  wire \localWgPriTime[9]_i_28_n_0 ;
  wire \localWgPriTime[9]_i_29_n_0 ;
  wire \localWgPriTime[9]_i_2_n_0 ;
  wire \localWgPriTime[9]_i_30_n_0 ;
  wire \localWgPriTime[9]_i_31_n_0 ;
  wire \localWgPriTime[9]_i_32_n_0 ;
  wire \localWgPriTime[9]_i_33_n_0 ;
  wire \localWgPriTime[9]_i_34_n_0 ;
  wire \localWgPriTime[9]_i_35_n_0 ;
  wire \localWgPriTime[9]_i_36_n_0 ;
  wire \localWgPriTime[9]_i_37_n_0 ;
  wire \localWgPriTime[9]_i_38_n_0 ;
  wire \localWgPriTime[9]_i_39_n_0 ;
  wire \localWgPriTime[9]_i_3_n_0 ;
  wire \localWgPriTime[9]_i_40_n_0 ;
  wire \localWgPriTime[9]_i_41_n_0 ;
  wire \localWgPriTime[9]_i_42_n_0 ;
  wire \localWgPriTime[9]_i_43_n_0 ;
  wire \localWgPriTime_reg[10]_i_10_n_0 ;
  wire \localWgPriTime_reg[10]_i_11_n_0 ;
  wire \localWgPriTime_reg[10]_i_12_n_0 ;
  wire \localWgPriTime_reg[10]_i_13_n_0 ;
  wire \localWgPriTime_reg[10]_i_14_n_0 ;
  wire \localWgPriTime_reg[10]_i_15_n_0 ;
  wire \localWgPriTime_reg[10]_i_16_n_0 ;
  wire \localWgPriTime_reg[10]_i_17_n_0 ;
  wire \localWgPriTime_reg[10]_i_18_n_0 ;
  wire \localWgPriTime_reg[10]_i_19_n_0 ;
  wire \localWgPriTime_reg[10]_i_4_n_0 ;
  wire \localWgPriTime_reg[10]_i_5_n_0 ;
  wire \localWgPriTime_reg[10]_i_6_n_0 ;
  wire \localWgPriTime_reg[10]_i_7_n_0 ;
  wire \localWgPriTime_reg[10]_i_8_n_0 ;
  wire \localWgPriTime_reg[10]_i_9_n_0 ;
  wire \localWgPriTime_reg[11]_i_10_n_0 ;
  wire \localWgPriTime_reg[11]_i_11_n_0 ;
  wire \localWgPriTime_reg[11]_i_12_n_0 ;
  wire \localWgPriTime_reg[11]_i_13_n_0 ;
  wire \localWgPriTime_reg[11]_i_14_n_0 ;
  wire \localWgPriTime_reg[11]_i_15_n_0 ;
  wire \localWgPriTime_reg[11]_i_16_n_0 ;
  wire \localWgPriTime_reg[11]_i_17_n_0 ;
  wire \localWgPriTime_reg[11]_i_18_n_0 ;
  wire \localWgPriTime_reg[11]_i_19_n_0 ;
  wire \localWgPriTime_reg[11]_i_4_n_0 ;
  wire \localWgPriTime_reg[11]_i_5_n_0 ;
  wire \localWgPriTime_reg[11]_i_6_n_0 ;
  wire \localWgPriTime_reg[11]_i_7_n_0 ;
  wire \localWgPriTime_reg[11]_i_8_n_0 ;
  wire \localWgPriTime_reg[11]_i_9_n_0 ;
  wire \localWgPriTime_reg[12]_i_10_n_0 ;
  wire \localWgPriTime_reg[12]_i_11_n_0 ;
  wire \localWgPriTime_reg[12]_i_12_n_0 ;
  wire \localWgPriTime_reg[12]_i_13_n_0 ;
  wire \localWgPriTime_reg[12]_i_14_n_0 ;
  wire \localWgPriTime_reg[12]_i_15_n_0 ;
  wire \localWgPriTime_reg[12]_i_16_n_0 ;
  wire \localWgPriTime_reg[12]_i_17_n_0 ;
  wire \localWgPriTime_reg[12]_i_18_n_0 ;
  wire \localWgPriTime_reg[12]_i_19_n_0 ;
  wire \localWgPriTime_reg[12]_i_4_n_0 ;
  wire \localWgPriTime_reg[12]_i_5_n_0 ;
  wire \localWgPriTime_reg[12]_i_6_n_0 ;
  wire \localWgPriTime_reg[12]_i_7_n_0 ;
  wire \localWgPriTime_reg[12]_i_8_n_0 ;
  wire \localWgPriTime_reg[12]_i_9_n_0 ;
  wire \localWgPriTime_reg[13]_i_10_n_0 ;
  wire \localWgPriTime_reg[13]_i_11_n_0 ;
  wire \localWgPriTime_reg[13]_i_12_n_0 ;
  wire \localWgPriTime_reg[13]_i_13_n_0 ;
  wire \localWgPriTime_reg[13]_i_14_n_0 ;
  wire \localWgPriTime_reg[13]_i_15_n_0 ;
  wire \localWgPriTime_reg[13]_i_16_n_0 ;
  wire \localWgPriTime_reg[13]_i_17_n_0 ;
  wire \localWgPriTime_reg[13]_i_18_n_0 ;
  wire \localWgPriTime_reg[13]_i_19_n_0 ;
  wire \localWgPriTime_reg[13]_i_4_n_0 ;
  wire \localWgPriTime_reg[13]_i_5_n_0 ;
  wire \localWgPriTime_reg[13]_i_6_n_0 ;
  wire \localWgPriTime_reg[13]_i_7_n_0 ;
  wire \localWgPriTime_reg[13]_i_8_n_0 ;
  wire \localWgPriTime_reg[13]_i_9_n_0 ;
  wire \localWgPriTime_reg[14]_i_10_n_0 ;
  wire \localWgPriTime_reg[14]_i_11_n_0 ;
  wire \localWgPriTime_reg[14]_i_12_n_0 ;
  wire \localWgPriTime_reg[14]_i_13_n_0 ;
  wire \localWgPriTime_reg[14]_i_14_n_0 ;
  wire \localWgPriTime_reg[14]_i_15_n_0 ;
  wire \localWgPriTime_reg[14]_i_16_n_0 ;
  wire \localWgPriTime_reg[14]_i_17_n_0 ;
  wire \localWgPriTime_reg[14]_i_18_n_0 ;
  wire \localWgPriTime_reg[14]_i_19_n_0 ;
  wire \localWgPriTime_reg[14]_i_4_n_0 ;
  wire \localWgPriTime_reg[14]_i_5_n_0 ;
  wire \localWgPriTime_reg[14]_i_6_n_0 ;
  wire \localWgPriTime_reg[14]_i_7_n_0 ;
  wire \localWgPriTime_reg[14]_i_8_n_0 ;
  wire \localWgPriTime_reg[14]_i_9_n_0 ;
  wire \localWgPriTime_reg[15]_i_10_n_0 ;
  wire \localWgPriTime_reg[15]_i_11_n_0 ;
  wire \localWgPriTime_reg[15]_i_12_n_0 ;
  wire \localWgPriTime_reg[15]_i_13_n_0 ;
  wire \localWgPriTime_reg[15]_i_14_n_0 ;
  wire \localWgPriTime_reg[15]_i_15_n_0 ;
  wire \localWgPriTime_reg[15]_i_16_n_0 ;
  wire \localWgPriTime_reg[15]_i_17_n_0 ;
  wire \localWgPriTime_reg[15]_i_18_n_0 ;
  wire \localWgPriTime_reg[15]_i_19_n_0 ;
  wire \localWgPriTime_reg[15]_i_4_n_0 ;
  wire \localWgPriTime_reg[15]_i_5_n_0 ;
  wire \localWgPriTime_reg[15]_i_6_n_0 ;
  wire \localWgPriTime_reg[15]_i_7_n_0 ;
  wire \localWgPriTime_reg[15]_i_8_n_0 ;
  wire \localWgPriTime_reg[15]_i_9_n_0 ;
  wire \localWgPriTime_reg[16]_i_10_n_0 ;
  wire \localWgPriTime_reg[16]_i_11_n_0 ;
  wire \localWgPriTime_reg[16]_i_12_n_0 ;
  wire \localWgPriTime_reg[16]_i_13_n_0 ;
  wire \localWgPriTime_reg[16]_i_14_n_0 ;
  wire \localWgPriTime_reg[16]_i_15_n_0 ;
  wire \localWgPriTime_reg[16]_i_16_n_0 ;
  wire \localWgPriTime_reg[16]_i_17_n_0 ;
  wire \localWgPriTime_reg[16]_i_18_n_0 ;
  wire \localWgPriTime_reg[16]_i_19_n_0 ;
  wire \localWgPriTime_reg[16]_i_4_n_0 ;
  wire \localWgPriTime_reg[16]_i_5_n_0 ;
  wire \localWgPriTime_reg[16]_i_6_n_0 ;
  wire \localWgPriTime_reg[16]_i_7_n_0 ;
  wire \localWgPriTime_reg[16]_i_8_n_0 ;
  wire \localWgPriTime_reg[16]_i_9_n_0 ;
  wire \localWgPriTime_reg[17]_i_10_n_0 ;
  wire \localWgPriTime_reg[17]_i_11_n_0 ;
  wire \localWgPriTime_reg[17]_i_12_n_0 ;
  wire \localWgPriTime_reg[17]_i_13_n_0 ;
  wire \localWgPriTime_reg[17]_i_14_n_0 ;
  wire \localWgPriTime_reg[17]_i_15_n_0 ;
  wire \localWgPriTime_reg[17]_i_16_n_0 ;
  wire \localWgPriTime_reg[17]_i_17_n_0 ;
  wire \localWgPriTime_reg[17]_i_18_n_0 ;
  wire \localWgPriTime_reg[17]_i_19_n_0 ;
  wire \localWgPriTime_reg[17]_i_4_n_0 ;
  wire \localWgPriTime_reg[17]_i_5_n_0 ;
  wire \localWgPriTime_reg[17]_i_6_n_0 ;
  wire \localWgPriTime_reg[17]_i_7_n_0 ;
  wire \localWgPriTime_reg[17]_i_8_n_0 ;
  wire \localWgPriTime_reg[17]_i_9_n_0 ;
  wire \localWgPriTime_reg[18]_i_10_n_0 ;
  wire \localWgPriTime_reg[18]_i_11_n_0 ;
  wire \localWgPriTime_reg[18]_i_12_n_0 ;
  wire \localWgPriTime_reg[18]_i_13_n_0 ;
  wire \localWgPriTime_reg[18]_i_14_n_0 ;
  wire \localWgPriTime_reg[18]_i_15_n_0 ;
  wire \localWgPriTime_reg[18]_i_16_n_0 ;
  wire \localWgPriTime_reg[18]_i_17_n_0 ;
  wire \localWgPriTime_reg[18]_i_18_n_0 ;
  wire \localWgPriTime_reg[18]_i_19_n_0 ;
  wire \localWgPriTime_reg[18]_i_4_n_0 ;
  wire \localWgPriTime_reg[18]_i_5_n_0 ;
  wire \localWgPriTime_reg[18]_i_6_n_0 ;
  wire \localWgPriTime_reg[18]_i_7_n_0 ;
  wire \localWgPriTime_reg[18]_i_8_n_0 ;
  wire \localWgPriTime_reg[18]_i_9_n_0 ;
  wire \localWgPriTime_reg[19]_i_10_n_0 ;
  wire \localWgPriTime_reg[19]_i_11_n_0 ;
  wire \localWgPriTime_reg[19]_i_12_n_0 ;
  wire \localWgPriTime_reg[19]_i_13_n_0 ;
  wire \localWgPriTime_reg[19]_i_14_n_0 ;
  wire \localWgPriTime_reg[19]_i_15_n_0 ;
  wire \localWgPriTime_reg[19]_i_16_n_0 ;
  wire \localWgPriTime_reg[19]_i_17_n_0 ;
  wire \localWgPriTime_reg[19]_i_18_n_0 ;
  wire \localWgPriTime_reg[19]_i_19_n_0 ;
  wire \localWgPriTime_reg[19]_i_4_n_0 ;
  wire \localWgPriTime_reg[19]_i_5_n_0 ;
  wire \localWgPriTime_reg[19]_i_6_n_0 ;
  wire \localWgPriTime_reg[19]_i_7_n_0 ;
  wire \localWgPriTime_reg[19]_i_8_n_0 ;
  wire \localWgPriTime_reg[19]_i_9_n_0 ;
  wire \localWgPriTime_reg[20]_i_10_n_0 ;
  wire \localWgPriTime_reg[20]_i_11_n_0 ;
  wire \localWgPriTime_reg[20]_i_12_n_0 ;
  wire \localWgPriTime_reg[20]_i_13_n_0 ;
  wire \localWgPriTime_reg[20]_i_14_n_0 ;
  wire \localWgPriTime_reg[20]_i_15_n_0 ;
  wire \localWgPriTime_reg[20]_i_16_n_0 ;
  wire \localWgPriTime_reg[20]_i_17_n_0 ;
  wire \localWgPriTime_reg[20]_i_18_n_0 ;
  wire \localWgPriTime_reg[20]_i_19_n_0 ;
  wire \localWgPriTime_reg[20]_i_4_n_0 ;
  wire \localWgPriTime_reg[20]_i_5_n_0 ;
  wire \localWgPriTime_reg[20]_i_6_n_0 ;
  wire \localWgPriTime_reg[20]_i_7_n_0 ;
  wire \localWgPriTime_reg[20]_i_8_n_0 ;
  wire \localWgPriTime_reg[20]_i_9_n_0 ;
  wire \localWgPriTime_reg[21]_i_10_n_0 ;
  wire \localWgPriTime_reg[21]_i_11_n_0 ;
  wire \localWgPriTime_reg[21]_i_12_n_0 ;
  wire \localWgPriTime_reg[21]_i_13_n_0 ;
  wire \localWgPriTime_reg[21]_i_14_n_0 ;
  wire \localWgPriTime_reg[21]_i_15_n_0 ;
  wire \localWgPriTime_reg[21]_i_16_n_0 ;
  wire \localWgPriTime_reg[21]_i_17_n_0 ;
  wire \localWgPriTime_reg[21]_i_18_n_0 ;
  wire \localWgPriTime_reg[21]_i_19_n_0 ;
  wire \localWgPriTime_reg[21]_i_4_n_0 ;
  wire \localWgPriTime_reg[21]_i_5_n_0 ;
  wire \localWgPriTime_reg[21]_i_6_n_0 ;
  wire \localWgPriTime_reg[21]_i_7_n_0 ;
  wire \localWgPriTime_reg[21]_i_8_n_0 ;
  wire \localWgPriTime_reg[21]_i_9_n_0 ;
  wire \localWgPriTime_reg[22]_i_10_n_0 ;
  wire \localWgPriTime_reg[22]_i_11_n_0 ;
  wire \localWgPriTime_reg[22]_i_12_n_0 ;
  wire \localWgPriTime_reg[22]_i_13_n_0 ;
  wire \localWgPriTime_reg[22]_i_14_n_0 ;
  wire \localWgPriTime_reg[22]_i_15_n_0 ;
  wire \localWgPriTime_reg[22]_i_16_n_0 ;
  wire \localWgPriTime_reg[22]_i_17_n_0 ;
  wire \localWgPriTime_reg[22]_i_18_n_0 ;
  wire \localWgPriTime_reg[22]_i_19_n_0 ;
  wire \localWgPriTime_reg[22]_i_4_n_0 ;
  wire \localWgPriTime_reg[22]_i_5_n_0 ;
  wire \localWgPriTime_reg[22]_i_6_n_0 ;
  wire \localWgPriTime_reg[22]_i_7_n_0 ;
  wire \localWgPriTime_reg[22]_i_8_n_0 ;
  wire \localWgPriTime_reg[22]_i_9_n_0 ;
  wire \localWgPriTime_reg[23]_i_10_n_0 ;
  wire \localWgPriTime_reg[23]_i_11_n_0 ;
  wire \localWgPriTime_reg[23]_i_12_n_0 ;
  wire \localWgPriTime_reg[23]_i_13_n_0 ;
  wire \localWgPriTime_reg[23]_i_14_n_0 ;
  wire \localWgPriTime_reg[23]_i_15_n_0 ;
  wire \localWgPriTime_reg[23]_i_16_n_0 ;
  wire \localWgPriTime_reg[23]_i_17_n_0 ;
  wire \localWgPriTime_reg[23]_i_18_n_0 ;
  wire \localWgPriTime_reg[23]_i_19_n_0 ;
  wire \localWgPriTime_reg[23]_i_4_n_0 ;
  wire \localWgPriTime_reg[23]_i_5_n_0 ;
  wire \localWgPriTime_reg[23]_i_6_n_0 ;
  wire \localWgPriTime_reg[23]_i_7_n_0 ;
  wire \localWgPriTime_reg[23]_i_8_n_0 ;
  wire \localWgPriTime_reg[23]_i_9_n_0 ;
  wire \localWgPriTime_reg[24]_i_10_n_0 ;
  wire \localWgPriTime_reg[24]_i_11_n_0 ;
  wire \localWgPriTime_reg[24]_i_12_n_0 ;
  wire \localWgPriTime_reg[24]_i_13_n_0 ;
  wire \localWgPriTime_reg[24]_i_14_n_0 ;
  wire \localWgPriTime_reg[24]_i_15_n_0 ;
  wire \localWgPriTime_reg[24]_i_16_n_0 ;
  wire \localWgPriTime_reg[24]_i_17_n_0 ;
  wire \localWgPriTime_reg[24]_i_18_n_0 ;
  wire \localWgPriTime_reg[24]_i_19_n_0 ;
  wire \localWgPriTime_reg[24]_i_4_n_0 ;
  wire \localWgPriTime_reg[24]_i_5_n_0 ;
  wire \localWgPriTime_reg[24]_i_6_n_0 ;
  wire \localWgPriTime_reg[24]_i_7_n_0 ;
  wire \localWgPriTime_reg[24]_i_8_n_0 ;
  wire \localWgPriTime_reg[24]_i_9_n_0 ;
  wire \localWgPriTime_reg[25]_i_10_n_0 ;
  wire \localWgPriTime_reg[25]_i_11_n_0 ;
  wire \localWgPriTime_reg[25]_i_12_n_0 ;
  wire \localWgPriTime_reg[25]_i_13_n_0 ;
  wire \localWgPriTime_reg[25]_i_14_n_0 ;
  wire \localWgPriTime_reg[25]_i_15_n_0 ;
  wire \localWgPriTime_reg[25]_i_16_n_0 ;
  wire \localWgPriTime_reg[25]_i_17_n_0 ;
  wire \localWgPriTime_reg[25]_i_18_n_0 ;
  wire \localWgPriTime_reg[25]_i_19_n_0 ;
  wire \localWgPriTime_reg[25]_i_4_n_0 ;
  wire \localWgPriTime_reg[25]_i_5_n_0 ;
  wire \localWgPriTime_reg[25]_i_6_n_0 ;
  wire \localWgPriTime_reg[25]_i_7_n_0 ;
  wire \localWgPriTime_reg[25]_i_8_n_0 ;
  wire \localWgPriTime_reg[25]_i_9_n_0 ;
  wire \localWgPriTime_reg[26]_i_10_n_0 ;
  wire \localWgPriTime_reg[26]_i_11_n_0 ;
  wire \localWgPriTime_reg[26]_i_12_n_0 ;
  wire \localWgPriTime_reg[26]_i_13_n_0 ;
  wire \localWgPriTime_reg[26]_i_14_n_0 ;
  wire \localWgPriTime_reg[26]_i_15_n_0 ;
  wire \localWgPriTime_reg[26]_i_16_n_0 ;
  wire \localWgPriTime_reg[26]_i_17_n_0 ;
  wire \localWgPriTime_reg[26]_i_18_n_0 ;
  wire \localWgPriTime_reg[26]_i_19_n_0 ;
  wire \localWgPriTime_reg[26]_i_4_n_0 ;
  wire \localWgPriTime_reg[26]_i_5_n_0 ;
  wire \localWgPriTime_reg[26]_i_6_n_0 ;
  wire \localWgPriTime_reg[26]_i_7_n_0 ;
  wire \localWgPriTime_reg[26]_i_8_n_0 ;
  wire \localWgPriTime_reg[26]_i_9_n_0 ;
  wire \localWgPriTime_reg[27]_i_14_n_0 ;
  wire \localWgPriTime_reg[27]_i_15_n_0 ;
  wire \localWgPriTime_reg[27]_i_16_n_0 ;
  wire \localWgPriTime_reg[27]_i_17_n_0 ;
  wire \localWgPriTime_reg[27]_i_18_n_0 ;
  wire \localWgPriTime_reg[27]_i_19_n_0 ;
  wire \localWgPriTime_reg[27]_i_20_n_0 ;
  wire \localWgPriTime_reg[27]_i_21_n_0 ;
  wire \localWgPriTime_reg[27]_i_26_n_0 ;
  wire \localWgPriTime_reg[27]_i_27_n_0 ;
  wire \localWgPriTime_reg[27]_i_28_n_0 ;
  wire \localWgPriTime_reg[27]_i_29_n_0 ;
  wire \localWgPriTime_reg[27]_i_30_n_0 ;
  wire \localWgPriTime_reg[27]_i_31_n_0 ;
  wire \localWgPriTime_reg[27]_i_32_n_0 ;
  wire \localWgPriTime_reg[27]_i_33_n_0 ;
  wire \localWgPriTime_reg[4]_i_10_n_0 ;
  wire \localWgPriTime_reg[4]_i_11_n_0 ;
  wire \localWgPriTime_reg[4]_i_12_n_0 ;
  wire \localWgPriTime_reg[4]_i_13_n_0 ;
  wire \localWgPriTime_reg[4]_i_14_n_0 ;
  wire \localWgPriTime_reg[4]_i_15_n_0 ;
  wire \localWgPriTime_reg[4]_i_16_n_0 ;
  wire \localWgPriTime_reg[4]_i_17_n_0 ;
  wire \localWgPriTime_reg[4]_i_18_n_0 ;
  wire \localWgPriTime_reg[4]_i_19_n_0 ;
  wire \localWgPriTime_reg[4]_i_4_n_0 ;
  wire \localWgPriTime_reg[4]_i_5_n_0 ;
  wire \localWgPriTime_reg[4]_i_6_n_0 ;
  wire \localWgPriTime_reg[4]_i_7_n_0 ;
  wire \localWgPriTime_reg[4]_i_8_n_0 ;
  wire \localWgPriTime_reg[4]_i_9_n_0 ;
  wire \localWgPriTime_reg[5]_i_10_n_0 ;
  wire \localWgPriTime_reg[5]_i_11_n_0 ;
  wire \localWgPriTime_reg[5]_i_12_n_0 ;
  wire \localWgPriTime_reg[5]_i_13_n_0 ;
  wire \localWgPriTime_reg[5]_i_14_n_0 ;
  wire \localWgPriTime_reg[5]_i_15_n_0 ;
  wire \localWgPriTime_reg[5]_i_16_n_0 ;
  wire \localWgPriTime_reg[5]_i_17_n_0 ;
  wire \localWgPriTime_reg[5]_i_18_n_0 ;
  wire \localWgPriTime_reg[5]_i_19_n_0 ;
  wire \localWgPriTime_reg[5]_i_4_n_0 ;
  wire \localWgPriTime_reg[5]_i_5_n_0 ;
  wire \localWgPriTime_reg[5]_i_6_n_0 ;
  wire \localWgPriTime_reg[5]_i_7_n_0 ;
  wire \localWgPriTime_reg[5]_i_8_n_0 ;
  wire \localWgPriTime_reg[5]_i_9_n_0 ;
  wire \localWgPriTime_reg[6]_i_10_n_0 ;
  wire \localWgPriTime_reg[6]_i_11_n_0 ;
  wire \localWgPriTime_reg[6]_i_12_n_0 ;
  wire \localWgPriTime_reg[6]_i_13_n_0 ;
  wire \localWgPriTime_reg[6]_i_14_n_0 ;
  wire \localWgPriTime_reg[6]_i_15_n_0 ;
  wire \localWgPriTime_reg[6]_i_16_n_0 ;
  wire \localWgPriTime_reg[6]_i_17_n_0 ;
  wire \localWgPriTime_reg[6]_i_18_n_0 ;
  wire \localWgPriTime_reg[6]_i_19_n_0 ;
  wire \localWgPriTime_reg[6]_i_4_n_0 ;
  wire \localWgPriTime_reg[6]_i_5_n_0 ;
  wire \localWgPriTime_reg[6]_i_6_n_0 ;
  wire \localWgPriTime_reg[6]_i_7_n_0 ;
  wire \localWgPriTime_reg[6]_i_8_n_0 ;
  wire \localWgPriTime_reg[6]_i_9_n_0 ;
  wire \localWgPriTime_reg[7]_i_10_n_0 ;
  wire \localWgPriTime_reg[7]_i_11_n_0 ;
  wire \localWgPriTime_reg[7]_i_12_n_0 ;
  wire \localWgPriTime_reg[7]_i_13_n_0 ;
  wire \localWgPriTime_reg[7]_i_14_n_0 ;
  wire \localWgPriTime_reg[7]_i_15_n_0 ;
  wire \localWgPriTime_reg[7]_i_16_n_0 ;
  wire \localWgPriTime_reg[7]_i_17_n_0 ;
  wire \localWgPriTime_reg[7]_i_18_n_0 ;
  wire \localWgPriTime_reg[7]_i_19_n_0 ;
  wire \localWgPriTime_reg[7]_i_4_n_0 ;
  wire \localWgPriTime_reg[7]_i_5_n_0 ;
  wire \localWgPriTime_reg[7]_i_6_n_0 ;
  wire \localWgPriTime_reg[7]_i_7_n_0 ;
  wire \localWgPriTime_reg[7]_i_8_n_0 ;
  wire \localWgPriTime_reg[7]_i_9_n_0 ;
  wire \localWgPriTime_reg[8]_i_10_n_0 ;
  wire \localWgPriTime_reg[8]_i_11_n_0 ;
  wire \localWgPriTime_reg[8]_i_12_n_0 ;
  wire \localWgPriTime_reg[8]_i_13_n_0 ;
  wire \localWgPriTime_reg[8]_i_14_n_0 ;
  wire \localWgPriTime_reg[8]_i_15_n_0 ;
  wire \localWgPriTime_reg[8]_i_16_n_0 ;
  wire \localWgPriTime_reg[8]_i_17_n_0 ;
  wire \localWgPriTime_reg[8]_i_18_n_0 ;
  wire \localWgPriTime_reg[8]_i_19_n_0 ;
  wire \localWgPriTime_reg[8]_i_4_n_0 ;
  wire \localWgPriTime_reg[8]_i_5_n_0 ;
  wire \localWgPriTime_reg[8]_i_6_n_0 ;
  wire \localWgPriTime_reg[8]_i_7_n_0 ;
  wire \localWgPriTime_reg[8]_i_8_n_0 ;
  wire \localWgPriTime_reg[8]_i_9_n_0 ;
  wire \localWgPriTime_reg[9]_i_10_n_0 ;
  wire \localWgPriTime_reg[9]_i_11_n_0 ;
  wire \localWgPriTime_reg[9]_i_12_n_0 ;
  wire \localWgPriTime_reg[9]_i_13_n_0 ;
  wire \localWgPriTime_reg[9]_i_14_n_0 ;
  wire \localWgPriTime_reg[9]_i_15_n_0 ;
  wire \localWgPriTime_reg[9]_i_16_n_0 ;
  wire \localWgPriTime_reg[9]_i_17_n_0 ;
  wire \localWgPriTime_reg[9]_i_18_n_0 ;
  wire \localWgPriTime_reg[9]_i_19_n_0 ;
  wire \localWgPriTime_reg[9]_i_4_n_0 ;
  wire \localWgPriTime_reg[9]_i_5_n_0 ;
  wire \localWgPriTime_reg[9]_i_6_n_0 ;
  wire \localWgPriTime_reg[9]_i_7_n_0 ;
  wire \localWgPriTime_reg[9]_i_8_n_0 ;
  wire \localWgPriTime_reg[9]_i_9_n_0 ;
  wire \localWgPriTime_reg_n_0_[10] ;
  wire \localWgPriTime_reg_n_0_[11] ;
  wire \localWgPriTime_reg_n_0_[12] ;
  wire \localWgPriTime_reg_n_0_[13] ;
  wire \localWgPriTime_reg_n_0_[14] ;
  wire \localWgPriTime_reg_n_0_[15] ;
  wire \localWgPriTime_reg_n_0_[16] ;
  wire \localWgPriTime_reg_n_0_[17] ;
  wire \localWgPriTime_reg_n_0_[18] ;
  wire \localWgPriTime_reg_n_0_[19] ;
  wire \localWgPriTime_reg_n_0_[20] ;
  wire \localWgPriTime_reg_n_0_[21] ;
  wire \localWgPriTime_reg_n_0_[22] ;
  wire \localWgPriTime_reg_n_0_[23] ;
  wire \localWgPriTime_reg_n_0_[24] ;
  wire \localWgPriTime_reg_n_0_[25] ;
  wire \localWgPriTime_reg_n_0_[26] ;
  wire \localWgPriTime_reg_n_0_[27] ;
  wire \localWgPriTime_reg_n_0_[4] ;
  wire \localWgPriTime_reg_n_0_[5] ;
  wire \localWgPriTime_reg_n_0_[6] ;
  wire \localWgPriTime_reg_n_0_[7] ;
  wire \localWgPriTime_reg_n_0_[8] ;
  wire \localWgPriTime_reg_n_0_[9] ;
  wire [15:0]localWgPulseWidth;
  wire \localWgPulseWidth[0]_i_11_n_0 ;
  wire \localWgPulseWidth[0]_i_12_n_0 ;
  wire \localWgPulseWidth[0]_i_13_n_0 ;
  wire \localWgPulseWidth[0]_i_14_n_0 ;
  wire \localWgPulseWidth[0]_i_15_n_0 ;
  wire \localWgPulseWidth[0]_i_16_n_0 ;
  wire \localWgPulseWidth[0]_i_17_n_0 ;
  wire \localWgPulseWidth[0]_i_18_n_0 ;
  wire \localWgPulseWidth[0]_i_19_n_0 ;
  wire \localWgPulseWidth[0]_i_1_n_0 ;
  wire \localWgPulseWidth[0]_i_20_n_0 ;
  wire \localWgPulseWidth[0]_i_21_n_0 ;
  wire \localWgPulseWidth[0]_i_22_n_0 ;
  wire \localWgPulseWidth[10]_i_11_n_0 ;
  wire \localWgPulseWidth[10]_i_12_n_0 ;
  wire \localWgPulseWidth[10]_i_13_n_0 ;
  wire \localWgPulseWidth[10]_i_14_n_0 ;
  wire \localWgPulseWidth[10]_i_15_n_0 ;
  wire \localWgPulseWidth[10]_i_16_n_0 ;
  wire \localWgPulseWidth[10]_i_17_n_0 ;
  wire \localWgPulseWidth[10]_i_18_n_0 ;
  wire \localWgPulseWidth[10]_i_19_n_0 ;
  wire \localWgPulseWidth[10]_i_1_n_0 ;
  wire \localWgPulseWidth[10]_i_20_n_0 ;
  wire \localWgPulseWidth[10]_i_21_n_0 ;
  wire \localWgPulseWidth[10]_i_22_n_0 ;
  wire \localWgPulseWidth[11]_i_11_n_0 ;
  wire \localWgPulseWidth[11]_i_12_n_0 ;
  wire \localWgPulseWidth[11]_i_13_n_0 ;
  wire \localWgPulseWidth[11]_i_14_n_0 ;
  wire \localWgPulseWidth[11]_i_15_n_0 ;
  wire \localWgPulseWidth[11]_i_16_n_0 ;
  wire \localWgPulseWidth[11]_i_17_n_0 ;
  wire \localWgPulseWidth[11]_i_18_n_0 ;
  wire \localWgPulseWidth[11]_i_19_n_0 ;
  wire \localWgPulseWidth[11]_i_1_n_0 ;
  wire \localWgPulseWidth[11]_i_20_n_0 ;
  wire \localWgPulseWidth[11]_i_21_n_0 ;
  wire \localWgPulseWidth[11]_i_22_n_0 ;
  wire \localWgPulseWidth[12]_i_11_n_0 ;
  wire \localWgPulseWidth[12]_i_12_n_0 ;
  wire \localWgPulseWidth[12]_i_13_n_0 ;
  wire \localWgPulseWidth[12]_i_14_n_0 ;
  wire \localWgPulseWidth[12]_i_15_n_0 ;
  wire \localWgPulseWidth[12]_i_16_n_0 ;
  wire \localWgPulseWidth[12]_i_17_n_0 ;
  wire \localWgPulseWidth[12]_i_18_n_0 ;
  wire \localWgPulseWidth[12]_i_19_n_0 ;
  wire \localWgPulseWidth[12]_i_1_n_0 ;
  wire \localWgPulseWidth[12]_i_20_n_0 ;
  wire \localWgPulseWidth[12]_i_21_n_0 ;
  wire \localWgPulseWidth[12]_i_22_n_0 ;
  wire \localWgPulseWidth[13]_i_11_n_0 ;
  wire \localWgPulseWidth[13]_i_12_n_0 ;
  wire \localWgPulseWidth[13]_i_13_n_0 ;
  wire \localWgPulseWidth[13]_i_14_n_0 ;
  wire \localWgPulseWidth[13]_i_15_n_0 ;
  wire \localWgPulseWidth[13]_i_16_n_0 ;
  wire \localWgPulseWidth[13]_i_17_n_0 ;
  wire \localWgPulseWidth[13]_i_18_n_0 ;
  wire \localWgPulseWidth[13]_i_19_n_0 ;
  wire \localWgPulseWidth[13]_i_1_n_0 ;
  wire \localWgPulseWidth[13]_i_20_n_0 ;
  wire \localWgPulseWidth[13]_i_21_n_0 ;
  wire \localWgPulseWidth[13]_i_22_n_0 ;
  wire \localWgPulseWidth[14]_i_11_n_0 ;
  wire \localWgPulseWidth[14]_i_12_n_0 ;
  wire \localWgPulseWidth[14]_i_13_n_0 ;
  wire \localWgPulseWidth[14]_i_14_n_0 ;
  wire \localWgPulseWidth[14]_i_15_n_0 ;
  wire \localWgPulseWidth[14]_i_16_n_0 ;
  wire \localWgPulseWidth[14]_i_17_n_0 ;
  wire \localWgPulseWidth[14]_i_18_n_0 ;
  wire \localWgPulseWidth[14]_i_19_n_0 ;
  wire \localWgPulseWidth[14]_i_1_n_0 ;
  wire \localWgPulseWidth[14]_i_20_n_0 ;
  wire \localWgPulseWidth[14]_i_21_n_0 ;
  wire \localWgPulseWidth[14]_i_22_n_0 ;
  wire \localWgPulseWidth[15]_i_11_n_0 ;
  wire \localWgPulseWidth[15]_i_12_n_0 ;
  wire \localWgPulseWidth[15]_i_13_n_0 ;
  wire \localWgPulseWidth[15]_i_14_n_0 ;
  wire \localWgPulseWidth[15]_i_15_n_0 ;
  wire \localWgPulseWidth[15]_i_16_n_0 ;
  wire \localWgPulseWidth[15]_i_17_n_0 ;
  wire \localWgPulseWidth[15]_i_18_n_0 ;
  wire \localWgPulseWidth[15]_i_19_n_0 ;
  wire \localWgPulseWidth[15]_i_1_n_0 ;
  wire \localWgPulseWidth[15]_i_20_n_0 ;
  wire \localWgPulseWidth[15]_i_21_n_0 ;
  wire \localWgPulseWidth[15]_i_22_n_0 ;
  wire \localWgPulseWidth[1]_i_11_n_0 ;
  wire \localWgPulseWidth[1]_i_12_n_0 ;
  wire \localWgPulseWidth[1]_i_13_n_0 ;
  wire \localWgPulseWidth[1]_i_14_n_0 ;
  wire \localWgPulseWidth[1]_i_15_n_0 ;
  wire \localWgPulseWidth[1]_i_16_n_0 ;
  wire \localWgPulseWidth[1]_i_17_n_0 ;
  wire \localWgPulseWidth[1]_i_18_n_0 ;
  wire \localWgPulseWidth[1]_i_19_n_0 ;
  wire \localWgPulseWidth[1]_i_1_n_0 ;
  wire \localWgPulseWidth[1]_i_20_n_0 ;
  wire \localWgPulseWidth[1]_i_21_n_0 ;
  wire \localWgPulseWidth[1]_i_22_n_0 ;
  wire \localWgPulseWidth[2]_i_11_n_0 ;
  wire \localWgPulseWidth[2]_i_12_n_0 ;
  wire \localWgPulseWidth[2]_i_13_n_0 ;
  wire \localWgPulseWidth[2]_i_14_n_0 ;
  wire \localWgPulseWidth[2]_i_15_n_0 ;
  wire \localWgPulseWidth[2]_i_16_n_0 ;
  wire \localWgPulseWidth[2]_i_17_n_0 ;
  wire \localWgPulseWidth[2]_i_18_n_0 ;
  wire \localWgPulseWidth[2]_i_19_n_0 ;
  wire \localWgPulseWidth[2]_i_1_n_0 ;
  wire \localWgPulseWidth[2]_i_20_n_0 ;
  wire \localWgPulseWidth[2]_i_21_n_0 ;
  wire \localWgPulseWidth[2]_i_22_n_0 ;
  wire \localWgPulseWidth[3]_i_11_n_0 ;
  wire \localWgPulseWidth[3]_i_12_n_0 ;
  wire \localWgPulseWidth[3]_i_13_n_0 ;
  wire \localWgPulseWidth[3]_i_14_n_0 ;
  wire \localWgPulseWidth[3]_i_15_n_0 ;
  wire \localWgPulseWidth[3]_i_16_n_0 ;
  wire \localWgPulseWidth[3]_i_17_n_0 ;
  wire \localWgPulseWidth[3]_i_18_n_0 ;
  wire \localWgPulseWidth[3]_i_19_n_0 ;
  wire \localWgPulseWidth[3]_i_1_n_0 ;
  wire \localWgPulseWidth[3]_i_20_n_0 ;
  wire \localWgPulseWidth[3]_i_21_n_0 ;
  wire \localWgPulseWidth[3]_i_22_n_0 ;
  wire \localWgPulseWidth[4]_i_11_n_0 ;
  wire \localWgPulseWidth[4]_i_12_n_0 ;
  wire \localWgPulseWidth[4]_i_13_n_0 ;
  wire \localWgPulseWidth[4]_i_14_n_0 ;
  wire \localWgPulseWidth[4]_i_15_n_0 ;
  wire \localWgPulseWidth[4]_i_16_n_0 ;
  wire \localWgPulseWidth[4]_i_17_n_0 ;
  wire \localWgPulseWidth[4]_i_18_n_0 ;
  wire \localWgPulseWidth[4]_i_19_n_0 ;
  wire \localWgPulseWidth[4]_i_1_n_0 ;
  wire \localWgPulseWidth[4]_i_20_n_0 ;
  wire \localWgPulseWidth[4]_i_21_n_0 ;
  wire \localWgPulseWidth[4]_i_22_n_0 ;
  wire \localWgPulseWidth[5]_i_11_n_0 ;
  wire \localWgPulseWidth[5]_i_12_n_0 ;
  wire \localWgPulseWidth[5]_i_13_n_0 ;
  wire \localWgPulseWidth[5]_i_14_n_0 ;
  wire \localWgPulseWidth[5]_i_15_n_0 ;
  wire \localWgPulseWidth[5]_i_16_n_0 ;
  wire \localWgPulseWidth[5]_i_17_n_0 ;
  wire \localWgPulseWidth[5]_i_18_n_0 ;
  wire \localWgPulseWidth[5]_i_19_n_0 ;
  wire \localWgPulseWidth[5]_i_1_n_0 ;
  wire \localWgPulseWidth[5]_i_20_n_0 ;
  wire \localWgPulseWidth[5]_i_21_n_0 ;
  wire \localWgPulseWidth[5]_i_22_n_0 ;
  wire \localWgPulseWidth[6]_i_11_n_0 ;
  wire \localWgPulseWidth[6]_i_12_n_0 ;
  wire \localWgPulseWidth[6]_i_13_n_0 ;
  wire \localWgPulseWidth[6]_i_14_n_0 ;
  wire \localWgPulseWidth[6]_i_15_n_0 ;
  wire \localWgPulseWidth[6]_i_16_n_0 ;
  wire \localWgPulseWidth[6]_i_17_n_0 ;
  wire \localWgPulseWidth[6]_i_18_n_0 ;
  wire \localWgPulseWidth[6]_i_19_n_0 ;
  wire \localWgPulseWidth[6]_i_1_n_0 ;
  wire \localWgPulseWidth[6]_i_20_n_0 ;
  wire \localWgPulseWidth[6]_i_21_n_0 ;
  wire \localWgPulseWidth[6]_i_22_n_0 ;
  wire \localWgPulseWidth[7]_i_11_n_0 ;
  wire \localWgPulseWidth[7]_i_12_n_0 ;
  wire \localWgPulseWidth[7]_i_13_n_0 ;
  wire \localWgPulseWidth[7]_i_14_n_0 ;
  wire \localWgPulseWidth[7]_i_15_n_0 ;
  wire \localWgPulseWidth[7]_i_16_n_0 ;
  wire \localWgPulseWidth[7]_i_17_n_0 ;
  wire \localWgPulseWidth[7]_i_18_n_0 ;
  wire \localWgPulseWidth[7]_i_19_n_0 ;
  wire \localWgPulseWidth[7]_i_1_n_0 ;
  wire \localWgPulseWidth[7]_i_20_n_0 ;
  wire \localWgPulseWidth[7]_i_21_n_0 ;
  wire \localWgPulseWidth[7]_i_22_n_0 ;
  wire \localWgPulseWidth[8]_i_11_n_0 ;
  wire \localWgPulseWidth[8]_i_12_n_0 ;
  wire \localWgPulseWidth[8]_i_13_n_0 ;
  wire \localWgPulseWidth[8]_i_14_n_0 ;
  wire \localWgPulseWidth[8]_i_15_n_0 ;
  wire \localWgPulseWidth[8]_i_16_n_0 ;
  wire \localWgPulseWidth[8]_i_17_n_0 ;
  wire \localWgPulseWidth[8]_i_18_n_0 ;
  wire \localWgPulseWidth[8]_i_19_n_0 ;
  wire \localWgPulseWidth[8]_i_1_n_0 ;
  wire \localWgPulseWidth[8]_i_20_n_0 ;
  wire \localWgPulseWidth[8]_i_21_n_0 ;
  wire \localWgPulseWidth[8]_i_22_n_0 ;
  wire \localWgPulseWidth[9]_i_11_n_0 ;
  wire \localWgPulseWidth[9]_i_12_n_0 ;
  wire \localWgPulseWidth[9]_i_13_n_0 ;
  wire \localWgPulseWidth[9]_i_14_n_0 ;
  wire \localWgPulseWidth[9]_i_15_n_0 ;
  wire \localWgPulseWidth[9]_i_16_n_0 ;
  wire \localWgPulseWidth[9]_i_17_n_0 ;
  wire \localWgPulseWidth[9]_i_18_n_0 ;
  wire \localWgPulseWidth[9]_i_19_n_0 ;
  wire \localWgPulseWidth[9]_i_1_n_0 ;
  wire \localWgPulseWidth[9]_i_20_n_0 ;
  wire \localWgPulseWidth[9]_i_21_n_0 ;
  wire \localWgPulseWidth[9]_i_22_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[0]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[10]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[11]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[12]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[13]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[14]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[15]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[1]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[2]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[3]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[4]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[5]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[6]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[7]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[8]_i_9_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_10_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_2_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_3_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_4_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_5_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_6_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_7_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_8_n_0 ;
  wire \localWgPulseWidth_reg[9]_i_9_n_0 ;
  wire localWgRepeatCnt0;
  wire [27:5]localWgRepeatCnt1;
  wire \localWgRepeatCnt[0]_i_1_n_0 ;
  wire \localWgRepeatCnt[1]_i_1_n_0 ;
  wire \localWgRepeatCnt[2]_i_1_n_0 ;
  wire \localWgRepeatCnt[3]_i_1_n_0 ;
  wire \localWgRepeatCnt[4]_i_1_n_0 ;
  wire \localWgRepeatCnt[6]_i_1_n_0 ;
  wire \localWgRepeatCnt[7]_i_10_n_0 ;
  wire \localWgRepeatCnt[7]_i_11_n_0 ;
  wire \localWgRepeatCnt[7]_i_12_n_0 ;
  wire \localWgRepeatCnt[7]_i_14_n_0 ;
  wire \localWgRepeatCnt[7]_i_15_n_0 ;
  wire \localWgRepeatCnt[7]_i_16_n_0 ;
  wire \localWgRepeatCnt[7]_i_17_n_0 ;
  wire \localWgRepeatCnt[7]_i_18_n_0 ;
  wire \localWgRepeatCnt[7]_i_19_n_0 ;
  wire \localWgRepeatCnt[7]_i_20_n_0 ;
  wire \localWgRepeatCnt[7]_i_24_n_0 ;
  wire \localWgRepeatCnt[7]_i_25_n_0 ;
  wire \localWgRepeatCnt[7]_i_26_n_0 ;
  wire \localWgRepeatCnt[7]_i_27_n_0 ;
  wire \localWgRepeatCnt[7]_i_29_n_0 ;
  wire \localWgRepeatCnt[7]_i_2_n_0 ;
  wire \localWgRepeatCnt[7]_i_30_n_0 ;
  wire \localWgRepeatCnt[7]_i_31_n_0 ;
  wire \localWgRepeatCnt[7]_i_32_n_0 ;
  wire \localWgRepeatCnt[7]_i_33_n_0 ;
  wire \localWgRepeatCnt[7]_i_34_n_0 ;
  wire \localWgRepeatCnt[7]_i_35_n_0 ;
  wire \localWgRepeatCnt[7]_i_36_n_0 ;
  wire \localWgRepeatCnt[7]_i_37_n_0 ;
  wire \localWgRepeatCnt[7]_i_38_n_0 ;
  wire \localWgRepeatCnt[7]_i_39_n_0 ;
  wire \localWgRepeatCnt[7]_i_40_n_0 ;
  wire \localWgRepeatCnt[7]_i_41_n_0 ;
  wire \localWgRepeatCnt[7]_i_42_n_0 ;
  wire \localWgRepeatCnt[7]_i_43_n_0 ;
  wire \localWgRepeatCnt[7]_i_44_n_0 ;
  wire \localWgRepeatCnt[7]_i_5_n_0 ;
  wire \localWgRepeatCnt[7]_i_6_n_0 ;
  wire \localWgRepeatCnt[7]_i_7_n_0 ;
  wire \localWgRepeatCnt[7]_i_9_n_0 ;
  wire [7:0]localWgRepeatCnt_reg;
  wire \localWgRepeatCnt_reg[7]_i_13_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_13_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_13_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_13_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_1_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_1_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_21_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_21_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_21_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_21_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_22_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_22_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_22_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_22_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_23_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_23_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_23_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_23_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_28_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_28_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_28_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_28_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_3_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_3_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_3_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_3_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_4_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_4_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_4_n_3 ;
  wire \localWgRepeatCnt_reg[7]_i_8_n_0 ;
  wire \localWgRepeatCnt_reg[7]_i_8_n_1 ;
  wire \localWgRepeatCnt_reg[7]_i_8_n_2 ;
  wire \localWgRepeatCnt_reg[7]_i_8_n_3 ;
  wire [7:0]localWgRepeatEnd;
  wire \localWgRepeatEnd[0]_i_11_n_0 ;
  wire \localWgRepeatEnd[0]_i_12_n_0 ;
  wire \localWgRepeatEnd[0]_i_13_n_0 ;
  wire \localWgRepeatEnd[0]_i_14_n_0 ;
  wire \localWgRepeatEnd[0]_i_15_n_0 ;
  wire \localWgRepeatEnd[0]_i_16_n_0 ;
  wire \localWgRepeatEnd[0]_i_17_n_0 ;
  wire \localWgRepeatEnd[0]_i_18_n_0 ;
  wire \localWgRepeatEnd[0]_i_19_n_0 ;
  wire \localWgRepeatEnd[0]_i_1_n_0 ;
  wire \localWgRepeatEnd[0]_i_20_n_0 ;
  wire \localWgRepeatEnd[0]_i_21_n_0 ;
  wire \localWgRepeatEnd[0]_i_22_n_0 ;
  wire \localWgRepeatEnd[1]_i_11_n_0 ;
  wire \localWgRepeatEnd[1]_i_12_n_0 ;
  wire \localWgRepeatEnd[1]_i_13_n_0 ;
  wire \localWgRepeatEnd[1]_i_14_n_0 ;
  wire \localWgRepeatEnd[1]_i_15_n_0 ;
  wire \localWgRepeatEnd[1]_i_16_n_0 ;
  wire \localWgRepeatEnd[1]_i_17_n_0 ;
  wire \localWgRepeatEnd[1]_i_18_n_0 ;
  wire \localWgRepeatEnd[1]_i_19_n_0 ;
  wire \localWgRepeatEnd[1]_i_1_n_0 ;
  wire \localWgRepeatEnd[1]_i_20_n_0 ;
  wire \localWgRepeatEnd[1]_i_21_n_0 ;
  wire \localWgRepeatEnd[1]_i_22_n_0 ;
  wire \localWgRepeatEnd[2]_i_11_n_0 ;
  wire \localWgRepeatEnd[2]_i_12_n_0 ;
  wire \localWgRepeatEnd[2]_i_13_n_0 ;
  wire \localWgRepeatEnd[2]_i_14_n_0 ;
  wire \localWgRepeatEnd[2]_i_15_n_0 ;
  wire \localWgRepeatEnd[2]_i_16_n_0 ;
  wire \localWgRepeatEnd[2]_i_17_n_0 ;
  wire \localWgRepeatEnd[2]_i_18_n_0 ;
  wire \localWgRepeatEnd[2]_i_19_n_0 ;
  wire \localWgRepeatEnd[2]_i_1_n_0 ;
  wire \localWgRepeatEnd[2]_i_20_n_0 ;
  wire \localWgRepeatEnd[2]_i_21_n_0 ;
  wire \localWgRepeatEnd[2]_i_22_n_0 ;
  wire \localWgRepeatEnd[3]_i_11_n_0 ;
  wire \localWgRepeatEnd[3]_i_12_n_0 ;
  wire \localWgRepeatEnd[3]_i_13_n_0 ;
  wire \localWgRepeatEnd[3]_i_14_n_0 ;
  wire \localWgRepeatEnd[3]_i_15_n_0 ;
  wire \localWgRepeatEnd[3]_i_16_n_0 ;
  wire \localWgRepeatEnd[3]_i_17_n_0 ;
  wire \localWgRepeatEnd[3]_i_18_n_0 ;
  wire \localWgRepeatEnd[3]_i_19_n_0 ;
  wire \localWgRepeatEnd[3]_i_1_n_0 ;
  wire \localWgRepeatEnd[3]_i_20_n_0 ;
  wire \localWgRepeatEnd[3]_i_21_n_0 ;
  wire \localWgRepeatEnd[3]_i_22_n_0 ;
  wire \localWgRepeatEnd[4]_i_11_n_0 ;
  wire \localWgRepeatEnd[4]_i_12_n_0 ;
  wire \localWgRepeatEnd[4]_i_13_n_0 ;
  wire \localWgRepeatEnd[4]_i_14_n_0 ;
  wire \localWgRepeatEnd[4]_i_15_n_0 ;
  wire \localWgRepeatEnd[4]_i_16_n_0 ;
  wire \localWgRepeatEnd[4]_i_17_n_0 ;
  wire \localWgRepeatEnd[4]_i_18_n_0 ;
  wire \localWgRepeatEnd[4]_i_19_n_0 ;
  wire \localWgRepeatEnd[4]_i_1_n_0 ;
  wire \localWgRepeatEnd[4]_i_20_n_0 ;
  wire \localWgRepeatEnd[4]_i_21_n_0 ;
  wire \localWgRepeatEnd[4]_i_22_n_0 ;
  wire \localWgRepeatEnd[5]_i_11_n_0 ;
  wire \localWgRepeatEnd[5]_i_12_n_0 ;
  wire \localWgRepeatEnd[5]_i_13_n_0 ;
  wire \localWgRepeatEnd[5]_i_14_n_0 ;
  wire \localWgRepeatEnd[5]_i_15_n_0 ;
  wire \localWgRepeatEnd[5]_i_16_n_0 ;
  wire \localWgRepeatEnd[5]_i_17_n_0 ;
  wire \localWgRepeatEnd[5]_i_18_n_0 ;
  wire \localWgRepeatEnd[5]_i_19_n_0 ;
  wire \localWgRepeatEnd[5]_i_1_n_0 ;
  wire \localWgRepeatEnd[5]_i_20_n_0 ;
  wire \localWgRepeatEnd[5]_i_21_n_0 ;
  wire \localWgRepeatEnd[5]_i_22_n_0 ;
  wire \localWgRepeatEnd[6]_i_11_n_0 ;
  wire \localWgRepeatEnd[6]_i_12_n_0 ;
  wire \localWgRepeatEnd[6]_i_13_n_0 ;
  wire \localWgRepeatEnd[6]_i_14_n_0 ;
  wire \localWgRepeatEnd[6]_i_15_n_0 ;
  wire \localWgRepeatEnd[6]_i_16_n_0 ;
  wire \localWgRepeatEnd[6]_i_17_n_0 ;
  wire \localWgRepeatEnd[6]_i_18_n_0 ;
  wire \localWgRepeatEnd[6]_i_19_n_0 ;
  wire \localWgRepeatEnd[6]_i_1_n_0 ;
  wire \localWgRepeatEnd[6]_i_20_n_0 ;
  wire \localWgRepeatEnd[6]_i_21_n_0 ;
  wire \localWgRepeatEnd[6]_i_22_n_0 ;
  wire \localWgRepeatEnd[7]_i_11_n_0 ;
  wire \localWgRepeatEnd[7]_i_12_n_0 ;
  wire \localWgRepeatEnd[7]_i_13_n_0 ;
  wire \localWgRepeatEnd[7]_i_14_n_0 ;
  wire \localWgRepeatEnd[7]_i_15_n_0 ;
  wire \localWgRepeatEnd[7]_i_16_n_0 ;
  wire \localWgRepeatEnd[7]_i_17_n_0 ;
  wire \localWgRepeatEnd[7]_i_18_n_0 ;
  wire \localWgRepeatEnd[7]_i_19_n_0 ;
  wire \localWgRepeatEnd[7]_i_1_n_0 ;
  wire \localWgRepeatEnd[7]_i_20_n_0 ;
  wire \localWgRepeatEnd[7]_i_21_n_0 ;
  wire \localWgRepeatEnd[7]_i_22_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[0]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[1]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[2]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[3]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[4]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[5]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[6]_i_9_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_10_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_2_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_3_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_4_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_5_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_6_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_7_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_8_n_0 ;
  wire \localWgRepeatEnd_reg[7]_i_9_n_0 ;
  wire [5:0]localWgRfFreq;
  wire \localWgRfFreq[0]_i_11_n_0 ;
  wire \localWgRfFreq[0]_i_12_n_0 ;
  wire \localWgRfFreq[0]_i_13_n_0 ;
  wire \localWgRfFreq[0]_i_14_n_0 ;
  wire \localWgRfFreq[0]_i_15_n_0 ;
  wire \localWgRfFreq[0]_i_16_n_0 ;
  wire \localWgRfFreq[0]_i_17_n_0 ;
  wire \localWgRfFreq[0]_i_18_n_0 ;
  wire \localWgRfFreq[0]_i_19_n_0 ;
  wire \localWgRfFreq[0]_i_1_n_0 ;
  wire \localWgRfFreq[0]_i_20_n_0 ;
  wire \localWgRfFreq[0]_i_21_n_0 ;
  wire \localWgRfFreq[0]_i_22_n_0 ;
  wire \localWgRfFreq[1]_i_11_n_0 ;
  wire \localWgRfFreq[1]_i_12_n_0 ;
  wire \localWgRfFreq[1]_i_13_n_0 ;
  wire \localWgRfFreq[1]_i_14_n_0 ;
  wire \localWgRfFreq[1]_i_15_n_0 ;
  wire \localWgRfFreq[1]_i_16_n_0 ;
  wire \localWgRfFreq[1]_i_17_n_0 ;
  wire \localWgRfFreq[1]_i_18_n_0 ;
  wire \localWgRfFreq[1]_i_19_n_0 ;
  wire \localWgRfFreq[1]_i_1_n_0 ;
  wire \localWgRfFreq[1]_i_20_n_0 ;
  wire \localWgRfFreq[1]_i_21_n_0 ;
  wire \localWgRfFreq[1]_i_22_n_0 ;
  wire \localWgRfFreq[2]_i_11_n_0 ;
  wire \localWgRfFreq[2]_i_12_n_0 ;
  wire \localWgRfFreq[2]_i_13_n_0 ;
  wire \localWgRfFreq[2]_i_14_n_0 ;
  wire \localWgRfFreq[2]_i_15_n_0 ;
  wire \localWgRfFreq[2]_i_16_n_0 ;
  wire \localWgRfFreq[2]_i_17_n_0 ;
  wire \localWgRfFreq[2]_i_18_n_0 ;
  wire \localWgRfFreq[2]_i_19_n_0 ;
  wire \localWgRfFreq[2]_i_1_n_0 ;
  wire \localWgRfFreq[2]_i_20_n_0 ;
  wire \localWgRfFreq[2]_i_21_n_0 ;
  wire \localWgRfFreq[2]_i_22_n_0 ;
  wire \localWgRfFreq[3]_i_11_n_0 ;
  wire \localWgRfFreq[3]_i_12_n_0 ;
  wire \localWgRfFreq[3]_i_13_n_0 ;
  wire \localWgRfFreq[3]_i_14_n_0 ;
  wire \localWgRfFreq[3]_i_15_n_0 ;
  wire \localWgRfFreq[3]_i_16_n_0 ;
  wire \localWgRfFreq[3]_i_17_n_0 ;
  wire \localWgRfFreq[3]_i_18_n_0 ;
  wire \localWgRfFreq[3]_i_19_n_0 ;
  wire \localWgRfFreq[3]_i_1_n_0 ;
  wire \localWgRfFreq[3]_i_20_n_0 ;
  wire \localWgRfFreq[3]_i_21_n_0 ;
  wire \localWgRfFreq[3]_i_22_n_0 ;
  wire \localWgRfFreq[4]_i_11_n_0 ;
  wire \localWgRfFreq[4]_i_12_n_0 ;
  wire \localWgRfFreq[4]_i_13_n_0 ;
  wire \localWgRfFreq[4]_i_14_n_0 ;
  wire \localWgRfFreq[4]_i_15_n_0 ;
  wire \localWgRfFreq[4]_i_16_n_0 ;
  wire \localWgRfFreq[4]_i_17_n_0 ;
  wire \localWgRfFreq[4]_i_18_n_0 ;
  wire \localWgRfFreq[4]_i_19_n_0 ;
  wire \localWgRfFreq[4]_i_1_n_0 ;
  wire \localWgRfFreq[4]_i_20_n_0 ;
  wire \localWgRfFreq[4]_i_21_n_0 ;
  wire \localWgRfFreq[4]_i_22_n_0 ;
  wire \localWgRfFreq[5]_i_11_n_0 ;
  wire \localWgRfFreq[5]_i_12_n_0 ;
  wire \localWgRfFreq[5]_i_13_n_0 ;
  wire \localWgRfFreq[5]_i_14_n_0 ;
  wire \localWgRfFreq[5]_i_16_n_0 ;
  wire \localWgRfFreq[5]_i_17_n_0 ;
  wire \localWgRfFreq[5]_i_18_n_0 ;
  wire \localWgRfFreq[5]_i_25_n_0 ;
  wire \localWgRfFreq[5]_i_26_n_0 ;
  wire \localWgRfFreq[5]_i_27_n_0 ;
  wire \localWgRfFreq[5]_i_28_n_0 ;
  wire \localWgRfFreq[5]_i_2_n_0 ;
  wire \localWgRfFreq[5]_i_32_n_0 ;
  wire \localWgRfFreq[5]_i_33_n_0 ;
  wire \localWgRfFreq[5]_i_34_n_0 ;
  wire \localWgRfFreq[5]_i_35_n_0 ;
  wire \localWgRfFreq[5]_i_36_n_0 ;
  wire \localWgRfFreq[5]_i_37_n_0 ;
  wire \localWgRfFreq[5]_i_38_n_0 ;
  wire \localWgRfFreq[5]_i_39_n_0 ;
  wire \localWgRfFreq[5]_i_40_n_0 ;
  wire \localWgRfFreq[5]_i_41_n_0 ;
  wire \localWgRfFreq[5]_i_42_n_0 ;
  wire \localWgRfFreq[5]_i_43_n_0 ;
  wire \localWgRfFreq[5]_i_44_n_0 ;
  wire \localWgRfFreq[5]_i_45_n_0 ;
  wire \localWgRfFreq[5]_i_46_n_0 ;
  wire \localWgRfFreq[5]_i_47_n_0 ;
  wire \localWgRfFreq[5]_i_49_n_0 ;
  wire \localWgRfFreq[5]_i_50_n_0 ;
  wire \localWgRfFreq[5]_i_51_n_0 ;
  wire \localWgRfFreq[5]_i_52_n_0 ;
  wire \localWgRfFreq[5]_i_53_n_0 ;
  wire \localWgRfFreq[5]_i_54_n_0 ;
  wire \localWgRfFreq[5]_i_55_n_0 ;
  wire \localWgRfFreq[5]_i_56_n_0 ;
  wire \localWgRfFreq[5]_i_57_n_0 ;
  wire \localWgRfFreq[5]_i_58_n_0 ;
  wire \localWgRfFreq[5]_i_59_n_0 ;
  wire \localWgRfFreq[5]_i_5_n_0 ;
  wire \localWgRfFreq[5]_i_60_n_0 ;
  wire \localWgRfFreq[5]_i_61_n_0 ;
  wire \localWgRfFreq[5]_i_62_n_0 ;
  wire \localWgRfFreq[5]_i_63_n_0 ;
  wire \localWgRfFreq[5]_i_64_n_0 ;
  wire \localWgRfFreq[5]_i_6_n_0 ;
  wire \localWgRfFreq_reg[0]_i_10_n_0 ;
  wire \localWgRfFreq_reg[0]_i_2_n_0 ;
  wire \localWgRfFreq_reg[0]_i_3_n_0 ;
  wire \localWgRfFreq_reg[0]_i_4_n_0 ;
  wire \localWgRfFreq_reg[0]_i_5_n_0 ;
  wire \localWgRfFreq_reg[0]_i_6_n_0 ;
  wire \localWgRfFreq_reg[0]_i_7_n_0 ;
  wire \localWgRfFreq_reg[0]_i_8_n_0 ;
  wire \localWgRfFreq_reg[0]_i_9_n_0 ;
  wire \localWgRfFreq_reg[1]_i_10_n_0 ;
  wire \localWgRfFreq_reg[1]_i_2_n_0 ;
  wire \localWgRfFreq_reg[1]_i_3_n_0 ;
  wire \localWgRfFreq_reg[1]_i_4_n_0 ;
  wire \localWgRfFreq_reg[1]_i_5_n_0 ;
  wire \localWgRfFreq_reg[1]_i_6_n_0 ;
  wire \localWgRfFreq_reg[1]_i_7_n_0 ;
  wire \localWgRfFreq_reg[1]_i_8_n_0 ;
  wire \localWgRfFreq_reg[1]_i_9_n_0 ;
  wire \localWgRfFreq_reg[2]_i_10_n_0 ;
  wire \localWgRfFreq_reg[2]_i_2_n_0 ;
  wire \localWgRfFreq_reg[2]_i_3_n_0 ;
  wire \localWgRfFreq_reg[2]_i_4_n_0 ;
  wire \localWgRfFreq_reg[2]_i_5_n_0 ;
  wire \localWgRfFreq_reg[2]_i_6_n_0 ;
  wire \localWgRfFreq_reg[2]_i_7_n_0 ;
  wire \localWgRfFreq_reg[2]_i_8_n_0 ;
  wire \localWgRfFreq_reg[2]_i_9_n_0 ;
  wire \localWgRfFreq_reg[3]_i_10_n_0 ;
  wire \localWgRfFreq_reg[3]_i_2_n_0 ;
  wire \localWgRfFreq_reg[3]_i_3_n_0 ;
  wire \localWgRfFreq_reg[3]_i_4_n_0 ;
  wire \localWgRfFreq_reg[3]_i_5_n_0 ;
  wire \localWgRfFreq_reg[3]_i_6_n_0 ;
  wire \localWgRfFreq_reg[3]_i_7_n_0 ;
  wire \localWgRfFreq_reg[3]_i_8_n_0 ;
  wire \localWgRfFreq_reg[3]_i_9_n_0 ;
  wire \localWgRfFreq_reg[4]_i_10_n_0 ;
  wire \localWgRfFreq_reg[4]_i_2_n_0 ;
  wire \localWgRfFreq_reg[4]_i_3_n_0 ;
  wire \localWgRfFreq_reg[4]_i_4_n_0 ;
  wire \localWgRfFreq_reg[4]_i_5_n_0 ;
  wire \localWgRfFreq_reg[4]_i_6_n_0 ;
  wire \localWgRfFreq_reg[4]_i_7_n_0 ;
  wire \localWgRfFreq_reg[4]_i_8_n_0 ;
  wire \localWgRfFreq_reg[4]_i_9_n_0 ;
  wire \localWgRfFreq_reg[5]_i_10_n_0 ;
  wire \localWgRfFreq_reg[5]_i_10_n_1 ;
  wire \localWgRfFreq_reg[5]_i_10_n_2 ;
  wire \localWgRfFreq_reg[5]_i_10_n_3 ;
  wire \localWgRfFreq_reg[5]_i_15_n_0 ;
  wire \localWgRfFreq_reg[5]_i_15_n_1 ;
  wire \localWgRfFreq_reg[5]_i_15_n_2 ;
  wire \localWgRfFreq_reg[5]_i_15_n_3 ;
  wire \localWgRfFreq_reg[5]_i_19_n_0 ;
  wire \localWgRfFreq_reg[5]_i_1_n_2 ;
  wire \localWgRfFreq_reg[5]_i_1_n_3 ;
  wire \localWgRfFreq_reg[5]_i_20_n_0 ;
  wire \localWgRfFreq_reg[5]_i_21_n_0 ;
  wire \localWgRfFreq_reg[5]_i_22_n_0 ;
  wire \localWgRfFreq_reg[5]_i_23_n_0 ;
  wire \localWgRfFreq_reg[5]_i_24_n_0 ;
  wire \localWgRfFreq_reg[5]_i_29_n_0 ;
  wire \localWgRfFreq_reg[5]_i_29_n_1 ;
  wire \localWgRfFreq_reg[5]_i_29_n_2 ;
  wire \localWgRfFreq_reg[5]_i_29_n_3 ;
  wire \localWgRfFreq_reg[5]_i_30_n_0 ;
  wire \localWgRfFreq_reg[5]_i_30_n_1 ;
  wire \localWgRfFreq_reg[5]_i_30_n_2 ;
  wire \localWgRfFreq_reg[5]_i_30_n_3 ;
  wire \localWgRfFreq_reg[5]_i_31_n_0 ;
  wire \localWgRfFreq_reg[5]_i_31_n_1 ;
  wire \localWgRfFreq_reg[5]_i_31_n_2 ;
  wire \localWgRfFreq_reg[5]_i_31_n_3 ;
  wire \localWgRfFreq_reg[5]_i_3_n_0 ;
  wire \localWgRfFreq_reg[5]_i_3_n_1 ;
  wire \localWgRfFreq_reg[5]_i_3_n_2 ;
  wire \localWgRfFreq_reg[5]_i_3_n_3 ;
  wire \localWgRfFreq_reg[5]_i_48_n_0 ;
  wire \localWgRfFreq_reg[5]_i_48_n_1 ;
  wire \localWgRfFreq_reg[5]_i_48_n_2 ;
  wire \localWgRfFreq_reg[5]_i_48_n_3 ;
  wire \localWgRfFreq_reg[5]_i_4_n_0 ;
  wire \localWgRfFreq_reg[5]_i_4_n_2 ;
  wire \localWgRfFreq_reg[5]_i_4_n_3 ;
  wire \localWgRfFreq_reg[5]_i_7_n_0 ;
  wire \localWgRfFreq_reg[5]_i_8_n_0 ;
  wire \localWgRfFreq_reg[5]_i_9_n_0 ;
  wire localWgSampleAddr00;
  wire [27:6]localWgSampleAddr01;
  wire localWgSampleAddr010_out;
  wire [27:6]localWgSampleAddr02;
  wire \localWgSampleAddr0[1]_i_1_n_0 ;
  wire \localWgSampleAddr0[1]_rep__0_i_1_n_0 ;
  wire \localWgSampleAddr0[1]_rep_i_1_n_0 ;
  wire \localWgSampleAddr0[2]_i_1_n_0 ;
  wire \localWgSampleAddr0[2]_rep__0_i_1_n_0 ;
  wire \localWgSampleAddr0[2]_rep_i_1_n_0 ;
  wire \localWgSampleAddr0[3]_i_1_n_0 ;
  wire \localWgSampleAddr0[4]_i_1_n_0 ;
  wire \localWgSampleAddr0[5]_i_1_n_0 ;
  wire \localWgSampleAddr0[6]_i_1_n_0 ;
  wire \localWgSampleAddr0[7]_i_11_n_0 ;
  wire \localWgSampleAddr0[7]_i_12_n_0 ;
  wire \localWgSampleAddr0[7]_i_14_n_0 ;
  wire \localWgSampleAddr0[7]_i_15_n_0 ;
  wire \localWgSampleAddr0[7]_i_16_n_0 ;
  wire \localWgSampleAddr0[7]_i_17_n_0 ;
  wire \localWgSampleAddr0[7]_i_19_n_0 ;
  wire \localWgSampleAddr0[7]_i_20_n_0 ;
  wire \localWgSampleAddr0[7]_i_21_n_0 ;
  wire \localWgSampleAddr0[7]_i_23_n_0 ;
  wire \localWgSampleAddr0[7]_i_24_n_0 ;
  wire \localWgSampleAddr0[7]_i_25_n_0 ;
  wire \localWgSampleAddr0[7]_i_26_n_0 ;
  wire \localWgSampleAddr0[7]_i_28_n_0 ;
  wire \localWgSampleAddr0[7]_i_29_n_0 ;
  wire \localWgSampleAddr0[7]_i_2_n_0 ;
  wire \localWgSampleAddr0[7]_i_30_n_0 ;
  wire \localWgSampleAddr0[7]_i_31_n_0 ;
  wire \localWgSampleAddr0[7]_i_32_n_0 ;
  wire \localWgSampleAddr0[7]_i_33_n_0 ;
  wire \localWgSampleAddr0[7]_i_34_n_0 ;
  wire \localWgSampleAddr0[7]_i_38_n_0 ;
  wire \localWgSampleAddr0[7]_i_39_n_0 ;
  wire \localWgSampleAddr0[7]_i_40_n_0 ;
  wire \localWgSampleAddr0[7]_i_41_n_0 ;
  wire \localWgSampleAddr0[7]_i_42_n_0 ;
  wire \localWgSampleAddr0[7]_i_43_n_0 ;
  wire \localWgSampleAddr0[7]_i_44_n_0 ;
  wire \localWgSampleAddr0[7]_i_45_n_0 ;
  wire \localWgSampleAddr0[7]_i_49_n_0 ;
  wire \localWgSampleAddr0[7]_i_50_n_0 ;
  wire \localWgSampleAddr0[7]_i_51_n_0 ;
  wire \localWgSampleAddr0[7]_i_52_n_0 ;
  wire \localWgSampleAddr0[7]_i_54_n_0 ;
  wire \localWgSampleAddr0[7]_i_55_n_0 ;
  wire \localWgSampleAddr0[7]_i_56_n_0 ;
  wire \localWgSampleAddr0[7]_i_57_n_0 ;
  wire \localWgSampleAddr0[7]_i_58_n_0 ;
  wire \localWgSampleAddr0[7]_i_59_n_0 ;
  wire \localWgSampleAddr0[7]_i_60_n_0 ;
  wire \localWgSampleAddr0[7]_i_61_n_0 ;
  wire \localWgSampleAddr0[7]_i_62_n_0 ;
  wire \localWgSampleAddr0[7]_i_63_n_0 ;
  wire \localWgSampleAddr0[7]_i_64_n_0 ;
  wire \localWgSampleAddr0[7]_i_65_n_0 ;
  wire \localWgSampleAddr0[7]_i_67_n_0 ;
  wire \localWgSampleAddr0[7]_i_68_n_0 ;
  wire \localWgSampleAddr0[7]_i_69_n_0 ;
  wire \localWgSampleAddr0[7]_i_70_n_0 ;
  wire \localWgSampleAddr0[7]_i_71_n_0 ;
  wire \localWgSampleAddr0[7]_i_72_n_0 ;
  wire \localWgSampleAddr0[7]_i_73_n_0 ;
  wire \localWgSampleAddr0[7]_i_74_n_0 ;
  wire \localWgSampleAddr0[7]_i_75_n_0 ;
  wire \localWgSampleAddr0[7]_i_76_n_0 ;
  wire \localWgSampleAddr0[7]_i_77_n_0 ;
  wire \localWgSampleAddr0[7]_i_78_n_0 ;
  wire \localWgSampleAddr0[7]_i_79_n_0 ;
  wire \localWgSampleAddr0[7]_i_7_n_0 ;
  wire \localWgSampleAddr0[7]_i_80_n_0 ;
  wire \localWgSampleAddr0[7]_i_81_n_0 ;
  wire \localWgSampleAddr0[7]_i_82_n_0 ;
  wire \localWgSampleAddr0[7]_i_83_n_0 ;
  wire \localWgSampleAddr0[7]_i_84_n_0 ;
  wire \localWgSampleAddr0[7]_i_85_n_0 ;
  wire \localWgSampleAddr0[7]_i_86_n_0 ;
  wire \localWgSampleAddr0[7]_i_8_n_0 ;
  wire \localWgSampleAddr0_reg[1]_rep__0_n_0 ;
  wire \localWgSampleAddr0_reg[1]_rep_n_0 ;
  wire \localWgSampleAddr0_reg[2]_rep__0_n_0 ;
  wire \localWgSampleAddr0_reg[2]_rep_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_10_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_10_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_10_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_13_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_13_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_13_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_13_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_18_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_18_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_18_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_18_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_22_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_22_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_22_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_22_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_27_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_27_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_27_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_27_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_35_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_35_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_35_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_35_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_36_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_36_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_36_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_36_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_37_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_37_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_37_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_37_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_3_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_3_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_46_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_46_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_46_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_46_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_47_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_47_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_47_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_47_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_48_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_48_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_48_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_48_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_4_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_4_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_53_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_53_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_53_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_53_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_5_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_5_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_5_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_5_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_66_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_66_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_66_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_66_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_6_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_6_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_6_n_3 ;
  wire \localWgSampleAddr0_reg[7]_i_9_n_0 ;
  wire \localWgSampleAddr0_reg[7]_i_9_n_1 ;
  wire \localWgSampleAddr0_reg[7]_i_9_n_2 ;
  wire \localWgSampleAddr0_reg[7]_i_9_n_3 ;
  wire \localWgSampleAddr0_reg_n_0_[1] ;
  wire \localWgSampleAddr0_reg_n_0_[2] ;
  wire \localWgSampleAddr0_reg_n_0_[3] ;
  wire \localWgSampleAddr0_reg_n_0_[4] ;
  wire \localWgSampleAddr0_reg_n_0_[5] ;
  wire \localWgSampleAddr0_reg_n_0_[6] ;
  wire \localWgSampleAddr0_reg_n_0_[7] ;
  wire localWgSampleAddr1;
  wire \localWgSampleAddr1[0]_i_1_n_0 ;
  wire \localWgSampleAddr1[0]_rep__0_i_1_n_0 ;
  wire \localWgSampleAddr1[0]_rep__1_i_1_n_0 ;
  wire \localWgSampleAddr1[0]_rep_i_1_n_0 ;
  wire \localWgSampleAddr1[1]_i_1_n_0 ;
  wire \localWgSampleAddr1[1]_rep__0_i_1_n_0 ;
  wire \localWgSampleAddr1[1]_rep__1_i_1_n_0 ;
  wire \localWgSampleAddr1[1]_rep_i_1_n_0 ;
  wire \localWgSampleAddr1[2]_i_1_n_0 ;
  wire \localWgSampleAddr1[2]_rep__0_i_1_n_0 ;
  wire \localWgSampleAddr1[2]_rep_i_1_n_0 ;
  wire \localWgSampleAddr1[3]_i_1_n_0 ;
  wire \localWgSampleAddr1[4]_i_1_n_0 ;
  wire \localWgSampleAddr1[5]_i_1_n_0 ;
  wire \localWgSampleAddr1[6]_i_1_n_0 ;
  wire \localWgSampleAddr1[7]_i_1_n_0 ;
  wire \localWgSampleAddr1_reg[0]_rep__0_n_0 ;
  wire \localWgSampleAddr1_reg[0]_rep__1_n_0 ;
  wire \localWgSampleAddr1_reg[0]_rep_n_0 ;
  wire \localWgSampleAddr1_reg[1]_rep__0_n_0 ;
  wire \localWgSampleAddr1_reg[1]_rep__1_n_0 ;
  wire \localWgSampleAddr1_reg[1]_rep_n_0 ;
  wire \localWgSampleAddr1_reg[2]_rep__0_n_0 ;
  wire \localWgSampleAddr1_reg[2]_rep_n_0 ;
  wire \localWgSampleAddr1_reg_n_0_[0] ;
  wire \localWgSampleAddr1_reg_n_0_[1] ;
  wire \localWgSampleAddr1_reg_n_0_[2] ;
  wire \localWgSampleAddr1_reg_n_0_[3] ;
  wire \localWgSampleAddr1_reg_n_0_[4] ;
  wire \localWgSampleAddr1_reg_n_0_[5] ;
  wire \localWgSampleAddr1_reg_n_0_[6] ;
  wire \localWgSampleAddr1_reg_n_0_[7] ;
  wire localWgSampleCnt;
  wire \localWgSampleCnt[7]_i_10_n_0 ;
  wire \localWgSampleCnt[7]_i_11_n_0 ;
  wire \localWgSampleCnt[7]_i_12_n_0 ;
  wire \localWgSampleCnt[7]_i_13_n_0 ;
  wire \localWgSampleCnt[7]_i_14_n_0 ;
  wire \localWgSampleCnt[7]_i_15_n_0 ;
  wire \localWgSampleCnt[7]_i_16_n_0 ;
  wire \localWgSampleCnt[7]_i_17_n_0 ;
  wire \localWgSampleCnt[7]_i_18_n_0 ;
  wire \localWgSampleCnt[7]_i_19_n_0 ;
  wire \localWgSampleCnt[7]_i_20_n_0 ;
  wire \localWgSampleCnt[7]_i_21_n_0 ;
  wire \localWgSampleCnt[7]_i_22_n_0 ;
  wire \localWgSampleCnt[7]_i_2_n_0 ;
  wire \localWgSampleCnt[7]_i_6_n_0 ;
  wire \localWgSampleCnt[7]_i_7_n_0 ;
  wire \localWgSampleCnt[7]_i_8_n_0 ;
  wire \localWgSampleCnt[7]_i_9_n_0 ;
  wire [7:0]localWgSampleCnt_reg;
  wire \localWgSampleCnt_reg[7]_i_4_n_0 ;
  wire \localWgSampleCnt_reg[7]_i_4_n_1 ;
  wire \localWgSampleCnt_reg[7]_i_4_n_2 ;
  wire \localWgSampleCnt_reg[7]_i_4_n_3 ;
  wire \localWgSampleCnt_reg[7]_i_5_n_0 ;
  wire \localWgSampleCnt_reg[7]_i_5_n_1 ;
  wire \localWgSampleCnt_reg[7]_i_5_n_2 ;
  wire \localWgSampleCnt_reg[7]_i_5_n_3 ;
  wire [7:0]localWgSampleEnd;
  wire [23:0]memSaveBuf1;
  wire memSaveBuf10;
  wire \memSaveBuf1_reg_n_0_[24] ;
  wire \memSaveBuf1_reg_n_0_[25] ;
  wire \memSaveBuf1_reg_n_0_[26] ;
  wire \memSaveBuf1_reg_n_0_[27] ;
  wire \memSaveBuf1_reg_n_0_[28] ;
  wire \memSaveBuf1_reg_n_0_[29] ;
  wire \memSaveBuf1_reg_n_0_[30] ;
  wire \memSaveBuf1_reg_n_0_[31] ;
  wire \mem[0][15]_i_1_n_0 ;
  wire \mem[0][23]_i_1_n_0 ;
  wire \mem[0][31]_i_1_n_0 ;
  wire \mem[0][7]_i_1_n_0 ;
  wire \mem[10][15]_i_1_n_0 ;
  wire \mem[10][23]_i_1_n_0 ;
  wire \mem[10][31]_i_1_n_0 ;
  wire \mem[10][7]_i_1_n_0 ;
  wire \mem[11][15]_i_1_n_0 ;
  wire \mem[11][23]_i_1_n_0 ;
  wire \mem[11][31]_i_1_n_0 ;
  wire \mem[11][7]_i_1_n_0 ;
  wire \mem[12][15]_i_1_n_0 ;
  wire \mem[12][23]_i_1_n_0 ;
  wire \mem[12][31]_i_1_n_0 ;
  wire \mem[12][31]_i_2_n_0 ;
  wire \mem[12][7]_i_1_n_0 ;
  wire \mem[13][15]_i_1_n_0 ;
  wire \mem[13][23]_i_1_n_0 ;
  wire \mem[13][7]_i_1_n_0 ;
  wire \mem[14][15]_i_1_n_0 ;
  wire \mem[14][23]_i_1_n_0 ;
  wire \mem[14][31]_i_1_n_0 ;
  wire \mem[14][31]_i_2_n_0 ;
  wire \mem[14][7]_i_1_n_0 ;
  wire \mem[15][15]_i_1_n_0 ;
  wire \mem[15][23]_i_1_n_0 ;
  wire \mem[15][23]_i_2_n_0 ;
  wire \mem[15][7]_i_1_n_0 ;
  wire \mem[16][15]_i_1_n_0 ;
  wire \mem[16][23]_i_1_n_0 ;
  wire \mem[16][31]_i_1_n_0 ;
  wire \mem[16][7]_i_1_n_0 ;
  wire \mem[17][15]_i_1_n_0 ;
  wire \mem[17][23]_i_1_n_0 ;
  wire \mem[17][7]_i_1_n_0 ;
  wire \mem[17][7]_i_2_n_0 ;
  wire \mem[17][7]_i_3_n_0 ;
  wire \mem[18][15]_i_1_n_0 ;
  wire \mem[18][23]_i_1_n_0 ;
  wire \mem[18][31]_i_1_n_0 ;
  wire \mem[18][7]_i_1_n_0 ;
  wire \mem[19][15]_i_1_n_0 ;
  wire \mem[19][23]_i_1_n_0 ;
  wire \mem[19][7]_i_1_n_0 ;
  wire \mem[1][15]_i_1_n_0 ;
  wire \mem[1][23]_i_1_n_0 ;
  wire \mem[1][23]_i_2_n_0 ;
  wire \mem[1][7]_i_1_n_0 ;
  wire \mem[20][15]_i_1_n_0 ;
  wire \mem[20][23]_i_1_n_0 ;
  wire \mem[20][31]_i_1_n_0 ;
  wire \mem[20][7]_i_1_n_0 ;
  wire \mem[21][15]_i_1_n_0 ;
  wire \mem[21][23]_i_1_n_0 ;
  wire \mem[21][7]_i_1_n_0 ;
  wire \mem[22][15]_i_1_n_0 ;
  wire \mem[22][23]_i_1_n_0 ;
  wire \mem[22][31]_i_1_n_0 ;
  wire \mem[22][7]_i_1_n_0 ;
  wire \mem[23][15]_i_1_n_0 ;
  wire \mem[23][23]_i_1_n_0 ;
  wire \mem[23][7]_i_1_n_0 ;
  wire \mem[24][15]_i_1_n_0 ;
  wire \mem[24][23]_i_1_n_0 ;
  wire \mem[24][31]_i_1_n_0 ;
  wire \mem[24][7]_i_1_n_0 ;
  wire \mem[25][15]_i_1_n_0 ;
  wire \mem[25][23]_i_1_n_0 ;
  wire \mem[25][7]_i_1_n_0 ;
  wire \mem[26][15]_i_1_n_0 ;
  wire \mem[26][23]_i_1_n_0 ;
  wire \mem[26][31]_i_1_n_0 ;
  wire \mem[26][7]_i_1_n_0 ;
  wire \mem[27][15]_i_1_n_0 ;
  wire \mem[27][23]_i_1_n_0 ;
  wire \mem[27][7]_i_1_n_0 ;
  wire \mem[28][15]_i_1_n_0 ;
  wire \mem[28][23]_i_1_n_0 ;
  wire \mem[28][31]_i_1_n_0 ;
  wire \mem[28][7]_i_1_n_0 ;
  wire \mem[29][15]_i_1_n_0 ;
  wire \mem[29][23]_i_1_n_0 ;
  wire \mem[29][7]_i_1_n_0 ;
  wire \mem[2][15]_i_1_n_0 ;
  wire \mem[2][23]_i_1_n_0 ;
  wire \mem[2][31]_i_1_n_0 ;
  wire \mem[2][7]_i_1_n_0 ;
  wire \mem[30][15]_i_1_n_0 ;
  wire \mem[30][23]_i_1_n_0 ;
  wire \mem[30][31]_i_1_n_0 ;
  wire \mem[30][7]_i_1_n_0 ;
  wire \mem[31][15]_i_1_n_0 ;
  wire \mem[31][23]_i_1_n_0 ;
  wire \mem[31][31]_i_1_n_0 ;
  wire \mem[31][31]_i_2_n_0 ;
  wire \mem[31][31]_i_3_n_0 ;
  wire \mem[31][7]_i_1_n_0 ;
  wire \mem[32][15]_i_1_n_0 ;
  wire \mem[32][23]_i_1_n_0 ;
  wire \mem[32][31]_i_1_n_0 ;
  wire \mem[32][7]_i_1_n_0 ;
  wire \mem[33][15]_i_1_n_0 ;
  wire \mem[33][23]_i_1_n_0 ;
  wire \mem[33][7]_i_1_n_0 ;
  wire \mem[34][15]_i_1_n_0 ;
  wire \mem[34][23]_i_1_n_0 ;
  wire \mem[34][31]_i_1_n_0 ;
  wire \mem[34][7]_i_1_n_0 ;
  wire \mem[35][15]_i_1_n_0 ;
  wire \mem[35][23]_i_1_n_0 ;
  wire \mem[35][7]_i_1_n_0 ;
  wire \mem[36][15]_i_1_n_0 ;
  wire \mem[36][23]_i_1_n_0 ;
  wire \mem[36][31]_i_1_n_0 ;
  wire \mem[36][7]_i_1_n_0 ;
  wire \mem[37][15]_i_1_n_0 ;
  wire \mem[37][23]_i_1_n_0 ;
  wire \mem[37][7]_i_1_n_0 ;
  wire \mem[38][15]_i_1_n_0 ;
  wire \mem[38][23]_i_1_n_0 ;
  wire \mem[38][31]_i_1_n_0 ;
  wire \mem[38][7]_i_1_n_0 ;
  wire \mem[39][15]_i_1_n_0 ;
  wire \mem[39][23]_i_1_n_0 ;
  wire \mem[39][7]_i_1_n_0 ;
  wire \mem[3][15]_i_1_n_0 ;
  wire \mem[3][23]_i_1_n_0 ;
  wire \mem[3][23]_i_2_n_0 ;
  wire \mem[3][7]_i_1_n_0 ;
  wire \mem[40][15]_i_1_n_0 ;
  wire \mem[40][23]_i_1_n_0 ;
  wire \mem[40][31]_i_1_n_0 ;
  wire \mem[40][7]_i_1_n_0 ;
  wire \mem[41][15]_i_1_n_0 ;
  wire \mem[41][23]_i_1_n_0 ;
  wire \mem[41][7]_i_1_n_0 ;
  wire \mem[42][15]_i_1_n_0 ;
  wire \mem[42][23]_i_1_n_0 ;
  wire \mem[42][31]_i_1_n_0 ;
  wire \mem[42][7]_i_1_n_0 ;
  wire \mem[43][15]_i_1_n_0 ;
  wire \mem[43][23]_i_1_n_0 ;
  wire \mem[43][7]_i_1_n_0 ;
  wire \mem[44][15]_i_1_n_0 ;
  wire \mem[44][23]_i_1_n_0 ;
  wire \mem[44][31]_i_1_n_0 ;
  wire \mem[44][7]_i_1_n_0 ;
  wire \mem[45][15]_i_1_n_0 ;
  wire \mem[45][23]_i_1_n_0 ;
  wire \mem[45][7]_i_1_n_0 ;
  wire \mem[46][15]_i_1_n_0 ;
  wire \mem[46][23]_i_1_n_0 ;
  wire \mem[46][31]_i_1_n_0 ;
  wire \mem[46][7]_i_1_n_0 ;
  wire \mem[47][15]_i_1_n_0 ;
  wire \mem[47][23]_i_1_n_0 ;
  wire \mem[47][7]_i_1_n_0 ;
  wire \mem[48][15]_i_1_n_0 ;
  wire \mem[48][23]_i_1_n_0 ;
  wire \mem[48][31]_i_1_n_0 ;
  wire \mem[48][7]_i_1_n_0 ;
  wire \mem[49][15]_i_1_n_0 ;
  wire \mem[49][23]_i_1_n_0 ;
  wire \mem[49][7]_i_1_n_0 ;
  wire \mem[4][15]_i_1_n_0 ;
  wire \mem[4][23]_i_1_n_0 ;
  wire \mem[4][31]_i_1_n_0 ;
  wire \mem[4][31]_i_2_n_0 ;
  wire \mem[4][7]_i_1_n_0 ;
  wire \mem[51][15]_i_1_n_0 ;
  wire \mem[51][23]_i_1_n_0 ;
  wire \mem[51][7]_i_1_n_0 ;
  wire \mem[52][15]_i_1_n_0 ;
  wire \mem[52][23]_i_1_n_0 ;
  wire \mem[52][31]_i_1_n_0 ;
  wire \mem[52][7]_i_1_n_0 ;
  wire \mem[53][15]_i_1_n_0 ;
  wire \mem[53][23]_i_1_n_0 ;
  wire \mem[53][7]_i_1_n_0 ;
  wire \mem[54][15]_i_1_n_0 ;
  wire \mem[54][23]_i_1_n_0 ;
  wire \mem[54][31]_i_1_n_0 ;
  wire \mem[54][7]_i_1_n_0 ;
  wire \mem[55][15]_i_1_n_0 ;
  wire \mem[55][23]_i_1_n_0 ;
  wire \mem[55][7]_i_1_n_0 ;
  wire \mem[56][15]_i_1_n_0 ;
  wire \mem[56][23]_i_1_n_0 ;
  wire \mem[56][31]_i_1_n_0 ;
  wire \mem[56][7]_i_1_n_0 ;
  wire \mem[57][15]_i_1_n_0 ;
  wire \mem[57][23]_i_1_n_0 ;
  wire \mem[57][7]_i_1_n_0 ;
  wire \mem[58][15]_i_1_n_0 ;
  wire \mem[58][23]_i_1_n_0 ;
  wire \mem[58][31]_i_1_n_0 ;
  wire \mem[58][7]_i_1_n_0 ;
  wire \mem[59][15]_i_1_n_0 ;
  wire \mem[59][23]_i_1_n_0 ;
  wire \mem[59][7]_i_1_n_0 ;
  wire \mem[5][15]_i_1_n_0 ;
  wire \mem[5][23]_i_1_n_0 ;
  wire \mem[5][7]_i_1_n_0 ;
  wire \mem[60][15]_i_1_n_0 ;
  wire \mem[60][23]_i_1_n_0 ;
  wire \mem[60][31]_i_1_n_0 ;
  wire \mem[60][7]_i_1_n_0 ;
  wire \mem[61][15]_i_1_n_0 ;
  wire \mem[61][23]_i_1_n_0 ;
  wire \mem[61][7]_i_1_n_0 ;
  wire \mem[62][15]_i_1_n_0 ;
  wire \mem[62][23]_i_1_n_0 ;
  wire \mem[62][31]_i_1_n_0 ;
  wire \mem[62][7]_i_1_n_0 ;
  wire \mem[63][15]_i_1_n_0 ;
  wire \mem[63][23]_i_1_n_0 ;
  wire \mem[63][7]_i_1_n_0 ;
  wire \mem[64][15]_i_1_n_0 ;
  wire \mem[64][23]_i_1_n_0 ;
  wire \mem[64][31]_i_1_n_0 ;
  wire \mem[64][7]_i_1_n_0 ;
  wire \mem[65][15]_i_1_n_0 ;
  wire \mem[65][23]_i_1_n_0 ;
  wire \mem[65][7]_i_1_n_0 ;
  wire \mem[66][15]_i_1_n_0 ;
  wire \mem[66][23]_i_1_n_0 ;
  wire \mem[66][31]_i_1_n_0 ;
  wire \mem[66][31]_i_2_n_0 ;
  wire \mem[66][7]_i_1_n_0 ;
  wire \mem[67][15]_i_1_n_0 ;
  wire \mem[67][23]_i_1_n_0 ;
  wire \mem[67][7]_i_1_n_0 ;
  wire \mem[68][15]_i_1_n_0 ;
  wire \mem[68][23]_i_1_n_0 ;
  wire \mem[68][31]_i_1_n_0 ;
  wire \mem[68][7]_i_1_n_0 ;
  wire \mem[69][15]_i_1_n_0 ;
  wire \mem[69][23]_i_1_n_0 ;
  wire \mem[69][7]_i_1_n_0 ;
  wire \mem[6][15]_i_1_n_0 ;
  wire \mem[6][23]_i_1_n_0 ;
  wire \mem[6][31]_i_1_n_0 ;
  wire \mem[6][7]_i_1_n_0 ;
  wire \mem[70][15]_i_1_n_0 ;
  wire \mem[70][23]_i_1_n_0 ;
  wire \mem[70][31]_i_1_n_0 ;
  wire \mem[70][7]_i_1_n_0 ;
  wire \mem[71][15]_i_1_n_0 ;
  wire \mem[71][23]_i_1_n_0 ;
  wire \mem[71][7]_i_1_n_0 ;
  wire \mem[72][15]_i_1_n_0 ;
  wire \mem[72][23]_i_1_n_0 ;
  wire \mem[72][31]_i_1_n_0 ;
  wire \mem[72][7]_i_1_n_0 ;
  wire \mem[73][15]_i_1_n_0 ;
  wire \mem[73][23]_i_1_n_0 ;
  wire \mem[73][7]_i_1_n_0 ;
  wire \mem[74][15]_i_1_n_0 ;
  wire \mem[74][23]_i_1_n_0 ;
  wire \mem[74][31]_i_1_n_0 ;
  wire \mem[74][7]_i_1_n_0 ;
  wire \mem[75][15]_i_1_n_0 ;
  wire \mem[75][23]_i_1_n_0 ;
  wire \mem[75][23]_i_2_n_0 ;
  wire \mem[75][7]_i_1_n_0 ;
  wire \mem[76][15]_i_1_n_0 ;
  wire \mem[76][23]_i_1_n_0 ;
  wire \mem[76][31]_i_1_n_0 ;
  wire \mem[76][7]_i_1_n_0 ;
  wire \mem[77][15]_i_1_n_0 ;
  wire \mem[77][23]_i_1_n_0 ;
  wire \mem[77][23]_i_3_n_0 ;
  wire \mem[77][7]_i_1_n_0 ;
  wire \mem[78][15]_i_1_n_0 ;
  wire \mem[78][23]_i_1_n_0 ;
  wire \mem[78][31]_i_1_n_0 ;
  wire \mem[78][7]_i_1_n_0 ;
  wire \mem[79][15]_i_1_n_0 ;
  wire \mem[79][23]_i_1_n_0 ;
  wire \mem[79][7]_i_1_n_0 ;
  wire \mem[7][15]_i_1_n_0 ;
  wire \mem[7][23]_i_1_n_0 ;
  wire \mem[7][31]_i_1_n_0 ;
  wire \mem[7][7]_i_1_n_0 ;
  wire \mem[80][15]_i_1_n_0 ;
  wire \mem[80][23]_i_1_n_0 ;
  wire \mem[80][31]_i_1_n_0 ;
  wire \mem[80][7]_i_1_n_0 ;
  wire \mem[81][15]_i_1_n_0 ;
  wire \mem[81][23]_i_1_n_0 ;
  wire \mem[81][7]_i_1_n_0 ;
  wire \mem[82][15]_i_1_n_0 ;
  wire \mem[82][23]_i_1_n_0 ;
  wire \mem[82][31]_i_1_n_0 ;
  wire \mem[82][7]_i_1_n_0 ;
  wire \mem[83][15]_i_1_n_0 ;
  wire \mem[83][23]_i_1_n_0 ;
  wire \mem[83][7]_i_1_n_0 ;
  wire \mem[84][15]_i_1_n_0 ;
  wire \mem[84][23]_i_1_n_0 ;
  wire \mem[84][31]_i_1_n_0 ;
  wire \mem[84][7]_i_1_n_0 ;
  wire \mem[85][15]_i_1_n_0 ;
  wire \mem[85][23]_i_1_n_0 ;
  wire \mem[85][23]_i_2_n_0 ;
  wire \mem[85][7]_i_1_n_0 ;
  wire \mem[86][15]_i_1_n_0 ;
  wire \mem[86][23]_i_1_n_0 ;
  wire \mem[86][31]_i_1_n_0 ;
  wire \mem[86][7]_i_1_n_0 ;
  wire \mem[87][15]_i_1_n_0 ;
  wire \mem[87][23]_i_1_n_0 ;
  wire \mem[87][23]_i_2_n_0 ;
  wire \mem[87][23]_i_3_n_0 ;
  wire \mem[87][7]_i_1_n_0 ;
  wire \mem[88][15]_i_1_n_0 ;
  wire \mem[88][23]_i_1_n_0 ;
  wire \mem[88][31]_i_1_n_0 ;
  wire \mem[88][7]_i_1_n_0 ;
  wire \mem[89][15]_i_1_n_0 ;
  wire \mem[89][23]_i_1_n_0 ;
  wire \mem[89][7]_i_1_n_0 ;
  wire \mem[8][15]_i_1_n_0 ;
  wire \mem[8][23]_i_1_n_0 ;
  wire \mem[8][31]_i_1_n_0 ;
  wire \mem[8][31]_i_2_n_0 ;
  wire \mem[8][7]_i_1_n_0 ;
  wire \mem[90][15]_i_1_n_0 ;
  wire \mem[90][23]_i_1_n_0 ;
  wire \mem[90][31]_i_1_n_0 ;
  wire \mem[90][31]_i_3_n_0 ;
  wire \mem[90][7]_i_1_n_0 ;
  wire \mem[91][15]_i_1_n_0 ;
  wire \mem[91][23]_i_1_n_0 ;
  wire \mem[91][7]_i_1_n_0 ;
  wire \mem[92][15]_i_1_n_0 ;
  wire \mem[92][23]_i_1_n_0 ;
  wire \mem[92][31]_i_1_n_0 ;
  wire \mem[92][7]_i_1_n_0 ;
  wire \mem[93][15]_i_1_n_0 ;
  wire \mem[93][23]_i_1_n_0 ;
  wire \mem[93][7]_i_1_n_0 ;
  wire \mem[94][15]_i_1_n_0 ;
  wire \mem[94][23]_i_1_n_0 ;
  wire \mem[94][31]_i_1_n_0 ;
  wire \mem[94][31]_i_4_n_0 ;
  wire \mem[94][7]_i_1_n_0 ;
  wire \mem[95][15]_i_1_n_0 ;
  wire \mem[95][23]_i_1_n_0 ;
  wire \mem[95][23]_i_4_n_0 ;
  wire \mem[95][7]_i_1_n_0 ;
  wire \mem[96][15]_i_1_n_0 ;
  wire \mem[96][23]_i_1_n_0 ;
  wire \mem[96][31]_i_1_n_0 ;
  wire \mem[96][31]_i_2_n_0 ;
  wire \mem[96][7]_i_1_n_0 ;
  wire \mem[97][31]_i_2_n_0 ;
  wire \mem[98][31]_i_2_n_0 ;
  wire \mem[98][31]_i_3_n_0 ;
  wire \mem[98][31]_i_4_n_0 ;
  wire \mem[9][15]_i_1_n_0 ;
  wire \mem[9][23]_i_1_n_0 ;
  wire \mem[9][7]_i_1_n_0 ;
  wire [31:0]\mem_reg[11]_141 ;
  wire [7:7]\mem_reg[11]__0 ;
  wire [23:0]\mem_reg[13]_140 ;
  wire [7:7]\mem_reg[13]__0 ;
  wire [31:0]\mem_reg[20]_138 ;
  wire [7:7]\mem_reg[20]__0 ;
  wire [23:0]\mem_reg[21]_136 ;
  wire [7:7]\mem_reg[21]__0 ;
  wire [31:0]\mem_reg[22]_134 ;
  wire [7:7]\mem_reg[22]__0 ;
  wire [23:0]\mem_reg[23]_132 ;
  wire [7:7]\mem_reg[23]__0 ;
  wire [31:0]\mem_reg[24]_130 ;
  wire [7:7]\mem_reg[24]__0 ;
  wire [23:0]\mem_reg[25]_128 ;
  wire [7:7]\mem_reg[25]__0 ;
  wire [31:0]\mem_reg[26]_126 ;
  wire [7:7]\mem_reg[26]__0 ;
  wire [23:0]\mem_reg[27]_124 ;
  wire [7:7]\mem_reg[27]__0 ;
  wire [31:0]\mem_reg[28]_122 ;
  wire [7:7]\mem_reg[28]__0 ;
  wire [23:0]\mem_reg[29]_120 ;
  wire [7:7]\mem_reg[29]__0 ;
  wire [31:0]\mem_reg[30]_118 ;
  wire [7:7]\mem_reg[30]__0 ;
  wire [31:0]\mem_reg[32]_116 ;
  wire [7:7]\mem_reg[32]__0 ;
  wire [23:0]\mem_reg[33]_114 ;
  wire [7:7]\mem_reg[33]__0 ;
  wire [31:0]\mem_reg[34]_112 ;
  wire [7:7]\mem_reg[34]__0 ;
  wire [23:0]\mem_reg[35]_110 ;
  wire [7:7]\mem_reg[35]__0 ;
  wire [31:0]\mem_reg[36]_108 ;
  wire [7:7]\mem_reg[36]__0 ;
  wire [23:0]\mem_reg[37]_106 ;
  wire [7:7]\mem_reg[37]__0 ;
  wire [31:0]\mem_reg[38]_104 ;
  wire [7:7]\mem_reg[38]__0 ;
  wire [23:0]\mem_reg[39]_102 ;
  wire [7:7]\mem_reg[39]__0 ;
  wire [31:0]\mem_reg[40]_100 ;
  wire [7:7]\mem_reg[40]__0 ;
  wire [23:0]\mem_reg[41]_98 ;
  wire [7:7]\mem_reg[41]__0 ;
  wire [31:0]\mem_reg[42]_96 ;
  wire [7:7]\mem_reg[42]__0 ;
  wire [23:0]\mem_reg[43]_94 ;
  wire [7:7]\mem_reg[43]__0 ;
  wire [31:0]\mem_reg[44]_92 ;
  wire [7:7]\mem_reg[44]__0 ;
  wire [23:0]\mem_reg[45]_90 ;
  wire [7:7]\mem_reg[45]__0 ;
  wire [31:0]\mem_reg[46]_88 ;
  wire [7:7]\mem_reg[46]__0 ;
  wire [23:0]\mem_reg[47]_86 ;
  wire [7:7]\mem_reg[47]__0 ;
  wire [31:0]\mem_reg[48]_84 ;
  wire [7:7]\mem_reg[48]__0 ;
  wire [23:0]\mem_reg[49]_82 ;
  wire [7:7]\mem_reg[49]__0 ;
  wire [31:0]\mem_reg[50]_80 ;
  wire [7:7]\mem_reg[50]__0 ;
  wire [23:0]\mem_reg[51]_78 ;
  wire [7:7]\mem_reg[51]__0 ;
  wire [31:0]\mem_reg[52]_76 ;
  wire [7:7]\mem_reg[52]__0 ;
  wire [23:0]\mem_reg[53]_74 ;
  wire [7:7]\mem_reg[53]__0 ;
  wire [31:0]\mem_reg[54]_72 ;
  wire [7:7]\mem_reg[54]__0 ;
  wire [23:0]\mem_reg[55]_70 ;
  wire [7:7]\mem_reg[55]__0 ;
  wire [31:0]\mem_reg[56]_68 ;
  wire [7:7]\mem_reg[56]__0 ;
  wire [23:0]\mem_reg[57]_66 ;
  wire [7:7]\mem_reg[57]__0 ;
  wire [31:0]\mem_reg[58]_64 ;
  wire [7:7]\mem_reg[58]__0 ;
  wire [23:0]\mem_reg[59]_62 ;
  wire [7:7]\mem_reg[59]__0 ;
  wire [23:0]\mem_reg[5]_145 ;
  wire [7:7]\mem_reg[5]__0 ;
  wire [31:0]\mem_reg[60]_60 ;
  wire [7:7]\mem_reg[60]__0 ;
  wire [23:0]\mem_reg[61]_58 ;
  wire [7:7]\mem_reg[61]__0 ;
  wire [31:0]\mem_reg[62]_56 ;
  wire [7:7]\mem_reg[62]__0 ;
  wire [23:0]\mem_reg[63]_54 ;
  wire [7:7]\mem_reg[63]__0 ;
  wire [31:0]\mem_reg[64]_52 ;
  wire [7:7]\mem_reg[64]__0 ;
  wire [23:0]\mem_reg[65]_50 ;
  wire [7:7]\mem_reg[65]__0 ;
  wire [31:0]\mem_reg[68]_48 ;
  wire [7:7]\mem_reg[68]__0 ;
  wire [31:0]\mem_reg[6]_144 ;
  wire [7:7]\mem_reg[6]__0 ;
  wire [31:0]\mem_reg[70]_46 ;
  wire [7:7]\mem_reg[70]__0 ;
  wire [23:0]\mem_reg[71]_44 ;
  wire [7:7]\mem_reg[71]__0 ;
  wire [31:0]\mem_reg[72]_42 ;
  wire [7:7]\mem_reg[72]__0 ;
  wire [23:0]\mem_reg[73]_40 ;
  wire [7:7]\mem_reg[73]__0 ;
  wire [31:0]\mem_reg[76]_38 ;
  wire [7:7]\mem_reg[76]__0 ;
  wire [23:0]\mem_reg[77]_36 ;
  wire [7:7]\mem_reg[77]__0 ;
  wire [31:0]\mem_reg[78]_34 ;
  wire [7:7]\mem_reg[78]__0 ;
  wire [23:0]\mem_reg[79]_32 ;
  wire [7:7]\mem_reg[79]__0 ;
  wire [31:0]\mem_reg[7]_142 ;
  wire [7:7]\mem_reg[7]__0 ;
  wire [31:0]\mem_reg[80]_30 ;
  wire [7:7]\mem_reg[80]__0 ;
  wire [23:0]\mem_reg[81]_28 ;
  wire [31:0]\mem_reg[82]_26 ;
  wire [7:7]\mem_reg[82]__0 ;
  wire [23:0]\mem_reg[83]_24 ;
  wire [7:7]\mem_reg[83]__0 ;
  wire [31:0]\mem_reg[84]_22 ;
  wire [7:7]\mem_reg[84]__0 ;
  wire [23:0]\mem_reg[85]_20 ;
  wire [31:0]\mem_reg[86]_18 ;
  wire [7:7]\mem_reg[86]__0 ;
  wire [23:0]\mem_reg[87]_16 ;
  wire [31:0]\mem_reg[88]_14 ;
  wire [7:7]\mem_reg[88]__0 ;
  wire [23:0]\mem_reg[89]_12 ;
  wire [7:7]\mem_reg[89]__0 ;
  wire [31:0]\mem_reg[90]_10 ;
  wire [7:7]\mem_reg[90]__0 ;
  wire [23:0]\mem_reg[91]_8 ;
  wire [7:7]\mem_reg[91]__0 ;
  wire [31:0]\mem_reg[92]_6 ;
  wire [7:7]\mem_reg[92]__0 ;
  wire [23:0]\mem_reg[93]_4 ;
  wire [7:7]\mem_reg[93]__0 ;
  wire [31:0]\mem_reg[94]_2 ;
  wire [7:7]\mem_reg[94]__0 ;
  wire [23:0]\mem_reg[95]_0 ;
  wire [7:7]\mem_reg[95]__0 ;
  wire \mem_reg_n_0_[0][0] ;
  wire \mem_reg_n_0_[0][10] ;
  wire \mem_reg_n_0_[0][11] ;
  wire \mem_reg_n_0_[0][12] ;
  wire \mem_reg_n_0_[0][13] ;
  wire \mem_reg_n_0_[0][14] ;
  wire \mem_reg_n_0_[0][15] ;
  wire \mem_reg_n_0_[0][16] ;
  wire \mem_reg_n_0_[0][17] ;
  wire \mem_reg_n_0_[0][18] ;
  wire \mem_reg_n_0_[0][19] ;
  wire \mem_reg_n_0_[0][1] ;
  wire \mem_reg_n_0_[0][20] ;
  wire \mem_reg_n_0_[0][21] ;
  wire \mem_reg_n_0_[0][22] ;
  wire \mem_reg_n_0_[0][23] ;
  wire \mem_reg_n_0_[0][24] ;
  wire \mem_reg_n_0_[0][25] ;
  wire \mem_reg_n_0_[0][26] ;
  wire \mem_reg_n_0_[0][27] ;
  wire \mem_reg_n_0_[0][28] ;
  wire \mem_reg_n_0_[0][29] ;
  wire \mem_reg_n_0_[0][2] ;
  wire \mem_reg_n_0_[0][30] ;
  wire \mem_reg_n_0_[0][31] ;
  wire \mem_reg_n_0_[0][3] ;
  wire \mem_reg_n_0_[0][4] ;
  wire \mem_reg_n_0_[0][5] ;
  wire \mem_reg_n_0_[0][6] ;
  wire \mem_reg_n_0_[0][7] ;
  wire \mem_reg_n_0_[0][8] ;
  wire \mem_reg_n_0_[0][9] ;
  wire \mem_reg_n_0_[10][0] ;
  wire \mem_reg_n_0_[10][10] ;
  wire \mem_reg_n_0_[10][11] ;
  wire \mem_reg_n_0_[10][12] ;
  wire \mem_reg_n_0_[10][13] ;
  wire \mem_reg_n_0_[10][14] ;
  wire \mem_reg_n_0_[10][15] ;
  wire \mem_reg_n_0_[10][16] ;
  wire \mem_reg_n_0_[10][17] ;
  wire \mem_reg_n_0_[10][18] ;
  wire \mem_reg_n_0_[10][19] ;
  wire \mem_reg_n_0_[10][1] ;
  wire \mem_reg_n_0_[10][20] ;
  wire \mem_reg_n_0_[10][21] ;
  wire \mem_reg_n_0_[10][22] ;
  wire \mem_reg_n_0_[10][23] ;
  wire \mem_reg_n_0_[10][24] ;
  wire \mem_reg_n_0_[10][25] ;
  wire \mem_reg_n_0_[10][26] ;
  wire \mem_reg_n_0_[10][27] ;
  wire \mem_reg_n_0_[10][28] ;
  wire \mem_reg_n_0_[10][29] ;
  wire \mem_reg_n_0_[10][2] ;
  wire \mem_reg_n_0_[10][30] ;
  wire \mem_reg_n_0_[10][31] ;
  wire \mem_reg_n_0_[10][3] ;
  wire \mem_reg_n_0_[10][4] ;
  wire \mem_reg_n_0_[10][5] ;
  wire \mem_reg_n_0_[10][6] ;
  wire \mem_reg_n_0_[10][7] ;
  wire \mem_reg_n_0_[10][8] ;
  wire \mem_reg_n_0_[10][9] ;
  wire \mem_reg_n_0_[12][0] ;
  wire \mem_reg_n_0_[12][10] ;
  wire \mem_reg_n_0_[12][11] ;
  wire \mem_reg_n_0_[12][12] ;
  wire \mem_reg_n_0_[12][13] ;
  wire \mem_reg_n_0_[12][14] ;
  wire \mem_reg_n_0_[12][15] ;
  wire \mem_reg_n_0_[12][16] ;
  wire \mem_reg_n_0_[12][17] ;
  wire \mem_reg_n_0_[12][18] ;
  wire \mem_reg_n_0_[12][19] ;
  wire \mem_reg_n_0_[12][1] ;
  wire \mem_reg_n_0_[12][20] ;
  wire \mem_reg_n_0_[12][21] ;
  wire \mem_reg_n_0_[12][22] ;
  wire \mem_reg_n_0_[12][23] ;
  wire \mem_reg_n_0_[12][24] ;
  wire \mem_reg_n_0_[12][25] ;
  wire \mem_reg_n_0_[12][26] ;
  wire \mem_reg_n_0_[12][27] ;
  wire \mem_reg_n_0_[12][28] ;
  wire \mem_reg_n_0_[12][29] ;
  wire \mem_reg_n_0_[12][2] ;
  wire \mem_reg_n_0_[12][30] ;
  wire \mem_reg_n_0_[12][31] ;
  wire \mem_reg_n_0_[12][3] ;
  wire \mem_reg_n_0_[12][4] ;
  wire \mem_reg_n_0_[12][5] ;
  wire \mem_reg_n_0_[12][6] ;
  wire \mem_reg_n_0_[12][7] ;
  wire \mem_reg_n_0_[12][8] ;
  wire \mem_reg_n_0_[12][9] ;
  wire \mem_reg_n_0_[14][0] ;
  wire \mem_reg_n_0_[14][10] ;
  wire \mem_reg_n_0_[14][11] ;
  wire \mem_reg_n_0_[14][12] ;
  wire \mem_reg_n_0_[14][13] ;
  wire \mem_reg_n_0_[14][14] ;
  wire \mem_reg_n_0_[14][15] ;
  wire \mem_reg_n_0_[14][16] ;
  wire \mem_reg_n_0_[14][17] ;
  wire \mem_reg_n_0_[14][18] ;
  wire \mem_reg_n_0_[14][19] ;
  wire \mem_reg_n_0_[14][1] ;
  wire \mem_reg_n_0_[14][20] ;
  wire \mem_reg_n_0_[14][21] ;
  wire \mem_reg_n_0_[14][22] ;
  wire \mem_reg_n_0_[14][23] ;
  wire \mem_reg_n_0_[14][24] ;
  wire \mem_reg_n_0_[14][25] ;
  wire \mem_reg_n_0_[14][26] ;
  wire \mem_reg_n_0_[14][27] ;
  wire \mem_reg_n_0_[14][28] ;
  wire \mem_reg_n_0_[14][29] ;
  wire \mem_reg_n_0_[14][2] ;
  wire \mem_reg_n_0_[14][30] ;
  wire \mem_reg_n_0_[14][31] ;
  wire \mem_reg_n_0_[14][3] ;
  wire \mem_reg_n_0_[14][4] ;
  wire \mem_reg_n_0_[14][5] ;
  wire \mem_reg_n_0_[14][6] ;
  wire \mem_reg_n_0_[14][7] ;
  wire \mem_reg_n_0_[14][8] ;
  wire \mem_reg_n_0_[14][9] ;
  wire \mem_reg_n_0_[15][0] ;
  wire \mem_reg_n_0_[15][10] ;
  wire \mem_reg_n_0_[15][11] ;
  wire \mem_reg_n_0_[15][12] ;
  wire \mem_reg_n_0_[15][13] ;
  wire \mem_reg_n_0_[15][14] ;
  wire \mem_reg_n_0_[15][15] ;
  wire \mem_reg_n_0_[15][16] ;
  wire \mem_reg_n_0_[15][17] ;
  wire \mem_reg_n_0_[15][18] ;
  wire \mem_reg_n_0_[15][19] ;
  wire \mem_reg_n_0_[15][1] ;
  wire \mem_reg_n_0_[15][20] ;
  wire \mem_reg_n_0_[15][21] ;
  wire \mem_reg_n_0_[15][22] ;
  wire \mem_reg_n_0_[15][23] ;
  wire \mem_reg_n_0_[15][2] ;
  wire \mem_reg_n_0_[15][3] ;
  wire \mem_reg_n_0_[15][4] ;
  wire \mem_reg_n_0_[15][5] ;
  wire \mem_reg_n_0_[15][6] ;
  wire \mem_reg_n_0_[15][7] ;
  wire \mem_reg_n_0_[15][8] ;
  wire \mem_reg_n_0_[15][9] ;
  wire \mem_reg_n_0_[16][0] ;
  wire \mem_reg_n_0_[16][10] ;
  wire \mem_reg_n_0_[16][11] ;
  wire \mem_reg_n_0_[16][12] ;
  wire \mem_reg_n_0_[16][13] ;
  wire \mem_reg_n_0_[16][14] ;
  wire \mem_reg_n_0_[16][15] ;
  wire \mem_reg_n_0_[16][16] ;
  wire \mem_reg_n_0_[16][17] ;
  wire \mem_reg_n_0_[16][18] ;
  wire \mem_reg_n_0_[16][19] ;
  wire \mem_reg_n_0_[16][1] ;
  wire \mem_reg_n_0_[16][20] ;
  wire \mem_reg_n_0_[16][21] ;
  wire \mem_reg_n_0_[16][22] ;
  wire \mem_reg_n_0_[16][23] ;
  wire \mem_reg_n_0_[16][24] ;
  wire \mem_reg_n_0_[16][25] ;
  wire \mem_reg_n_0_[16][26] ;
  wire \mem_reg_n_0_[16][27] ;
  wire \mem_reg_n_0_[16][28] ;
  wire \mem_reg_n_0_[16][29] ;
  wire \mem_reg_n_0_[16][2] ;
  wire \mem_reg_n_0_[16][30] ;
  wire \mem_reg_n_0_[16][31] ;
  wire \mem_reg_n_0_[16][3] ;
  wire \mem_reg_n_0_[16][4] ;
  wire \mem_reg_n_0_[16][5] ;
  wire \mem_reg_n_0_[16][6] ;
  wire \mem_reg_n_0_[16][7] ;
  wire \mem_reg_n_0_[16][8] ;
  wire \mem_reg_n_0_[16][9] ;
  wire \mem_reg_n_0_[17][11] ;
  wire \mem_reg_n_0_[17][12] ;
  wire \mem_reg_n_0_[17][13] ;
  wire \mem_reg_n_0_[17][14] ;
  wire \mem_reg_n_0_[17][15] ;
  wire \mem_reg_n_0_[17][16] ;
  wire \mem_reg_n_0_[17][17] ;
  wire \mem_reg_n_0_[17][18] ;
  wire \mem_reg_n_0_[17][19] ;
  wire \mem_reg_n_0_[17][20] ;
  wire \mem_reg_n_0_[17][21] ;
  wire \mem_reg_n_0_[17][22] ;
  wire \mem_reg_n_0_[17][23] ;
  wire \mem_reg_n_0_[18][0] ;
  wire \mem_reg_n_0_[18][10] ;
  wire \mem_reg_n_0_[18][11] ;
  wire \mem_reg_n_0_[18][12] ;
  wire \mem_reg_n_0_[18][13] ;
  wire \mem_reg_n_0_[18][14] ;
  wire \mem_reg_n_0_[18][15] ;
  wire \mem_reg_n_0_[18][16] ;
  wire \mem_reg_n_0_[18][17] ;
  wire \mem_reg_n_0_[18][18] ;
  wire \mem_reg_n_0_[18][19] ;
  wire \mem_reg_n_0_[18][1] ;
  wire \mem_reg_n_0_[18][20] ;
  wire \mem_reg_n_0_[18][21] ;
  wire \mem_reg_n_0_[18][22] ;
  wire \mem_reg_n_0_[18][23] ;
  wire \mem_reg_n_0_[18][24] ;
  wire \mem_reg_n_0_[18][25] ;
  wire \mem_reg_n_0_[18][26] ;
  wire \mem_reg_n_0_[18][27] ;
  wire \mem_reg_n_0_[18][28] ;
  wire \mem_reg_n_0_[18][29] ;
  wire \mem_reg_n_0_[18][2] ;
  wire \mem_reg_n_0_[18][30] ;
  wire \mem_reg_n_0_[18][31] ;
  wire \mem_reg_n_0_[18][3] ;
  wire \mem_reg_n_0_[18][4] ;
  wire \mem_reg_n_0_[18][5] ;
  wire \mem_reg_n_0_[18][6] ;
  wire \mem_reg_n_0_[18][7] ;
  wire \mem_reg_n_0_[18][8] ;
  wire \mem_reg_n_0_[18][9] ;
  wire \mem_reg_n_0_[19][0] ;
  wire \mem_reg_n_0_[19][10] ;
  wire \mem_reg_n_0_[19][11] ;
  wire \mem_reg_n_0_[19][12] ;
  wire \mem_reg_n_0_[19][13] ;
  wire \mem_reg_n_0_[19][14] ;
  wire \mem_reg_n_0_[19][15] ;
  wire \mem_reg_n_0_[19][16] ;
  wire \mem_reg_n_0_[19][17] ;
  wire \mem_reg_n_0_[19][18] ;
  wire \mem_reg_n_0_[19][19] ;
  wire \mem_reg_n_0_[19][1] ;
  wire \mem_reg_n_0_[19][20] ;
  wire \mem_reg_n_0_[19][21] ;
  wire \mem_reg_n_0_[19][22] ;
  wire \mem_reg_n_0_[19][23] ;
  wire \mem_reg_n_0_[19][2] ;
  wire \mem_reg_n_0_[19][3] ;
  wire \mem_reg_n_0_[19][4] ;
  wire \mem_reg_n_0_[19][5] ;
  wire \mem_reg_n_0_[19][6] ;
  wire \mem_reg_n_0_[19][7] ;
  wire \mem_reg_n_0_[19][8] ;
  wire \mem_reg_n_0_[19][9] ;
  wire \mem_reg_n_0_[1][0] ;
  wire \mem_reg_n_0_[1][10] ;
  wire \mem_reg_n_0_[1][11] ;
  wire \mem_reg_n_0_[1][12] ;
  wire \mem_reg_n_0_[1][13] ;
  wire \mem_reg_n_0_[1][14] ;
  wire \mem_reg_n_0_[1][15] ;
  wire \mem_reg_n_0_[1][16] ;
  wire \mem_reg_n_0_[1][17] ;
  wire \mem_reg_n_0_[1][18] ;
  wire \mem_reg_n_0_[1][19] ;
  wire \mem_reg_n_0_[1][1] ;
  wire \mem_reg_n_0_[1][20] ;
  wire \mem_reg_n_0_[1][21] ;
  wire \mem_reg_n_0_[1][22] ;
  wire \mem_reg_n_0_[1][23] ;
  wire \mem_reg_n_0_[1][2] ;
  wire \mem_reg_n_0_[1][3] ;
  wire \mem_reg_n_0_[1][4] ;
  wire \mem_reg_n_0_[1][5] ;
  wire \mem_reg_n_0_[1][6] ;
  wire \mem_reg_n_0_[1][7] ;
  wire \mem_reg_n_0_[1][8] ;
  wire \mem_reg_n_0_[1][9] ;
  wire \mem_reg_n_0_[2][0] ;
  wire \mem_reg_n_0_[2][10] ;
  wire \mem_reg_n_0_[2][11] ;
  wire \mem_reg_n_0_[2][12] ;
  wire \mem_reg_n_0_[2][13] ;
  wire \mem_reg_n_0_[2][14] ;
  wire \mem_reg_n_0_[2][15] ;
  wire \mem_reg_n_0_[2][16] ;
  wire \mem_reg_n_0_[2][17] ;
  wire \mem_reg_n_0_[2][18] ;
  wire \mem_reg_n_0_[2][19] ;
  wire \mem_reg_n_0_[2][1] ;
  wire \mem_reg_n_0_[2][20] ;
  wire \mem_reg_n_0_[2][21] ;
  wire \mem_reg_n_0_[2][22] ;
  wire \mem_reg_n_0_[2][23] ;
  wire \mem_reg_n_0_[2][24] ;
  wire \mem_reg_n_0_[2][25] ;
  wire \mem_reg_n_0_[2][26] ;
  wire \mem_reg_n_0_[2][27] ;
  wire \mem_reg_n_0_[2][28] ;
  wire \mem_reg_n_0_[2][29] ;
  wire \mem_reg_n_0_[2][2] ;
  wire \mem_reg_n_0_[2][30] ;
  wire \mem_reg_n_0_[2][31] ;
  wire \mem_reg_n_0_[2][3] ;
  wire \mem_reg_n_0_[2][4] ;
  wire \mem_reg_n_0_[2][5] ;
  wire \mem_reg_n_0_[2][6] ;
  wire \mem_reg_n_0_[2][7] ;
  wire \mem_reg_n_0_[2][8] ;
  wire \mem_reg_n_0_[2][9] ;
  wire \mem_reg_n_0_[31][0] ;
  wire \mem_reg_n_0_[31][10] ;
  wire \mem_reg_n_0_[31][11] ;
  wire \mem_reg_n_0_[31][12] ;
  wire \mem_reg_n_0_[31][13] ;
  wire \mem_reg_n_0_[31][14] ;
  wire \mem_reg_n_0_[31][15] ;
  wire \mem_reg_n_0_[31][16] ;
  wire \mem_reg_n_0_[31][17] ;
  wire \mem_reg_n_0_[31][18] ;
  wire \mem_reg_n_0_[31][19] ;
  wire \mem_reg_n_0_[31][1] ;
  wire \mem_reg_n_0_[31][20] ;
  wire \mem_reg_n_0_[31][21] ;
  wire \mem_reg_n_0_[31][22] ;
  wire \mem_reg_n_0_[31][23] ;
  wire \mem_reg_n_0_[31][24] ;
  wire \mem_reg_n_0_[31][25] ;
  wire \mem_reg_n_0_[31][26] ;
  wire \mem_reg_n_0_[31][27] ;
  wire \mem_reg_n_0_[31][28] ;
  wire \mem_reg_n_0_[31][29] ;
  wire \mem_reg_n_0_[31][2] ;
  wire \mem_reg_n_0_[31][30] ;
  wire \mem_reg_n_0_[31][31] ;
  wire \mem_reg_n_0_[31][3] ;
  wire \mem_reg_n_0_[31][4] ;
  wire \mem_reg_n_0_[31][5] ;
  wire \mem_reg_n_0_[31][6] ;
  wire \mem_reg_n_0_[31][7] ;
  wire \mem_reg_n_0_[31][8] ;
  wire \mem_reg_n_0_[31][9] ;
  wire \mem_reg_n_0_[3][0] ;
  wire \mem_reg_n_0_[3][10] ;
  wire \mem_reg_n_0_[3][11] ;
  wire \mem_reg_n_0_[3][12] ;
  wire \mem_reg_n_0_[3][13] ;
  wire \mem_reg_n_0_[3][14] ;
  wire \mem_reg_n_0_[3][15] ;
  wire \mem_reg_n_0_[3][16] ;
  wire \mem_reg_n_0_[3][17] ;
  wire \mem_reg_n_0_[3][18] ;
  wire \mem_reg_n_0_[3][19] ;
  wire \mem_reg_n_0_[3][1] ;
  wire \mem_reg_n_0_[3][20] ;
  wire \mem_reg_n_0_[3][21] ;
  wire \mem_reg_n_0_[3][22] ;
  wire \mem_reg_n_0_[3][23] ;
  wire \mem_reg_n_0_[3][2] ;
  wire \mem_reg_n_0_[3][3] ;
  wire \mem_reg_n_0_[3][4] ;
  wire \mem_reg_n_0_[3][5] ;
  wire \mem_reg_n_0_[3][6] ;
  wire \mem_reg_n_0_[3][7] ;
  wire \mem_reg_n_0_[3][8] ;
  wire \mem_reg_n_0_[3][9] ;
  wire \mem_reg_n_0_[4][0] ;
  wire \mem_reg_n_0_[4][10] ;
  wire \mem_reg_n_0_[4][11] ;
  wire \mem_reg_n_0_[4][12] ;
  wire \mem_reg_n_0_[4][13] ;
  wire \mem_reg_n_0_[4][14] ;
  wire \mem_reg_n_0_[4][15] ;
  wire \mem_reg_n_0_[4][16] ;
  wire \mem_reg_n_0_[4][17] ;
  wire \mem_reg_n_0_[4][18] ;
  wire \mem_reg_n_0_[4][19] ;
  wire \mem_reg_n_0_[4][1] ;
  wire \mem_reg_n_0_[4][20] ;
  wire \mem_reg_n_0_[4][21] ;
  wire \mem_reg_n_0_[4][22] ;
  wire \mem_reg_n_0_[4][23] ;
  wire \mem_reg_n_0_[4][24] ;
  wire \mem_reg_n_0_[4][25] ;
  wire \mem_reg_n_0_[4][26] ;
  wire \mem_reg_n_0_[4][27] ;
  wire \mem_reg_n_0_[4][28] ;
  wire \mem_reg_n_0_[4][29] ;
  wire \mem_reg_n_0_[4][2] ;
  wire \mem_reg_n_0_[4][30] ;
  wire \mem_reg_n_0_[4][31] ;
  wire \mem_reg_n_0_[4][3] ;
  wire \mem_reg_n_0_[4][4] ;
  wire \mem_reg_n_0_[4][5] ;
  wire \mem_reg_n_0_[4][6] ;
  wire \mem_reg_n_0_[4][7] ;
  wire \mem_reg_n_0_[4][8] ;
  wire \mem_reg_n_0_[4][9] ;
  wire \mem_reg_n_0_[66][0] ;
  wire \mem_reg_n_0_[66][10] ;
  wire \mem_reg_n_0_[66][11] ;
  wire \mem_reg_n_0_[66][12] ;
  wire \mem_reg_n_0_[66][13] ;
  wire \mem_reg_n_0_[66][14] ;
  wire \mem_reg_n_0_[66][15] ;
  wire \mem_reg_n_0_[66][16] ;
  wire \mem_reg_n_0_[66][17] ;
  wire \mem_reg_n_0_[66][18] ;
  wire \mem_reg_n_0_[66][19] ;
  wire \mem_reg_n_0_[66][1] ;
  wire \mem_reg_n_0_[66][20] ;
  wire \mem_reg_n_0_[66][21] ;
  wire \mem_reg_n_0_[66][22] ;
  wire \mem_reg_n_0_[66][23] ;
  wire \mem_reg_n_0_[66][24] ;
  wire \mem_reg_n_0_[66][25] ;
  wire \mem_reg_n_0_[66][26] ;
  wire \mem_reg_n_0_[66][27] ;
  wire \mem_reg_n_0_[66][28] ;
  wire \mem_reg_n_0_[66][29] ;
  wire \mem_reg_n_0_[66][2] ;
  wire \mem_reg_n_0_[66][30] ;
  wire \mem_reg_n_0_[66][31] ;
  wire \mem_reg_n_0_[66][3] ;
  wire \mem_reg_n_0_[66][4] ;
  wire \mem_reg_n_0_[66][5] ;
  wire \mem_reg_n_0_[66][6] ;
  wire \mem_reg_n_0_[66][7] ;
  wire \mem_reg_n_0_[66][8] ;
  wire \mem_reg_n_0_[66][9] ;
  wire \mem_reg_n_0_[67][0] ;
  wire \mem_reg_n_0_[67][10] ;
  wire \mem_reg_n_0_[67][11] ;
  wire \mem_reg_n_0_[67][12] ;
  wire \mem_reg_n_0_[67][13] ;
  wire \mem_reg_n_0_[67][14] ;
  wire \mem_reg_n_0_[67][15] ;
  wire \mem_reg_n_0_[67][16] ;
  wire \mem_reg_n_0_[67][17] ;
  wire \mem_reg_n_0_[67][18] ;
  wire \mem_reg_n_0_[67][19] ;
  wire \mem_reg_n_0_[67][1] ;
  wire \mem_reg_n_0_[67][20] ;
  wire \mem_reg_n_0_[67][21] ;
  wire \mem_reg_n_0_[67][22] ;
  wire \mem_reg_n_0_[67][23] ;
  wire \mem_reg_n_0_[67][2] ;
  wire \mem_reg_n_0_[67][3] ;
  wire \mem_reg_n_0_[67][4] ;
  wire \mem_reg_n_0_[67][5] ;
  wire \mem_reg_n_0_[67][6] ;
  wire \mem_reg_n_0_[67][7] ;
  wire \mem_reg_n_0_[67][8] ;
  wire \mem_reg_n_0_[67][9] ;
  wire \mem_reg_n_0_[69][0] ;
  wire \mem_reg_n_0_[69][10] ;
  wire \mem_reg_n_0_[69][11] ;
  wire \mem_reg_n_0_[69][12] ;
  wire \mem_reg_n_0_[69][13] ;
  wire \mem_reg_n_0_[69][14] ;
  wire \mem_reg_n_0_[69][15] ;
  wire \mem_reg_n_0_[69][16] ;
  wire \mem_reg_n_0_[69][17] ;
  wire \mem_reg_n_0_[69][18] ;
  wire \mem_reg_n_0_[69][19] ;
  wire \mem_reg_n_0_[69][1] ;
  wire \mem_reg_n_0_[69][20] ;
  wire \mem_reg_n_0_[69][21] ;
  wire \mem_reg_n_0_[69][22] ;
  wire \mem_reg_n_0_[69][23] ;
  wire \mem_reg_n_0_[69][2] ;
  wire \mem_reg_n_0_[69][3] ;
  wire \mem_reg_n_0_[69][4] ;
  wire \mem_reg_n_0_[69][5] ;
  wire \mem_reg_n_0_[69][6] ;
  wire \mem_reg_n_0_[69][7] ;
  wire \mem_reg_n_0_[69][8] ;
  wire \mem_reg_n_0_[69][9] ;
  wire \mem_reg_n_0_[74][0] ;
  wire \mem_reg_n_0_[74][10] ;
  wire \mem_reg_n_0_[74][11] ;
  wire \mem_reg_n_0_[74][12] ;
  wire \mem_reg_n_0_[74][13] ;
  wire \mem_reg_n_0_[74][14] ;
  wire \mem_reg_n_0_[74][15] ;
  wire \mem_reg_n_0_[74][16] ;
  wire \mem_reg_n_0_[74][17] ;
  wire \mem_reg_n_0_[74][18] ;
  wire \mem_reg_n_0_[74][19] ;
  wire \mem_reg_n_0_[74][1] ;
  wire \mem_reg_n_0_[74][20] ;
  wire \mem_reg_n_0_[74][21] ;
  wire \mem_reg_n_0_[74][22] ;
  wire \mem_reg_n_0_[74][23] ;
  wire \mem_reg_n_0_[74][24] ;
  wire \mem_reg_n_0_[74][25] ;
  wire \mem_reg_n_0_[74][26] ;
  wire \mem_reg_n_0_[74][27] ;
  wire \mem_reg_n_0_[74][28] ;
  wire \mem_reg_n_0_[74][29] ;
  wire \mem_reg_n_0_[74][2] ;
  wire \mem_reg_n_0_[74][30] ;
  wire \mem_reg_n_0_[74][31] ;
  wire \mem_reg_n_0_[74][3] ;
  wire \mem_reg_n_0_[74][4] ;
  wire \mem_reg_n_0_[74][5] ;
  wire \mem_reg_n_0_[74][6] ;
  wire \mem_reg_n_0_[74][7] ;
  wire \mem_reg_n_0_[74][8] ;
  wire \mem_reg_n_0_[74][9] ;
  wire \mem_reg_n_0_[75][0] ;
  wire \mem_reg_n_0_[75][10] ;
  wire \mem_reg_n_0_[75][11] ;
  wire \mem_reg_n_0_[75][12] ;
  wire \mem_reg_n_0_[75][13] ;
  wire \mem_reg_n_0_[75][14] ;
  wire \mem_reg_n_0_[75][15] ;
  wire \mem_reg_n_0_[75][16] ;
  wire \mem_reg_n_0_[75][17] ;
  wire \mem_reg_n_0_[75][18] ;
  wire \mem_reg_n_0_[75][19] ;
  wire \mem_reg_n_0_[75][1] ;
  wire \mem_reg_n_0_[75][20] ;
  wire \mem_reg_n_0_[75][21] ;
  wire \mem_reg_n_0_[75][22] ;
  wire \mem_reg_n_0_[75][23] ;
  wire \mem_reg_n_0_[75][2] ;
  wire \mem_reg_n_0_[75][3] ;
  wire \mem_reg_n_0_[75][4] ;
  wire \mem_reg_n_0_[75][5] ;
  wire \mem_reg_n_0_[75][6] ;
  wire \mem_reg_n_0_[75][7] ;
  wire \mem_reg_n_0_[75][8] ;
  wire \mem_reg_n_0_[75][9] ;
  wire \mem_reg_n_0_[8][0] ;
  wire \mem_reg_n_0_[8][10] ;
  wire \mem_reg_n_0_[8][11] ;
  wire \mem_reg_n_0_[8][12] ;
  wire \mem_reg_n_0_[8][13] ;
  wire \mem_reg_n_0_[8][14] ;
  wire \mem_reg_n_0_[8][15] ;
  wire \mem_reg_n_0_[8][16] ;
  wire \mem_reg_n_0_[8][17] ;
  wire \mem_reg_n_0_[8][18] ;
  wire \mem_reg_n_0_[8][19] ;
  wire \mem_reg_n_0_[8][1] ;
  wire \mem_reg_n_0_[8][20] ;
  wire \mem_reg_n_0_[8][21] ;
  wire \mem_reg_n_0_[8][22] ;
  wire \mem_reg_n_0_[8][23] ;
  wire \mem_reg_n_0_[8][24] ;
  wire \mem_reg_n_0_[8][25] ;
  wire \mem_reg_n_0_[8][26] ;
  wire \mem_reg_n_0_[8][27] ;
  wire \mem_reg_n_0_[8][28] ;
  wire \mem_reg_n_0_[8][29] ;
  wire \mem_reg_n_0_[8][2] ;
  wire \mem_reg_n_0_[8][30] ;
  wire \mem_reg_n_0_[8][31] ;
  wire \mem_reg_n_0_[8][3] ;
  wire \mem_reg_n_0_[8][4] ;
  wire \mem_reg_n_0_[8][5] ;
  wire \mem_reg_n_0_[8][6] ;
  wire \mem_reg_n_0_[8][7] ;
  wire \mem_reg_n_0_[8][8] ;
  wire \mem_reg_n_0_[8][9] ;
  wire \mem_reg_n_0_[96][0] ;
  wire \mem_reg_n_0_[96][10] ;
  wire \mem_reg_n_0_[96][11] ;
  wire \mem_reg_n_0_[96][12] ;
  wire \mem_reg_n_0_[96][13] ;
  wire \mem_reg_n_0_[96][14] ;
  wire \mem_reg_n_0_[96][15] ;
  wire \mem_reg_n_0_[96][1] ;
  wire \mem_reg_n_0_[96][2] ;
  wire \mem_reg_n_0_[96][3] ;
  wire \mem_reg_n_0_[96][4] ;
  wire \mem_reg_n_0_[96][5] ;
  wire \mem_reg_n_0_[96][6] ;
  wire \mem_reg_n_0_[96][7] ;
  wire \mem_reg_n_0_[96][8] ;
  wire \mem_reg_n_0_[96][9] ;
  wire \mem_reg_n_0_[97][0] ;
  wire \mem_reg_n_0_[97][10] ;
  wire \mem_reg_n_0_[97][11] ;
  wire \mem_reg_n_0_[97][12] ;
  wire \mem_reg_n_0_[97][13] ;
  wire \mem_reg_n_0_[97][14] ;
  wire \mem_reg_n_0_[97][15] ;
  wire \mem_reg_n_0_[97][1] ;
  wire \mem_reg_n_0_[97][2] ;
  wire \mem_reg_n_0_[97][3] ;
  wire \mem_reg_n_0_[97][4] ;
  wire \mem_reg_n_0_[97][5] ;
  wire \mem_reg_n_0_[97][6] ;
  wire \mem_reg_n_0_[97][7] ;
  wire \mem_reg_n_0_[97][8] ;
  wire \mem_reg_n_0_[97][9] ;
  wire \mem_reg_n_0_[98][0] ;
  wire \mem_reg_n_0_[98][10] ;
  wire \mem_reg_n_0_[98][11] ;
  wire \mem_reg_n_0_[98][12] ;
  wire \mem_reg_n_0_[98][13] ;
  wire \mem_reg_n_0_[98][14] ;
  wire \mem_reg_n_0_[98][15] ;
  wire \mem_reg_n_0_[98][16] ;
  wire \mem_reg_n_0_[98][17] ;
  wire \mem_reg_n_0_[98][18] ;
  wire \mem_reg_n_0_[98][19] ;
  wire \mem_reg_n_0_[98][1] ;
  wire \mem_reg_n_0_[98][20] ;
  wire \mem_reg_n_0_[98][21] ;
  wire \mem_reg_n_0_[98][22] ;
  wire \mem_reg_n_0_[98][23] ;
  wire \mem_reg_n_0_[98][24] ;
  wire \mem_reg_n_0_[98][25] ;
  wire \mem_reg_n_0_[98][26] ;
  wire \mem_reg_n_0_[98][27] ;
  wire \mem_reg_n_0_[98][28] ;
  wire \mem_reg_n_0_[98][29] ;
  wire \mem_reg_n_0_[98][2] ;
  wire \mem_reg_n_0_[98][30] ;
  wire \mem_reg_n_0_[98][31] ;
  wire \mem_reg_n_0_[98][3] ;
  wire \mem_reg_n_0_[98][4] ;
  wire \mem_reg_n_0_[98][5] ;
  wire \mem_reg_n_0_[98][6] ;
  wire \mem_reg_n_0_[98][7] ;
  wire \mem_reg_n_0_[98][8] ;
  wire \mem_reg_n_0_[98][9] ;
  wire \mem_reg_n_0_[9][0] ;
  wire \mem_reg_n_0_[9][10] ;
  wire \mem_reg_n_0_[9][11] ;
  wire \mem_reg_n_0_[9][12] ;
  wire \mem_reg_n_0_[9][13] ;
  wire \mem_reg_n_0_[9][14] ;
  wire \mem_reg_n_0_[9][15] ;
  wire \mem_reg_n_0_[9][16] ;
  wire \mem_reg_n_0_[9][17] ;
  wire \mem_reg_n_0_[9][18] ;
  wire \mem_reg_n_0_[9][19] ;
  wire \mem_reg_n_0_[9][1] ;
  wire \mem_reg_n_0_[9][20] ;
  wire \mem_reg_n_0_[9][21] ;
  wire \mem_reg_n_0_[9][22] ;
  wire \mem_reg_n_0_[9][23] ;
  wire \mem_reg_n_0_[9][2] ;
  wire \mem_reg_n_0_[9][3] ;
  wire \mem_reg_n_0_[9][4] ;
  wire \mem_reg_n_0_[9][5] ;
  wire \mem_reg_n_0_[9][6] ;
  wire \mem_reg_n_0_[9][7] ;
  wire \mem_reg_n_0_[9][8] ;
  wire \mem_reg_n_0_[9][9] ;
  wire [15:0]p_0_in;
  wire p_0_in0;
  wire p_0_in19_in;
  wire [7:1]p_0_in__0__1;
  wire [3:0]p_0_in__1__0;
  wire [7:0]p_0_in__2__0;
  wire [7:0]p_0_in__3;
  wire [5:5]p_0_in__3__0;
  wire [5:0]p_0_out;
  wire p_13_in;
  wire p_19_in;
  wire [15:0]p_1_in;
  wire [2:2]p_1_out;
  wire p_20_in;
  wire p_20_out;
  wire p_21_in;
  wire p_22_out;
  wire p_24_out;
  wire p_26_out;
  wire [0:0]p_2_out;
  wire [15:0]p_3_in;
  wire [23:0]p_3_out;
  wire [11:4]p_3_out__0;
  wire p_4_in;
  wire p_5_in;
  wire [31:7]p_5_out;
  wire [31:7]p_5_out__0;
  wire [31:7]p_5_out__1;
  wire p_6_in;
  wire preDataGate_f;
  wire preTxTime_reg_r1_0_1_0_5_i_10_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_11_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_12_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_13_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_14_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_15_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_16_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_17_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_18_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_19_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_1_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_20_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_3_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_3_n_1;
  wire preTxTime_reg_r1_0_1_0_5_i_3_n_2;
  wire preTxTime_reg_r1_0_1_0_5_i_3_n_3;
  wire preTxTime_reg_r1_0_1_0_5_i_4_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_5_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_6_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_7_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_8_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_9_n_0;
  wire preTxTime_reg_r1_0_1_0_5_i_9_n_1;
  wire preTxTime_reg_r1_0_1_0_5_i_9_n_2;
  wire preTxTime_reg_r1_0_1_0_5_i_9_n_3;
  wire [10:0]ramAddr;
  wire ramClk;
  wire ramEn;
  wire [31:0]ramInData;
  wire [31:0]ramOutData;
  wire \ramOutDataR[0]_i_10_n_0 ;
  wire \ramOutDataR[0]_i_11_n_0 ;
  wire \ramOutDataR[0]_i_12_n_0 ;
  wire \ramOutDataR[0]_i_13_n_0 ;
  wire \ramOutDataR[0]_i_14_n_0 ;
  wire \ramOutDataR[0]_i_15_n_0 ;
  wire \ramOutDataR[0]_i_16_n_0 ;
  wire \ramOutDataR[0]_i_17_n_0 ;
  wire \ramOutDataR[0]_i_1_n_0 ;
  wire \ramOutDataR[0]_i_2_n_0 ;
  wire \ramOutDataR[0]_i_3_n_0 ;
  wire \ramOutDataR[0]_i_6_n_0 ;
  wire \ramOutDataR[0]_i_8_n_0 ;
  wire \ramOutDataR[0]_i_9_n_0 ;
  wire \ramOutDataR[10]_i_10_n_0 ;
  wire \ramOutDataR[10]_i_11_n_0 ;
  wire \ramOutDataR[10]_i_12_n_0 ;
  wire \ramOutDataR[10]_i_13_n_0 ;
  wire \ramOutDataR[10]_i_14_n_0 ;
  wire \ramOutDataR[10]_i_15_n_0 ;
  wire \ramOutDataR[10]_i_16_n_0 ;
  wire \ramOutDataR[10]_i_1_n_0 ;
  wire \ramOutDataR[10]_i_2_n_0 ;
  wire \ramOutDataR[10]_i_3_n_0 ;
  wire \ramOutDataR[10]_i_7_n_0 ;
  wire \ramOutDataR[10]_i_8_n_0 ;
  wire \ramOutDataR[10]_i_9_n_0 ;
  wire \ramOutDataR[11]_i_10_n_0 ;
  wire \ramOutDataR[11]_i_11_n_0 ;
  wire \ramOutDataR[11]_i_12_n_0 ;
  wire \ramOutDataR[11]_i_13_n_0 ;
  wire \ramOutDataR[11]_i_14_n_0 ;
  wire \ramOutDataR[11]_i_15_n_0 ;
  wire \ramOutDataR[11]_i_16_n_0 ;
  wire \ramOutDataR[11]_i_1_n_0 ;
  wire \ramOutDataR[11]_i_2_n_0 ;
  wire \ramOutDataR[11]_i_3_n_0 ;
  wire \ramOutDataR[11]_i_7_n_0 ;
  wire \ramOutDataR[11]_i_8_n_0 ;
  wire \ramOutDataR[11]_i_9_n_0 ;
  wire \ramOutDataR[12]_i_10_n_0 ;
  wire \ramOutDataR[12]_i_11_n_0 ;
  wire \ramOutDataR[12]_i_12_n_0 ;
  wire \ramOutDataR[12]_i_13_n_0 ;
  wire \ramOutDataR[12]_i_14_n_0 ;
  wire \ramOutDataR[12]_i_15_n_0 ;
  wire \ramOutDataR[12]_i_16_n_0 ;
  wire \ramOutDataR[12]_i_1_n_0 ;
  wire \ramOutDataR[12]_i_2_n_0 ;
  wire \ramOutDataR[12]_i_3_n_0 ;
  wire \ramOutDataR[12]_i_7_n_0 ;
  wire \ramOutDataR[12]_i_8_n_0 ;
  wire \ramOutDataR[12]_i_9_n_0 ;
  wire \ramOutDataR[13]_i_10_n_0 ;
  wire \ramOutDataR[13]_i_11_n_0 ;
  wire \ramOutDataR[13]_i_12_n_0 ;
  wire \ramOutDataR[13]_i_13_n_0 ;
  wire \ramOutDataR[13]_i_14_n_0 ;
  wire \ramOutDataR[13]_i_15_n_0 ;
  wire \ramOutDataR[13]_i_16_n_0 ;
  wire \ramOutDataR[13]_i_1_n_0 ;
  wire \ramOutDataR[13]_i_2_n_0 ;
  wire \ramOutDataR[13]_i_3_n_0 ;
  wire \ramOutDataR[13]_i_7_n_0 ;
  wire \ramOutDataR[13]_i_8_n_0 ;
  wire \ramOutDataR[13]_i_9_n_0 ;
  wire \ramOutDataR[14]_i_10_n_0 ;
  wire \ramOutDataR[14]_i_11_n_0 ;
  wire \ramOutDataR[14]_i_12_n_0 ;
  wire \ramOutDataR[14]_i_13_n_0 ;
  wire \ramOutDataR[14]_i_14_n_0 ;
  wire \ramOutDataR[14]_i_15_n_0 ;
  wire \ramOutDataR[14]_i_16_n_0 ;
  wire \ramOutDataR[14]_i_1_n_0 ;
  wire \ramOutDataR[14]_i_2_n_0 ;
  wire \ramOutDataR[14]_i_3_n_0 ;
  wire \ramOutDataR[14]_i_7_n_0 ;
  wire \ramOutDataR[14]_i_8_n_0 ;
  wire \ramOutDataR[14]_i_9_n_0 ;
  wire \ramOutDataR[15]_i_10_n_0 ;
  wire \ramOutDataR[15]_i_11_n_0 ;
  wire \ramOutDataR[15]_i_12_n_0 ;
  wire \ramOutDataR[15]_i_13_n_0 ;
  wire \ramOutDataR[15]_i_14_n_0 ;
  wire \ramOutDataR[15]_i_15_n_0 ;
  wire \ramOutDataR[15]_i_16_n_0 ;
  wire \ramOutDataR[15]_i_1_n_0 ;
  wire \ramOutDataR[15]_i_2_n_0 ;
  wire \ramOutDataR[15]_i_3_n_0 ;
  wire \ramOutDataR[15]_i_7_n_0 ;
  wire \ramOutDataR[15]_i_8_n_0 ;
  wire \ramOutDataR[15]_i_9_n_0 ;
  wire \ramOutDataR[16]_i_10_n_0 ;
  wire \ramOutDataR[16]_i_11_n_0 ;
  wire \ramOutDataR[16]_i_12_n_0 ;
  wire \ramOutDataR[16]_i_13_n_0 ;
  wire \ramOutDataR[16]_i_14_n_0 ;
  wire \ramOutDataR[16]_i_15_n_0 ;
  wire \ramOutDataR[16]_i_16_n_0 ;
  wire \ramOutDataR[16]_i_1_n_0 ;
  wire \ramOutDataR[16]_i_2_n_0 ;
  wire \ramOutDataR[16]_i_7_n_0 ;
  wire \ramOutDataR[16]_i_8_n_0 ;
  wire \ramOutDataR[16]_i_9_n_0 ;
  wire \ramOutDataR[17]_i_10_n_0 ;
  wire \ramOutDataR[17]_i_11_n_0 ;
  wire \ramOutDataR[17]_i_12_n_0 ;
  wire \ramOutDataR[17]_i_13_n_0 ;
  wire \ramOutDataR[17]_i_14_n_0 ;
  wire \ramOutDataR[17]_i_15_n_0 ;
  wire \ramOutDataR[17]_i_16_n_0 ;
  wire \ramOutDataR[17]_i_1_n_0 ;
  wire \ramOutDataR[17]_i_2_n_0 ;
  wire \ramOutDataR[17]_i_7_n_0 ;
  wire \ramOutDataR[17]_i_8_n_0 ;
  wire \ramOutDataR[17]_i_9_n_0 ;
  wire \ramOutDataR[18]_i_10_n_0 ;
  wire \ramOutDataR[18]_i_11_n_0 ;
  wire \ramOutDataR[18]_i_12_n_0 ;
  wire \ramOutDataR[18]_i_13_n_0 ;
  wire \ramOutDataR[18]_i_14_n_0 ;
  wire \ramOutDataR[18]_i_15_n_0 ;
  wire \ramOutDataR[18]_i_16_n_0 ;
  wire \ramOutDataR[18]_i_1_n_0 ;
  wire \ramOutDataR[18]_i_2_n_0 ;
  wire \ramOutDataR[18]_i_7_n_0 ;
  wire \ramOutDataR[18]_i_8_n_0 ;
  wire \ramOutDataR[18]_i_9_n_0 ;
  wire \ramOutDataR[19]_i_10_n_0 ;
  wire \ramOutDataR[19]_i_11_n_0 ;
  wire \ramOutDataR[19]_i_12_n_0 ;
  wire \ramOutDataR[19]_i_13_n_0 ;
  wire \ramOutDataR[19]_i_14_n_0 ;
  wire \ramOutDataR[19]_i_15_n_0 ;
  wire \ramOutDataR[19]_i_16_n_0 ;
  wire \ramOutDataR[19]_i_1_n_0 ;
  wire \ramOutDataR[19]_i_2_n_0 ;
  wire \ramOutDataR[19]_i_7_n_0 ;
  wire \ramOutDataR[19]_i_8_n_0 ;
  wire \ramOutDataR[19]_i_9_n_0 ;
  wire \ramOutDataR[1]_i_10_n_0 ;
  wire \ramOutDataR[1]_i_11_n_0 ;
  wire \ramOutDataR[1]_i_12_n_0 ;
  wire \ramOutDataR[1]_i_13_n_0 ;
  wire \ramOutDataR[1]_i_14_n_0 ;
  wire \ramOutDataR[1]_i_15_n_0 ;
  wire \ramOutDataR[1]_i_16_n_0 ;
  wire \ramOutDataR[1]_i_17_n_0 ;
  wire \ramOutDataR[1]_i_1_n_0 ;
  wire \ramOutDataR[1]_i_2_n_0 ;
  wire \ramOutDataR[1]_i_3_n_0 ;
  wire \ramOutDataR[1]_i_6_n_0 ;
  wire \ramOutDataR[1]_i_8_n_0 ;
  wire \ramOutDataR[1]_i_9_n_0 ;
  wire \ramOutDataR[20]_i_10_n_0 ;
  wire \ramOutDataR[20]_i_11_n_0 ;
  wire \ramOutDataR[20]_i_12_n_0 ;
  wire \ramOutDataR[20]_i_13_n_0 ;
  wire \ramOutDataR[20]_i_14_n_0 ;
  wire \ramOutDataR[20]_i_15_n_0 ;
  wire \ramOutDataR[20]_i_16_n_0 ;
  wire \ramOutDataR[20]_i_1_n_0 ;
  wire \ramOutDataR[20]_i_2_n_0 ;
  wire \ramOutDataR[20]_i_7_n_0 ;
  wire \ramOutDataR[20]_i_8_n_0 ;
  wire \ramOutDataR[20]_i_9_n_0 ;
  wire \ramOutDataR[21]_i_10_n_0 ;
  wire \ramOutDataR[21]_i_11_n_0 ;
  wire \ramOutDataR[21]_i_12_n_0 ;
  wire \ramOutDataR[21]_i_13_n_0 ;
  wire \ramOutDataR[21]_i_14_n_0 ;
  wire \ramOutDataR[21]_i_15_n_0 ;
  wire \ramOutDataR[21]_i_16_n_0 ;
  wire \ramOutDataR[21]_i_1_n_0 ;
  wire \ramOutDataR[21]_i_2_n_0 ;
  wire \ramOutDataR[21]_i_7_n_0 ;
  wire \ramOutDataR[21]_i_8_n_0 ;
  wire \ramOutDataR[21]_i_9_n_0 ;
  wire \ramOutDataR[22]_i_10_n_0 ;
  wire \ramOutDataR[22]_i_11_n_0 ;
  wire \ramOutDataR[22]_i_12_n_0 ;
  wire \ramOutDataR[22]_i_13_n_0 ;
  wire \ramOutDataR[22]_i_14_n_0 ;
  wire \ramOutDataR[22]_i_15_n_0 ;
  wire \ramOutDataR[22]_i_16_n_0 ;
  wire \ramOutDataR[22]_i_1_n_0 ;
  wire \ramOutDataR[22]_i_2_n_0 ;
  wire \ramOutDataR[22]_i_7_n_0 ;
  wire \ramOutDataR[22]_i_8_n_0 ;
  wire \ramOutDataR[22]_i_9_n_0 ;
  wire \ramOutDataR[23]_i_10_n_0 ;
  wire \ramOutDataR[23]_i_11_n_0 ;
  wire \ramOutDataR[23]_i_12_n_0 ;
  wire \ramOutDataR[23]_i_13_n_0 ;
  wire \ramOutDataR[23]_i_14_n_0 ;
  wire \ramOutDataR[23]_i_15_n_0 ;
  wire \ramOutDataR[23]_i_16_n_0 ;
  wire \ramOutDataR[23]_i_1_n_0 ;
  wire \ramOutDataR[23]_i_2_n_0 ;
  wire \ramOutDataR[23]_i_7_n_0 ;
  wire \ramOutDataR[23]_i_8_n_0 ;
  wire \ramOutDataR[23]_i_9_n_0 ;
  wire \ramOutDataR[24]_i_10_n_0 ;
  wire \ramOutDataR[24]_i_11_n_0 ;
  wire \ramOutDataR[24]_i_12_n_0 ;
  wire \ramOutDataR[24]_i_13_n_0 ;
  wire \ramOutDataR[24]_i_14_n_0 ;
  wire \ramOutDataR[24]_i_1_n_0 ;
  wire \ramOutDataR[24]_i_2_n_0 ;
  wire \ramOutDataR[24]_i_7_n_0 ;
  wire \ramOutDataR[24]_i_8_n_0 ;
  wire \ramOutDataR[24]_i_9_n_0 ;
  wire \ramOutDataR[25]_i_10_n_0 ;
  wire \ramOutDataR[25]_i_11_n_0 ;
  wire \ramOutDataR[25]_i_12_n_0 ;
  wire \ramOutDataR[25]_i_13_n_0 ;
  wire \ramOutDataR[25]_i_14_n_0 ;
  wire \ramOutDataR[25]_i_1_n_0 ;
  wire \ramOutDataR[25]_i_2_n_0 ;
  wire \ramOutDataR[25]_i_7_n_0 ;
  wire \ramOutDataR[25]_i_8_n_0 ;
  wire \ramOutDataR[25]_i_9_n_0 ;
  wire \ramOutDataR[26]_i_10_n_0 ;
  wire \ramOutDataR[26]_i_11_n_0 ;
  wire \ramOutDataR[26]_i_12_n_0 ;
  wire \ramOutDataR[26]_i_13_n_0 ;
  wire \ramOutDataR[26]_i_14_n_0 ;
  wire \ramOutDataR[26]_i_1_n_0 ;
  wire \ramOutDataR[26]_i_2_n_0 ;
  wire \ramOutDataR[26]_i_7_n_0 ;
  wire \ramOutDataR[26]_i_8_n_0 ;
  wire \ramOutDataR[26]_i_9_n_0 ;
  wire \ramOutDataR[27]_i_10_n_0 ;
  wire \ramOutDataR[27]_i_11_n_0 ;
  wire \ramOutDataR[27]_i_12_n_0 ;
  wire \ramOutDataR[27]_i_13_n_0 ;
  wire \ramOutDataR[27]_i_14_n_0 ;
  wire \ramOutDataR[27]_i_1_n_0 ;
  wire \ramOutDataR[27]_i_2_n_0 ;
  wire \ramOutDataR[27]_i_7_n_0 ;
  wire \ramOutDataR[27]_i_8_n_0 ;
  wire \ramOutDataR[27]_i_9_n_0 ;
  wire \ramOutDataR[28]_i_10_n_0 ;
  wire \ramOutDataR[28]_i_11_n_0 ;
  wire \ramOutDataR[28]_i_12_n_0 ;
  wire \ramOutDataR[28]_i_13_n_0 ;
  wire \ramOutDataR[28]_i_14_n_0 ;
  wire \ramOutDataR[28]_i_1_n_0 ;
  wire \ramOutDataR[28]_i_2_n_0 ;
  wire \ramOutDataR[28]_i_7_n_0 ;
  wire \ramOutDataR[28]_i_8_n_0 ;
  wire \ramOutDataR[28]_i_9_n_0 ;
  wire \ramOutDataR[29]_i_10_n_0 ;
  wire \ramOutDataR[29]_i_11_n_0 ;
  wire \ramOutDataR[29]_i_12_n_0 ;
  wire \ramOutDataR[29]_i_13_n_0 ;
  wire \ramOutDataR[29]_i_14_n_0 ;
  wire \ramOutDataR[29]_i_1_n_0 ;
  wire \ramOutDataR[29]_i_2_n_0 ;
  wire \ramOutDataR[29]_i_7_n_0 ;
  wire \ramOutDataR[29]_i_8_n_0 ;
  wire \ramOutDataR[29]_i_9_n_0 ;
  wire \ramOutDataR[2]_i_10_n_0 ;
  wire \ramOutDataR[2]_i_11_n_0 ;
  wire \ramOutDataR[2]_i_12_n_0 ;
  wire \ramOutDataR[2]_i_13_n_0 ;
  wire \ramOutDataR[2]_i_14_n_0 ;
  wire \ramOutDataR[2]_i_15_n_0 ;
  wire \ramOutDataR[2]_i_16_n_0 ;
  wire \ramOutDataR[2]_i_17_n_0 ;
  wire \ramOutDataR[2]_i_1_n_0 ;
  wire \ramOutDataR[2]_i_2_n_0 ;
  wire \ramOutDataR[2]_i_3_n_0 ;
  wire \ramOutDataR[2]_i_6_n_0 ;
  wire \ramOutDataR[2]_i_8_n_0 ;
  wire \ramOutDataR[2]_i_9_n_0 ;
  wire \ramOutDataR[30]_i_10_n_0 ;
  wire \ramOutDataR[30]_i_11_n_0 ;
  wire \ramOutDataR[30]_i_12_n_0 ;
  wire \ramOutDataR[30]_i_13_n_0 ;
  wire \ramOutDataR[30]_i_14_n_0 ;
  wire \ramOutDataR[30]_i_1_n_0 ;
  wire \ramOutDataR[30]_i_2_n_0 ;
  wire \ramOutDataR[30]_i_7_n_0 ;
  wire \ramOutDataR[30]_i_8_n_0 ;
  wire \ramOutDataR[30]_i_9_n_0 ;
  wire \ramOutDataR[31]_i_10_n_0 ;
  wire \ramOutDataR[31]_i_11_n_0 ;
  wire \ramOutDataR[31]_i_12_n_0 ;
  wire \ramOutDataR[31]_i_13_n_0 ;
  wire \ramOutDataR[31]_i_14_n_0 ;
  wire \ramOutDataR[31]_i_1_n_0 ;
  wire \ramOutDataR[31]_i_2_n_0 ;
  wire \ramOutDataR[31]_i_7_n_0 ;
  wire \ramOutDataR[31]_i_8_n_0 ;
  wire \ramOutDataR[31]_i_9_n_0 ;
  wire \ramOutDataR[3]_i_10_n_0 ;
  wire \ramOutDataR[3]_i_11_n_0 ;
  wire \ramOutDataR[3]_i_12_n_0 ;
  wire \ramOutDataR[3]_i_13_n_0 ;
  wire \ramOutDataR[3]_i_14_n_0 ;
  wire \ramOutDataR[3]_i_15_n_0 ;
  wire \ramOutDataR[3]_i_16_n_0 ;
  wire \ramOutDataR[3]_i_17_n_0 ;
  wire \ramOutDataR[3]_i_1_n_0 ;
  wire \ramOutDataR[3]_i_2_n_0 ;
  wire \ramOutDataR[3]_i_3_n_0 ;
  wire \ramOutDataR[3]_i_6_n_0 ;
  wire \ramOutDataR[3]_i_8_n_0 ;
  wire \ramOutDataR[3]_i_9_n_0 ;
  wire \ramOutDataR[4]_i_10_n_0 ;
  wire \ramOutDataR[4]_i_11_n_0 ;
  wire \ramOutDataR[4]_i_12_n_0 ;
  wire \ramOutDataR[4]_i_13_n_0 ;
  wire \ramOutDataR[4]_i_14_n_0 ;
  wire \ramOutDataR[4]_i_15_n_0 ;
  wire \ramOutDataR[4]_i_16_n_0 ;
  wire \ramOutDataR[4]_i_17_n_0 ;
  wire \ramOutDataR[4]_i_1_n_0 ;
  wire \ramOutDataR[4]_i_2_n_0 ;
  wire \ramOutDataR[4]_i_3_n_0 ;
  wire \ramOutDataR[4]_i_6_n_0 ;
  wire \ramOutDataR[4]_i_8_n_0 ;
  wire \ramOutDataR[4]_i_9_n_0 ;
  wire \ramOutDataR[5]_i_10_n_0 ;
  wire \ramOutDataR[5]_i_11_n_0 ;
  wire \ramOutDataR[5]_i_12_n_0 ;
  wire \ramOutDataR[5]_i_13_n_0 ;
  wire \ramOutDataR[5]_i_14_n_0 ;
  wire \ramOutDataR[5]_i_15_n_0 ;
  wire \ramOutDataR[5]_i_16_n_0 ;
  wire \ramOutDataR[5]_i_17_n_0 ;
  wire \ramOutDataR[5]_i_1_n_0 ;
  wire \ramOutDataR[5]_i_2_n_0 ;
  wire \ramOutDataR[5]_i_3_n_0 ;
  wire \ramOutDataR[5]_i_6_n_0 ;
  wire \ramOutDataR[5]_i_8_n_0 ;
  wire \ramOutDataR[5]_i_9_n_0 ;
  wire \ramOutDataR[6]_i_10_n_0 ;
  wire \ramOutDataR[6]_i_11_n_0 ;
  wire \ramOutDataR[6]_i_12_n_0 ;
  wire \ramOutDataR[6]_i_13_n_0 ;
  wire \ramOutDataR[6]_i_14_n_0 ;
  wire \ramOutDataR[6]_i_15_n_0 ;
  wire \ramOutDataR[6]_i_16_n_0 ;
  wire \ramOutDataR[6]_i_1_n_0 ;
  wire \ramOutDataR[6]_i_2_n_0 ;
  wire \ramOutDataR[6]_i_3_n_0 ;
  wire \ramOutDataR[6]_i_7_n_0 ;
  wire \ramOutDataR[6]_i_8_n_0 ;
  wire \ramOutDataR[6]_i_9_n_0 ;
  wire \ramOutDataR[7]_i_10_n_0 ;
  wire \ramOutDataR[7]_i_11_n_0 ;
  wire \ramOutDataR[7]_i_12_n_0 ;
  wire \ramOutDataR[7]_i_13_n_0 ;
  wire \ramOutDataR[7]_i_14_n_0 ;
  wire \ramOutDataR[7]_i_15_n_0 ;
  wire \ramOutDataR[7]_i_16_n_0 ;
  wire \ramOutDataR[7]_i_1_n_0 ;
  wire \ramOutDataR[7]_i_2_n_0 ;
  wire \ramOutDataR[7]_i_3_n_0 ;
  wire \ramOutDataR[7]_i_7_n_0 ;
  wire \ramOutDataR[7]_i_8_n_0 ;
  wire \ramOutDataR[7]_i_9_n_0 ;
  wire \ramOutDataR[8]_i_10_n_0 ;
  wire \ramOutDataR[8]_i_11_n_0 ;
  wire \ramOutDataR[8]_i_12_n_0 ;
  wire \ramOutDataR[8]_i_13_n_0 ;
  wire \ramOutDataR[8]_i_14_n_0 ;
  wire \ramOutDataR[8]_i_15_n_0 ;
  wire \ramOutDataR[8]_i_16_n_0 ;
  wire \ramOutDataR[8]_i_1_n_0 ;
  wire \ramOutDataR[8]_i_2_n_0 ;
  wire \ramOutDataR[8]_i_3_n_0 ;
  wire \ramOutDataR[8]_i_7_n_0 ;
  wire \ramOutDataR[8]_i_8_n_0 ;
  wire \ramOutDataR[8]_i_9_n_0 ;
  wire \ramOutDataR[9]_i_10_n_0 ;
  wire \ramOutDataR[9]_i_11_n_0 ;
  wire \ramOutDataR[9]_i_12_n_0 ;
  wire \ramOutDataR[9]_i_13_n_0 ;
  wire \ramOutDataR[9]_i_14_n_0 ;
  wire \ramOutDataR[9]_i_15_n_0 ;
  wire \ramOutDataR[9]_i_16_n_0 ;
  wire \ramOutDataR[9]_i_1_n_0 ;
  wire \ramOutDataR[9]_i_2_n_0 ;
  wire \ramOutDataR[9]_i_3_n_0 ;
  wire \ramOutDataR[9]_i_7_n_0 ;
  wire \ramOutDataR[9]_i_8_n_0 ;
  wire \ramOutDataR[9]_i_9_n_0 ;
  wire \ramOutDataR_reg[0]_i_4_n_0 ;
  wire \ramOutDataR_reg[0]_i_5_n_0 ;
  wire \ramOutDataR_reg[0]_i_7_n_0 ;
  wire \ramOutDataR_reg[10]_i_4_n_0 ;
  wire \ramOutDataR_reg[10]_i_5_n_0 ;
  wire \ramOutDataR_reg[10]_i_6_n_0 ;
  wire \ramOutDataR_reg[11]_i_4_n_0 ;
  wire \ramOutDataR_reg[11]_i_5_n_0 ;
  wire \ramOutDataR_reg[11]_i_6_n_0 ;
  wire \ramOutDataR_reg[12]_i_4_n_0 ;
  wire \ramOutDataR_reg[12]_i_5_n_0 ;
  wire \ramOutDataR_reg[12]_i_6_n_0 ;
  wire \ramOutDataR_reg[13]_i_4_n_0 ;
  wire \ramOutDataR_reg[13]_i_5_n_0 ;
  wire \ramOutDataR_reg[13]_i_6_n_0 ;
  wire \ramOutDataR_reg[14]_i_4_n_0 ;
  wire \ramOutDataR_reg[14]_i_5_n_0 ;
  wire \ramOutDataR_reg[14]_i_6_n_0 ;
  wire \ramOutDataR_reg[15]_i_4_n_0 ;
  wire \ramOutDataR_reg[15]_i_5_n_0 ;
  wire \ramOutDataR_reg[15]_i_6_n_0 ;
  wire \ramOutDataR_reg[16]_i_3_n_0 ;
  wire \ramOutDataR_reg[16]_i_4_n_0 ;
  wire \ramOutDataR_reg[16]_i_5_n_0 ;
  wire \ramOutDataR_reg[16]_i_6_n_0 ;
  wire \ramOutDataR_reg[17]_i_3_n_0 ;
  wire \ramOutDataR_reg[17]_i_4_n_0 ;
  wire \ramOutDataR_reg[17]_i_5_n_0 ;
  wire \ramOutDataR_reg[17]_i_6_n_0 ;
  wire \ramOutDataR_reg[18]_i_3_n_0 ;
  wire \ramOutDataR_reg[18]_i_4_n_0 ;
  wire \ramOutDataR_reg[18]_i_5_n_0 ;
  wire \ramOutDataR_reg[18]_i_6_n_0 ;
  wire \ramOutDataR_reg[19]_i_3_n_0 ;
  wire \ramOutDataR_reg[19]_i_4_n_0 ;
  wire \ramOutDataR_reg[19]_i_5_n_0 ;
  wire \ramOutDataR_reg[19]_i_6_n_0 ;
  wire \ramOutDataR_reg[1]_i_4_n_0 ;
  wire \ramOutDataR_reg[1]_i_5_n_0 ;
  wire \ramOutDataR_reg[1]_i_7_n_0 ;
  wire \ramOutDataR_reg[20]_i_3_n_0 ;
  wire \ramOutDataR_reg[20]_i_4_n_0 ;
  wire \ramOutDataR_reg[20]_i_5_n_0 ;
  wire \ramOutDataR_reg[20]_i_6_n_0 ;
  wire \ramOutDataR_reg[21]_i_3_n_0 ;
  wire \ramOutDataR_reg[21]_i_4_n_0 ;
  wire \ramOutDataR_reg[21]_i_5_n_0 ;
  wire \ramOutDataR_reg[21]_i_6_n_0 ;
  wire \ramOutDataR_reg[22]_i_3_n_0 ;
  wire \ramOutDataR_reg[22]_i_4_n_0 ;
  wire \ramOutDataR_reg[22]_i_5_n_0 ;
  wire \ramOutDataR_reg[22]_i_6_n_0 ;
  wire \ramOutDataR_reg[23]_i_3_n_0 ;
  wire \ramOutDataR_reg[23]_i_4_n_0 ;
  wire \ramOutDataR_reg[23]_i_5_n_0 ;
  wire \ramOutDataR_reg[23]_i_6_n_0 ;
  wire \ramOutDataR_reg[24]_i_3_n_0 ;
  wire \ramOutDataR_reg[24]_i_4_n_0 ;
  wire \ramOutDataR_reg[24]_i_5_n_0 ;
  wire \ramOutDataR_reg[24]_i_6_n_0 ;
  wire \ramOutDataR_reg[25]_i_3_n_0 ;
  wire \ramOutDataR_reg[25]_i_4_n_0 ;
  wire \ramOutDataR_reg[25]_i_5_n_0 ;
  wire \ramOutDataR_reg[25]_i_6_n_0 ;
  wire \ramOutDataR_reg[26]_i_3_n_0 ;
  wire \ramOutDataR_reg[26]_i_4_n_0 ;
  wire \ramOutDataR_reg[26]_i_5_n_0 ;
  wire \ramOutDataR_reg[26]_i_6_n_0 ;
  wire \ramOutDataR_reg[27]_i_3_n_0 ;
  wire \ramOutDataR_reg[27]_i_4_n_0 ;
  wire \ramOutDataR_reg[27]_i_5_n_0 ;
  wire \ramOutDataR_reg[27]_i_6_n_0 ;
  wire \ramOutDataR_reg[28]_i_3_n_0 ;
  wire \ramOutDataR_reg[28]_i_4_n_0 ;
  wire \ramOutDataR_reg[28]_i_5_n_0 ;
  wire \ramOutDataR_reg[28]_i_6_n_0 ;
  wire \ramOutDataR_reg[29]_i_3_n_0 ;
  wire \ramOutDataR_reg[29]_i_4_n_0 ;
  wire \ramOutDataR_reg[29]_i_5_n_0 ;
  wire \ramOutDataR_reg[29]_i_6_n_0 ;
  wire \ramOutDataR_reg[2]_i_4_n_0 ;
  wire \ramOutDataR_reg[2]_i_5_n_0 ;
  wire \ramOutDataR_reg[2]_i_7_n_0 ;
  wire \ramOutDataR_reg[30]_i_3_n_0 ;
  wire \ramOutDataR_reg[30]_i_4_n_0 ;
  wire \ramOutDataR_reg[30]_i_5_n_0 ;
  wire \ramOutDataR_reg[30]_i_6_n_0 ;
  wire \ramOutDataR_reg[31]_i_3_n_0 ;
  wire \ramOutDataR_reg[31]_i_4_n_0 ;
  wire \ramOutDataR_reg[31]_i_5_n_0 ;
  wire \ramOutDataR_reg[31]_i_6_n_0 ;
  wire \ramOutDataR_reg[3]_i_4_n_0 ;
  wire \ramOutDataR_reg[3]_i_5_n_0 ;
  wire \ramOutDataR_reg[3]_i_7_n_0 ;
  wire \ramOutDataR_reg[4]_i_4_n_0 ;
  wire \ramOutDataR_reg[4]_i_5_n_0 ;
  wire \ramOutDataR_reg[4]_i_7_n_0 ;
  wire \ramOutDataR_reg[5]_i_4_n_0 ;
  wire \ramOutDataR_reg[5]_i_5_n_0 ;
  wire \ramOutDataR_reg[5]_i_7_n_0 ;
  wire \ramOutDataR_reg[6]_i_4_n_0 ;
  wire \ramOutDataR_reg[6]_i_5_n_0 ;
  wire \ramOutDataR_reg[6]_i_6_n_0 ;
  wire \ramOutDataR_reg[7]_i_4_n_0 ;
  wire \ramOutDataR_reg[7]_i_5_n_0 ;
  wire \ramOutDataR_reg[7]_i_6_n_0 ;
  wire \ramOutDataR_reg[8]_i_4_n_0 ;
  wire \ramOutDataR_reg[8]_i_5_n_0 ;
  wire \ramOutDataR_reg[8]_i_6_n_0 ;
  wire \ramOutDataR_reg[9]_i_4_n_0 ;
  wire \ramOutDataR_reg[9]_i_5_n_0 ;
  wire \ramOutDataR_reg[9]_i_6_n_0 ;
  wire [3:0]ramWe;
  wire \realTimeCnt[0]_i_2_n_0 ;
  wire [23:0]realTimeCnt_reg;
  wire \realTimeCnt_reg[0]_i_1_n_0 ;
  wire \realTimeCnt_reg[0]_i_1_n_1 ;
  wire \realTimeCnt_reg[0]_i_1_n_2 ;
  wire \realTimeCnt_reg[0]_i_1_n_3 ;
  wire \realTimeCnt_reg[0]_i_1_n_4 ;
  wire \realTimeCnt_reg[0]_i_1_n_5 ;
  wire \realTimeCnt_reg[0]_i_1_n_6 ;
  wire \realTimeCnt_reg[0]_i_1_n_7 ;
  wire \realTimeCnt_reg[12]_i_1_n_0 ;
  wire \realTimeCnt_reg[12]_i_1_n_1 ;
  wire \realTimeCnt_reg[12]_i_1_n_2 ;
  wire \realTimeCnt_reg[12]_i_1_n_3 ;
  wire \realTimeCnt_reg[12]_i_1_n_4 ;
  wire \realTimeCnt_reg[12]_i_1_n_5 ;
  wire \realTimeCnt_reg[12]_i_1_n_6 ;
  wire \realTimeCnt_reg[12]_i_1_n_7 ;
  wire \realTimeCnt_reg[16]_i_1_n_0 ;
  wire \realTimeCnt_reg[16]_i_1_n_1 ;
  wire \realTimeCnt_reg[16]_i_1_n_2 ;
  wire \realTimeCnt_reg[16]_i_1_n_3 ;
  wire \realTimeCnt_reg[16]_i_1_n_4 ;
  wire \realTimeCnt_reg[16]_i_1_n_5 ;
  wire \realTimeCnt_reg[16]_i_1_n_6 ;
  wire \realTimeCnt_reg[16]_i_1_n_7 ;
  wire \realTimeCnt_reg[20]_i_1_n_1 ;
  wire \realTimeCnt_reg[20]_i_1_n_2 ;
  wire \realTimeCnt_reg[20]_i_1_n_3 ;
  wire \realTimeCnt_reg[20]_i_1_n_4 ;
  wire \realTimeCnt_reg[20]_i_1_n_5 ;
  wire \realTimeCnt_reg[20]_i_1_n_6 ;
  wire \realTimeCnt_reg[20]_i_1_n_7 ;
  wire \realTimeCnt_reg[4]_i_1_n_0 ;
  wire \realTimeCnt_reg[4]_i_1_n_1 ;
  wire \realTimeCnt_reg[4]_i_1_n_2 ;
  wire \realTimeCnt_reg[4]_i_1_n_3 ;
  wire \realTimeCnt_reg[4]_i_1_n_4 ;
  wire \realTimeCnt_reg[4]_i_1_n_5 ;
  wire \realTimeCnt_reg[4]_i_1_n_6 ;
  wire \realTimeCnt_reg[4]_i_1_n_7 ;
  wire \realTimeCnt_reg[8]_i_1_n_0 ;
  wire \realTimeCnt_reg[8]_i_1_n_1 ;
  wire \realTimeCnt_reg[8]_i_1_n_2 ;
  wire \realTimeCnt_reg[8]_i_1_n_3 ;
  wire \realTimeCnt_reg[8]_i_1_n_4 ;
  wire \realTimeCnt_reg[8]_i_1_n_5 ;
  wire \realTimeCnt_reg[8]_i_1_n_6 ;
  wire \realTimeCnt_reg[8]_i_1_n_7 ;
  wire rf2TxData_reg_i_1_n_0;
  wire [3:0]rfInA;
  wire [1:0]rfOutA;
  wire [15:0]rmem;
  wire \rmem[0][31]_i_1_n_0 ;
  wire [31:0]\rmem[0]__0 ;
  wire [23:0]\rmem[10]__0 ;
  wire \rmem[11][11]_i_2_n_0 ;
  wire \rmem[11][11]_i_3_n_0 ;
  wire \rmem[11][11]_i_4_n_0 ;
  wire \rmem[11][11]_i_5_n_0 ;
  wire \rmem[11][15]_i_2_n_0 ;
  wire \rmem[11][15]_i_3_n_0 ;
  wire \rmem[11][15]_i_4_n_0 ;
  wire \rmem[11][15]_i_5_n_0 ;
  wire \rmem[11][19]_i_2_n_0 ;
  wire \rmem[11][19]_i_3_n_0 ;
  wire \rmem[11][19]_i_4_n_0 ;
  wire \rmem[11][19]_i_5_n_0 ;
  wire \rmem[11][23]_i_2_n_0 ;
  wire \rmem[11][23]_i_3_n_0 ;
  wire \rmem[11][23]_i_4_n_0 ;
  wire \rmem[11][23]_i_5_n_0 ;
  wire \rmem[11][3]_i_2_n_0 ;
  wire \rmem[11][3]_i_3_n_0 ;
  wire \rmem[11][3]_i_4_n_0 ;
  wire \rmem[11][3]_i_5_n_0 ;
  wire \rmem[11][7]_i_2_n_0 ;
  wire \rmem[11][7]_i_3_n_0 ;
  wire \rmem[11][7]_i_4_n_0 ;
  wire \rmem[11][7]_i_5_n_0 ;
  wire [31:0]\rmem[11]__0 ;
  wire \rmem[12][23]_i_1_n_0 ;
  wire [23:0]\rmem[12]__0 ;
  wire [31:0]\rmem[1]__0 ;
  wire [23:0]\rmem[2]__0 ;
  wire \rmem[32][31]__0_i_1_n_0 ;
  wire \rmem[32][31]__0_i_2_n_0 ;
  wire \rmem[32][31]__0_i_3_n_0 ;
  wire [31:0]\rmem[32]_146 ;
  wire [31:0]\rmem[33]_147 ;
  wire [31:0]\rmem[34]_148 ;
  wire [31:0]\rmem[35]_149 ;
  wire \rmem[38][31]_i_1_n_0 ;
  wire \rmem[38][31]_i_2_n_0 ;
  wire \rmem[39][31]_i_1_n_0 ;
  wire \rmem[39][31]_i_2_n_0 ;
  wire \rmem[39][31]_i_3_n_0 ;
  wire \rmem[39][31]_i_4_n_0 ;
  wire \rmem[39][31]_i_5_n_0 ;
  wire \rmem[39][31]_i_6_n_0 ;
  wire \rmem[39][31]_i_7_n_0 ;
  wire \rmem[3][0]_i_1_n_0 ;
  wire \rmem[3][11]_i_2_n_0 ;
  wire \rmem[3][11]_i_3_n_0 ;
  wire \rmem[3][11]_i_4_n_0 ;
  wire \rmem[3][11]_i_5_n_0 ;
  wire \rmem[3][15]_i_2_n_0 ;
  wire \rmem[3][15]_i_3_n_0 ;
  wire \rmem[3][15]_i_4_n_0 ;
  wire \rmem[3][15]_i_5_n_0 ;
  wire \rmem[3][19]_i_2_n_0 ;
  wire \rmem[3][19]_i_3_n_0 ;
  wire \rmem[3][19]_i_4_n_0 ;
  wire \rmem[3][19]_i_5_n_0 ;
  wire \rmem[3][23]_i_2_n_0 ;
  wire \rmem[3][23]_i_3_n_0 ;
  wire \rmem[3][23]_i_4_n_0 ;
  wire \rmem[3][23]_i_5_n_0 ;
  wire \rmem[3][3]_i_2_n_0 ;
  wire \rmem[3][3]_i_3_n_0 ;
  wire \rmem[3][3]_i_4_n_0 ;
  wire \rmem[3][3]_i_5_n_0 ;
  wire \rmem[3][7]_i_2_n_0 ;
  wire \rmem[3][7]_i_3_n_0 ;
  wire \rmem[3][7]_i_4_n_0 ;
  wire \rmem[3][7]_i_5_n_0 ;
  wire [31:0]\rmem[3]__0 ;
  wire \rmem[40][5]_i_1_n_0 ;
  wire \rmem[48][31]_i_1_n_0 ;
  wire \rmem[49][31]_i_1_n_0 ;
  wire \rmem[4][23]_i_1_n_0 ;
  wire [23:0]\rmem[4]__0 ;
  wire \rmem[50][31]_i_1_n_0 ;
  wire \rmem[51][31]_i_1_n_0 ;
  wire \rmem[52][31]_i_1_n_0 ;
  wire \rmem[53][31]_i_1_n_0 ;
  wire \rmem[54][31]_i_1_n_0 ;
  wire \rmem[55][31]_i_1_n_0 ;
  wire \rmem[56][31]_i_1_n_0 ;
  wire \rmem[57][31]_i_1_n_0 ;
  wire \rmem[58][31]_i_1_n_0 ;
  wire \rmem[59][31]_i_1_n_0 ;
  wire \rmem[5][23]_i_1_n_0 ;
  wire [23:0]\rmem[5]__0 ;
  wire \rmem[60][31]_i_1_n_0 ;
  wire \rmem[61][31]_i_1_n_0 ;
  wire \rmem[62][31]_i_1_n_0 ;
  wire \rmem[63][31]_i_1_n_0 ;
  wire \rmem[63][31]_i_2_n_0 ;
  wire \rmem[63][31]_i_3_n_0 ;
  wire \rmem[63][31]_i_4_n_0 ;
  wire \rmem[63][31]_i_5_n_0 ;
  wire \rmem[63][31]_i_6_n_0 ;
  wire \rmem[63][31]_i_7_n_0 ;
  wire \rmem[6][15]__0_i_1_n_0 ;
  wire \rmem[6][15]__0_i_2_n_0 ;
  wire \rmem[6][15]__0_i_3_n_0 ;
  wire [15:0]\rmem[6]__0 ;
  wire \rmem[8][31]_i_1_n_0 ;
  wire \rmem[8][31]_i_2_n_0 ;
  wire \rmem[8][31]_i_3_n_0 ;
  wire \rmem[8][31]_i_4_n_0 ;
  wire [31:0]\rmem[8]__0 ;
  wire [31:0]\rmem[9]__0 ;
  wire \rmem_reg[11][11]_i_1_n_0 ;
  wire \rmem_reg[11][11]_i_1_n_1 ;
  wire \rmem_reg[11][11]_i_1_n_2 ;
  wire \rmem_reg[11][11]_i_1_n_3 ;
  wire \rmem_reg[11][11]_i_1_n_4 ;
  wire \rmem_reg[11][11]_i_1_n_5 ;
  wire \rmem_reg[11][11]_i_1_n_6 ;
  wire \rmem_reg[11][11]_i_1_n_7 ;
  wire \rmem_reg[11][15]_i_1_n_0 ;
  wire \rmem_reg[11][15]_i_1_n_1 ;
  wire \rmem_reg[11][15]_i_1_n_2 ;
  wire \rmem_reg[11][15]_i_1_n_3 ;
  wire \rmem_reg[11][15]_i_1_n_4 ;
  wire \rmem_reg[11][15]_i_1_n_5 ;
  wire \rmem_reg[11][15]_i_1_n_6 ;
  wire \rmem_reg[11][15]_i_1_n_7 ;
  wire \rmem_reg[11][19]_i_1_n_0 ;
  wire \rmem_reg[11][19]_i_1_n_1 ;
  wire \rmem_reg[11][19]_i_1_n_2 ;
  wire \rmem_reg[11][19]_i_1_n_3 ;
  wire \rmem_reg[11][19]_i_1_n_4 ;
  wire \rmem_reg[11][19]_i_1_n_5 ;
  wire \rmem_reg[11][19]_i_1_n_6 ;
  wire \rmem_reg[11][19]_i_1_n_7 ;
  wire \rmem_reg[11][23]_i_1_n_0 ;
  wire \rmem_reg[11][23]_i_1_n_1 ;
  wire \rmem_reg[11][23]_i_1_n_2 ;
  wire \rmem_reg[11][23]_i_1_n_3 ;
  wire \rmem_reg[11][23]_i_1_n_4 ;
  wire \rmem_reg[11][23]_i_1_n_5 ;
  wire \rmem_reg[11][23]_i_1_n_6 ;
  wire \rmem_reg[11][23]_i_1_n_7 ;
  wire \rmem_reg[11][31]_i_1_n_7 ;
  wire \rmem_reg[11][3]_i_1_n_0 ;
  wire \rmem_reg[11][3]_i_1_n_1 ;
  wire \rmem_reg[11][3]_i_1_n_2 ;
  wire \rmem_reg[11][3]_i_1_n_3 ;
  wire \rmem_reg[11][3]_i_1_n_4 ;
  wire \rmem_reg[11][3]_i_1_n_5 ;
  wire \rmem_reg[11][3]_i_1_n_6 ;
  wire \rmem_reg[11][3]_i_1_n_7 ;
  wire \rmem_reg[11][7]_i_1_n_0 ;
  wire \rmem_reg[11][7]_i_1_n_1 ;
  wire \rmem_reg[11][7]_i_1_n_2 ;
  wire \rmem_reg[11][7]_i_1_n_3 ;
  wire \rmem_reg[11][7]_i_1_n_4 ;
  wire \rmem_reg[11][7]_i_1_n_5 ;
  wire \rmem_reg[11][7]_i_1_n_6 ;
  wire \rmem_reg[11][7]_i_1_n_7 ;
  wire [2:0]\rmem_reg[36]_170 ;
  wire [31:0]\rmem_reg[37]_169 ;
  wire [31:0]\rmem_reg[38]_168 ;
  wire [31:0]\rmem_reg[39]_167 ;
  wire \rmem_reg[3][11]_i_1_n_0 ;
  wire \rmem_reg[3][11]_i_1_n_1 ;
  wire \rmem_reg[3][11]_i_1_n_2 ;
  wire \rmem_reg[3][11]_i_1_n_3 ;
  wire \rmem_reg[3][11]_i_1_n_4 ;
  wire \rmem_reg[3][11]_i_1_n_5 ;
  wire \rmem_reg[3][11]_i_1_n_6 ;
  wire \rmem_reg[3][11]_i_1_n_7 ;
  wire \rmem_reg[3][15]_i_1_n_0 ;
  wire \rmem_reg[3][15]_i_1_n_1 ;
  wire \rmem_reg[3][15]_i_1_n_2 ;
  wire \rmem_reg[3][15]_i_1_n_3 ;
  wire \rmem_reg[3][15]_i_1_n_4 ;
  wire \rmem_reg[3][15]_i_1_n_5 ;
  wire \rmem_reg[3][15]_i_1_n_6 ;
  wire \rmem_reg[3][15]_i_1_n_7 ;
  wire \rmem_reg[3][19]_i_1_n_0 ;
  wire \rmem_reg[3][19]_i_1_n_1 ;
  wire \rmem_reg[3][19]_i_1_n_2 ;
  wire \rmem_reg[3][19]_i_1_n_3 ;
  wire \rmem_reg[3][19]_i_1_n_4 ;
  wire \rmem_reg[3][19]_i_1_n_5 ;
  wire \rmem_reg[3][19]_i_1_n_6 ;
  wire \rmem_reg[3][19]_i_1_n_7 ;
  wire \rmem_reg[3][23]_i_1_n_0 ;
  wire \rmem_reg[3][23]_i_1_n_1 ;
  wire \rmem_reg[3][23]_i_1_n_2 ;
  wire \rmem_reg[3][23]_i_1_n_3 ;
  wire \rmem_reg[3][23]_i_1_n_4 ;
  wire \rmem_reg[3][23]_i_1_n_5 ;
  wire \rmem_reg[3][23]_i_1_n_6 ;
  wire \rmem_reg[3][23]_i_1_n_7 ;
  wire \rmem_reg[3][31]_i_1_n_7 ;
  wire \rmem_reg[3][3]_i_1_n_0 ;
  wire \rmem_reg[3][3]_i_1_n_1 ;
  wire \rmem_reg[3][3]_i_1_n_2 ;
  wire \rmem_reg[3][3]_i_1_n_3 ;
  wire \rmem_reg[3][3]_i_1_n_4 ;
  wire \rmem_reg[3][3]_i_1_n_5 ;
  wire \rmem_reg[3][3]_i_1_n_6 ;
  wire \rmem_reg[3][3]_i_1_n_7 ;
  wire \rmem_reg[3][7]_i_1_n_0 ;
  wire \rmem_reg[3][7]_i_1_n_1 ;
  wire \rmem_reg[3][7]_i_1_n_2 ;
  wire \rmem_reg[3][7]_i_1_n_3 ;
  wire \rmem_reg[3][7]_i_1_n_4 ;
  wire \rmem_reg[3][7]_i_1_n_5 ;
  wire \rmem_reg[3][7]_i_1_n_6 ;
  wire \rmem_reg[3][7]_i_1_n_7 ;
  wire [5:0]\rmem_reg[40]_166 ;
  wire [31:0]\rmem_reg[48]_165 ;
  wire [31:0]\rmem_reg[49]_164 ;
  wire [31:0]\rmem_reg[50]_163 ;
  wire [31:0]\rmem_reg[51]_162 ;
  wire [31:0]\rmem_reg[52]_161 ;
  wire [31:0]\rmem_reg[53]_160 ;
  wire [31:0]\rmem_reg[54]_159 ;
  wire [31:0]\rmem_reg[55]_158 ;
  wire [31:0]\rmem_reg[56]_157 ;
  wire [31:0]\rmem_reg[57]_156 ;
  wire [31:0]\rmem_reg[58]_155 ;
  wire [31:0]\rmem_reg[59]_154 ;
  wire [31:0]\rmem_reg[60]_153 ;
  wire [31:0]\rmem_reg[61]_152 ;
  wire [31:0]\rmem_reg[62]_151 ;
  wire [31:0]\rmem_reg[63]_150 ;
  wire \rxSysData1_chg_buf[0]_i_2_n_0 ;
  wire [31:0]rxSysData1_chg_buf_reg;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[0]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[12]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[16]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[20]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[24]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[28]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[4]_i_1_n_7 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_0 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_1 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_2 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_3 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_4 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_5 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_6 ;
  wire \rxSysData1_chg_buf_reg[8]_i_1_n_7 ;
  wire [15:0]rxSysData1_data0_wb;
  wire [15:0]rxSysData1_data1_wb;
  wire [15:0]rxSysData1_data2_wb;
  wire [15:0]rxSysData1_data3_wb;
  wire rxSysData1_in_f;
  wire rxSysData1_n_1;
  wire rxSysData1_n_3;
  wire rxSysData1_n_4;
  wire rxSysData1_n_5;
  wire rxSysData1_pack_ff;
  wire rxSysData1_pack_w;
  wire \s1CommDelayTime[0]_i_10_n_0 ;
  wire \s1CommDelayTime[0]_i_11_n_0 ;
  wire \s1CommDelayTime[0]_i_12_n_0 ;
  wire \s1CommDelayTime[0]_i_13_n_0 ;
  wire \s1CommDelayTime[0]_i_14_n_0 ;
  wire \s1CommDelayTime[0]_i_15_n_0 ;
  wire \s1CommDelayTime[0]_i_16_n_0 ;
  wire \s1CommDelayTime[0]_i_17_n_0 ;
  wire \s1CommDelayTime[0]_i_19_n_0 ;
  wire \s1CommDelayTime[0]_i_1_n_0 ;
  wire \s1CommDelayTime[0]_i_20_n_0 ;
  wire \s1CommDelayTime[0]_i_21_n_0 ;
  wire \s1CommDelayTime[0]_i_22_n_0 ;
  wire \s1CommDelayTime[0]_i_23_n_0 ;
  wire \s1CommDelayTime[0]_i_24_n_0 ;
  wire \s1CommDelayTime[0]_i_25_n_0 ;
  wire \s1CommDelayTime[0]_i_26_n_0 ;
  wire \s1CommDelayTime[0]_i_28_n_0 ;
  wire \s1CommDelayTime[0]_i_29_n_0 ;
  wire \s1CommDelayTime[0]_i_2_n_0 ;
  wire \s1CommDelayTime[0]_i_30_n_0 ;
  wire \s1CommDelayTime[0]_i_31_n_0 ;
  wire \s1CommDelayTime[0]_i_32_n_0 ;
  wire \s1CommDelayTime[0]_i_33_n_0 ;
  wire \s1CommDelayTime[0]_i_34_n_0 ;
  wire \s1CommDelayTime[0]_i_35_n_0 ;
  wire \s1CommDelayTime[0]_i_37_n_0 ;
  wire \s1CommDelayTime[0]_i_38_n_0 ;
  wire \s1CommDelayTime[0]_i_39_n_0 ;
  wire \s1CommDelayTime[0]_i_40_n_0 ;
  wire \s1CommDelayTime[0]_i_41_n_0 ;
  wire \s1CommDelayTime[0]_i_42_n_0 ;
  wire \s1CommDelayTime[0]_i_43_n_0 ;
  wire \s1CommDelayTime[0]_i_44_n_0 ;
  wire \s1CommDelayTime[0]_i_45_n_0 ;
  wire \s1CommDelayTime[0]_i_46_n_0 ;
  wire \s1CommDelayTime[0]_i_47_n_0 ;
  wire \s1CommDelayTime[0]_i_48_n_0 ;
  wire \s1CommDelayTime[0]_i_49_n_0 ;
  wire \s1CommDelayTime[0]_i_50_n_0 ;
  wire \s1CommDelayTime[0]_i_51_n_0 ;
  wire \s1CommDelayTime[0]_i_52_n_0 ;
  wire \s1CommDelayTime[0]_i_53_n_0 ;
  wire \s1CommDelayTime[0]_i_54_n_0 ;
  wire \s1CommDelayTime[0]_i_55_n_0 ;
  wire \s1CommDelayTime[0]_i_56_n_0 ;
  wire \s1CommDelayTime[0]_i_57_n_0 ;
  wire \s1CommDelayTime[0]_i_58_n_0 ;
  wire \s1CommDelayTime[0]_i_59_n_0 ;
  wire \s1CommDelayTime[0]_i_60_n_0 ;
  wire \s1CommDelayTime[0]_i_6_n_0 ;
  wire \s1CommDelayTime[0]_i_7_n_0 ;
  wire \s1CommDelayTime[0]_i_8_n_0 ;
  wire \s1CommDelayTime[12]_i_2_n_0 ;
  wire \s1CommDelayTime[12]_i_3_n_0 ;
  wire \s1CommDelayTime[12]_i_4_n_0 ;
  wire \s1CommDelayTime[12]_i_5_n_0 ;
  wire \s1CommDelayTime[16]_i_2_n_0 ;
  wire \s1CommDelayTime[16]_i_3_n_0 ;
  wire \s1CommDelayTime[16]_i_4_n_0 ;
  wire \s1CommDelayTime[16]_i_5_n_0 ;
  wire \s1CommDelayTime[20]_i_2_n_0 ;
  wire \s1CommDelayTime[20]_i_3_n_0 ;
  wire \s1CommDelayTime[20]_i_4_n_0 ;
  wire \s1CommDelayTime[20]_i_5_n_0 ;
  wire \s1CommDelayTime[4]_i_2_n_0 ;
  wire \s1CommDelayTime[4]_i_3_n_0 ;
  wire \s1CommDelayTime[4]_i_4_n_0 ;
  wire \s1CommDelayTime[4]_i_5_n_0 ;
  wire \s1CommDelayTime[8]_i_2_n_0 ;
  wire \s1CommDelayTime[8]_i_3_n_0 ;
  wire \s1CommDelayTime[8]_i_4_n_0 ;
  wire \s1CommDelayTime[8]_i_5_n_0 ;
  wire [23:0]s1CommDelayTime_reg;
  wire \s1CommDelayTime_reg[0]_i_18_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_18_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_18_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_18_n_3 ;
  wire \s1CommDelayTime_reg[0]_i_27_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_27_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_27_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_27_n_3 ;
  wire \s1CommDelayTime_reg[0]_i_36_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_36_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_36_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_36_n_3 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_3 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_4 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_5 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_6 ;
  wire \s1CommDelayTime_reg[0]_i_3_n_7 ;
  wire \s1CommDelayTime_reg[0]_i_4_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_4_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_4_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_4_n_3 ;
  wire \s1CommDelayTime_reg[0]_i_5_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_5_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_5_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_5_n_3 ;
  wire \s1CommDelayTime_reg[0]_i_9_n_0 ;
  wire \s1CommDelayTime_reg[0]_i_9_n_1 ;
  wire \s1CommDelayTime_reg[0]_i_9_n_2 ;
  wire \s1CommDelayTime_reg[0]_i_9_n_3 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_0 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_1 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_2 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_3 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_4 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_5 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_6 ;
  wire \s1CommDelayTime_reg[12]_i_1_n_7 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_0 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_1 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_2 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_3 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_4 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_5 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_6 ;
  wire \s1CommDelayTime_reg[16]_i_1_n_7 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_1 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_2 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_3 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_4 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_5 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_6 ;
  wire \s1CommDelayTime_reg[20]_i_1_n_7 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_0 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_1 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_2 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_3 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_4 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_5 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_6 ;
  wire \s1CommDelayTime_reg[4]_i_1_n_7 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_0 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_1 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_2 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_3 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_4 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_5 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_6 ;
  wire \s1CommDelayTime_reg[8]_i_1_n_7 ;
  wire s1CommDeltaTime;
  wire \s1CommDeltaTime[0]_i_2_n_0 ;
  wire \s1CommDeltaTime[10]_i_2_n_0 ;
  wire \s1CommDeltaTime[10]_i_4_n_0 ;
  wire \s1CommDeltaTime[10]_i_5_n_0 ;
  wire \s1CommDeltaTime[10]_i_6_n_0 ;
  wire \s1CommDeltaTime[11]_i_10_n_0 ;
  wire \s1CommDeltaTime[11]_i_11_n_0 ;
  wire \s1CommDeltaTime[11]_i_12_n_0 ;
  wire \s1CommDeltaTime[11]_i_15_n_0 ;
  wire \s1CommDeltaTime[11]_i_16_n_0 ;
  wire \s1CommDeltaTime[11]_i_17_n_0 ;
  wire \s1CommDeltaTime[11]_i_18_n_0 ;
  wire \s1CommDeltaTime[11]_i_19_n_0 ;
  wire \s1CommDeltaTime[11]_i_20_n_0 ;
  wire \s1CommDeltaTime[11]_i_21_n_0 ;
  wire \s1CommDeltaTime[11]_i_22_n_0 ;
  wire \s1CommDeltaTime[11]_i_4_n_0 ;
  wire \s1CommDeltaTime[11]_i_5_n_0 ;
  wire \s1CommDeltaTime[11]_i_6_n_0 ;
  wire \s1CommDeltaTime[11]_i_7_n_0 ;
  wire \s1CommDeltaTime[11]_i_8_n_0 ;
  wire \s1CommDeltaTime[11]_i_9_n_0 ;
  wire \s1CommDeltaTime[12]_i_2_n_0 ;
  wire \s1CommDeltaTime[13]_i_2_n_0 ;
  wire \s1CommDeltaTime[14]_i_2_n_0 ;
  wire \s1CommDeltaTime[14]_i_4_n_0 ;
  wire \s1CommDeltaTime[14]_i_5_n_0 ;
  wire \s1CommDeltaTime[14]_i_6_n_0 ;
  wire \s1CommDeltaTime[14]_i_7_n_0 ;
  wire \s1CommDeltaTime[15]_i_10_n_0 ;
  wire \s1CommDeltaTime[15]_i_11_n_0 ;
  wire \s1CommDeltaTime[15]_i_12_n_0 ;
  wire \s1CommDeltaTime[15]_i_15_n_0 ;
  wire \s1CommDeltaTime[15]_i_16_n_0 ;
  wire \s1CommDeltaTime[15]_i_17_n_0 ;
  wire \s1CommDeltaTime[15]_i_18_n_0 ;
  wire \s1CommDeltaTime[15]_i_19_n_0 ;
  wire \s1CommDeltaTime[15]_i_20_n_0 ;
  wire \s1CommDeltaTime[15]_i_21_n_0 ;
  wire \s1CommDeltaTime[15]_i_22_n_0 ;
  wire \s1CommDeltaTime[15]_i_4_n_0 ;
  wire \s1CommDeltaTime[15]_i_5_n_0 ;
  wire \s1CommDeltaTime[15]_i_6_n_0 ;
  wire \s1CommDeltaTime[15]_i_7_n_0 ;
  wire \s1CommDeltaTime[15]_i_8_n_0 ;
  wire \s1CommDeltaTime[15]_i_9_n_0 ;
  wire \s1CommDeltaTime[16]_i_2_n_0 ;
  wire \s1CommDeltaTime[17]_i_2_n_0 ;
  wire \s1CommDeltaTime[18]_i_2_n_0 ;
  wire \s1CommDeltaTime[18]_i_4_n_0 ;
  wire \s1CommDeltaTime[18]_i_5_n_0 ;
  wire \s1CommDeltaTime[18]_i_6_n_0 ;
  wire \s1CommDeltaTime[18]_i_7_n_0 ;
  wire \s1CommDeltaTime[19]_i_10_n_0 ;
  wire \s1CommDeltaTime[19]_i_11_n_0 ;
  wire \s1CommDeltaTime[19]_i_12_n_0 ;
  wire \s1CommDeltaTime[19]_i_15_n_0 ;
  wire \s1CommDeltaTime[19]_i_16_n_0 ;
  wire \s1CommDeltaTime[19]_i_17_n_0 ;
  wire \s1CommDeltaTime[19]_i_18_n_0 ;
  wire \s1CommDeltaTime[19]_i_19_n_0 ;
  wire \s1CommDeltaTime[19]_i_20_n_0 ;
  wire \s1CommDeltaTime[19]_i_21_n_0 ;
  wire \s1CommDeltaTime[19]_i_22_n_0 ;
  wire \s1CommDeltaTime[19]_i_4_n_0 ;
  wire \s1CommDeltaTime[19]_i_5_n_0 ;
  wire \s1CommDeltaTime[19]_i_6_n_0 ;
  wire \s1CommDeltaTime[19]_i_7_n_0 ;
  wire \s1CommDeltaTime[19]_i_8_n_0 ;
  wire \s1CommDeltaTime[19]_i_9_n_0 ;
  wire \s1CommDeltaTime[1]_i_2_n_0 ;
  wire \s1CommDeltaTime[20]_i_2_n_0 ;
  wire \s1CommDeltaTime[21]_i_2_n_0 ;
  wire \s1CommDeltaTime[22]_i_2_n_0 ;
  wire \s1CommDeltaTime[22]_i_4_n_0 ;
  wire \s1CommDeltaTime[22]_i_5_n_0 ;
  wire \s1CommDeltaTime[22]_i_6_n_0 ;
  wire \s1CommDeltaTime[22]_i_7_n_0 ;
  wire \s1CommDeltaTime[23]_i_10_n_0 ;
  wire \s1CommDeltaTime[23]_i_11_n_0 ;
  wire \s1CommDeltaTime[23]_i_12_n_0 ;
  wire \s1CommDeltaTime[23]_i_13_n_0 ;
  wire \s1CommDeltaTime[23]_i_14_n_0 ;
  wire \s1CommDeltaTime[23]_i_15_n_0 ;
  wire \s1CommDeltaTime[23]_i_16_n_0 ;
  wire \s1CommDeltaTime[23]_i_20_n_0 ;
  wire \s1CommDeltaTime[23]_i_21_n_0 ;
  wire \s1CommDeltaTime[23]_i_22_n_0 ;
  wire \s1CommDeltaTime[23]_i_23_n_0 ;
  wire \s1CommDeltaTime[23]_i_24_n_0 ;
  wire \s1CommDeltaTime[23]_i_25_n_0 ;
  wire \s1CommDeltaTime[23]_i_26_n_0 ;
  wire \s1CommDeltaTime[23]_i_27_n_0 ;
  wire \s1CommDeltaTime[23]_i_28_n_0 ;
  wire \s1CommDeltaTime[23]_i_29_n_0 ;
  wire \s1CommDeltaTime[23]_i_30_n_0 ;
  wire \s1CommDeltaTime[23]_i_3_n_0 ;
  wire \s1CommDeltaTime[23]_i_5_n_0 ;
  wire \s1CommDeltaTime[23]_i_7_n_0 ;
  wire \s1CommDeltaTime[23]_i_8_n_0 ;
  wire \s1CommDeltaTime[23]_i_9_n_0 ;
  wire \s1CommDeltaTime[2]_i_2_n_0 ;
  wire \s1CommDeltaTime[3]_i_10_n_0 ;
  wire \s1CommDeltaTime[3]_i_11_n_0 ;
  wire \s1CommDeltaTime[3]_i_12_n_0 ;
  wire \s1CommDeltaTime[3]_i_15_n_0 ;
  wire \s1CommDeltaTime[3]_i_16_n_0 ;
  wire \s1CommDeltaTime[3]_i_17_n_0 ;
  wire \s1CommDeltaTime[3]_i_18_n_0 ;
  wire \s1CommDeltaTime[3]_i_19_n_0 ;
  wire \s1CommDeltaTime[3]_i_20_n_0 ;
  wire \s1CommDeltaTime[3]_i_21_n_0 ;
  wire \s1CommDeltaTime[3]_i_22_n_0 ;
  wire \s1CommDeltaTime[3]_i_4_n_0 ;
  wire \s1CommDeltaTime[3]_i_5_n_0 ;
  wire \s1CommDeltaTime[3]_i_6_n_0 ;
  wire \s1CommDeltaTime[3]_i_7_n_0 ;
  wire \s1CommDeltaTime[3]_i_8_n_0 ;
  wire \s1CommDeltaTime[3]_i_9_n_0 ;
  wire \s1CommDeltaTime[4]_i_2_n_0 ;
  wire \s1CommDeltaTime[5]_i_2_n_0 ;
  wire \s1CommDeltaTime[6]_i_2_n_0 ;
  wire \s1CommDeltaTime[7]_i_10_n_0 ;
  wire \s1CommDeltaTime[7]_i_11_n_0 ;
  wire \s1CommDeltaTime[7]_i_12_n_0 ;
  wire \s1CommDeltaTime[7]_i_15_n_0 ;
  wire \s1CommDeltaTime[7]_i_16_n_0 ;
  wire \s1CommDeltaTime[7]_i_17_n_0 ;
  wire \s1CommDeltaTime[7]_i_18_n_0 ;
  wire \s1CommDeltaTime[7]_i_19_n_0 ;
  wire \s1CommDeltaTime[7]_i_20_n_0 ;
  wire \s1CommDeltaTime[7]_i_21_n_0 ;
  wire \s1CommDeltaTime[7]_i_22_n_0 ;
  wire \s1CommDeltaTime[7]_i_4_n_0 ;
  wire \s1CommDeltaTime[7]_i_5_n_0 ;
  wire \s1CommDeltaTime[7]_i_6_n_0 ;
  wire \s1CommDeltaTime[7]_i_7_n_0 ;
  wire \s1CommDeltaTime[7]_i_8_n_0 ;
  wire \s1CommDeltaTime[7]_i_9_n_0 ;
  wire \s1CommDeltaTime[8]_i_2_n_0 ;
  wire \s1CommDeltaTime[9]_i_2_n_0 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[10]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_0 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_1 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_2 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_3 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_4 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_5 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_6 ;
  wire \s1CommDeltaTime_reg[11]_i_13_n_7 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_0 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_1 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_2 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_3 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_4 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_5 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_6 ;
  wire \s1CommDeltaTime_reg[11]_i_14_n_7 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_0 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_1 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_2 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_3 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_4 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_5 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_6 ;
  wire \s1CommDeltaTime_reg[11]_i_2_n_7 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[11]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[14]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_0 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_1 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_2 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_3 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_4 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_5 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_6 ;
  wire \s1CommDeltaTime_reg[15]_i_13_n_7 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_0 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_1 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_2 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_3 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_4 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_5 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_6 ;
  wire \s1CommDeltaTime_reg[15]_i_14_n_7 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_0 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_1 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_2 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_3 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_4 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_5 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_6 ;
  wire \s1CommDeltaTime_reg[15]_i_2_n_7 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[15]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[18]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_0 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_1 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_2 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_3 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_4 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_5 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_6 ;
  wire \s1CommDeltaTime_reg[19]_i_13_n_7 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_0 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_1 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_2 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_3 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_4 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_5 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_6 ;
  wire \s1CommDeltaTime_reg[19]_i_14_n_7 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_0 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_1 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_2 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_3 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_4 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_5 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_6 ;
  wire \s1CommDeltaTime_reg[19]_i_2_n_7 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[19]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[22]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_1 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_2 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_3 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_4 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_5 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_6 ;
  wire \s1CommDeltaTime_reg[23]_i_17_n_7 ;
  wire \s1CommDeltaTime_reg[23]_i_18_n_7 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_1 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_2 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_3 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_4 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_5 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_6 ;
  wire \s1CommDeltaTime_reg[23]_i_19_n_7 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_1 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_2 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_3 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_4 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_5 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_6 ;
  wire \s1CommDeltaTime_reg[23]_i_4_n_7 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_1 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_2 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_3 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_4 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_5 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_6 ;
  wire \s1CommDeltaTime_reg[23]_i_6_n_7 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_0 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_1 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_2 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_3 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_4 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_5 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_6 ;
  wire \s1CommDeltaTime_reg[3]_i_13_n_7 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_0 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_1 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_2 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_3 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_4 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_5 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_6 ;
  wire \s1CommDeltaTime_reg[3]_i_14_n_7 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_0 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_1 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_2 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_3 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_4 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_5 ;
  wire \s1CommDeltaTime_reg[3]_i_2_n_6 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[3]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_0 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_1 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_2 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_3 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_4 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_5 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_6 ;
  wire \s1CommDeltaTime_reg[7]_i_13_n_7 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_0 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_1 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_2 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_3 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_4 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_5 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_6 ;
  wire \s1CommDeltaTime_reg[7]_i_14_n_7 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_0 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_1 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_2 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_3 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_4 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_5 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_6 ;
  wire \s1CommDeltaTime_reg[7]_i_2_n_7 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_0 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_1 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_2 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_3 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_4 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_5 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_6 ;
  wire \s1CommDeltaTime_reg[7]_i_3_n_7 ;
  wire \s1CommDeltaTime_reg_n_0_[0] ;
  wire \s1CommDeltaTime_reg_n_0_[10] ;
  wire \s1CommDeltaTime_reg_n_0_[11] ;
  wire \s1CommDeltaTime_reg_n_0_[12] ;
  wire \s1CommDeltaTime_reg_n_0_[13] ;
  wire \s1CommDeltaTime_reg_n_0_[14] ;
  wire \s1CommDeltaTime_reg_n_0_[15] ;
  wire \s1CommDeltaTime_reg_n_0_[16] ;
  wire \s1CommDeltaTime_reg_n_0_[17] ;
  wire \s1CommDeltaTime_reg_n_0_[18] ;
  wire \s1CommDeltaTime_reg_n_0_[19] ;
  wire \s1CommDeltaTime_reg_n_0_[1] ;
  wire \s1CommDeltaTime_reg_n_0_[20] ;
  wire \s1CommDeltaTime_reg_n_0_[21] ;
  wire \s1CommDeltaTime_reg_n_0_[22] ;
  wire \s1CommDeltaTime_reg_n_0_[23] ;
  wire \s1CommDeltaTime_reg_n_0_[2] ;
  wire \s1CommDeltaTime_reg_n_0_[3] ;
  wire \s1CommDeltaTime_reg_n_0_[4] ;
  wire \s1CommDeltaTime_reg_n_0_[5] ;
  wire \s1CommDeltaTime_reg_n_0_[6] ;
  wire \s1CommDeltaTime_reg_n_0_[7] ;
  wire \s1CommDeltaTime_reg_n_0_[8] ;
  wire \s1CommDeltaTime_reg_n_0_[9] ;
  wire [23:0]s1CommTime;
  wire [23:0]s1CommTime0;
  wire [23:0]s1CommTime002_out;
  wire [23:0]s1CommTime01;
  wire \s1CommTime0[11]_i_2_n_0 ;
  wire \s1CommTime0[11]_i_3_n_0 ;
  wire \s1CommTime0[11]_i_4_n_0 ;
  wire \s1CommTime0[11]_i_5_n_0 ;
  wire \s1CommTime0[15]_i_2_n_0 ;
  wire \s1CommTime0[15]_i_3_n_0 ;
  wire \s1CommTime0[15]_i_4_n_0 ;
  wire \s1CommTime0[15]_i_5_n_0 ;
  wire \s1CommTime0[19]_i_2_n_0 ;
  wire \s1CommTime0[19]_i_3_n_0 ;
  wire \s1CommTime0[19]_i_4_n_0 ;
  wire \s1CommTime0[19]_i_5_n_0 ;
  wire \s1CommTime0[23]_i_2_n_0 ;
  wire \s1CommTime0[23]_i_3_n_0 ;
  wire \s1CommTime0[23]_i_4_n_0 ;
  wire \s1CommTime0[23]_i_5_n_0 ;
  wire \s1CommTime0[3]_i_2_n_0 ;
  wire \s1CommTime0[3]_i_3_n_0 ;
  wire \s1CommTime0[3]_i_4_n_0 ;
  wire \s1CommTime0[3]_i_5_n_0 ;
  wire \s1CommTime0[7]_i_2_n_0 ;
  wire \s1CommTime0[7]_i_3_n_0 ;
  wire \s1CommTime0[7]_i_4_n_0 ;
  wire \s1CommTime0[7]_i_5_n_0 ;
  wire \s1CommTime0_reg[11]_i_1_n_0 ;
  wire \s1CommTime0_reg[11]_i_1_n_1 ;
  wire \s1CommTime0_reg[11]_i_1_n_2 ;
  wire \s1CommTime0_reg[11]_i_1_n_3 ;
  wire \s1CommTime0_reg[15]_i_1_n_0 ;
  wire \s1CommTime0_reg[15]_i_1_n_1 ;
  wire \s1CommTime0_reg[15]_i_1_n_2 ;
  wire \s1CommTime0_reg[15]_i_1_n_3 ;
  wire \s1CommTime0_reg[19]_i_1_n_0 ;
  wire \s1CommTime0_reg[19]_i_1_n_1 ;
  wire \s1CommTime0_reg[19]_i_1_n_2 ;
  wire \s1CommTime0_reg[19]_i_1_n_3 ;
  wire \s1CommTime0_reg[23]_i_1_n_1 ;
  wire \s1CommTime0_reg[23]_i_1_n_2 ;
  wire \s1CommTime0_reg[23]_i_1_n_3 ;
  wire \s1CommTime0_reg[3]_i_1_n_0 ;
  wire \s1CommTime0_reg[3]_i_1_n_1 ;
  wire \s1CommTime0_reg[3]_i_1_n_2 ;
  wire \s1CommTime0_reg[3]_i_1_n_3 ;
  wire \s1CommTime0_reg[7]_i_1_n_0 ;
  wire \s1CommTime0_reg[7]_i_1_n_1 ;
  wire \s1CommTime0_reg[7]_i_1_n_2 ;
  wire \s1CommTime0_reg[7]_i_1_n_3 ;
  wire [23:0]s1CommTime1;
  wire [23:0]s1CommTime101_out;
  wire s1CommTime10_out;
  wire [23:0]s1CommTime11;
  wire \s1CommTime1[11]_i_2_n_0 ;
  wire \s1CommTime1[11]_i_3_n_0 ;
  wire \s1CommTime1[11]_i_4_n_0 ;
  wire \s1CommTime1[11]_i_5_n_0 ;
  wire \s1CommTime1[15]_i_2_n_0 ;
  wire \s1CommTime1[15]_i_3_n_0 ;
  wire \s1CommTime1[15]_i_4_n_0 ;
  wire \s1CommTime1[15]_i_5_n_0 ;
  wire \s1CommTime1[19]_i_2_n_0 ;
  wire \s1CommTime1[19]_i_3_n_0 ;
  wire \s1CommTime1[19]_i_4_n_0 ;
  wire \s1CommTime1[19]_i_5_n_0 ;
  wire \s1CommTime1[23]_i_1_n_0 ;
  wire \s1CommTime1[23]_i_3_n_0 ;
  wire \s1CommTime1[23]_i_4_n_0 ;
  wire \s1CommTime1[23]_i_5_n_0 ;
  wire \s1CommTime1[23]_i_6_n_0 ;
  wire \s1CommTime1[3]_i_2_n_0 ;
  wire \s1CommTime1[3]_i_3_n_0 ;
  wire \s1CommTime1[3]_i_4_n_0 ;
  wire \s1CommTime1[3]_i_5_n_0 ;
  wire \s1CommTime1[7]_i_2_n_0 ;
  wire \s1CommTime1[7]_i_3_n_0 ;
  wire \s1CommTime1[7]_i_4_n_0 ;
  wire \s1CommTime1[7]_i_5_n_0 ;
  wire \s1CommTime1_reg[11]_i_1_n_0 ;
  wire \s1CommTime1_reg[11]_i_1_n_1 ;
  wire \s1CommTime1_reg[11]_i_1_n_2 ;
  wire \s1CommTime1_reg[11]_i_1_n_3 ;
  wire \s1CommTime1_reg[15]_i_1_n_0 ;
  wire \s1CommTime1_reg[15]_i_1_n_1 ;
  wire \s1CommTime1_reg[15]_i_1_n_2 ;
  wire \s1CommTime1_reg[15]_i_1_n_3 ;
  wire \s1CommTime1_reg[19]_i_1_n_0 ;
  wire \s1CommTime1_reg[19]_i_1_n_1 ;
  wire \s1CommTime1_reg[19]_i_1_n_2 ;
  wire \s1CommTime1_reg[19]_i_1_n_3 ;
  wire \s1CommTime1_reg[23]_i_2_n_1 ;
  wire \s1CommTime1_reg[23]_i_2_n_2 ;
  wire \s1CommTime1_reg[23]_i_2_n_3 ;
  wire \s1CommTime1_reg[3]_i_1_n_0 ;
  wire \s1CommTime1_reg[3]_i_1_n_1 ;
  wire \s1CommTime1_reg[3]_i_1_n_2 ;
  wire \s1CommTime1_reg[3]_i_1_n_3 ;
  wire \s1CommTime1_reg[7]_i_1_n_0 ;
  wire \s1CommTime1_reg[7]_i_1_n_1 ;
  wire \s1CommTime1_reg[7]_i_1_n_2 ;
  wire \s1CommTime1_reg[7]_i_1_n_3 ;
  wire \s1CommTime[23]_i_10_n_0 ;
  wire \s1CommTime[23]_i_11_n_0 ;
  wire \s1CommTime[23]_i_12_n_0 ;
  wire \s1CommTime[23]_i_13_n_0 ;
  wire \s1CommTime[23]_i_14_n_0 ;
  wire \s1CommTime[23]_i_15_n_0 ;
  wire \s1CommTime[23]_i_16_n_0 ;
  wire \s1CommTime[23]_i_17_n_0 ;
  wire \s1CommTime[23]_i_18_n_0 ;
  wire \s1CommTime[23]_i_1_n_0 ;
  wire \s1CommTime[23]_i_20_n_0 ;
  wire \s1CommTime[23]_i_21_n_0 ;
  wire \s1CommTime[23]_i_22_n_0 ;
  wire \s1CommTime[23]_i_23_n_0 ;
  wire \s1CommTime[23]_i_24_n_0 ;
  wire \s1CommTime[23]_i_25_n_0 ;
  wire \s1CommTime[23]_i_26_n_0 ;
  wire \s1CommTime[23]_i_27_n_0 ;
  wire \s1CommTime[23]_i_28_n_0 ;
  wire \s1CommTime[23]_i_29_n_0 ;
  wire \s1CommTime[23]_i_2_n_0 ;
  wire \s1CommTime[23]_i_30_n_0 ;
  wire \s1CommTime[23]_i_31_n_0 ;
  wire \s1CommTime[23]_i_32_n_0 ;
  wire \s1CommTime[23]_i_33_n_0 ;
  wire \s1CommTime[23]_i_34_n_0 ;
  wire \s1CommTime[23]_i_35_n_0 ;
  wire \s1CommTime[23]_i_4_n_0 ;
  wire \s1CommTime[23]_i_6_n_0 ;
  wire \s1CommTime[23]_i_7_n_0 ;
  wire \s1CommTime[23]_i_9_n_0 ;
  wire \s1CommTime_reg[23]_i_19_n_0 ;
  wire \s1CommTime_reg[23]_i_19_n_1 ;
  wire \s1CommTime_reg[23]_i_19_n_2 ;
  wire \s1CommTime_reg[23]_i_19_n_3 ;
  wire \s1CommTime_reg[23]_i_5_n_1 ;
  wire \s1CommTime_reg[23]_i_5_n_2 ;
  wire \s1CommTime_reg[23]_i_5_n_3 ;
  wire \s1CommTime_reg[23]_i_8_n_0 ;
  wire \s1CommTime_reg[23]_i_8_n_1 ;
  wire \s1CommTime_reg[23]_i_8_n_2 ;
  wire \s1CommTime_reg[23]_i_8_n_3 ;
  wire \s1CommTime_reg_n_0_[0] ;
  wire \s1CommTime_reg_n_0_[10] ;
  wire \s1CommTime_reg_n_0_[11] ;
  wire \s1CommTime_reg_n_0_[12] ;
  wire \s1CommTime_reg_n_0_[13] ;
  wire \s1CommTime_reg_n_0_[14] ;
  wire \s1CommTime_reg_n_0_[15] ;
  wire \s1CommTime_reg_n_0_[16] ;
  wire \s1CommTime_reg_n_0_[17] ;
  wire \s1CommTime_reg_n_0_[18] ;
  wire \s1CommTime_reg_n_0_[19] ;
  wire \s1CommTime_reg_n_0_[1] ;
  wire \s1CommTime_reg_n_0_[20] ;
  wire \s1CommTime_reg_n_0_[21] ;
  wire \s1CommTime_reg_n_0_[22] ;
  wire \s1CommTime_reg_n_0_[23] ;
  wire \s1CommTime_reg_n_0_[2] ;
  wire \s1CommTime_reg_n_0_[3] ;
  wire \s1CommTime_reg_n_0_[4] ;
  wire \s1CommTime_reg_n_0_[5] ;
  wire \s1CommTime_reg_n_0_[6] ;
  wire \s1CommTime_reg_n_0_[7] ;
  wire \s1CommTime_reg_n_0_[8] ;
  wire \s1CommTime_reg_n_0_[9] ;
  wire \s1EmuRxDataBuf_reg[0][31]_srl32_n_1 ;
  wire \s1EmuRxDataBuf_reg[1][30]_srl31_n_0 ;
  wire \s1EmuRxDataBuf_reg[2][30]_srl31_n_0 ;
  wire \s1EmuRxDataBuf_reg[3][30]_srl31_n_0 ;
  wire \s1EmuRxDataBuf_reg_n_0_[1][31] ;
  wire \s1EmuRxDataBuf_reg_n_0_[2][31] ;
  wire \s1EmuRxDataBuf_reg_n_0_[3][31] ;
  wire [7:0]s1RxData2_wb;
  wire [11:0]s1RxData3_wb;
  wire s1RxIn_f;
  wire \s1RxPackHTimeCnt[0]_i_1_n_0 ;
  wire \s1RxPackHTimeCnt[6]_i_2_n_0 ;
  wire [7:0]s1RxPackHTimeCnt_reg;
  wire s1RxProc_n_1;
  wire s1RxProc_n_11;
  wire s1RxProc_n_13;
  wire s1RxProc_n_14;
  wire s1RxProc_n_15;
  wire s1RxProc_n_17;
  wire s1RxProc_n_18;
  wire s1RxProc_n_19;
  wire s1RxProc_n_20;
  wire s1RxProc_n_21;
  wire s1RxProc_n_22;
  wire s1RxProc_n_23;
  wire s1RxProc_n_24;
  wire s1RxProc_n_25;
  wire s1RxProc_n_26;
  wire s1RxProc_n_27;
  wire s1RxProc_n_28;
  wire s1RxProc_n_29;
  wire s1RxProc_n_30;
  wire s1RxProc_n_31;
  wire s1RxProc_n_32;
  wire s1SyncInhibit_f;
  wire \s1SyncPreDataGateTimeCnt[0]_i_3_n_0 ;
  wire \s1SyncPreDataGateTimeCnt[0]_i_4_n_0 ;
  wire \s1SyncPreDataGateTimeCnt[0]_i_6_n_0 ;
  wire [15:0]s1SyncPreDataGateTimeCnt_reg;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_0 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_1 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_2 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_3 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_4 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_5 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_6 ;
  wire \s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_7 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_1 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_2 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_3 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_4 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_5 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_6 ;
  wire \s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_7 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_0 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_1 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_2 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_3 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_4 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_5 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_6 ;
  wire \s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_7 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_0 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_1 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_2 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_3 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_4 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_5 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_6 ;
  wire \s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_7 ;
  wire s1SyncPreDataGate_f15_out;
  wire s1SyncPreDataGate_f16_out;
  wire s1SyncPreDataGate_f_i_2_n_0;
  wire s1SyncPreDataGate_f_i_4_n_0;
  wire s1SyncPreDataGate_f_reg_n_0;
  wire s1SyncPreDataGate_ff;
  wire \s1SyncRespDelayTimeCnt[0]_i_3_n_0 ;
  wire [14:0]s1SyncRespDelayTimeCnt_reg;
  wire [5:0]s1SyncRfFreq;
  wire s1SyncSspaProtect_f;
  wire \s1SyncWgPulseWidth_reg_n_0_[10] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[11] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[12] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[13] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[14] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[15] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[2] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[4] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[5] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[6] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[7] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[8] ;
  wire \s1SyncWgPulseWidth_reg_n_0_[9] ;
  wire s1TxData_w;
  wire [19:0]s1VideoGateDelayTime;
  wire s1VideoGateDelayTimeCnt;
  wire [13:0]s1VideoGateDelayTimeCnt0;
  wire \s1VideoGateDelayTimeCnt[14]_i_1_n_0 ;
  wire \s1VideoGateDelayTimeCnt_reg[12]_i_1_n_0 ;
  wire \s1VideoGateDelayTimeCnt_reg[12]_i_1_n_1 ;
  wire \s1VideoGateDelayTimeCnt_reg[12]_i_1_n_2 ;
  wire \s1VideoGateDelayTimeCnt_reg[12]_i_1_n_3 ;
  wire \s1VideoGateDelayTimeCnt_reg[4]_i_1_n_0 ;
  wire \s1VideoGateDelayTimeCnt_reg[4]_i_1_n_1 ;
  wire \s1VideoGateDelayTimeCnt_reg[4]_i_1_n_2 ;
  wire \s1VideoGateDelayTimeCnt_reg[4]_i_1_n_3 ;
  wire \s1VideoGateDelayTimeCnt_reg[8]_i_1_n_0 ;
  wire \s1VideoGateDelayTimeCnt_reg[8]_i_1_n_1 ;
  wire \s1VideoGateDelayTimeCnt_reg[8]_i_1_n_2 ;
  wire \s1VideoGateDelayTimeCnt_reg[8]_i_1_n_3 ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[0] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[10] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[11] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[12] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[13] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[14] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[1] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[2] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[3] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[4] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[5] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[6] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[7] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[8] ;
  wire \s1VideoGateDelayTimeCnt_reg_n_0_[9] ;
  wire \s1VideoGateDelayTime[11]_i_3_n_0 ;
  wire \s1VideoGateDelayTime[11]_i_4_n_0 ;
  wire \s1VideoGateDelayTime[11]_i_5_n_0 ;
  wire \s1VideoGateDelayTime[11]_i_6_n_0 ;
  wire \s1VideoGateDelayTime[15]_i_3_n_0 ;
  wire \s1VideoGateDelayTime[15]_i_4_n_0 ;
  wire \s1VideoGateDelayTime[15]_i_5_n_0 ;
  wire \s1VideoGateDelayTime[15]_i_6_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_10_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_1_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_3_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_5_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_6_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_7_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_8_n_0 ;
  wire \s1VideoGateDelayTime[19]_i_9_n_0 ;
  wire \s1VideoGateDelayTime[3]_i_3_n_0 ;
  wire \s1VideoGateDelayTime[3]_i_4_n_0 ;
  wire \s1VideoGateDelayTime[3]_i_5_n_0 ;
  wire \s1VideoGateDelayTime[3]_i_6_n_0 ;
  wire \s1VideoGateDelayTime[7]_i_3_n_0 ;
  wire \s1VideoGateDelayTime[7]_i_4_n_0 ;
  wire \s1VideoGateDelayTime[7]_i_5_n_0 ;
  wire \s1VideoGateDelayTime[7]_i_6_n_0 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_0 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_1 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_2 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_3 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_4 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_5 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_6 ;
  wire \s1VideoGateDelayTime_reg[11]_i_2_n_7 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_0 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_1 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_2 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_3 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_4 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_5 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_6 ;
  wire \s1VideoGateDelayTime_reg[15]_i_2_n_7 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_1 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_2 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_3 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_4 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_5 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_6 ;
  wire \s1VideoGateDelayTime_reg[19]_i_4_n_7 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_0 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_1 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_2 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_3 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_4 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_5 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_6 ;
  wire \s1VideoGateDelayTime_reg[3]_i_2_n_7 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_0 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_1 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_2 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_3 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_4 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_5 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_6 ;
  wire \s1VideoGateDelayTime_reg[7]_i_2_n_7 ;
  wire \s1VideoGateDelayTime_reg_n_0_[0] ;
  wire \s1VideoGateDelayTime_reg_n_0_[10] ;
  wire \s1VideoGateDelayTime_reg_n_0_[11] ;
  wire \s1VideoGateDelayTime_reg_n_0_[12] ;
  wire \s1VideoGateDelayTime_reg_n_0_[13] ;
  wire \s1VideoGateDelayTime_reg_n_0_[14] ;
  wire \s1VideoGateDelayTime_reg_n_0_[15] ;
  wire \s1VideoGateDelayTime_reg_n_0_[16] ;
  wire \s1VideoGateDelayTime_reg_n_0_[17] ;
  wire \s1VideoGateDelayTime_reg_n_0_[18] ;
  wire \s1VideoGateDelayTime_reg_n_0_[19] ;
  wire \s1VideoGateDelayTime_reg_n_0_[1] ;
  wire \s1VideoGateDelayTime_reg_n_0_[2] ;
  wire \s1VideoGateDelayTime_reg_n_0_[3] ;
  wire \s1VideoGateDelayTime_reg_n_0_[4] ;
  wire \s1VideoGateDelayTime_reg_n_0_[5] ;
  wire \s1VideoGateDelayTime_reg_n_0_[6] ;
  wire \s1VideoGateDelayTime_reg_n_0_[7] ;
  wire \s1VideoGateDelayTime_reg_n_0_[8] ;
  wire \s1VideoGateDelayTime_reg_n_0_[9] ;
  wire \s1VideoGateWidthTimeCnt[0]_i_10_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_11_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_4_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_5_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_6_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_7_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_8_n_0 ;
  wire \s1VideoGateWidthTimeCnt[0]_i_9_n_0 ;
  wire [19:0]s1VideoGateWidthTimeCnt_reg;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_1_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_1_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_0 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_1 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_4 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_5 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_6 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_2_n_7 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_3_n_0 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_3_n_1 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_3_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[0]_i_3_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_0 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_1 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_4 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_5 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_6 ;
  wire \s1VideoGateWidthTimeCnt_reg[12]_i_1_n_7 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_1 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_4 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_5 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_6 ;
  wire \s1VideoGateWidthTimeCnt_reg[16]_i_1_n_7 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_0 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_1 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_4 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_5 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_6 ;
  wire \s1VideoGateWidthTimeCnt_reg[4]_i_1_n_7 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_0 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_1 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_2 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_3 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_4 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_5 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_6 ;
  wire \s1VideoGateWidthTimeCnt_reg[8]_i_1_n_7 ;
  wire \s1VideoGateWidthTime_reg_n_0_[10] ;
  wire \s1VideoGateWidthTime_reg_n_0_[11] ;
  wire \s1VideoGateWidthTime_reg_n_0_[12] ;
  wire \s1VideoGateWidthTime_reg_n_0_[13] ;
  wire \s1VideoGateWidthTime_reg_n_0_[14] ;
  wire \s1VideoGateWidthTime_reg_n_0_[15] ;
  wire \s1VideoGateWidthTime_reg_n_0_[2] ;
  wire \s1VideoGateWidthTime_reg_n_0_[4] ;
  wire \s1VideoGateWidthTime_reg_n_0_[5] ;
  wire \s1VideoGateWidthTime_reg_n_0_[6] ;
  wire \s1VideoGateWidthTime_reg_n_0_[7] ;
  wire \s1VideoGateWidthTime_reg_n_0_[8] ;
  wire \s1VideoGateWidthTime_reg_n_0_[9] ;
  wire s1VideoGate_f1;
  wire s1VideoGate_f10_out;
  wire s1VideoGate_f_i_10_n_0;
  wire s1VideoGate_f_i_1_n_0;
  wire s1VideoGate_f_i_4_n_0;
  wire s1VideoGate_f_i_5_n_0;
  wire s1VideoGate_f_i_6_n_0;
  wire s1VideoGate_f_i_7_n_0;
  wire s1VideoGate_f_i_8_n_0;
  wire s1VideoGate_f_i_9_n_0;
  wire s1VideoGate_f_reg_i_2_n_2;
  wire s1VideoGate_f_reg_i_2_n_3;
  wire s1VideoGate_f_reg_i_3_n_0;
  wire s1VideoGate_f_reg_i_3_n_1;
  wire s1VideoGate_f_reg_i_3_n_2;
  wire s1VideoGate_f_reg_i_3_n_3;
  wire s1VideoGate_f_reg_n_0;
  wire [19:0]s1WgTrigGateDelayTime;
  wire \s1WgTrigGateDelayTime[11]_i_10_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_11_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_12_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_13_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_14_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_15_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_16_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_17_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_2_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_3_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_4_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_5_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_6_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_7_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_8_n_0 ;
  wire \s1WgTrigGateDelayTime[11]_i_9_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_10_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_11_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_12_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_13_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_14_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_2_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_3_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_4_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_5_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_6_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_7_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_8_n_0 ;
  wire \s1WgTrigGateDelayTime[15]_i_9_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_10_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_11_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_12_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_13_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_14_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_15_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_16_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_1_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_3_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_4_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_5_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_6_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_7_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_8_n_0 ;
  wire \s1WgTrigGateDelayTime[19]_i_9_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_2_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_3_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_4_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_5_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_6_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_7_n_0 ;
  wire \s1WgTrigGateDelayTime[3]_i_8_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_10_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_11_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_12_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_13_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_14_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_15_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_16_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_2_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_3_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_4_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_5_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_6_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_7_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_8_n_0 ;
  wire \s1WgTrigGateDelayTime[7]_i_9_n_0 ;
  wire \s1WgTrigGateDelayTime_reg[11]_i_1_n_0 ;
  wire \s1WgTrigGateDelayTime_reg[11]_i_1_n_1 ;
  wire \s1WgTrigGateDelayTime_reg[11]_i_1_n_2 ;
  wire \s1WgTrigGateDelayTime_reg[11]_i_1_n_3 ;
  wire \s1WgTrigGateDelayTime_reg[15]_i_1_n_0 ;
  wire \s1WgTrigGateDelayTime_reg[15]_i_1_n_1 ;
  wire \s1WgTrigGateDelayTime_reg[15]_i_1_n_2 ;
  wire \s1WgTrigGateDelayTime_reg[15]_i_1_n_3 ;
  wire \s1WgTrigGateDelayTime_reg[19]_i_2_n_1 ;
  wire \s1WgTrigGateDelayTime_reg[19]_i_2_n_2 ;
  wire \s1WgTrigGateDelayTime_reg[19]_i_2_n_3 ;
  wire \s1WgTrigGateDelayTime_reg[3]_i_1_n_0 ;
  wire \s1WgTrigGateDelayTime_reg[3]_i_1_n_1 ;
  wire \s1WgTrigGateDelayTime_reg[3]_i_1_n_2 ;
  wire \s1WgTrigGateDelayTime_reg[3]_i_1_n_3 ;
  wire \s1WgTrigGateDelayTime_reg[7]_i_1_n_0 ;
  wire \s1WgTrigGateDelayTime_reg[7]_i_1_n_1 ;
  wire \s1WgTrigGateDelayTime_reg[7]_i_1_n_2 ;
  wire \s1WgTrigGateDelayTime_reg[7]_i_1_n_3 ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[0] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[10] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[11] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[12] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[13] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[14] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[15] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[16] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[17] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[18] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[19] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[1] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[2] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[3] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[4] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[5] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[6] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[7] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[8] ;
  wire \s1WgTrigGateDelayTime_reg_n_0_[9] ;
  wire s1WgTrigGateWidthTimeCnt0;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_10_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_11_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_4_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_5_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_6_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_7_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_8_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt[0]_i_9_n_0 ;
  wire [19:0]s1WgTrigGateWidthTimeCnt_reg;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_1_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_1_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_1 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_4 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_5 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_6 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_7 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_1 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_1 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_4 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_5 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_6 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_7 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_1 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_4 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_5 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_6 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_7 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_1 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_4 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_5 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_6 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_7 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_0 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_1 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_2 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_3 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_4 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_5 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_6 ;
  wire \s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_7 ;
  wire s1WgTrigGate_f_i_1_n_0;
  wire s1WgTrigGate_f_i_2_n_0;
  wire s1WgTrigGate_f_i_3_n_0;
  wire s1WgTrigGate_f_i_4_n_0;
  wire s1WgTrigGate_f_i_5_n_0;
  wire s1WgTrigGate_f_reg_n_0;
  wire \s2CommDelayTime[0]_i_10_n_0 ;
  wire \s2CommDelayTime[0]_i_11_n_0 ;
  wire \s2CommDelayTime[0]_i_12_n_0 ;
  wire \s2CommDelayTime[0]_i_13_n_0 ;
  wire \s2CommDelayTime[0]_i_14_n_0 ;
  wire \s2CommDelayTime[0]_i_15_n_0 ;
  wire \s2CommDelayTime[0]_i_16_n_0 ;
  wire \s2CommDelayTime[0]_i_17_n_0 ;
  wire \s2CommDelayTime[0]_i_19_n_0 ;
  wire \s2CommDelayTime[0]_i_1_n_0 ;
  wire \s2CommDelayTime[0]_i_20_n_0 ;
  wire \s2CommDelayTime[0]_i_21_n_0 ;
  wire \s2CommDelayTime[0]_i_22_n_0 ;
  wire \s2CommDelayTime[0]_i_23_n_0 ;
  wire \s2CommDelayTime[0]_i_24_n_0 ;
  wire \s2CommDelayTime[0]_i_25_n_0 ;
  wire \s2CommDelayTime[0]_i_26_n_0 ;
  wire \s2CommDelayTime[0]_i_28_n_0 ;
  wire \s2CommDelayTime[0]_i_29_n_0 ;
  wire \s2CommDelayTime[0]_i_2_n_0 ;
  wire \s2CommDelayTime[0]_i_30_n_0 ;
  wire \s2CommDelayTime[0]_i_31_n_0 ;
  wire \s2CommDelayTime[0]_i_32_n_0 ;
  wire \s2CommDelayTime[0]_i_33_n_0 ;
  wire \s2CommDelayTime[0]_i_34_n_0 ;
  wire \s2CommDelayTime[0]_i_35_n_0 ;
  wire \s2CommDelayTime[0]_i_37_n_0 ;
  wire \s2CommDelayTime[0]_i_38_n_0 ;
  wire \s2CommDelayTime[0]_i_39_n_0 ;
  wire \s2CommDelayTime[0]_i_40_n_0 ;
  wire \s2CommDelayTime[0]_i_41_n_0 ;
  wire \s2CommDelayTime[0]_i_42_n_0 ;
  wire \s2CommDelayTime[0]_i_43_n_0 ;
  wire \s2CommDelayTime[0]_i_44_n_0 ;
  wire \s2CommDelayTime[0]_i_45_n_0 ;
  wire \s2CommDelayTime[0]_i_46_n_0 ;
  wire \s2CommDelayTime[0]_i_47_n_0 ;
  wire \s2CommDelayTime[0]_i_48_n_0 ;
  wire \s2CommDelayTime[0]_i_49_n_0 ;
  wire \s2CommDelayTime[0]_i_50_n_0 ;
  wire \s2CommDelayTime[0]_i_51_n_0 ;
  wire \s2CommDelayTime[0]_i_52_n_0 ;
  wire \s2CommDelayTime[0]_i_53_n_0 ;
  wire \s2CommDelayTime[0]_i_54_n_0 ;
  wire \s2CommDelayTime[0]_i_55_n_0 ;
  wire \s2CommDelayTime[0]_i_56_n_0 ;
  wire \s2CommDelayTime[0]_i_57_n_0 ;
  wire \s2CommDelayTime[0]_i_58_n_0 ;
  wire \s2CommDelayTime[0]_i_59_n_0 ;
  wire \s2CommDelayTime[0]_i_60_n_0 ;
  wire \s2CommDelayTime[0]_i_6_n_0 ;
  wire \s2CommDelayTime[0]_i_7_n_0 ;
  wire \s2CommDelayTime[0]_i_8_n_0 ;
  wire \s2CommDelayTime[12]_i_2_n_0 ;
  wire \s2CommDelayTime[12]_i_3_n_0 ;
  wire \s2CommDelayTime[12]_i_4_n_0 ;
  wire \s2CommDelayTime[12]_i_5_n_0 ;
  wire \s2CommDelayTime[16]_i_2_n_0 ;
  wire \s2CommDelayTime[16]_i_3_n_0 ;
  wire \s2CommDelayTime[16]_i_4_n_0 ;
  wire \s2CommDelayTime[16]_i_5_n_0 ;
  wire \s2CommDelayTime[20]_i_2_n_0 ;
  wire \s2CommDelayTime[20]_i_3_n_0 ;
  wire \s2CommDelayTime[20]_i_4_n_0 ;
  wire \s2CommDelayTime[20]_i_5_n_0 ;
  wire \s2CommDelayTime[4]_i_2_n_0 ;
  wire \s2CommDelayTime[4]_i_3_n_0 ;
  wire \s2CommDelayTime[4]_i_4_n_0 ;
  wire \s2CommDelayTime[4]_i_5_n_0 ;
  wire \s2CommDelayTime[8]_i_2_n_0 ;
  wire \s2CommDelayTime[8]_i_3_n_0 ;
  wire \s2CommDelayTime[8]_i_4_n_0 ;
  wire \s2CommDelayTime[8]_i_5_n_0 ;
  wire [23:0]s2CommDelayTime_reg;
  wire \s2CommDelayTime_reg[0]_i_18_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_18_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_18_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_18_n_3 ;
  wire \s2CommDelayTime_reg[0]_i_27_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_27_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_27_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_27_n_3 ;
  wire \s2CommDelayTime_reg[0]_i_36_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_36_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_36_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_36_n_3 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_3 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_4 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_5 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_6 ;
  wire \s2CommDelayTime_reg[0]_i_3_n_7 ;
  wire \s2CommDelayTime_reg[0]_i_4_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_4_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_4_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_4_n_3 ;
  wire \s2CommDelayTime_reg[0]_i_5_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_5_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_5_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_5_n_3 ;
  wire \s2CommDelayTime_reg[0]_i_9_n_0 ;
  wire \s2CommDelayTime_reg[0]_i_9_n_1 ;
  wire \s2CommDelayTime_reg[0]_i_9_n_2 ;
  wire \s2CommDelayTime_reg[0]_i_9_n_3 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_0 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_1 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_2 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_3 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_4 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_5 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_6 ;
  wire \s2CommDelayTime_reg[12]_i_1_n_7 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_0 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_1 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_2 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_3 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_4 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_5 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_6 ;
  wire \s2CommDelayTime_reg[16]_i_1_n_7 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_1 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_2 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_3 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_4 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_5 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_6 ;
  wire \s2CommDelayTime_reg[20]_i_1_n_7 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_0 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_1 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_2 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_3 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_4 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_5 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_6 ;
  wire \s2CommDelayTime_reg[4]_i_1_n_7 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_0 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_1 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_2 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_3 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_4 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_5 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_6 ;
  wire \s2CommDelayTime_reg[8]_i_1_n_7 ;
  wire [11:1]s2CommDelayTime_reg__0;
  wire [23:0]s2CommDeltaTime;
  wire [23:7]s2CommDeltaTime0;
  wire \s2CommDeltaTime[0]_i_2_n_0 ;
  wire \s2CommDeltaTime[10]_i_2_n_0 ;
  wire \s2CommDeltaTime[10]_i_4_n_0 ;
  wire \s2CommDeltaTime[10]_i_5_n_0 ;
  wire \s2CommDeltaTime[10]_i_6_n_0 ;
  wire \s2CommDeltaTime[11]_i_10_n_0 ;
  wire \s2CommDeltaTime[11]_i_11_n_0 ;
  wire \s2CommDeltaTime[11]_i_12_n_0 ;
  wire \s2CommDeltaTime[11]_i_13_n_0 ;
  wire \s2CommDeltaTime[11]_i_14_n_0 ;
  wire \s2CommDeltaTime[11]_i_15_n_0 ;
  wire \s2CommDeltaTime[11]_i_16_n_0 ;
  wire \s2CommDeltaTime[11]_i_17_n_0 ;
  wire \s2CommDeltaTime[11]_i_3_n_0 ;
  wire \s2CommDeltaTime[11]_i_4_n_0 ;
  wire \s2CommDeltaTime[11]_i_5_n_0 ;
  wire \s2CommDeltaTime[11]_i_6_n_0 ;
  wire \s2CommDeltaTime[11]_i_7_n_0 ;
  wire \s2CommDeltaTime[12]_i_2_n_0 ;
  wire \s2CommDeltaTime[13]_i_2_n_0 ;
  wire \s2CommDeltaTime[14]_i_2_n_0 ;
  wire \s2CommDeltaTime[14]_i_4_n_0 ;
  wire \s2CommDeltaTime[14]_i_5_n_0 ;
  wire \s2CommDeltaTime[14]_i_6_n_0 ;
  wire \s2CommDeltaTime[14]_i_7_n_0 ;
  wire \s2CommDeltaTime[15]_i_10_n_0 ;
  wire \s2CommDeltaTime[15]_i_11_n_0 ;
  wire \s2CommDeltaTime[15]_i_12_n_0 ;
  wire \s2CommDeltaTime[15]_i_13_n_0 ;
  wire \s2CommDeltaTime[15]_i_14_n_0 ;
  wire \s2CommDeltaTime[15]_i_15_n_0 ;
  wire \s2CommDeltaTime[15]_i_16_n_0 ;
  wire \s2CommDeltaTime[15]_i_17_n_0 ;
  wire \s2CommDeltaTime[15]_i_3_n_0 ;
  wire \s2CommDeltaTime[15]_i_4_n_0 ;
  wire \s2CommDeltaTime[15]_i_5_n_0 ;
  wire \s2CommDeltaTime[15]_i_6_n_0 ;
  wire \s2CommDeltaTime[15]_i_7_n_0 ;
  wire \s2CommDeltaTime[16]_i_2_n_0 ;
  wire \s2CommDeltaTime[17]_i_2_n_0 ;
  wire \s2CommDeltaTime[18]_i_2_n_0 ;
  wire \s2CommDeltaTime[18]_i_4_n_0 ;
  wire \s2CommDeltaTime[18]_i_5_n_0 ;
  wire \s2CommDeltaTime[18]_i_6_n_0 ;
  wire \s2CommDeltaTime[18]_i_7_n_0 ;
  wire \s2CommDeltaTime[19]_i_10_n_0 ;
  wire \s2CommDeltaTime[19]_i_11_n_0 ;
  wire \s2CommDeltaTime[19]_i_12_n_0 ;
  wire \s2CommDeltaTime[19]_i_13_n_0 ;
  wire \s2CommDeltaTime[19]_i_14_n_0 ;
  wire \s2CommDeltaTime[19]_i_15_n_0 ;
  wire \s2CommDeltaTime[19]_i_16_n_0 ;
  wire \s2CommDeltaTime[19]_i_17_n_0 ;
  wire \s2CommDeltaTime[19]_i_3_n_0 ;
  wire \s2CommDeltaTime[19]_i_4_n_0 ;
  wire \s2CommDeltaTime[19]_i_5_n_0 ;
  wire \s2CommDeltaTime[19]_i_6_n_0 ;
  wire \s2CommDeltaTime[19]_i_7_n_0 ;
  wire \s2CommDeltaTime[1]_i_2_n_0 ;
  wire \s2CommDeltaTime[20]_i_2_n_0 ;
  wire \s2CommDeltaTime[21]_i_2_n_0 ;
  wire \s2CommDeltaTime[22]_i_2_n_0 ;
  wire \s2CommDeltaTime[22]_i_4_n_0 ;
  wire \s2CommDeltaTime[22]_i_5_n_0 ;
  wire \s2CommDeltaTime[22]_i_6_n_0 ;
  wire \s2CommDeltaTime[22]_i_7_n_0 ;
  wire \s2CommDeltaTime[23]_i_10_n_0 ;
  wire \s2CommDeltaTime[23]_i_11_n_0 ;
  wire \s2CommDeltaTime[23]_i_15_n_0 ;
  wire \s2CommDeltaTime[23]_i_16_n_0 ;
  wire \s2CommDeltaTime[23]_i_17_n_0 ;
  wire \s2CommDeltaTime[23]_i_18_n_0 ;
  wire \s2CommDeltaTime[23]_i_19_n_0 ;
  wire \s2CommDeltaTime[23]_i_1_n_0 ;
  wire \s2CommDeltaTime[23]_i_20_n_0 ;
  wire \s2CommDeltaTime[23]_i_21_n_0 ;
  wire \s2CommDeltaTime[23]_i_22_n_0 ;
  wire \s2CommDeltaTime[23]_i_23_n_0 ;
  wire \s2CommDeltaTime[23]_i_24_n_0 ;
  wire \s2CommDeltaTime[23]_i_4_n_0 ;
  wire \s2CommDeltaTime[23]_i_5_n_0 ;
  wire \s2CommDeltaTime[23]_i_6_n_0 ;
  wire \s2CommDeltaTime[23]_i_7_n_0 ;
  wire \s2CommDeltaTime[23]_i_8_n_0 ;
  wire \s2CommDeltaTime[23]_i_9_n_0 ;
  wire \s2CommDeltaTime[2]_i_2_n_0 ;
  wire \s2CommDeltaTime[3]_i_10_n_0 ;
  wire \s2CommDeltaTime[3]_i_11_n_0 ;
  wire \s2CommDeltaTime[3]_i_12_n_0 ;
  wire \s2CommDeltaTime[3]_i_13_n_0 ;
  wire \s2CommDeltaTime[3]_i_14_n_0 ;
  wire \s2CommDeltaTime[3]_i_15_n_0 ;
  wire \s2CommDeltaTime[3]_i_16_n_0 ;
  wire \s2CommDeltaTime[3]_i_17_n_0 ;
  wire \s2CommDeltaTime[3]_i_3_n_0 ;
  wire \s2CommDeltaTime[3]_i_4_n_0 ;
  wire \s2CommDeltaTime[3]_i_5_n_0 ;
  wire \s2CommDeltaTime[3]_i_6_n_0 ;
  wire \s2CommDeltaTime[3]_i_7_n_0 ;
  wire \s2CommDeltaTime[4]_i_2_n_0 ;
  wire \s2CommDeltaTime[5]_i_2_n_0 ;
  wire \s2CommDeltaTime[6]_i_2_n_0 ;
  wire \s2CommDeltaTime[7]_i_10_n_0 ;
  wire \s2CommDeltaTime[7]_i_11_n_0 ;
  wire \s2CommDeltaTime[7]_i_12_n_0 ;
  wire \s2CommDeltaTime[7]_i_13_n_0 ;
  wire \s2CommDeltaTime[7]_i_14_n_0 ;
  wire \s2CommDeltaTime[7]_i_15_n_0 ;
  wire \s2CommDeltaTime[7]_i_16_n_0 ;
  wire \s2CommDeltaTime[7]_i_17_n_0 ;
  wire \s2CommDeltaTime[7]_i_3_n_0 ;
  wire \s2CommDeltaTime[7]_i_4_n_0 ;
  wire \s2CommDeltaTime[7]_i_5_n_0 ;
  wire \s2CommDeltaTime[7]_i_6_n_0 ;
  wire \s2CommDeltaTime[7]_i_7_n_0 ;
  wire \s2CommDeltaTime[8]_i_2_n_0 ;
  wire \s2CommDeltaTime[9]_i_2_n_0 ;
  wire \s2CommDeltaTime_reg[10]_i_3_n_0 ;
  wire \s2CommDeltaTime_reg[10]_i_3_n_1 ;
  wire \s2CommDeltaTime_reg[10]_i_3_n_2 ;
  wire \s2CommDeltaTime_reg[10]_i_3_n_3 ;
  wire \s2CommDeltaTime_reg[11]_i_2_n_0 ;
  wire \s2CommDeltaTime_reg[11]_i_2_n_1 ;
  wire \s2CommDeltaTime_reg[11]_i_2_n_2 ;
  wire \s2CommDeltaTime_reg[11]_i_2_n_3 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_0 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_1 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_2 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_3 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_4 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_5 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_6 ;
  wire \s2CommDeltaTime_reg[11]_i_8_n_7 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_0 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_1 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_2 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_3 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_4 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_5 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_6 ;
  wire \s2CommDeltaTime_reg[11]_i_9_n_7 ;
  wire \s2CommDeltaTime_reg[14]_i_3_n_0 ;
  wire \s2CommDeltaTime_reg[14]_i_3_n_1 ;
  wire \s2CommDeltaTime_reg[14]_i_3_n_2 ;
  wire \s2CommDeltaTime_reg[14]_i_3_n_3 ;
  wire \s2CommDeltaTime_reg[15]_i_2_n_0 ;
  wire \s2CommDeltaTime_reg[15]_i_2_n_1 ;
  wire \s2CommDeltaTime_reg[15]_i_2_n_2 ;
  wire \s2CommDeltaTime_reg[15]_i_2_n_3 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_0 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_1 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_2 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_3 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_4 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_5 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_6 ;
  wire \s2CommDeltaTime_reg[15]_i_8_n_7 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_0 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_1 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_2 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_3 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_4 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_5 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_6 ;
  wire \s2CommDeltaTime_reg[15]_i_9_n_7 ;
  wire \s2CommDeltaTime_reg[18]_i_3_n_0 ;
  wire \s2CommDeltaTime_reg[18]_i_3_n_1 ;
  wire \s2CommDeltaTime_reg[18]_i_3_n_2 ;
  wire \s2CommDeltaTime_reg[18]_i_3_n_3 ;
  wire \s2CommDeltaTime_reg[19]_i_2_n_0 ;
  wire \s2CommDeltaTime_reg[19]_i_2_n_1 ;
  wire \s2CommDeltaTime_reg[19]_i_2_n_2 ;
  wire \s2CommDeltaTime_reg[19]_i_2_n_3 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_0 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_1 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_2 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_3 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_4 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_5 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_6 ;
  wire \s2CommDeltaTime_reg[19]_i_8_n_7 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_0 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_1 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_2 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_3 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_4 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_5 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_6 ;
  wire \s2CommDeltaTime_reg[19]_i_9_n_7 ;
  wire \s2CommDeltaTime_reg[22]_i_3_n_0 ;
  wire \s2CommDeltaTime_reg[22]_i_3_n_1 ;
  wire \s2CommDeltaTime_reg[22]_i_3_n_2 ;
  wire \s2CommDeltaTime_reg[22]_i_3_n_3 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_1 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_2 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_3 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_4 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_5 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_6 ;
  wire \s2CommDeltaTime_reg[23]_i_12_n_7 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_1 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_2 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_3 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_4 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_5 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_6 ;
  wire \s2CommDeltaTime_reg[23]_i_14_n_7 ;
  wire \s2CommDeltaTime_reg[23]_i_3_n_1 ;
  wire \s2CommDeltaTime_reg[23]_i_3_n_2 ;
  wire \s2CommDeltaTime_reg[23]_i_3_n_3 ;
  wire \s2CommDeltaTime_reg[3]_i_2_n_0 ;
  wire \s2CommDeltaTime_reg[3]_i_2_n_1 ;
  wire \s2CommDeltaTime_reg[3]_i_2_n_2 ;
  wire \s2CommDeltaTime_reg[3]_i_2_n_3 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_0 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_1 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_2 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_3 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_4 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_5 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_6 ;
  wire \s2CommDeltaTime_reg[3]_i_8_n_7 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_0 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_1 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_2 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_3 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_4 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_5 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_6 ;
  wire \s2CommDeltaTime_reg[3]_i_9_n_7 ;
  wire \s2CommDeltaTime_reg[7]_i_2_n_0 ;
  wire \s2CommDeltaTime_reg[7]_i_2_n_1 ;
  wire \s2CommDeltaTime_reg[7]_i_2_n_2 ;
  wire \s2CommDeltaTime_reg[7]_i_2_n_3 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_0 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_1 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_2 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_3 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_4 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_5 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_6 ;
  wire \s2CommDeltaTime_reg[7]_i_8_n_7 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_0 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_1 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_2 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_3 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_4 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_5 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_6 ;
  wire \s2CommDeltaTime_reg[7]_i_9_n_7 ;
  wire \s2CommDeltaTime_reg_n_0_[0] ;
  wire \s2CommDeltaTime_reg_n_0_[10] ;
  wire \s2CommDeltaTime_reg_n_0_[11] ;
  wire \s2CommDeltaTime_reg_n_0_[12] ;
  wire \s2CommDeltaTime_reg_n_0_[13] ;
  wire \s2CommDeltaTime_reg_n_0_[14] ;
  wire \s2CommDeltaTime_reg_n_0_[15] ;
  wire \s2CommDeltaTime_reg_n_0_[16] ;
  wire \s2CommDeltaTime_reg_n_0_[17] ;
  wire \s2CommDeltaTime_reg_n_0_[18] ;
  wire \s2CommDeltaTime_reg_n_0_[19] ;
  wire \s2CommDeltaTime_reg_n_0_[1] ;
  wire \s2CommDeltaTime_reg_n_0_[20] ;
  wire \s2CommDeltaTime_reg_n_0_[21] ;
  wire \s2CommDeltaTime_reg_n_0_[22] ;
  wire \s2CommDeltaTime_reg_n_0_[23] ;
  wire \s2CommDeltaTime_reg_n_0_[2] ;
  wire \s2CommDeltaTime_reg_n_0_[3] ;
  wire \s2CommDeltaTime_reg_n_0_[4] ;
  wire \s2CommDeltaTime_reg_n_0_[5] ;
  wire \s2CommDeltaTime_reg_n_0_[6] ;
  wire \s2CommDeltaTime_reg_n_0_[7] ;
  wire \s2CommDeltaTime_reg_n_0_[8] ;
  wire \s2CommDeltaTime_reg_n_0_[9] ;
  wire [23:0]s2CommTime00_out;
  wire [23:0]s2CommTime1;
  wire s2CommTime2;
  wire \s2CommTime[11]_i_2_n_0 ;
  wire \s2CommTime[11]_i_3_n_0 ;
  wire \s2CommTime[11]_i_4_n_0 ;
  wire \s2CommTime[11]_i_5_n_0 ;
  wire \s2CommTime[15]_i_2_n_0 ;
  wire \s2CommTime[15]_i_3_n_0 ;
  wire \s2CommTime[15]_i_4_n_0 ;
  wire \s2CommTime[15]_i_5_n_0 ;
  wire \s2CommTime[19]_i_2_n_0 ;
  wire \s2CommTime[19]_i_3_n_0 ;
  wire \s2CommTime[19]_i_4_n_0 ;
  wire \s2CommTime[19]_i_5_n_0 ;
  wire \s2CommTime[23]_i_10_n_0 ;
  wire \s2CommTime[23]_i_11_n_0 ;
  wire \s2CommTime[23]_i_12_n_0 ;
  wire \s2CommTime[23]_i_1_n_0 ;
  wire \s2CommTime[23]_i_2_n_0 ;
  wire \s2CommTime[23]_i_4_n_0 ;
  wire \s2CommTime[23]_i_5_n_0 ;
  wire \s2CommTime[23]_i_6_n_0 ;
  wire \s2CommTime[23]_i_7_n_0 ;
  wire \s2CommTime[23]_i_8_n_0 ;
  wire \s2CommTime[23]_i_9_n_0 ;
  wire \s2CommTime[3]_i_2_n_0 ;
  wire \s2CommTime[3]_i_3_n_0 ;
  wire \s2CommTime[3]_i_4_n_0 ;
  wire \s2CommTime[3]_i_5_n_0 ;
  wire \s2CommTime[7]_i_2_n_0 ;
  wire \s2CommTime[7]_i_3_n_0 ;
  wire \s2CommTime[7]_i_4_n_0 ;
  wire \s2CommTime[7]_i_5_n_0 ;
  wire \s2CommTime_reg[11]_i_1_n_0 ;
  wire \s2CommTime_reg[11]_i_1_n_1 ;
  wire \s2CommTime_reg[11]_i_1_n_2 ;
  wire \s2CommTime_reg[11]_i_1_n_3 ;
  wire \s2CommTime_reg[15]_i_1_n_0 ;
  wire \s2CommTime_reg[15]_i_1_n_1 ;
  wire \s2CommTime_reg[15]_i_1_n_2 ;
  wire \s2CommTime_reg[15]_i_1_n_3 ;
  wire \s2CommTime_reg[19]_i_1_n_0 ;
  wire \s2CommTime_reg[19]_i_1_n_1 ;
  wire \s2CommTime_reg[19]_i_1_n_2 ;
  wire \s2CommTime_reg[19]_i_1_n_3 ;
  wire \s2CommTime_reg[23]_i_3_n_1 ;
  wire \s2CommTime_reg[23]_i_3_n_2 ;
  wire \s2CommTime_reg[23]_i_3_n_3 ;
  wire \s2CommTime_reg[3]_i_1_n_0 ;
  wire \s2CommTime_reg[3]_i_1_n_1 ;
  wire \s2CommTime_reg[3]_i_1_n_2 ;
  wire \s2CommTime_reg[3]_i_1_n_3 ;
  wire \s2CommTime_reg[7]_i_1_n_0 ;
  wire \s2CommTime_reg[7]_i_1_n_1 ;
  wire \s2CommTime_reg[7]_i_1_n_2 ;
  wire \s2CommTime_reg[7]_i_1_n_3 ;
  wire \s2CommTime_reg_n_0_[0] ;
  wire \s2CommTime_reg_n_0_[10] ;
  wire \s2CommTime_reg_n_0_[11] ;
  wire \s2CommTime_reg_n_0_[12] ;
  wire \s2CommTime_reg_n_0_[13] ;
  wire \s2CommTime_reg_n_0_[14] ;
  wire \s2CommTime_reg_n_0_[15] ;
  wire \s2CommTime_reg_n_0_[16] ;
  wire \s2CommTime_reg_n_0_[17] ;
  wire \s2CommTime_reg_n_0_[18] ;
  wire \s2CommTime_reg_n_0_[19] ;
  wire \s2CommTime_reg_n_0_[1] ;
  wire \s2CommTime_reg_n_0_[20] ;
  wire \s2CommTime_reg_n_0_[21] ;
  wire \s2CommTime_reg_n_0_[22] ;
  wire \s2CommTime_reg_n_0_[23] ;
  wire \s2CommTime_reg_n_0_[2] ;
  wire \s2CommTime_reg_n_0_[3] ;
  wire \s2CommTime_reg_n_0_[4] ;
  wire \s2CommTime_reg_n_0_[5] ;
  wire \s2CommTime_reg_n_0_[6] ;
  wire \s2CommTime_reg_n_0_[7] ;
  wire \s2CommTime_reg_n_0_[8] ;
  wire \s2CommTime_reg_n_0_[9] ;
  wire sel;
  wire spEmuPreDataGateTimeCnt;
  wire \spEmuPreDataGateTimeCnt[0]_i_10_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_11_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_12_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_13_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_15_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_16_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_17_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_18_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_19_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_20_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_21_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_22_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_24_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_25_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_26_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_27_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_28_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_29_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_30_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_31_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_32_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_33_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_34_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_35_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_36_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_37_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_38_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_39_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_4_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_6_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_7_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_8_n_0 ;
  wire \spEmuPreDataGateTimeCnt[0]_i_9_n_0 ;
  wire [31:0]spEmuPreDataGateTimeCnt_reg;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_14_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_14_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_14_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_14_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_23_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_23_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_23_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_23_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_2_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_3_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_3_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_3_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_3_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_5_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_5_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_5_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[0]_i_5_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[12]_i_1_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[16]_i_1_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[20]_i_1_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[24]_i_1_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[28]_i_1_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[4]_i_1_n_7 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_0 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_1 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_2 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_3 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_4 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_5 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_6 ;
  wire \spEmuPreDataGateTimeCnt_reg[8]_i_1_n_7 ;
  wire spEmuPreDataGate_f1;
  wire spEmuPreDataGate_f_i_10_n_0;
  wire spEmuPreDataGate_f_i_11_n_0;
  wire spEmuPreDataGate_f_i_12_n_0;
  wire spEmuPreDataGate_f_i_14_n_0;
  wire spEmuPreDataGate_f_i_15_n_0;
  wire spEmuPreDataGate_f_i_16_n_0;
  wire spEmuPreDataGate_f_i_17_n_0;
  wire spEmuPreDataGate_f_i_18_n_0;
  wire spEmuPreDataGate_f_i_19_n_0;
  wire spEmuPreDataGate_f_i_1_n_0;
  wire spEmuPreDataGate_f_i_20_n_0;
  wire spEmuPreDataGate_f_i_21_n_0;
  wire spEmuPreDataGate_f_i_22_n_0;
  wire spEmuPreDataGate_f_i_23_n_0;
  wire spEmuPreDataGate_f_i_24_n_0;
  wire spEmuPreDataGate_f_i_25_n_0;
  wire spEmuPreDataGate_f_i_26_n_0;
  wire spEmuPreDataGate_f_i_27_n_0;
  wire spEmuPreDataGate_f_i_28_n_0;
  wire spEmuPreDataGate_f_i_29_n_0;
  wire spEmuPreDataGate_f_i_4_n_0;
  wire spEmuPreDataGate_f_i_5_n_0;
  wire spEmuPreDataGate_f_i_6_n_0;
  wire spEmuPreDataGate_f_i_7_n_0;
  wire spEmuPreDataGate_f_i_9_n_0;
  wire spEmuPreDataGate_f_reg_i_13_n_0;
  wire spEmuPreDataGate_f_reg_i_13_n_1;
  wire spEmuPreDataGate_f_reg_i_13_n_2;
  wire spEmuPreDataGate_f_reg_i_13_n_3;
  wire spEmuPreDataGate_f_reg_i_2_n_1;
  wire spEmuPreDataGate_f_reg_i_2_n_2;
  wire spEmuPreDataGate_f_reg_i_2_n_3;
  wire spEmuPreDataGate_f_reg_i_3_n_0;
  wire spEmuPreDataGate_f_reg_i_3_n_1;
  wire spEmuPreDataGate_f_reg_i_3_n_2;
  wire spEmuPreDataGate_f_reg_i_3_n_3;
  wire spEmuPreDataGate_f_reg_i_8_n_0;
  wire spEmuPreDataGate_f_reg_i_8_n_1;
  wire spEmuPreDataGate_f_reg_i_8_n_2;
  wire spEmuPreDataGate_f_reg_i_8_n_3;
  wire spEmuPreDataGate_f_reg_n_0;
  wire [27:4]spEmuWgPriTime;
  wire [5:0]spEmuWgRfFreq;
  wire \spEmuWgRfFreq[5]_i_1_n_0 ;
  wire \spEmuWgRfFreq[5]_i_2_n_0 ;
  wire \spEmuWgRfFreq[5]_i_3_n_0 ;
  wire \spEmuWgRfFreq[5]_i_4_n_0 ;
  wire \spEmuWgRfFreq[5]_i_5_n_0 ;
  wire \spEmuWgRfFreq[5]_i_6_n_0 ;
  wire \spEmuWgRfFreq[5]_i_7_n_0 ;
  wire \spEmuWgRfFreq[5]_i_8_n_0 ;
  wire \spEmuWgRfFreq[5]_i_9_n_0 ;
  wire sysClk;
  wire \testBuf_reg_n_0_[0] ;
  wire txSysData1_n_2;
  wire txSysData1_n_3;
  wire txSysData1_n_4;
  wire [31:0]txSysDataChgBuf;
  wire \txSysData_reg_n_0_[0][0] ;
  wire \txSysData_reg_n_0_[0][10] ;
  wire \txSysData_reg_n_0_[0][11] ;
  wire \txSysData_reg_n_0_[0][12] ;
  wire \txSysData_reg_n_0_[0][13] ;
  wire \txSysData_reg_n_0_[0][14] ;
  wire \txSysData_reg_n_0_[0][15] ;
  wire \txSysData_reg_n_0_[0][1] ;
  wire \txSysData_reg_n_0_[0][2] ;
  wire \txSysData_reg_n_0_[0][3] ;
  wire \txSysData_reg_n_0_[0][4] ;
  wire \txSysData_reg_n_0_[0][5] ;
  wire \txSysData_reg_n_0_[0][6] ;
  wire \txSysData_reg_n_0_[0][7] ;
  wire \txSysData_reg_n_0_[0][8] ;
  wire \txSysData_reg_n_0_[0][9] ;
  wire \txSysData_reg_n_0_[1][0] ;
  wire \txSysData_reg_n_0_[1][10] ;
  wire \txSysData_reg_n_0_[1][11] ;
  wire \txSysData_reg_n_0_[1][12] ;
  wire \txSysData_reg_n_0_[1][13] ;
  wire \txSysData_reg_n_0_[1][14] ;
  wire \txSysData_reg_n_0_[1][15] ;
  wire \txSysData_reg_n_0_[1][1] ;
  wire \txSysData_reg_n_0_[1][2] ;
  wire \txSysData_reg_n_0_[1][3] ;
  wire \txSysData_reg_n_0_[1][4] ;
  wire \txSysData_reg_n_0_[1][5] ;
  wire \txSysData_reg_n_0_[1][6] ;
  wire \txSysData_reg_n_0_[1][7] ;
  wire \txSysData_reg_n_0_[1][8] ;
  wire \txSysData_reg_n_0_[1][9] ;
  wire \txSysData_reg_n_0_[2][0] ;
  wire \txSysData_reg_n_0_[2][10] ;
  wire \txSysData_reg_n_0_[2][11] ;
  wire \txSysData_reg_n_0_[2][12] ;
  wire \txSysData_reg_n_0_[2][13] ;
  wire \txSysData_reg_n_0_[2][14] ;
  wire \txSysData_reg_n_0_[2][15] ;
  wire \txSysData_reg_n_0_[2][1] ;
  wire \txSysData_reg_n_0_[2][2] ;
  wire \txSysData_reg_n_0_[2][3] ;
  wire \txSysData_reg_n_0_[2][4] ;
  wire \txSysData_reg_n_0_[2][5] ;
  wire \txSysData_reg_n_0_[2][6] ;
  wire \txSysData_reg_n_0_[2][7] ;
  wire \txSysData_reg_n_0_[2][8] ;
  wire \txSysData_reg_n_0_[2][9] ;
  wire \txSysData_reg_n_0_[3][0] ;
  wire \txSysData_reg_n_0_[3][10] ;
  wire \txSysData_reg_n_0_[3][11] ;
  wire \txSysData_reg_n_0_[3][12] ;
  wire \txSysData_reg_n_0_[3][13] ;
  wire \txSysData_reg_n_0_[3][14] ;
  wire \txSysData_reg_n_0_[3][15] ;
  wire \txSysData_reg_n_0_[3][1] ;
  wire \txSysData_reg_n_0_[3][2] ;
  wire \txSysData_reg_n_0_[3][3] ;
  wire \txSysData_reg_n_0_[3][4] ;
  wire \txSysData_reg_n_0_[3][5] ;
  wire \txSysData_reg_n_0_[3][6] ;
  wire \txSysData_reg_n_0_[3][7] ;
  wire \txSysData_reg_n_0_[3][8] ;
  wire \txSysData_reg_n_0_[3][9] ;
  wire txSysPreDataTimeCnt0;
  wire \txSysPreDataTimeCnt[0]_i_10_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_11_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_12_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_13_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_14_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_15_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_16_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_4_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_5_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_6_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_7_n_0 ;
  wire \txSysPreDataTimeCnt[0]_i_9_n_0 ;
  wire [15:0]txSysPreDataTimeCnt_reg;
  wire \txSysPreDataTimeCnt_reg[0]_i_1_n_2 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_1_n_3 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_0 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_1 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_2 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_3 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_4 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_5 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_6 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_2_n_7 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_3_n_0 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_3_n_1 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_3_n_2 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_3_n_3 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_8_n_0 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_8_n_1 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_8_n_2 ;
  wire \txSysPreDataTimeCnt_reg[0]_i_8_n_3 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_1 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_2 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_3 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_4 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_5 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_6 ;
  wire \txSysPreDataTimeCnt_reg[12]_i_1_n_7 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_0 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_1 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_2 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_3 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_4 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_5 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_6 ;
  wire \txSysPreDataTimeCnt_reg[4]_i_1_n_7 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_0 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_1 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_2 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_3 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_4 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_5 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_6 ;
  wire \txSysPreDataTimeCnt_reg[8]_i_1_n_7 ;
  wire txSysPreData_f;
  wire txSysPreData_f_i_1_n_0;
  wire txSysPreData_f_i_3_n_0;
  wire txSysPreData_f_i_4_n_0;
  wire txSysPreData_f_reg_n_0;
  wire txload_f9_out;
  wire wgActTimeCnt;
  wire wgActTimeCnt0;
  wire [23:1]wgActTimeCnt0__0;
  wire wgActTimeCnt1;
  wire \wgActTimeCnt[0]_i_2_n_0 ;
  wire \wgActTimeCnt[0]_i_4_n_0 ;
  wire \wgActTimeCnt[0]_i_5_n_0 ;
  wire \wgActTimeCnt[0]_i_6_n_0 ;
  wire \wgActTimeCnt[0]_i_7_n_0 ;
  wire \wgActTimeCnt[12]_i_2_n_0 ;
  wire \wgActTimeCnt[12]_i_3_n_0 ;
  wire \wgActTimeCnt[12]_i_4_n_0 ;
  wire \wgActTimeCnt[12]_i_5_n_0 ;
  wire \wgActTimeCnt[16]_i_2_n_0 ;
  wire \wgActTimeCnt[16]_i_3_n_0 ;
  wire \wgActTimeCnt[16]_i_4_n_0 ;
  wire \wgActTimeCnt[16]_i_5_n_0 ;
  wire \wgActTimeCnt[20]_i_2_n_0 ;
  wire \wgActTimeCnt[20]_i_3_n_0 ;
  wire \wgActTimeCnt[20]_i_4_n_0 ;
  wire \wgActTimeCnt[20]_i_5_n_0 ;
  wire \wgActTimeCnt[4]_i_2_n_0 ;
  wire \wgActTimeCnt[4]_i_3_n_0 ;
  wire \wgActTimeCnt[4]_i_4_n_0 ;
  wire \wgActTimeCnt[4]_i_5_n_0 ;
  wire \wgActTimeCnt[8]_i_2_n_0 ;
  wire \wgActTimeCnt[8]_i_3_n_0 ;
  wire \wgActTimeCnt[8]_i_4_n_0 ;
  wire \wgActTimeCnt[8]_i_5_n_0 ;
  wire [23:0]wgActTimeCnt_reg;
  wire \wgActTimeCnt_reg[0]_i_3_n_0 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_1 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_2 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_3 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_4 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_5 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_6 ;
  wire \wgActTimeCnt_reg[0]_i_3_n_7 ;
  wire \wgActTimeCnt_reg[0]_i_8_n_0 ;
  wire \wgActTimeCnt_reg[0]_i_8_n_1 ;
  wire \wgActTimeCnt_reg[0]_i_8_n_2 ;
  wire \wgActTimeCnt_reg[0]_i_8_n_3 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_0 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_1 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_2 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_3 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_4 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_5 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_6 ;
  wire \wgActTimeCnt_reg[12]_i_1_n_7 ;
  wire \wgActTimeCnt_reg[12]_i_6_n_0 ;
  wire \wgActTimeCnt_reg[12]_i_6_n_1 ;
  wire \wgActTimeCnt_reg[12]_i_6_n_2 ;
  wire \wgActTimeCnt_reg[12]_i_6_n_3 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_0 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_1 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_2 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_3 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_4 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_5 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_6 ;
  wire \wgActTimeCnt_reg[16]_i_1_n_7 ;
  wire \wgActTimeCnt_reg[16]_i_6_n_0 ;
  wire \wgActTimeCnt_reg[16]_i_6_n_1 ;
  wire \wgActTimeCnt_reg[16]_i_6_n_2 ;
  wire \wgActTimeCnt_reg[16]_i_6_n_3 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_1 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_2 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_3 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_4 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_5 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_6 ;
  wire \wgActTimeCnt_reg[20]_i_1_n_7 ;
  wire \wgActTimeCnt_reg[20]_i_6_n_2 ;
  wire \wgActTimeCnt_reg[20]_i_6_n_3 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_0 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_1 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_2 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_3 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_4 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_5 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_6 ;
  wire \wgActTimeCnt_reg[4]_i_1_n_7 ;
  wire \wgActTimeCnt_reg[4]_i_6_n_0 ;
  wire \wgActTimeCnt_reg[4]_i_6_n_1 ;
  wire \wgActTimeCnt_reg[4]_i_6_n_2 ;
  wire \wgActTimeCnt_reg[4]_i_6_n_3 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_0 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_1 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_2 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_3 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_4 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_5 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_6 ;
  wire \wgActTimeCnt_reg[8]_i_1_n_7 ;
  wire \wgActTimeCnt_reg[8]_i_6_n_0 ;
  wire \wgActTimeCnt_reg[8]_i_6_n_1 ;
  wire \wgActTimeCnt_reg[8]_i_6_n_2 ;
  wire \wgActTimeCnt_reg[8]_i_6_n_3 ;
  wire \wgActWaitTimeCnt[0]_i_1_n_0 ;
  wire \wgActWaitTimeCnt[0]_i_2_n_0 ;
  wire \wgActWaitTimeCnt[0]_i_4_n_0 ;
  wire [23:0]wgActWaitTimeCnt_reg;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_0 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_1 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_2 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_3 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_4 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_5 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_6 ;
  wire \wgActWaitTimeCnt_reg[0]_i_3_n_7 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_0 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_1 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_2 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_3 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_4 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_5 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_6 ;
  wire \wgActWaitTimeCnt_reg[12]_i_1_n_7 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_0 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_1 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_2 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_3 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_4 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_5 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_6 ;
  wire \wgActWaitTimeCnt_reg[16]_i_1_n_7 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_1 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_2 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_3 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_4 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_5 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_6 ;
  wire \wgActWaitTimeCnt_reg[20]_i_1_n_7 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_0 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_1 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_2 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_3 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_4 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_5 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_6 ;
  wire \wgActWaitTimeCnt_reg[4]_i_1_n_7 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_0 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_1 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_2 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_3 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_4 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_5 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_6 ;
  wire \wgActWaitTimeCnt_reg[8]_i_1_n_7 ;
  wire [23:0]wgActWidthTimeCnt;
  wire [23:1]wgActWidthTimeCnt0;
  wire \wgActWidthTimeCnt[0]_i_1_n_0 ;
  wire \wgActWidthTimeCnt[1]_i_1_n_0 ;
  wire \wgActWidthTimeCnt[1]_i_2_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_10_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_11_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_12_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_13_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_15_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_16_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_17_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_18_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_19_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_20_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_21_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_22_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_24_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_25_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_26_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_27_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_28_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_29_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_30_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_31_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_33_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_34_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_35_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_36_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_37_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_38_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_39_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_40_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_41_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_42_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_43_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_44_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_45_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_46_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_47_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_48_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_49_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_50_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_51_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_52_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_53_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_54_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_55_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_56_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_6_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_7_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_8_n_0 ;
  wire \wgActWidthTimeCnt[23]_i_9_n_0 ;
  wire \wgActWidthTimeCnt_reg[12]_i_1_n_0 ;
  wire \wgActWidthTimeCnt_reg[12]_i_1_n_1 ;
  wire \wgActWidthTimeCnt_reg[12]_i_1_n_2 ;
  wire \wgActWidthTimeCnt_reg[12]_i_1_n_3 ;
  wire \wgActWidthTimeCnt_reg[16]_i_1_n_0 ;
  wire \wgActWidthTimeCnt_reg[16]_i_1_n_1 ;
  wire \wgActWidthTimeCnt_reg[16]_i_1_n_2 ;
  wire \wgActWidthTimeCnt_reg[16]_i_1_n_3 ;
  wire \wgActWidthTimeCnt_reg[20]_i_1_n_0 ;
  wire \wgActWidthTimeCnt_reg[20]_i_1_n_1 ;
  wire \wgActWidthTimeCnt_reg[20]_i_1_n_2 ;
  wire \wgActWidthTimeCnt_reg[20]_i_1_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_14_n_0 ;
  wire \wgActWidthTimeCnt_reg[23]_i_14_n_1 ;
  wire \wgActWidthTimeCnt_reg[23]_i_14_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_14_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_23_n_0 ;
  wire \wgActWidthTimeCnt_reg[23]_i_23_n_1 ;
  wire \wgActWidthTimeCnt_reg[23]_i_23_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_23_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_2_n_1 ;
  wire \wgActWidthTimeCnt_reg[23]_i_2_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_2_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_32_n_0 ;
  wire \wgActWidthTimeCnt_reg[23]_i_32_n_1 ;
  wire \wgActWidthTimeCnt_reg[23]_i_32_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_32_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_3_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_3_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_4_n_0 ;
  wire \wgActWidthTimeCnt_reg[23]_i_4_n_1 ;
  wire \wgActWidthTimeCnt_reg[23]_i_4_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_4_n_3 ;
  wire \wgActWidthTimeCnt_reg[23]_i_5_n_0 ;
  wire \wgActWidthTimeCnt_reg[23]_i_5_n_1 ;
  wire \wgActWidthTimeCnt_reg[23]_i_5_n_2 ;
  wire \wgActWidthTimeCnt_reg[23]_i_5_n_3 ;
  wire \wgActWidthTimeCnt_reg[4]_i_1_n_0 ;
  wire \wgActWidthTimeCnt_reg[4]_i_1_n_1 ;
  wire \wgActWidthTimeCnt_reg[4]_i_1_n_2 ;
  wire \wgActWidthTimeCnt_reg[4]_i_1_n_3 ;
  wire \wgActWidthTimeCnt_reg[8]_i_1_n_0 ;
  wire \wgActWidthTimeCnt_reg[8]_i_1_n_1 ;
  wire \wgActWidthTimeCnt_reg[8]_i_1_n_2 ;
  wire \wgActWidthTimeCnt_reg[8]_i_1_n_3 ;
  wire [3:0]wgBaseTimeCnt_reg;
  wire wgClk_f;
  wire wgClk_f_i_1_n_0;
  wire wgClk_f_i_2_n_0;
  wire wgDataBit_f;
  wire wgDataBit_f4_in;
  wire wgDataBit_f_i_10_n_0;
  wire wgDataBit_f_i_11_n_0;
  wire wgDataBit_f_i_12_n_0;
  wire wgDataBit_f_i_13_n_0;
  wire wgDataBit_f_i_14_n_0;
  wire wgDataBit_f_i_15_n_0;
  wire wgDataBit_f_i_16_n_0;
  wire wgDataBit_f_i_1_n_0;
  wire wgDataBit_f_i_2_n_0;
  wire wgDataBit_f_i_3_n_0;
  wire wgDataBit_f_i_5_n_0;
  wire wgDataBit_f_i_6_n_0;
  wire wgDataBit_f_i_7_n_0;
  wire wgDataBit_f_i_8_n_0;
  wire wgDataBit_f_i_9_n_0;
  wire \wgData_reg_n_0_[0] ;
  wire \wgData_reg_n_0_[10] ;
  wire \wgData_reg_n_0_[11] ;
  wire \wgData_reg_n_0_[12] ;
  wire \wgData_reg_n_0_[13] ;
  wire \wgData_reg_n_0_[1] ;
  wire \wgData_reg_n_0_[23] ;
  wire \wgData_reg_n_0_[2] ;
  wire \wgData_reg_n_0_[3] ;
  wire \wgData_reg_n_0_[4] ;
  wire \wgData_reg_n_0_[5] ;
  wire \wgData_reg_n_0_[8] ;
  wire \wgData_reg_n_0_[9] ;
  wire \wgRfoutCnt[0]_i_2_n_0 ;
  wire [31:4]wgRfoutCnt_reg;
  wire \wgRfoutCnt_reg[0]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[0]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[12]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[16]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[20]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[24]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[28]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[4]_i_1_n_7 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_0 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_1 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_2 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_3 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_4 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_5 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_6 ;
  wire \wgRfoutCnt_reg[8]_i_1_n_7 ;
  wire [3:0]wgRfoutCnt_reg__0;
  wire [15:2]wgRfoutEndTime;
  wire \wgRfoutEndTime[15]_i_2_n_0 ;
  wire \wgRfoutEndTime[15]_i_3_n_0 ;
  wire \wgRfoutEndTime[15]_i_5_n_0 ;
  wire \wgRfoutEndTime[15]_i_6_n_0 ;
  wire wgRfoutH_f;
  wire \wgRfoutPeriod[0]_i_3_n_0 ;
  wire [31:0]wgRfoutPeriod_reg;
  wire \wgRfoutPeriod_reg[0]_i_2_n_0 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_1 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_2 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_3 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_4 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_5 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_6 ;
  wire \wgRfoutPeriod_reg[0]_i_2_n_7 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_0 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[12]_i_1_n_7 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_0 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[16]_i_1_n_7 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_0 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[20]_i_1_n_7 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_0 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[24]_i_1_n_7 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[28]_i_1_n_7 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_0 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[4]_i_1_n_7 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_0 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_1 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_2 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_3 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_4 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_5 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_6 ;
  wire \wgRfoutPeriod_reg[8]_i_1_n_7 ;
  wire wgRfoutStartTime;
  wire [15:0]wgRfoutStartTime0;
  wire \wgRfoutStartTime[3]_i_2_n_0 ;
  wire \wgRfoutStartTime[3]_i_3_n_0 ;
  wire \wgRfoutStartTime[3]_i_4_n_0 ;
  wire \wgRfoutStartTime[3]_i_5_n_0 ;
  wire \wgRfoutStartTime[7]_i_2_n_0 ;
  wire \wgRfoutStartTime[7]_i_3_n_0 ;
  wire \wgRfoutStartTime[7]_i_4_n_0 ;
  wire \wgRfoutStartTime[7]_i_5_n_0 ;
  wire \wgRfoutStartTime_reg[11]_i_1_n_0 ;
  wire \wgRfoutStartTime_reg[11]_i_1_n_1 ;
  wire \wgRfoutStartTime_reg[11]_i_1_n_2 ;
  wire \wgRfoutStartTime_reg[11]_i_1_n_3 ;
  wire \wgRfoutStartTime_reg[15]_i_1_n_1 ;
  wire \wgRfoutStartTime_reg[15]_i_1_n_2 ;
  wire \wgRfoutStartTime_reg[15]_i_1_n_3 ;
  wire \wgRfoutStartTime_reg[3]_i_1_n_0 ;
  wire \wgRfoutStartTime_reg[3]_i_1_n_1 ;
  wire \wgRfoutStartTime_reg[3]_i_1_n_2 ;
  wire \wgRfoutStartTime_reg[3]_i_1_n_3 ;
  wire \wgRfoutStartTime_reg[7]_i_1_n_0 ;
  wire \wgRfoutStartTime_reg[7]_i_1_n_1 ;
  wire \wgRfoutStartTime_reg[7]_i_1_n_2 ;
  wire \wgRfoutStartTime_reg[7]_i_1_n_3 ;
  wire \wgRfoutStartTime_reg_n_0_[0] ;
  wire \wgRfoutStartTime_reg_n_0_[10] ;
  wire \wgRfoutStartTime_reg_n_0_[11] ;
  wire \wgRfoutStartTime_reg_n_0_[12] ;
  wire \wgRfoutStartTime_reg_n_0_[13] ;
  wire \wgRfoutStartTime_reg_n_0_[14] ;
  wire \wgRfoutStartTime_reg_n_0_[15] ;
  wire \wgRfoutStartTime_reg_n_0_[1] ;
  wire \wgRfoutStartTime_reg_n_0_[2] ;
  wire \wgRfoutStartTime_reg_n_0_[3] ;
  wire \wgRfoutStartTime_reg_n_0_[4] ;
  wire \wgRfoutStartTime_reg_n_0_[5] ;
  wire \wgRfoutStartTime_reg_n_0_[6] ;
  wire \wgRfoutStartTime_reg_n_0_[7] ;
  wire \wgRfoutStartTime_reg_n_0_[8] ;
  wire \wgRfoutStartTime_reg_n_0_[9] ;
  wire wgRfoutTime;
  wire wgRfoutTimeCnt;
  wire \wgRfoutTimeCnt[0]_i_2_n_0 ;
  wire \wgRfoutTimeCnt[0]_i_4_n_0 ;
  wire [19:0]wgRfoutTimeCnt_reg;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_0 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_1 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_2 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_3 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_4 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_5 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_6 ;
  wire \wgRfoutTimeCnt_reg[0]_i_3_n_7 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_0 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_1 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_2 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_3 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_4 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_5 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_6 ;
  wire \wgRfoutTimeCnt_reg[12]_i_1_n_7 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_1 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_2 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_3 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_4 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_5 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_6 ;
  wire \wgRfoutTimeCnt_reg[16]_i_1_n_7 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_0 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_1 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_2 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_3 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_4 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_5 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_6 ;
  wire \wgRfoutTimeCnt_reg[4]_i_1_n_7 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_0 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_1 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_2 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_3 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_4 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_5 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_6 ;
  wire \wgRfoutTimeCnt_reg[8]_i_1_n_7 ;
  wire \wgRfoutTime[0]_i_2_n_0 ;
  wire [30:0]wgRfoutTime_reg;
  wire \wgRfoutTime_reg[0]_i_1_n_0 ;
  wire \wgRfoutTime_reg[0]_i_1_n_1 ;
  wire \wgRfoutTime_reg[0]_i_1_n_2 ;
  wire \wgRfoutTime_reg[0]_i_1_n_3 ;
  wire \wgRfoutTime_reg[0]_i_1_n_4 ;
  wire \wgRfoutTime_reg[0]_i_1_n_5 ;
  wire \wgRfoutTime_reg[0]_i_1_n_6 ;
  wire \wgRfoutTime_reg[0]_i_1_n_7 ;
  wire \wgRfoutTime_reg[12]_i_1_n_0 ;
  wire \wgRfoutTime_reg[12]_i_1_n_1 ;
  wire \wgRfoutTime_reg[12]_i_1_n_2 ;
  wire \wgRfoutTime_reg[12]_i_1_n_3 ;
  wire \wgRfoutTime_reg[12]_i_1_n_4 ;
  wire \wgRfoutTime_reg[12]_i_1_n_5 ;
  wire \wgRfoutTime_reg[12]_i_1_n_6 ;
  wire \wgRfoutTime_reg[12]_i_1_n_7 ;
  wire \wgRfoutTime_reg[16]_i_1_n_0 ;
  wire \wgRfoutTime_reg[16]_i_1_n_1 ;
  wire \wgRfoutTime_reg[16]_i_1_n_2 ;
  wire \wgRfoutTime_reg[16]_i_1_n_3 ;
  wire \wgRfoutTime_reg[16]_i_1_n_4 ;
  wire \wgRfoutTime_reg[16]_i_1_n_5 ;
  wire \wgRfoutTime_reg[16]_i_1_n_6 ;
  wire \wgRfoutTime_reg[16]_i_1_n_7 ;
  wire \wgRfoutTime_reg[20]_i_1_n_0 ;
  wire \wgRfoutTime_reg[20]_i_1_n_1 ;
  wire \wgRfoutTime_reg[20]_i_1_n_2 ;
  wire \wgRfoutTime_reg[20]_i_1_n_3 ;
  wire \wgRfoutTime_reg[20]_i_1_n_4 ;
  wire \wgRfoutTime_reg[20]_i_1_n_5 ;
  wire \wgRfoutTime_reg[20]_i_1_n_6 ;
  wire \wgRfoutTime_reg[20]_i_1_n_7 ;
  wire \wgRfoutTime_reg[24]_i_1_n_0 ;
  wire \wgRfoutTime_reg[24]_i_1_n_1 ;
  wire \wgRfoutTime_reg[24]_i_1_n_2 ;
  wire \wgRfoutTime_reg[24]_i_1_n_3 ;
  wire \wgRfoutTime_reg[24]_i_1_n_4 ;
  wire \wgRfoutTime_reg[24]_i_1_n_5 ;
  wire \wgRfoutTime_reg[24]_i_1_n_6 ;
  wire \wgRfoutTime_reg[24]_i_1_n_7 ;
  wire \wgRfoutTime_reg[28]_i_1_n_1 ;
  wire \wgRfoutTime_reg[28]_i_1_n_2 ;
  wire \wgRfoutTime_reg[28]_i_1_n_3 ;
  wire \wgRfoutTime_reg[28]_i_1_n_4 ;
  wire \wgRfoutTime_reg[28]_i_1_n_5 ;
  wire \wgRfoutTime_reg[28]_i_1_n_6 ;
  wire \wgRfoutTime_reg[28]_i_1_n_7 ;
  wire \wgRfoutTime_reg[4]_i_1_n_0 ;
  wire \wgRfoutTime_reg[4]_i_1_n_1 ;
  wire \wgRfoutTime_reg[4]_i_1_n_2 ;
  wire \wgRfoutTime_reg[4]_i_1_n_3 ;
  wire \wgRfoutTime_reg[4]_i_1_n_4 ;
  wire \wgRfoutTime_reg[4]_i_1_n_5 ;
  wire \wgRfoutTime_reg[4]_i_1_n_6 ;
  wire \wgRfoutTime_reg[4]_i_1_n_7 ;
  wire \wgRfoutTime_reg[8]_i_1_n_0 ;
  wire \wgRfoutTime_reg[8]_i_1_n_1 ;
  wire \wgRfoutTime_reg[8]_i_1_n_2 ;
  wire \wgRfoutTime_reg[8]_i_1_n_3 ;
  wire \wgRfoutTime_reg[8]_i_1_n_4 ;
  wire \wgRfoutTime_reg[8]_i_1_n_5 ;
  wire \wgRfoutTime_reg[8]_i_1_n_6 ;
  wire \wgRfoutTime_reg[8]_i_1_n_7 ;
  wire [31:31]wgRfoutTime_reg__0;
  wire wgRfout_f0;
  wire wgRfout_f_i_10_n_0;
  wire wgRfout_f_i_11_n_0;
  wire wgRfout_f_i_12_n_0;
  wire wgRfout_f_i_13_n_0;
  wire wgRfout_f_i_14_n_0;
  wire wgRfout_f_i_15_n_0;
  wire wgRfout_f_i_16_n_0;
  wire wgRfout_f_i_17_n_0;
  wire wgRfout_f_i_18_n_0;
  wire wgRfout_f_i_19_n_0;
  wire wgRfout_f_i_1_n_0;
  wire wgRfout_f_i_2_n_0;
  wire wgRfout_f_i_6_n_0;
  wire wgRfout_f_i_7_n_0;
  wire wgRfout_f_i_8_n_0;
  wire wgRfout_f_reg0;
  wire wgRfout_f_reg_0;
  wire wgRfout_f_reg_i_3_n_2;
  wire wgRfout_f_reg_i_3_n_3;
  wire wgRfout_f_reg_i_4_n_3;
  wire wgRfout_f_reg_i_5_n_0;
  wire wgRfout_f_reg_i_5_n_1;
  wire wgRfout_f_reg_i_5_n_2;
  wire wgRfout_f_reg_i_5_n_3;
  wire wgRfout_f_reg_i_9_n_0;
  wire wgRfout_f_reg_i_9_n_1;
  wire wgRfout_f_reg_i_9_n_2;
  wire wgRfout_f_reg_i_9_n_3;
  wire wgTimeClk0;
  wire \wgTimeClk[0]_i_1_n_0 ;
  wire \wgTimeClk[0]_i_3_n_0 ;
  wire [15:0]wgTimeClk_reg;
  wire \wgTimeClk_reg[0]_i_2_n_0 ;
  wire \wgTimeClk_reg[0]_i_2_n_1 ;
  wire \wgTimeClk_reg[0]_i_2_n_2 ;
  wire \wgTimeClk_reg[0]_i_2_n_3 ;
  wire \wgTimeClk_reg[0]_i_2_n_4 ;
  wire \wgTimeClk_reg[0]_i_2_n_5 ;
  wire \wgTimeClk_reg[0]_i_2_n_6 ;
  wire \wgTimeClk_reg[0]_i_2_n_7 ;
  wire \wgTimeClk_reg[12]_i_1_n_1 ;
  wire \wgTimeClk_reg[12]_i_1_n_2 ;
  wire \wgTimeClk_reg[12]_i_1_n_3 ;
  wire \wgTimeClk_reg[12]_i_1_n_4 ;
  wire \wgTimeClk_reg[12]_i_1_n_5 ;
  wire \wgTimeClk_reg[12]_i_1_n_6 ;
  wire \wgTimeClk_reg[12]_i_1_n_7 ;
  wire \wgTimeClk_reg[4]_i_1_n_0 ;
  wire \wgTimeClk_reg[4]_i_1_n_1 ;
  wire \wgTimeClk_reg[4]_i_1_n_2 ;
  wire \wgTimeClk_reg[4]_i_1_n_3 ;
  wire \wgTimeClk_reg[4]_i_1_n_4 ;
  wire \wgTimeClk_reg[4]_i_1_n_5 ;
  wire \wgTimeClk_reg[4]_i_1_n_6 ;
  wire \wgTimeClk_reg[4]_i_1_n_7 ;
  wire \wgTimeClk_reg[8]_i_1_n_0 ;
  wire \wgTimeClk_reg[8]_i_1_n_1 ;
  wire \wgTimeClk_reg[8]_i_1_n_2 ;
  wire \wgTimeClk_reg[8]_i_1_n_3 ;
  wire \wgTimeClk_reg[8]_i_1_n_4 ;
  wire \wgTimeClk_reg[8]_i_1_n_5 ;
  wire \wgTimeClk_reg[8]_i_1_n_6 ;
  wire \wgTimeClk_reg[8]_i_1_n_7 ;
  wire [16:2]wgTrigEndTime;
  wire [16:4]wgTrigEndTime0;
  wire \wgTrigEndTime[10]_i_2_n_0 ;
  wire \wgTrigEndTime[10]_i_3_n_0 ;
  wire \wgTrigEndTime[10]_i_4_n_0 ;
  wire \wgTrigEndTime[10]_i_5_n_0 ;
  wire \wgTrigEndTime[14]_i_2_n_0 ;
  wire \wgTrigEndTime[16]_i_1_n_0 ;
  wire \wgTrigEndTime[6]_i_2_n_0 ;
  wire \wgTrigEndTime[6]_i_3_n_0 ;
  wire \wgTrigEndTime[6]_i_4_n_0 ;
  wire \wgTrigEndTime_reg[10]_i_1_n_0 ;
  wire \wgTrigEndTime_reg[10]_i_1_n_1 ;
  wire \wgTrigEndTime_reg[10]_i_1_n_2 ;
  wire \wgTrigEndTime_reg[10]_i_1_n_3 ;
  wire \wgTrigEndTime_reg[14]_i_1_n_0 ;
  wire \wgTrigEndTime_reg[14]_i_1_n_1 ;
  wire \wgTrigEndTime_reg[14]_i_1_n_2 ;
  wire \wgTrigEndTime_reg[14]_i_1_n_3 ;
  wire \wgTrigEndTime_reg[6]_i_1_n_0 ;
  wire \wgTrigEndTime_reg[6]_i_1_n_1 ;
  wire \wgTrigEndTime_reg[6]_i_1_n_2 ;
  wire \wgTrigEndTime_reg[6]_i_1_n_3 ;
  wire wgTrigStartTime;
  wire [15:2]wgTrigStartTime0;
  wire \wgTrigStartTime[5]_i_2_n_0 ;
  wire \wgTrigStartTime[5]_i_3_n_0 ;
  wire \wgTrigStartTime_reg[13]_i_1_n_0 ;
  wire \wgTrigStartTime_reg[13]_i_1_n_1 ;
  wire \wgTrigStartTime_reg[13]_i_1_n_2 ;
  wire \wgTrigStartTime_reg[13]_i_1_n_3 ;
  wire \wgTrigStartTime_reg[15]_i_1_n_3 ;
  wire \wgTrigStartTime_reg[5]_i_1_n_0 ;
  wire \wgTrigStartTime_reg[5]_i_1_n_1 ;
  wire \wgTrigStartTime_reg[5]_i_1_n_2 ;
  wire \wgTrigStartTime_reg[5]_i_1_n_3 ;
  wire \wgTrigStartTime_reg[9]_i_1_n_0 ;
  wire \wgTrigStartTime_reg[9]_i_1_n_1 ;
  wire \wgTrigStartTime_reg[9]_i_1_n_2 ;
  wire \wgTrigStartTime_reg[9]_i_1_n_3 ;
  wire \wgTrigStartTime_reg_n_0_[0] ;
  wire \wgTrigStartTime_reg_n_0_[10] ;
  wire \wgTrigStartTime_reg_n_0_[11] ;
  wire \wgTrigStartTime_reg_n_0_[12] ;
  wire \wgTrigStartTime_reg_n_0_[13] ;
  wire \wgTrigStartTime_reg_n_0_[14] ;
  wire \wgTrigStartTime_reg_n_0_[15] ;
  wire \wgTrigStartTime_reg_n_0_[1] ;
  wire \wgTrigStartTime_reg_n_0_[2] ;
  wire \wgTrigStartTime_reg_n_0_[3] ;
  wire \wgTrigStartTime_reg_n_0_[4] ;
  wire \wgTrigStartTime_reg_n_0_[5] ;
  wire \wgTrigStartTime_reg_n_0_[6] ;
  wire \wgTrigStartTime_reg_n_0_[7] ;
  wire \wgTrigStartTime_reg_n_0_[8] ;
  wire \wgTrigStartTime_reg_n_0_[9] ;
  wire wgTrig_f;
  wire wgTrig_f0;
  wire wgTrig_f_i_10_n_0;
  wire wgTrig_f_i_11_n_0;
  wire wgTrig_f_i_12_n_0;
  wire wgTrig_f_i_13_n_0;
  wire wgTrig_f_i_14_n_0;
  wire wgTrig_f_i_15_n_0;
  wire wgTrig_f_i_16_n_0;
  wire wgTrig_f_i_17_n_0;
  wire wgTrig_f_i_18_n_0;
  wire wgTrig_f_i_19_n_0;
  wire wgTrig_f_i_1_n_0;
  wire wgTrig_f_i_2_n_0;
  wire wgTrig_f_i_6_n_0;
  wire wgTrig_f_i_7_n_0;
  wire wgTrig_f_i_8_n_0;
  wire wgTrig_f_reg0;
  wire wgTrig_f_reg_i_3_n_2;
  wire wgTrig_f_reg_i_3_n_3;
  wire wgTrig_f_reg_i_4_n_3;
  wire wgTrig_f_reg_i_5_n_0;
  wire wgTrig_f_reg_i_5_n_1;
  wire wgTrig_f_reg_i_5_n_2;
  wire wgTrig_f_reg_i_5_n_3;
  wire wgTrig_f_reg_i_9_n_0;
  wire wgTrig_f_reg_i_9_n_1;
  wire wgTrig_f_reg_i_9_n_2;
  wire wgTrig_f_reg_i_9_n_3;
  wire [3:1]\NLW_base160Timer_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_base160Timer_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_baseTimer_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_baseTimer_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bmem_reg[95][23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bmem_reg[95][23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bmem_reg[95][23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_bmem_reg[95][23]_i_6_O_UNCONNECTED ;
  wire \NLW_hostEmuRxDataBuf_reg[0][31]_srl32_Q_UNCONNECTED ;
  wire \NLW_hostEmuRxDataBuf_reg[1][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_hostEmuRxDataBuf_reg[2][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_hostEmuRxDataBuf_reg[3][30]_srl31_Q31_UNCONNECTED ;
  wire [3:3]\NLW_hostS1RxCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_hostS1RxGateHTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_hostS1RxGateTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_hostS1TxCnt_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_hostS1TxCnt_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_hostS2RxGateHTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_hostS2RxGateTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_hostVideoGateDelayTimeCnt_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_hostVideoGateDelayTimeCnt_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_hostVideoGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_hostVideoGate_f_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_hostVideoGate_f_reg_i_2_O_UNCONNECTED;
  wire [3:3]NLW_hostVideoGate_f_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_hostVideoGate_f_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_hostVideoGate_f_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_hostVideoGate_f_reg_i_8_O_UNCONNECTED;
  wire [3:3]\NLW_hostWgTrigGateDelayTime_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_hostWgTrigGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_hostWgTrigGate_f_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_hostWgTrigGate_f_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_hostWgTrigGate_f_reg_i_5_O_UNCONNECTED;
  wire [3:2]\NLW_localPreDataGateTimeCnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_localPreDataGateTimeCnt_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_localPreDataGateTimeCnt_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_localPreDataGateTimeCnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_localPreDataGateTimeCnt_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_localPreDataGateTimeCnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_localPreDataGate_f_reg_i_11_O_UNCONNECTED;
  wire [3:2]NLW_localPreDataGate_f_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_localPreDataGate_f_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_localPreDataGate_f_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_localPreDataGate_f_reg_i_6_O_UNCONNECTED;
  wire [3:3]\NLW_localWgRepeatCnt_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_localWgRepeatCnt_reg[7]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_localWgRepeatCnt_reg[7]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgRepeatCnt_reg[7]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_localWgRepeatCnt_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_localWgRepeatCnt_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgRepeatCnt_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_localWgRfFreq_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_localWgRfFreq_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgRfFreq_reg[5]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgRfFreq_reg[5]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_localWgRfFreq_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_localWgRfFreq_reg[5]_i_4_O_UNCONNECTED ;
  wire [2:2]\NLW_localWgSampleAddr0_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_localWgSampleAddr0_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleAddr0_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleAddr0_reg[7]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_localWgSampleAddr0_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleAddr0_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_localWgSampleAddr0_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleAddr0_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleAddr0_reg[7]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_localWgSampleAddr0_reg[7]_i_53_O_UNCONNECTED ;
  wire [2:2]\NLW_localWgSampleAddr0_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_localWgSampleAddr0_reg[7]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_localWgSampleAddr0_reg[7]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleAddr0_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleCnt_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_localWgSampleCnt_reg[7]_i_5_O_UNCONNECTED ;
  wire [1:0]NLW_preTxTime_reg_r1_0_1_0_5_DOD_UNCONNECTED;
  wire [3:0]NLW_preTxTime_reg_r1_0_1_0_5_i_3_O_UNCONNECTED;
  wire [3:0]NLW_preTxTime_reg_r1_0_1_0_5_i_9_O_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r1_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r1_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r1_0_1_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r2_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r2_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r2_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r2_0_1_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r3_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r3_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r3_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_preTxTime_reg_r3_0_1_6_11_DOD_UNCONNECTED;
  wire [3:3]\NLW_realTimeCnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rmem_reg[11][31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rmem_reg[11][31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rmem_reg[3][31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rmem_reg[3][31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rxSysData1_chg_buf_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDelayTime_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDelayTime_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDelayTime_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDelayTime_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDelayTime_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDelayTime_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_s1CommDelayTime_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1CommDeltaTime_reg[23]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_s1CommDeltaTime_reg[23]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_s1CommDeltaTime_reg[23]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_s1CommDeltaTime_reg[23]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1CommDeltaTime_reg[23]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1CommDeltaTime_reg[23]_i_6_CO_UNCONNECTED ;
  wire [0:0]\NLW_s1CommDeltaTime_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_s1CommTime0_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1CommTime1_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_s1CommTime_reg[23]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommTime_reg[23]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s1CommTime_reg[23]_i_8_O_UNCONNECTED ;
  wire \NLW_s1EmuRxDataBuf_reg[0][31]_srl32_Q_UNCONNECTED ;
  wire \NLW_s1EmuRxDataBuf_reg[1][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_s1EmuRxDataBuf_reg[2][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_s1EmuRxDataBuf_reg[3][30]_srl31_Q31_UNCONNECTED ;
  wire [3:3]\NLW_s1SyncPreDataGateTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s1VideoGateDelayTimeCnt_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s1VideoGateDelayTimeCnt_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_s1VideoGateDelayTime_reg[19]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1VideoGateWidthTimeCnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s1VideoGateWidthTimeCnt_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1VideoGateWidthTimeCnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_s1VideoGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_s1VideoGate_f_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_s1VideoGate_f_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_s1VideoGate_f_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_s1WgTrigGateDelayTime_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_s1WgTrigGateWidthTimeCnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s1WgTrigGateWidthTimeCnt_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1WgTrigGateWidthTimeCnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_s1WgTrigGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDelayTime_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDelayTime_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDelayTime_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDelayTime_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDelayTime_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDelayTime_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_s2CommDelayTime_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s2CommDeltaTime_reg[23]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_s2CommDeltaTime_reg[23]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_s2CommDeltaTime_reg[23]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_s2CommDeltaTime_reg[23]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_s2CommDeltaTime_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_s2CommTime_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_spEmuPreDataGateTimeCnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_spEmuPreDataGate_f_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_spEmuPreDataGate_f_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_spEmuPreDataGate_f_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_spEmuPreDataGate_f_reg_i_8_O_UNCONNECTED;
  wire [3:3]\NLW_txSysPreDataTimeCnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_txSysPreDataTimeCnt_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_txSysPreDataTimeCnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_txSysPreDataTimeCnt_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_txSysPreDataTimeCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgActTimeCnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_wgActTimeCnt_reg[20]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgActTimeCnt_reg[20]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_wgActWaitTimeCnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_wgActWidthTimeCnt_reg[23]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_wgActWidthTimeCnt_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_wgActWidthTimeCnt_reg[23]_i_23_O_UNCONNECTED ;
  wire [3:2]\NLW_wgActWidthTimeCnt_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgActWidthTimeCnt_reg[23]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_wgActWidthTimeCnt_reg[23]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_wgActWidthTimeCnt_reg[23]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_wgActWidthTimeCnt_reg[23]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_wgRfoutCnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgRfoutPeriod_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgRfoutStartTime_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgRfoutTimeCnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_wgRfoutTime_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_wgRfout_f_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_wgRfout_f_reg_i_3_O_UNCONNECTED;
  wire [3:2]NLW_wgRfout_f_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_wgRfout_f_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_wgRfout_f_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_wgRfout_f_reg_i_9_O_UNCONNECTED;
  wire [3:3]\NLW_wgTimeClk_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_wgTrigEndTime_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_wgTrigEndTime_reg[16]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_wgTrigEndTime_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_wgTrigStartTime_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_wgTrigStartTime_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_wgTrig_f_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_wgTrig_f_reg_i_3_O_UNCONNECTED;
  wire [3:2]NLW_wgTrig_f_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_wgTrig_f_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_wgTrig_f_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_wgTrig_f_reg_i_9_O_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .CCIO_EN_M("TRUE"),
    .CCIO_EN_S("TRUE"),
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst0
       (.I(dfInP[0]),
        .IB(dfInN[0]),
        .O(aSndRx));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .CCIO_EN_M("TRUE"),
    .CCIO_EN_S("TRUE"),
    .IOSTANDARD("DEFAULT")) 
    IBUFDS_inst1
       (.I(dfInP[1]),
        .IB(dfInN[1]),
        .O(bSndRx));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst0
       (.I(wgClk_f),
        .O(dfOutP[0]),
        .OB(dfOutN[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst1
       (.I(wgDataBit_f),
        .O(dfOutP[1]),
        .OB(dfOutN[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst2
       (.I(wgTrig_f),
        .O(dfOutP[2]),
        .OB(dfOutN[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst3
       (.I(wgRfout_f_reg_0),
        .O(dfOutP[3]),
        .OB(dfOutN[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst4
       (.I(1'b0),
        .O(dfOutP[4]),
        .OB(dfOutN[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst5
       (.I(1'b0),
        .O(dfOutP[5]),
        .OB(dfOutN[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst6
       (.I(1'b0),
        .O(dfOutP[6]),
        .OB(dfOutN[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_inst7
       (.I(1'b0),
        .O(dfOutP[7]),
        .OB(dfOutN[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \base160Timer[0]_i_2 
       (.I0(\base160Timer_reg_n_0_[0] ),
        .O(\base160Timer[0]_i_2_n_0 ));
  FDRE \base160Timer_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[0]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\base160Timer_reg[0]_i_1_n_0 ,\base160Timer_reg[0]_i_1_n_1 ,\base160Timer_reg[0]_i_1_n_2 ,\base160Timer_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\base160Timer_reg[0]_i_1_n_4 ,\base160Timer_reg[0]_i_1_n_5 ,\base160Timer_reg[0]_i_1_n_6 ,\base160Timer_reg[0]_i_1_n_7 }),
        .S({\base160Timer_reg_n_0_[3] ,\base160Timer_reg_n_0_[2] ,\base160Timer_reg_n_0_[1] ,\base160Timer[0]_i_2_n_0 }));
  FDRE \base160Timer_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[8]_i_1_n_5 ),
        .Q(\base160Timer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \base160Timer_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[8]_i_1_n_4 ),
        .Q(\base160Timer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \base160Timer_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[12]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[12] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[12]_i_1 
       (.CI(\base160Timer_reg[8]_i_1_n_0 ),
        .CO({\base160Timer_reg[12]_i_1_n_0 ,\base160Timer_reg[12]_i_1_n_1 ,\base160Timer_reg[12]_i_1_n_2 ,\base160Timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\base160Timer_reg[12]_i_1_n_4 ,\base160Timer_reg[12]_i_1_n_5 ,\base160Timer_reg[12]_i_1_n_6 ,\base160Timer_reg[12]_i_1_n_7 }),
        .S({\base160Timer_reg_n_0_[15] ,\base160Timer_reg_n_0_[14] ,\base160Timer_reg_n_0_[13] ,\base160Timer_reg_n_0_[12] }));
  FDRE \base160Timer_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[12]_i_1_n_6 ),
        .Q(\base160Timer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \base160Timer_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[12]_i_1_n_5 ),
        .Q(\base160Timer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \base160Timer_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[12]_i_1_n_4 ),
        .Q(\base160Timer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \base160Timer_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[16]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[16] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[16]_i_1 
       (.CI(\base160Timer_reg[12]_i_1_n_0 ),
        .CO({\base160Timer_reg[16]_i_1_n_0 ,\base160Timer_reg[16]_i_1_n_1 ,\base160Timer_reg[16]_i_1_n_2 ,\base160Timer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\base160Timer_reg[16]_i_1_n_4 ,\base160Timer_reg[16]_i_1_n_5 ,\base160Timer_reg[16]_i_1_n_6 ,\base160Timer_reg[16]_i_1_n_7 }),
        .S({\base160Timer_reg_n_0_[19] ,\base160Timer_reg_n_0_[18] ,\base160Timer_reg_n_0_[17] ,\base160Timer_reg_n_0_[16] }));
  FDRE \base160Timer_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[16]_i_1_n_6 ),
        .Q(\base160Timer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \base160Timer_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[16]_i_1_n_5 ),
        .Q(\base160Timer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \base160Timer_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[16]_i_1_n_4 ),
        .Q(\base160Timer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \base160Timer_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[0]_i_1_n_6 ),
        .Q(\base160Timer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \base160Timer_reg[20] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[20]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[20] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[20]_i_1 
       (.CI(\base160Timer_reg[16]_i_1_n_0 ),
        .CO({\base160Timer_reg[20]_i_1_n_0 ,\base160Timer_reg[20]_i_1_n_1 ,\base160Timer_reg[20]_i_1_n_2 ,\base160Timer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\base160Timer_reg[20]_i_1_n_4 ,\base160Timer_reg[20]_i_1_n_5 ,\base160Timer_reg[20]_i_1_n_6 ,\base160Timer_reg[20]_i_1_n_7 }),
        .S({\base160Timer_reg_n_0_[23] ,\base160Timer_reg_n_0_[22] ,\base160Timer_reg_n_0_[21] ,\base160Timer_reg_n_0_[20] }));
  FDRE \base160Timer_reg[21] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[20]_i_1_n_6 ),
        .Q(\base160Timer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \base160Timer_reg[22] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[20]_i_1_n_5 ),
        .Q(\base160Timer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \base160Timer_reg[23] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[20]_i_1_n_4 ),
        .Q(\base160Timer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \base160Timer_reg[24] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[25]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \base160Timer_reg[25] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[25]_i_1_n_6 ),
        .Q(ledV4),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[25]_i_1 
       (.CI(\base160Timer_reg[20]_i_1_n_0 ),
        .CO({\NLW_base160Timer_reg[25]_i_1_CO_UNCONNECTED [3:1],\base160Timer_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_base160Timer_reg[25]_i_1_O_UNCONNECTED [3:2],\base160Timer_reg[25]_i_1_n_6 ,\base160Timer_reg[25]_i_1_n_7 }),
        .S({1'b0,1'b0,ledV4,\base160Timer_reg_n_0_[24] }));
  FDRE \base160Timer_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[0]_i_1_n_5 ),
        .Q(\base160Timer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \base160Timer_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[0]_i_1_n_4 ),
        .Q(\base160Timer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \base160Timer_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[4]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[4] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[4]_i_1 
       (.CI(\base160Timer_reg[0]_i_1_n_0 ),
        .CO({\base160Timer_reg[4]_i_1_n_0 ,\base160Timer_reg[4]_i_1_n_1 ,\base160Timer_reg[4]_i_1_n_2 ,\base160Timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\base160Timer_reg[4]_i_1_n_4 ,\base160Timer_reg[4]_i_1_n_5 ,\base160Timer_reg[4]_i_1_n_6 ,\base160Timer_reg[4]_i_1_n_7 }),
        .S({\base160Timer_reg_n_0_[7] ,\base160Timer_reg_n_0_[6] ,\base160Timer_reg_n_0_[5] ,\base160Timer_reg_n_0_[4] }));
  FDRE \base160Timer_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[4]_i_1_n_6 ),
        .Q(\base160Timer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \base160Timer_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[4]_i_1_n_5 ),
        .Q(\base160Timer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \base160Timer_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[4]_i_1_n_4 ),
        .Q(\base160Timer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \base160Timer_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[8]_i_1_n_7 ),
        .Q(\base160Timer_reg_n_0_[8] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \base160Timer_reg[8]_i_1 
       (.CI(\base160Timer_reg[4]_i_1_n_0 ),
        .CO({\base160Timer_reg[8]_i_1_n_0 ,\base160Timer_reg[8]_i_1_n_1 ,\base160Timer_reg[8]_i_1_n_2 ,\base160Timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\base160Timer_reg[8]_i_1_n_4 ,\base160Timer_reg[8]_i_1_n_5 ,\base160Timer_reg[8]_i_1_n_6 ,\base160Timer_reg[8]_i_1_n_7 }),
        .S({\base160Timer_reg_n_0_[11] ,\base160Timer_reg_n_0_[10] ,\base160Timer_reg_n_0_[9] ,\base160Timer_reg_n_0_[8] }));
  FDRE \base160Timer_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\base160Timer_reg[8]_i_1_n_6 ),
        .Q(\base160Timer_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \baseTimer[0]_i_2 
       (.I0(\baseTimer_reg_n_0_[0] ),
        .O(\baseTimer[0]_i_2_n_0 ));
  FDRE \baseTimer_reg[0] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[0]_i_1_n_7 ),
        .Q(\baseTimer_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \baseTimer_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\baseTimer_reg[0]_i_1_n_0 ,\baseTimer_reg[0]_i_1_n_1 ,\baseTimer_reg[0]_i_1_n_2 ,\baseTimer_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\baseTimer_reg[0]_i_1_n_4 ,\baseTimer_reg[0]_i_1_n_5 ,\baseTimer_reg[0]_i_1_n_6 ,\baseTimer_reg[0]_i_1_n_7 }),
        .S({\baseTimer_reg_n_0_[3] ,\baseTimer_reg_n_0_[2] ,\baseTimer_reg_n_0_[1] ,\baseTimer[0]_i_2_n_0 }));
  FDRE \baseTimer_reg[10] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[8]_i_1_n_5 ),
        .Q(\baseTimer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \baseTimer_reg[11] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[8]_i_1_n_4 ),
        .Q(\baseTimer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \baseTimer_reg[12] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[12]_i_1_n_7 ),
        .Q(\baseTimer_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \baseTimer_reg[12]_i_1 
       (.CI(\baseTimer_reg[8]_i_1_n_0 ),
        .CO({\baseTimer_reg[12]_i_1_n_0 ,\baseTimer_reg[12]_i_1_n_1 ,\baseTimer_reg[12]_i_1_n_2 ,\baseTimer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\baseTimer_reg[12]_i_1_n_4 ,\baseTimer_reg[12]_i_1_n_5 ,\baseTimer_reg[12]_i_1_n_6 ,\baseTimer_reg[12]_i_1_n_7 }),
        .S({\baseTimer_reg_n_0_[15] ,\baseTimer_reg_n_0_[14] ,\baseTimer_reg_n_0_[13] ,\baseTimer_reg_n_0_[12] }));
  FDRE \baseTimer_reg[13] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[12]_i_1_n_6 ),
        .Q(\baseTimer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \baseTimer_reg[14] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[12]_i_1_n_5 ),
        .Q(\baseTimer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \baseTimer_reg[15] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[12]_i_1_n_4 ),
        .Q(\baseTimer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \baseTimer_reg[16] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[16]_i_1_n_7 ),
        .Q(\baseTimer_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \baseTimer_reg[16]_i_1 
       (.CI(\baseTimer_reg[12]_i_1_n_0 ),
        .CO({\baseTimer_reg[16]_i_1_n_0 ,\baseTimer_reg[16]_i_1_n_1 ,\baseTimer_reg[16]_i_1_n_2 ,\baseTimer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\baseTimer_reg[16]_i_1_n_4 ,\baseTimer_reg[16]_i_1_n_5 ,\baseTimer_reg[16]_i_1_n_6 ,\baseTimer_reg[16]_i_1_n_7 }),
        .S({\baseTimer_reg_n_0_[19] ,\baseTimer_reg_n_0_[18] ,\baseTimer_reg_n_0_[17] ,\baseTimer_reg_n_0_[16] }));
  FDRE \baseTimer_reg[17] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[16]_i_1_n_6 ),
        .Q(\baseTimer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \baseTimer_reg[18] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[16]_i_1_n_5 ),
        .Q(\baseTimer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \baseTimer_reg[19] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[16]_i_1_n_4 ),
        .Q(\baseTimer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \baseTimer_reg[1] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[0]_i_1_n_6 ),
        .Q(\baseTimer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \baseTimer_reg[20] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[20]_i_1_n_7 ),
        .Q(\baseTimer_reg_n_0_[20] ),
        .R(1'b0));
  CARRY4 \baseTimer_reg[20]_i_1 
       (.CI(\baseTimer_reg[16]_i_1_n_0 ),
        .CO({\baseTimer_reg[20]_i_1_n_0 ,\baseTimer_reg[20]_i_1_n_1 ,\baseTimer_reg[20]_i_1_n_2 ,\baseTimer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\baseTimer_reg[20]_i_1_n_4 ,\baseTimer_reg[20]_i_1_n_5 ,\baseTimer_reg[20]_i_1_n_6 ,\baseTimer_reg[20]_i_1_n_7 }),
        .S({\baseTimer_reg_n_0_[23] ,\baseTimer_reg_n_0_[22] ,\baseTimer_reg_n_0_[21] ,\baseTimer_reg_n_0_[20] }));
  FDRE \baseTimer_reg[21] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[20]_i_1_n_6 ),
        .Q(\baseTimer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \baseTimer_reg[22] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[20]_i_1_n_5 ),
        .Q(\baseTimer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \baseTimer_reg[23] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[20]_i_1_n_4 ),
        .Q(\baseTimer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \baseTimer_reg[24] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[24]_i_1_n_7 ),
        .Q(ledV3),
        .R(1'b0));
  CARRY4 \baseTimer_reg[24]_i_1 
       (.CI(\baseTimer_reg[20]_i_1_n_0 ),
        .CO(\NLW_baseTimer_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_baseTimer_reg[24]_i_1_O_UNCONNECTED [3:1],\baseTimer_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,ledV3}));
  FDRE \baseTimer_reg[2] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[0]_i_1_n_5 ),
        .Q(\baseTimer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \baseTimer_reg[3] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[0]_i_1_n_4 ),
        .Q(\baseTimer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \baseTimer_reg[4] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[4]_i_1_n_7 ),
        .Q(\baseTimer_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \baseTimer_reg[4]_i_1 
       (.CI(\baseTimer_reg[0]_i_1_n_0 ),
        .CO({\baseTimer_reg[4]_i_1_n_0 ,\baseTimer_reg[4]_i_1_n_1 ,\baseTimer_reg[4]_i_1_n_2 ,\baseTimer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\baseTimer_reg[4]_i_1_n_4 ,\baseTimer_reg[4]_i_1_n_5 ,\baseTimer_reg[4]_i_1_n_6 ,\baseTimer_reg[4]_i_1_n_7 }),
        .S({\baseTimer_reg_n_0_[7] ,\baseTimer_reg_n_0_[6] ,\baseTimer_reg_n_0_[5] ,\baseTimer_reg_n_0_[4] }));
  FDRE \baseTimer_reg[5] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[4]_i_1_n_6 ),
        .Q(\baseTimer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \baseTimer_reg[6] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[4]_i_1_n_5 ),
        .Q(\baseTimer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \baseTimer_reg[7] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[4]_i_1_n_4 ),
        .Q(\baseTimer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \baseTimer_reg[8] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[8]_i_1_n_7 ),
        .Q(\baseTimer_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \baseTimer_reg[8]_i_1 
       (.CI(\baseTimer_reg[4]_i_1_n_0 ),
        .CO({\baseTimer_reg[8]_i_1_n_0 ,\baseTimer_reg[8]_i_1_n_1 ,\baseTimer_reg[8]_i_1_n_2 ,\baseTimer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\baseTimer_reg[8]_i_1_n_4 ,\baseTimer_reg[8]_i_1_n_5 ,\baseTimer_reg[8]_i_1_n_6 ,\baseTimer_reg[8]_i_1_n_7 }),
        .S({\baseTimer_reg_n_0_[11] ,\baseTimer_reg_n_0_[10] ,\baseTimer_reg_n_0_[9] ,\baseTimer_reg_n_0_[8] }));
  FDRE \baseTimer_reg[9] 
       (.C(sysClk),
        .CE(1'b1),
        .D(\baseTimer_reg[8]_i_1_n_6 ),
        .Q(\baseTimer_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_10 
       (.I0(memSaveBuf1[12]),
        .I1(\mem_reg_n_0_[31][12] ),
        .I2(\mem_reg_n_0_[31][14] ),
        .I3(memSaveBuf1[14]),
        .I4(\mem_reg_n_0_[31][13] ),
        .I5(memSaveBuf1[13]),
        .O(\bmem[95][23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_11 
       (.I0(memSaveBuf1[9]),
        .I1(\mem_reg_n_0_[31][9] ),
        .I2(\mem_reg_n_0_[31][11] ),
        .I3(memSaveBuf1[11]),
        .I4(\mem_reg_n_0_[31][10] ),
        .I5(memSaveBuf1[10]),
        .O(\bmem[95][23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_12 
       (.I0(memSaveBuf1[6]),
        .I1(\mem_reg_n_0_[31][6] ),
        .I2(\mem_reg_n_0_[31][8] ),
        .I3(memSaveBuf1[8]),
        .I4(\mem_reg_n_0_[31][7] ),
        .I5(memSaveBuf1[7]),
        .O(\bmem[95][23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_13 
       (.I0(memSaveBuf1[3]),
        .I1(\mem_reg_n_0_[31][3] ),
        .I2(\mem_reg_n_0_[31][5] ),
        .I3(memSaveBuf1[5]),
        .I4(\mem_reg_n_0_[31][4] ),
        .I5(memSaveBuf1[4]),
        .O(\bmem[95][23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_14 
       (.I0(memSaveBuf1[0]),
        .I1(\mem_reg_n_0_[31][0] ),
        .I2(\mem_reg_n_0_[31][2] ),
        .I3(memSaveBuf1[2]),
        .I4(\mem_reg_n_0_[31][1] ),
        .I5(memSaveBuf1[1]),
        .O(\bmem[95][23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bmem[95][23]_i_3 
       (.I0(\memSaveBuf1_reg_n_0_[30] ),
        .I1(\mem_reg_n_0_[31][30] ),
        .I2(\memSaveBuf1_reg_n_0_[31] ),
        .I3(\mem_reg_n_0_[31][31] ),
        .O(\bmem[95][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_4 
       (.I0(\memSaveBuf1_reg_n_0_[27] ),
        .I1(\mem_reg_n_0_[31][27] ),
        .I2(\mem_reg_n_0_[31][29] ),
        .I3(\memSaveBuf1_reg_n_0_[29] ),
        .I4(\mem_reg_n_0_[31][28] ),
        .I5(\memSaveBuf1_reg_n_0_[28] ),
        .O(\bmem[95][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_5 
       (.I0(\memSaveBuf1_reg_n_0_[24] ),
        .I1(\mem_reg_n_0_[31][24] ),
        .I2(\mem_reg_n_0_[31][26] ),
        .I3(\memSaveBuf1_reg_n_0_[26] ),
        .I4(\mem_reg_n_0_[31][25] ),
        .I5(\memSaveBuf1_reg_n_0_[25] ),
        .O(\bmem[95][23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_7 
       (.I0(memSaveBuf1[21]),
        .I1(\mem_reg_n_0_[31][21] ),
        .I2(\mem_reg_n_0_[31][23] ),
        .I3(memSaveBuf1[23]),
        .I4(\mem_reg_n_0_[31][22] ),
        .I5(memSaveBuf1[22]),
        .O(\bmem[95][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_8 
       (.I0(memSaveBuf1[18]),
        .I1(\mem_reg_n_0_[31][18] ),
        .I2(\mem_reg_n_0_[31][20] ),
        .I3(memSaveBuf1[20]),
        .I4(\mem_reg_n_0_[31][19] ),
        .I5(memSaveBuf1[19]),
        .O(\bmem[95][23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bmem[95][23]_i_9 
       (.I0(memSaveBuf1[15]),
        .I1(\mem_reg_n_0_[31][15] ),
        .I2(\mem_reg_n_0_[31][17] ),
        .I3(memSaveBuf1[17]),
        .I4(\mem_reg_n_0_[31][16] ),
        .I5(memSaveBuf1[16]),
        .O(\bmem[95][23]_i_9_n_0 ));
  FDRE \bmem_reg[0][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][0] ),
        .Q(\bmem_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \bmem_reg[0][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][10] ),
        .Q(\bmem_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \bmem_reg[0][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][11] ),
        .Q(\bmem_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \bmem_reg[0][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][12] ),
        .Q(\bmem_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \bmem_reg[0][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][13] ),
        .Q(\bmem_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \bmem_reg[0][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][14] ),
        .Q(\bmem_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \bmem_reg[0][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][15] ),
        .Q(\bmem_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \bmem_reg[0][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][16] ),
        .Q(\bmem_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \bmem_reg[0][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][17] ),
        .Q(\bmem_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \bmem_reg[0][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][18] ),
        .Q(\bmem_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \bmem_reg[0][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][19] ),
        .Q(\bmem_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \bmem_reg[0][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][1] ),
        .Q(\bmem_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \bmem_reg[0][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][20] ),
        .Q(\bmem_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \bmem_reg[0][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][21] ),
        .Q(\bmem_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \bmem_reg[0][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][22] ),
        .Q(\bmem_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \bmem_reg[0][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][23] ),
        .Q(\bmem_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \bmem_reg[0][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][24] ),
        .Q(\bmem_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \bmem_reg[0][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][25] ),
        .Q(\bmem_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \bmem_reg[0][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][26] ),
        .Q(\bmem_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \bmem_reg[0][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][27] ),
        .Q(\bmem_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \bmem_reg[0][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][28] ),
        .Q(\bmem_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \bmem_reg[0][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][29] ),
        .Q(\bmem_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \bmem_reg[0][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][2] ),
        .Q(\bmem_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \bmem_reg[0][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][30] ),
        .Q(\bmem_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \bmem_reg[0][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][31] ),
        .Q(\bmem_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \bmem_reg[0][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][3] ),
        .Q(\bmem_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \bmem_reg[0][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][4] ),
        .Q(\bmem_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \bmem_reg[0][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][5] ),
        .Q(\bmem_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \bmem_reg[0][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][6] ),
        .Q(\bmem_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \bmem_reg[0][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][7] ),
        .Q(\bmem_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \bmem_reg[0][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][8] ),
        .Q(\bmem_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \bmem_reg[0][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[0][9] ),
        .Q(\bmem_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \bmem_reg[10][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][0] ),
        .Q(\bmem_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE \bmem_reg[10][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][10] ),
        .Q(\bmem_reg_n_0_[10][10] ),
        .R(1'b0));
  FDRE \bmem_reg[10][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][11] ),
        .Q(\bmem_reg_n_0_[10][11] ),
        .R(1'b0));
  FDRE \bmem_reg[10][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][12] ),
        .Q(\bmem_reg_n_0_[10][12] ),
        .R(1'b0));
  FDRE \bmem_reg[10][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][13] ),
        .Q(\bmem_reg_n_0_[10][13] ),
        .R(1'b0));
  FDRE \bmem_reg[10][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][14] ),
        .Q(\bmem_reg_n_0_[10][14] ),
        .R(1'b0));
  FDRE \bmem_reg[10][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][15] ),
        .Q(\bmem_reg_n_0_[10][15] ),
        .R(1'b0));
  FDRE \bmem_reg[10][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][16] ),
        .Q(\bmem_reg_n_0_[10][16] ),
        .R(1'b0));
  FDRE \bmem_reg[10][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][17] ),
        .Q(\bmem_reg_n_0_[10][17] ),
        .R(1'b0));
  FDRE \bmem_reg[10][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][18] ),
        .Q(\bmem_reg_n_0_[10][18] ),
        .R(1'b0));
  FDRE \bmem_reg[10][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][19] ),
        .Q(\bmem_reg_n_0_[10][19] ),
        .R(1'b0));
  FDRE \bmem_reg[10][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][1] ),
        .Q(\bmem_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE \bmem_reg[10][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][20] ),
        .Q(\bmem_reg_n_0_[10][20] ),
        .R(1'b0));
  FDRE \bmem_reg[10][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][21] ),
        .Q(\bmem_reg_n_0_[10][21] ),
        .R(1'b0));
  FDRE \bmem_reg[10][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][22] ),
        .Q(\bmem_reg_n_0_[10][22] ),
        .R(1'b0));
  FDRE \bmem_reg[10][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][23] ),
        .Q(\bmem_reg_n_0_[10][23] ),
        .R(1'b0));
  FDRE \bmem_reg[10][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][24] ),
        .Q(\bmem_reg_n_0_[10][24] ),
        .R(1'b0));
  FDRE \bmem_reg[10][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][25] ),
        .Q(\bmem_reg_n_0_[10][25] ),
        .R(1'b0));
  FDRE \bmem_reg[10][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][26] ),
        .Q(\bmem_reg_n_0_[10][26] ),
        .R(1'b0));
  FDRE \bmem_reg[10][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][27] ),
        .Q(\bmem_reg_n_0_[10][27] ),
        .R(1'b0));
  FDRE \bmem_reg[10][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][28] ),
        .Q(\bmem_reg_n_0_[10][28] ),
        .R(1'b0));
  FDRE \bmem_reg[10][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][29] ),
        .Q(\bmem_reg_n_0_[10][29] ),
        .R(1'b0));
  FDRE \bmem_reg[10][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][2] ),
        .Q(\bmem_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE \bmem_reg[10][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][30] ),
        .Q(\bmem_reg_n_0_[10][30] ),
        .R(1'b0));
  FDRE \bmem_reg[10][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][31] ),
        .Q(\bmem_reg_n_0_[10][31] ),
        .R(1'b0));
  FDRE \bmem_reg[10][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][3] ),
        .Q(\bmem_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE \bmem_reg[10][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][4] ),
        .Q(\bmem_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE \bmem_reg[10][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][5] ),
        .Q(\bmem_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE \bmem_reg[10][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][6] ),
        .Q(\bmem_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE \bmem_reg[10][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][7] ),
        .Q(\bmem_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE \bmem_reg[10][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][8] ),
        .Q(\bmem_reg_n_0_[10][8] ),
        .R(1'b0));
  FDRE \bmem_reg[10][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[10][9] ),
        .Q(\bmem_reg_n_0_[10][9] ),
        .R(1'b0));
  FDRE \bmem_reg[11][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [0]),
        .Q(\bmem_reg_n_0_[11][0] ),
        .R(1'b0));
  FDRE \bmem_reg[11][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [10]),
        .Q(\bmem_reg_n_0_[11][10] ),
        .R(1'b0));
  FDRE \bmem_reg[11][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [11]),
        .Q(\bmem_reg_n_0_[11][11] ),
        .R(1'b0));
  FDRE \bmem_reg[11][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [12]),
        .Q(\bmem_reg_n_0_[11][12] ),
        .R(1'b0));
  FDRE \bmem_reg[11][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [13]),
        .Q(\bmem_reg_n_0_[11][13] ),
        .R(1'b0));
  FDRE \bmem_reg[11][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [14]),
        .Q(\bmem_reg_n_0_[11][14] ),
        .R(1'b0));
  FDRE \bmem_reg[11][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [15]),
        .Q(\bmem_reg_n_0_[11][15] ),
        .R(1'b0));
  FDRE \bmem_reg[11][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [16]),
        .Q(\bmem_reg_n_0_[11][16] ),
        .R(1'b0));
  FDRE \bmem_reg[11][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [17]),
        .Q(\bmem_reg_n_0_[11][17] ),
        .R(1'b0));
  FDRE \bmem_reg[11][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [18]),
        .Q(\bmem_reg_n_0_[11][18] ),
        .R(1'b0));
  FDRE \bmem_reg[11][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [19]),
        .Q(\bmem_reg_n_0_[11][19] ),
        .R(1'b0));
  FDRE \bmem_reg[11][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [1]),
        .Q(\bmem_reg_n_0_[11][1] ),
        .R(1'b0));
  FDRE \bmem_reg[11][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [20]),
        .Q(\bmem_reg_n_0_[11][20] ),
        .R(1'b0));
  FDRE \bmem_reg[11][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [21]),
        .Q(\bmem_reg_n_0_[11][21] ),
        .R(1'b0));
  FDRE \bmem_reg[11][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [22]),
        .Q(\bmem_reg_n_0_[11][22] ),
        .R(1'b0));
  FDRE \bmem_reg[11][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [23]),
        .Q(\bmem_reg_n_0_[11][23] ),
        .R(1'b0));
  FDRE \bmem_reg[11][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [24]),
        .Q(\bmem_reg_n_0_[11][24] ),
        .R(1'b0));
  FDRE \bmem_reg[11][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [25]),
        .Q(\bmem_reg_n_0_[11][25] ),
        .R(1'b0));
  FDRE \bmem_reg[11][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [26]),
        .Q(\bmem_reg_n_0_[11][26] ),
        .R(1'b0));
  FDRE \bmem_reg[11][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [27]),
        .Q(\bmem_reg_n_0_[11][27] ),
        .R(1'b0));
  FDRE \bmem_reg[11][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [28]),
        .Q(\bmem_reg_n_0_[11][28] ),
        .R(1'b0));
  FDRE \bmem_reg[11][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [29]),
        .Q(\bmem_reg_n_0_[11][29] ),
        .R(1'b0));
  FDRE \bmem_reg[11][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [2]),
        .Q(\bmem_reg_n_0_[11][2] ),
        .R(1'b0));
  FDRE \bmem_reg[11][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [30]),
        .Q(\bmem_reg_n_0_[11][30] ),
        .R(1'b0));
  FDRE \bmem_reg[11][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [31]),
        .Q(\bmem_reg_n_0_[11][31] ),
        .R(1'b0));
  FDRE \bmem_reg[11][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [3]),
        .Q(\bmem_reg_n_0_[11][3] ),
        .R(1'b0));
  FDRE \bmem_reg[11][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [4]),
        .Q(\bmem_reg_n_0_[11][4] ),
        .R(1'b0));
  FDRE \bmem_reg[11][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [5]),
        .Q(\bmem_reg_n_0_[11][5] ),
        .R(1'b0));
  FDRE \bmem_reg[11][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [6]),
        .Q(\bmem_reg_n_0_[11][6] ),
        .R(1'b0));
  FDRE \bmem_reg[11][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [7]),
        .Q(\bmem_reg_n_0_[11][7] ),
        .R(1'b0));
  FDRE \bmem_reg[11][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [8]),
        .Q(\bmem_reg_n_0_[11][8] ),
        .R(1'b0));
  FDRE \bmem_reg[11][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[11]_141 [9]),
        .Q(\bmem_reg_n_0_[11][9] ),
        .R(1'b0));
  FDRE \bmem_reg[12][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][0] ),
        .Q(\bmem_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \bmem_reg[12][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][10] ),
        .Q(\bmem_reg_n_0_[12][10] ),
        .R(1'b0));
  FDRE \bmem_reg[12][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][11] ),
        .Q(\bmem_reg_n_0_[12][11] ),
        .R(1'b0));
  FDRE \bmem_reg[12][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][12] ),
        .Q(\bmem_reg_n_0_[12][12] ),
        .R(1'b0));
  FDRE \bmem_reg[12][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][13] ),
        .Q(\bmem_reg_n_0_[12][13] ),
        .R(1'b0));
  FDRE \bmem_reg[12][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][14] ),
        .Q(\bmem_reg_n_0_[12][14] ),
        .R(1'b0));
  FDRE \bmem_reg[12][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][15] ),
        .Q(\bmem_reg_n_0_[12][15] ),
        .R(1'b0));
  FDRE \bmem_reg[12][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][16] ),
        .Q(\bmem_reg_n_0_[12][16] ),
        .R(1'b0));
  FDRE \bmem_reg[12][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][17] ),
        .Q(\bmem_reg_n_0_[12][17] ),
        .R(1'b0));
  FDRE \bmem_reg[12][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][18] ),
        .Q(\bmem_reg_n_0_[12][18] ),
        .R(1'b0));
  FDRE \bmem_reg[12][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][19] ),
        .Q(\bmem_reg_n_0_[12][19] ),
        .R(1'b0));
  FDRE \bmem_reg[12][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][1] ),
        .Q(\bmem_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \bmem_reg[12][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][20] ),
        .Q(\bmem_reg_n_0_[12][20] ),
        .R(1'b0));
  FDRE \bmem_reg[12][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][21] ),
        .Q(\bmem_reg_n_0_[12][21] ),
        .R(1'b0));
  FDRE \bmem_reg[12][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][22] ),
        .Q(\bmem_reg_n_0_[12][22] ),
        .R(1'b0));
  FDRE \bmem_reg[12][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][23] ),
        .Q(\bmem_reg_n_0_[12][23] ),
        .R(1'b0));
  FDRE \bmem_reg[12][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][24] ),
        .Q(\bmem_reg_n_0_[12][24] ),
        .R(1'b0));
  FDRE \bmem_reg[12][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][25] ),
        .Q(\bmem_reg_n_0_[12][25] ),
        .R(1'b0));
  FDRE \bmem_reg[12][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][26] ),
        .Q(\bmem_reg_n_0_[12][26] ),
        .R(1'b0));
  FDRE \bmem_reg[12][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][27] ),
        .Q(\bmem_reg_n_0_[12][27] ),
        .R(1'b0));
  FDRE \bmem_reg[12][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][28] ),
        .Q(\bmem_reg_n_0_[12][28] ),
        .R(1'b0));
  FDRE \bmem_reg[12][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][29] ),
        .Q(\bmem_reg_n_0_[12][29] ),
        .R(1'b0));
  FDRE \bmem_reg[12][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][2] ),
        .Q(\bmem_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \bmem_reg[12][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][30] ),
        .Q(\bmem_reg_n_0_[12][30] ),
        .R(1'b0));
  FDRE \bmem_reg[12][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][31] ),
        .Q(\bmem_reg_n_0_[12][31] ),
        .R(1'b0));
  FDRE \bmem_reg[12][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][3] ),
        .Q(\bmem_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \bmem_reg[12][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][4] ),
        .Q(\bmem_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \bmem_reg[12][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][5] ),
        .Q(\bmem_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \bmem_reg[12][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][6] ),
        .Q(\bmem_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \bmem_reg[12][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][7] ),
        .Q(\bmem_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \bmem_reg[12][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][8] ),
        .Q(\bmem_reg_n_0_[12][8] ),
        .R(1'b0));
  FDRE \bmem_reg[12][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[12][9] ),
        .Q(\bmem_reg_n_0_[12][9] ),
        .R(1'b0));
  FDRE \bmem_reg[13][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [0]),
        .Q(\bmem_reg_n_0_[13][0] ),
        .R(1'b0));
  FDRE \bmem_reg[13][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [10]),
        .Q(\bmem_reg_n_0_[13][10] ),
        .R(1'b0));
  FDRE \bmem_reg[13][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [11]),
        .Q(\bmem_reg_n_0_[13][11] ),
        .R(1'b0));
  FDRE \bmem_reg[13][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [12]),
        .Q(\bmem_reg_n_0_[13][12] ),
        .R(1'b0));
  FDRE \bmem_reg[13][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [13]),
        .Q(\bmem_reg_n_0_[13][13] ),
        .R(1'b0));
  FDRE \bmem_reg[13][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [14]),
        .Q(\bmem_reg_n_0_[13][14] ),
        .R(1'b0));
  FDRE \bmem_reg[13][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [15]),
        .Q(\bmem_reg_n_0_[13][15] ),
        .R(1'b0));
  FDRE \bmem_reg[13][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [16]),
        .Q(\bmem_reg_n_0_[13][16] ),
        .R(1'b0));
  FDRE \bmem_reg[13][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [17]),
        .Q(\bmem_reg_n_0_[13][17] ),
        .R(1'b0));
  FDRE \bmem_reg[13][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [18]),
        .Q(\bmem_reg_n_0_[13][18] ),
        .R(1'b0));
  FDRE \bmem_reg[13][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [19]),
        .Q(\bmem_reg_n_0_[13][19] ),
        .R(1'b0));
  FDRE \bmem_reg[13][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [1]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \bmem_reg[13][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [20]),
        .Q(\bmem_reg_n_0_[13][20] ),
        .R(1'b0));
  FDRE \bmem_reg[13][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [21]),
        .Q(\bmem_reg_n_0_[13][21] ),
        .R(1'b0));
  FDRE \bmem_reg[13][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [22]),
        .Q(\bmem_reg_n_0_[13][22] ),
        .R(1'b0));
  FDRE \bmem_reg[13][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [23]),
        .Q(\bmem_reg_n_0_[13][23] ),
        .R(1'b0));
  FDRE \bmem_reg[13][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [2]),
        .Q(\bmem_reg_n_0_[13][2] ),
        .R(1'b0));
  FDRE \bmem_reg[13][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [3]),
        .Q(\bmem_reg_n_0_[13][3] ),
        .R(1'b0));
  FDRE \bmem_reg[13][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [4]),
        .Q(\bmem_reg_n_0_[13][4] ),
        .R(1'b0));
  FDRE \bmem_reg[13][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [5]),
        .Q(\bmem_reg_n_0_[13][5] ),
        .R(1'b0));
  FDRE \bmem_reg[13][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [6]),
        .Q(\bmem_reg_n_0_[13][6] ),
        .R(1'b0));
  FDRE \bmem_reg[13][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [7]),
        .Q(\bmem_reg_n_0_[13][7] ),
        .R(1'b0));
  FDRE \bmem_reg[13][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [8]),
        .Q(\bmem_reg_n_0_[13][8] ),
        .R(1'b0));
  FDRE \bmem_reg[13][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[13]_140 [9]),
        .Q(\bmem_reg_n_0_[13][9] ),
        .R(1'b0));
  FDRE \bmem_reg[14][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][0] ),
        .Q(\bmem_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \bmem_reg[14][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][10] ),
        .Q(\bmem_reg_n_0_[14][10] ),
        .R(1'b0));
  FDRE \bmem_reg[14][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][11] ),
        .Q(\bmem_reg_n_0_[14][11] ),
        .R(1'b0));
  FDRE \bmem_reg[14][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][12] ),
        .Q(\bmem_reg_n_0_[14][12] ),
        .R(1'b0));
  FDRE \bmem_reg[14][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][13] ),
        .Q(\bmem_reg_n_0_[14][13] ),
        .R(1'b0));
  FDRE \bmem_reg[14][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][14] ),
        .Q(\bmem_reg_n_0_[14][14] ),
        .R(1'b0));
  FDRE \bmem_reg[14][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][15] ),
        .Q(\bmem_reg_n_0_[14][15] ),
        .R(1'b0));
  FDRE \bmem_reg[14][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][16] ),
        .Q(\bmem_reg_n_0_[14][16] ),
        .R(1'b0));
  FDRE \bmem_reg[14][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][17] ),
        .Q(\bmem_reg_n_0_[14][17] ),
        .R(1'b0));
  FDRE \bmem_reg[14][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][18] ),
        .Q(\bmem_reg_n_0_[14][18] ),
        .R(1'b0));
  FDRE \bmem_reg[14][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][19] ),
        .Q(\bmem_reg_n_0_[14][19] ),
        .R(1'b0));
  FDRE \bmem_reg[14][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][1] ),
        .Q(\bmem_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \bmem_reg[14][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][20] ),
        .Q(\bmem_reg_n_0_[14][20] ),
        .R(1'b0));
  FDRE \bmem_reg[14][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][21] ),
        .Q(\bmem_reg_n_0_[14][21] ),
        .R(1'b0));
  FDRE \bmem_reg[14][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][22] ),
        .Q(\bmem_reg_n_0_[14][22] ),
        .R(1'b0));
  FDRE \bmem_reg[14][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][23] ),
        .Q(\bmem_reg_n_0_[14][23] ),
        .R(1'b0));
  FDRE \bmem_reg[14][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][24] ),
        .Q(\bmem_reg_n_0_[14][24] ),
        .R(1'b0));
  FDRE \bmem_reg[14][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][25] ),
        .Q(\bmem_reg_n_0_[14][25] ),
        .R(1'b0));
  FDRE \bmem_reg[14][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][26] ),
        .Q(\bmem_reg_n_0_[14][26] ),
        .R(1'b0));
  FDRE \bmem_reg[14][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][27] ),
        .Q(\bmem_reg_n_0_[14][27] ),
        .R(1'b0));
  FDRE \bmem_reg[14][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][28] ),
        .Q(\bmem_reg_n_0_[14][28] ),
        .R(1'b0));
  FDRE \bmem_reg[14][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][29] ),
        .Q(\bmem_reg_n_0_[14][29] ),
        .R(1'b0));
  FDRE \bmem_reg[14][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][2] ),
        .Q(\bmem_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \bmem_reg[14][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][30] ),
        .Q(\bmem_reg_n_0_[14][30] ),
        .R(1'b0));
  FDRE \bmem_reg[14][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][31] ),
        .Q(\bmem_reg_n_0_[14][31] ),
        .R(1'b0));
  FDRE \bmem_reg[14][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][3] ),
        .Q(\bmem_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \bmem_reg[14][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][4] ),
        .Q(\bmem_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \bmem_reg[14][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][5] ),
        .Q(\bmem_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \bmem_reg[14][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][6] ),
        .Q(\bmem_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \bmem_reg[14][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][7] ),
        .Q(\bmem_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \bmem_reg[14][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][8] ),
        .Q(\bmem_reg_n_0_[14][8] ),
        .R(1'b0));
  FDRE \bmem_reg[14][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[14][9] ),
        .Q(\bmem_reg_n_0_[14][9] ),
        .R(1'b0));
  FDRE \bmem_reg[15][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][0] ),
        .Q(\bmem_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \bmem_reg[15][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][10] ),
        .Q(\bmem_reg_n_0_[15][10] ),
        .R(1'b0));
  FDRE \bmem_reg[15][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][11] ),
        .Q(\bmem_reg_n_0_[15][11] ),
        .R(1'b0));
  FDRE \bmem_reg[15][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][12] ),
        .Q(\bmem_reg_n_0_[15][12] ),
        .R(1'b0));
  FDRE \bmem_reg[15][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][13] ),
        .Q(\bmem_reg_n_0_[15][13] ),
        .R(1'b0));
  FDRE \bmem_reg[15][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][14] ),
        .Q(\bmem_reg_n_0_[15][14] ),
        .R(1'b0));
  FDRE \bmem_reg[15][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][15] ),
        .Q(\bmem_reg_n_0_[15][15] ),
        .R(1'b0));
  FDRE \bmem_reg[15][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][16] ),
        .Q(\bmem_reg_n_0_[15][16] ),
        .R(1'b0));
  FDRE \bmem_reg[15][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][17] ),
        .Q(\bmem_reg_n_0_[15][17] ),
        .R(1'b0));
  FDRE \bmem_reg[15][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][18] ),
        .Q(\bmem_reg_n_0_[15][18] ),
        .R(1'b0));
  FDRE \bmem_reg[15][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][19] ),
        .Q(\bmem_reg_n_0_[15][19] ),
        .R(1'b0));
  FDRE \bmem_reg[15][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][1] ),
        .Q(\bmem_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \bmem_reg[15][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][20] ),
        .Q(\bmem_reg_n_0_[15][20] ),
        .R(1'b0));
  FDRE \bmem_reg[15][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][21] ),
        .Q(\bmem_reg_n_0_[15][21] ),
        .R(1'b0));
  FDRE \bmem_reg[15][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][22] ),
        .Q(\bmem_reg_n_0_[15][22] ),
        .R(1'b0));
  FDRE \bmem_reg[15][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][23] ),
        .Q(\bmem_reg_n_0_[15][23] ),
        .R(1'b0));
  FDRE \bmem_reg[15][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][2] ),
        .Q(\bmem_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \bmem_reg[15][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][3] ),
        .Q(\bmem_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \bmem_reg[15][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][4] ),
        .Q(\bmem_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \bmem_reg[15][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][5] ),
        .Q(\bmem_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \bmem_reg[15][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][6] ),
        .Q(\bmem_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \bmem_reg[15][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][7] ),
        .Q(\bmem_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \bmem_reg[15][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][8] ),
        .Q(\bmem_reg_n_0_[15][8] ),
        .R(1'b0));
  FDRE \bmem_reg[15][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[15][9] ),
        .Q(\bmem_reg_n_0_[15][9] ),
        .R(1'b0));
  FDRE \bmem_reg[16][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][0] ),
        .Q(\bmem_reg_n_0_[16][0] ),
        .R(1'b0));
  FDRE \bmem_reg[16][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][10] ),
        .Q(\bmem_reg_n_0_[16][10] ),
        .R(1'b0));
  FDRE \bmem_reg[16][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][11] ),
        .Q(\bmem_reg_n_0_[16][11] ),
        .R(1'b0));
  FDRE \bmem_reg[16][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][12] ),
        .Q(\bmem_reg_n_0_[16][12] ),
        .R(1'b0));
  FDRE \bmem_reg[16][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][13] ),
        .Q(\bmem_reg_n_0_[16][13] ),
        .R(1'b0));
  FDRE \bmem_reg[16][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][14] ),
        .Q(\bmem_reg_n_0_[16][14] ),
        .R(1'b0));
  FDRE \bmem_reg[16][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][15] ),
        .Q(\bmem_reg_n_0_[16][15] ),
        .R(1'b0));
  FDRE \bmem_reg[16][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][16] ),
        .Q(\bmem_reg_n_0_[16][16] ),
        .R(1'b0));
  FDRE \bmem_reg[16][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][17] ),
        .Q(\bmem_reg_n_0_[16][17] ),
        .R(1'b0));
  FDRE \bmem_reg[16][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][18] ),
        .Q(\bmem_reg_n_0_[16][18] ),
        .R(1'b0));
  FDRE \bmem_reg[16][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][19] ),
        .Q(\bmem_reg_n_0_[16][19] ),
        .R(1'b0));
  FDRE \bmem_reg[16][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][1] ),
        .Q(\bmem_reg_n_0_[16][1] ),
        .R(1'b0));
  FDRE \bmem_reg[16][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][20] ),
        .Q(\bmem_reg_n_0_[16][20] ),
        .R(1'b0));
  FDRE \bmem_reg[16][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][21] ),
        .Q(\bmem_reg_n_0_[16][21] ),
        .R(1'b0));
  FDRE \bmem_reg[16][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][22] ),
        .Q(\bmem_reg_n_0_[16][22] ),
        .R(1'b0));
  FDRE \bmem_reg[16][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][23] ),
        .Q(\bmem_reg_n_0_[16][23] ),
        .R(1'b0));
  FDRE \bmem_reg[16][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][24] ),
        .Q(\bmem_reg_n_0_[16][24] ),
        .R(1'b0));
  FDRE \bmem_reg[16][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][25] ),
        .Q(\bmem_reg_n_0_[16][25] ),
        .R(1'b0));
  FDRE \bmem_reg[16][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][26] ),
        .Q(\bmem_reg_n_0_[16][26] ),
        .R(1'b0));
  FDRE \bmem_reg[16][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][27] ),
        .Q(\bmem_reg_n_0_[16][27] ),
        .R(1'b0));
  FDRE \bmem_reg[16][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][28] ),
        .Q(\bmem_reg_n_0_[16][28] ),
        .R(1'b0));
  FDRE \bmem_reg[16][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][29] ),
        .Q(\bmem_reg_n_0_[16][29] ),
        .R(1'b0));
  FDRE \bmem_reg[16][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][2] ),
        .Q(\bmem_reg_n_0_[16][2] ),
        .R(1'b0));
  FDRE \bmem_reg[16][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][30] ),
        .Q(\bmem_reg_n_0_[16][30] ),
        .R(1'b0));
  FDRE \bmem_reg[16][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][31] ),
        .Q(\bmem_reg_n_0_[16][31] ),
        .R(1'b0));
  FDRE \bmem_reg[16][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][3] ),
        .Q(\bmem_reg_n_0_[16][3] ),
        .R(1'b0));
  FDRE \bmem_reg[16][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][4] ),
        .Q(\bmem_reg_n_0_[16][4] ),
        .R(1'b0));
  FDRE \bmem_reg[16][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][5] ),
        .Q(\bmem_reg_n_0_[16][5] ),
        .R(1'b0));
  FDRE \bmem_reg[16][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][6] ),
        .Q(\bmem_reg_n_0_[16][6] ),
        .R(1'b0));
  FDRE \bmem_reg[16][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][7] ),
        .Q(\bmem_reg_n_0_[16][7] ),
        .R(1'b0));
  FDRE \bmem_reg[16][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][8] ),
        .Q(\bmem_reg_n_0_[16][8] ),
        .R(1'b0));
  FDRE \bmem_reg[16][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[16][9] ),
        .Q(\bmem_reg_n_0_[16][9] ),
        .R(1'b0));
  FDRE \bmem_reg[17][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[0]),
        .Q(\bmem_reg_n_0_[17][0] ),
        .R(1'b0));
  FDRE \bmem_reg[17][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(p_21_in),
        .Q(\bmem_reg_n_0_[17][10] ),
        .R(1'b0));
  FDRE \bmem_reg[17][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][11] ),
        .Q(\bmem_reg_n_0_[17][11] ),
        .R(1'b0));
  FDRE \bmem_reg[17][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][12] ),
        .Q(\bmem_reg_n_0_[17][12] ),
        .R(1'b0));
  FDRE \bmem_reg[17][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][13] ),
        .Q(\bmem_reg_n_0_[17][13] ),
        .R(1'b0));
  FDRE \bmem_reg[17][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][14] ),
        .Q(\bmem_reg_n_0_[17][14] ),
        .R(1'b0));
  FDRE \bmem_reg[17][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][15] ),
        .Q(\bmem_reg_n_0_[17][15] ),
        .R(1'b0));
  FDRE \bmem_reg[17][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][16] ),
        .Q(\bmem_reg_n_0_[17][16] ),
        .R(1'b0));
  FDRE \bmem_reg[17][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][17] ),
        .Q(\bmem_reg_n_0_[17][17] ),
        .R(1'b0));
  FDRE \bmem_reg[17][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][18] ),
        .Q(\bmem_reg_n_0_[17][18] ),
        .R(1'b0));
  FDRE \bmem_reg[17][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][19] ),
        .Q(\bmem_reg_n_0_[17][19] ),
        .R(1'b0));
  FDRE \bmem_reg[17][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[1]),
        .Q(\bmem_reg_n_0_[17][1] ),
        .R(1'b0));
  FDRE \bmem_reg[17][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][20] ),
        .Q(\bmem_reg_n_0_[17][20] ),
        .R(1'b0));
  FDRE \bmem_reg[17][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][21] ),
        .Q(\bmem_reg_n_0_[17][21] ),
        .R(1'b0));
  FDRE \bmem_reg[17][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][22] ),
        .Q(\bmem_reg_n_0_[17][22] ),
        .R(1'b0));
  FDRE \bmem_reg[17][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[17][23] ),
        .Q(\bmem_reg_n_0_[17][23] ),
        .R(1'b0));
  FDRE \bmem_reg[17][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[2]),
        .Q(\bmem_reg_n_0_[17][2] ),
        .R(1'b0));
  FDRE \bmem_reg[17][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[3]),
        .Q(\bmem_reg_n_0_[17][3] ),
        .R(1'b0));
  FDRE \bmem_reg[17][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[4]),
        .Q(\bmem_reg_n_0_[17][4] ),
        .R(1'b0));
  FDRE \bmem_reg[17][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[5]),
        .Q(\bmem_reg_n_0_[17][5] ),
        .R(1'b0));
  FDRE \bmem_reg[17][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[6]),
        .Q(\bmem_reg_n_0_[17][6] ),
        .R(1'b0));
  FDRE \bmem_reg[17][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(hdfoA[7]),
        .Q(\bmem_reg_n_0_[17][7] ),
        .R(1'b0));
  FDRE \bmem_reg[17][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(p_19_in),
        .Q(\bmem_reg_n_0_[17][8] ),
        .R(1'b0));
  FDRE \bmem_reg[17][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(p_20_in),
        .Q(\bmem_reg_n_0_[17][9] ),
        .R(1'b0));
  FDRE \bmem_reg[18][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][0] ),
        .Q(\bmem_reg_n_0_[18][0] ),
        .R(1'b0));
  FDRE \bmem_reg[18][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][10] ),
        .Q(\bmem_reg_n_0_[18][10] ),
        .R(1'b0));
  FDRE \bmem_reg[18][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][11] ),
        .Q(\bmem_reg_n_0_[18][11] ),
        .R(1'b0));
  FDRE \bmem_reg[18][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][12] ),
        .Q(\bmem_reg_n_0_[18][12] ),
        .R(1'b0));
  FDRE \bmem_reg[18][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][13] ),
        .Q(\bmem_reg_n_0_[18][13] ),
        .R(1'b0));
  FDRE \bmem_reg[18][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][14] ),
        .Q(\bmem_reg_n_0_[18][14] ),
        .R(1'b0));
  FDRE \bmem_reg[18][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][15] ),
        .Q(\bmem_reg_n_0_[18][15] ),
        .R(1'b0));
  FDRE \bmem_reg[18][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][16] ),
        .Q(\bmem_reg_n_0_[18][16] ),
        .R(1'b0));
  FDRE \bmem_reg[18][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][17] ),
        .Q(\bmem_reg_n_0_[18][17] ),
        .R(1'b0));
  FDRE \bmem_reg[18][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][18] ),
        .Q(\bmem_reg_n_0_[18][18] ),
        .R(1'b0));
  FDRE \bmem_reg[18][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][19] ),
        .Q(\bmem_reg_n_0_[18][19] ),
        .R(1'b0));
  FDRE \bmem_reg[18][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][1] ),
        .Q(\bmem_reg_n_0_[18][1] ),
        .R(1'b0));
  FDRE \bmem_reg[18][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][20] ),
        .Q(\bmem_reg_n_0_[18][20] ),
        .R(1'b0));
  FDRE \bmem_reg[18][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][21] ),
        .Q(\bmem_reg_n_0_[18][21] ),
        .R(1'b0));
  FDRE \bmem_reg[18][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][22] ),
        .Q(\bmem_reg_n_0_[18][22] ),
        .R(1'b0));
  FDRE \bmem_reg[18][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][23] ),
        .Q(\bmem_reg_n_0_[18][23] ),
        .R(1'b0));
  FDRE \bmem_reg[18][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][24] ),
        .Q(\bmem_reg_n_0_[18][24] ),
        .R(1'b0));
  FDRE \bmem_reg[18][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][25] ),
        .Q(\bmem_reg_n_0_[18][25] ),
        .R(1'b0));
  FDRE \bmem_reg[18][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][26] ),
        .Q(\bmem_reg_n_0_[18][26] ),
        .R(1'b0));
  FDRE \bmem_reg[18][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][27] ),
        .Q(\bmem_reg_n_0_[18][27] ),
        .R(1'b0));
  FDRE \bmem_reg[18][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][28] ),
        .Q(\bmem_reg_n_0_[18][28] ),
        .R(1'b0));
  FDRE \bmem_reg[18][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][29] ),
        .Q(\bmem_reg_n_0_[18][29] ),
        .R(1'b0));
  FDRE \bmem_reg[18][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][2] ),
        .Q(\bmem_reg_n_0_[18][2] ),
        .R(1'b0));
  FDRE \bmem_reg[18][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][30] ),
        .Q(\bmem_reg_n_0_[18][30] ),
        .R(1'b0));
  FDRE \bmem_reg[18][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][31] ),
        .Q(\bmem_reg_n_0_[18][31] ),
        .R(1'b0));
  FDRE \bmem_reg[18][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][3] ),
        .Q(\bmem_reg_n_0_[18][3] ),
        .R(1'b0));
  FDRE \bmem_reg[18][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][4] ),
        .Q(\bmem_reg_n_0_[18][4] ),
        .R(1'b0));
  FDRE \bmem_reg[18][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][5] ),
        .Q(\bmem_reg_n_0_[18][5] ),
        .R(1'b0));
  FDRE \bmem_reg[18][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][6] ),
        .Q(\bmem_reg_n_0_[18][6] ),
        .R(1'b0));
  FDRE \bmem_reg[18][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][7] ),
        .Q(\bmem_reg_n_0_[18][7] ),
        .R(1'b0));
  FDRE \bmem_reg[18][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][8] ),
        .Q(\bmem_reg_n_0_[18][8] ),
        .R(1'b0));
  FDRE \bmem_reg[18][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[18][9] ),
        .Q(\bmem_reg_n_0_[18][9] ),
        .R(1'b0));
  FDRE \bmem_reg[19][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][0] ),
        .Q(\bmem_reg_n_0_[19][0] ),
        .R(1'b0));
  FDRE \bmem_reg[19][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][10] ),
        .Q(\bmem_reg_n_0_[19][10] ),
        .R(1'b0));
  FDRE \bmem_reg[19][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][11] ),
        .Q(\bmem_reg_n_0_[19][11] ),
        .R(1'b0));
  FDRE \bmem_reg[19][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][12] ),
        .Q(\bmem_reg_n_0_[19][12] ),
        .R(1'b0));
  FDRE \bmem_reg[19][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][13] ),
        .Q(\bmem_reg_n_0_[19][13] ),
        .R(1'b0));
  FDRE \bmem_reg[19][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][14] ),
        .Q(\bmem_reg_n_0_[19][14] ),
        .R(1'b0));
  FDRE \bmem_reg[19][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][15] ),
        .Q(\bmem_reg_n_0_[19][15] ),
        .R(1'b0));
  FDRE \bmem_reg[19][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][16] ),
        .Q(\bmem_reg_n_0_[19][16] ),
        .R(1'b0));
  FDRE \bmem_reg[19][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][17] ),
        .Q(\bmem_reg_n_0_[19][17] ),
        .R(1'b0));
  FDRE \bmem_reg[19][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][18] ),
        .Q(\bmem_reg_n_0_[19][18] ),
        .R(1'b0));
  FDRE \bmem_reg[19][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][19] ),
        .Q(\bmem_reg_n_0_[19][19] ),
        .R(1'b0));
  FDRE \bmem_reg[19][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][1] ),
        .Q(\bmem_reg_n_0_[19][1] ),
        .R(1'b0));
  FDRE \bmem_reg[19][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][20] ),
        .Q(\bmem_reg_n_0_[19][20] ),
        .R(1'b0));
  FDRE \bmem_reg[19][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][21] ),
        .Q(\bmem_reg_n_0_[19][21] ),
        .R(1'b0));
  FDRE \bmem_reg[19][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][22] ),
        .Q(\bmem_reg_n_0_[19][22] ),
        .R(1'b0));
  FDRE \bmem_reg[19][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][23] ),
        .Q(\bmem_reg_n_0_[19][23] ),
        .R(1'b0));
  FDRE \bmem_reg[19][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][2] ),
        .Q(\bmem_reg_n_0_[19][2] ),
        .R(1'b0));
  FDRE \bmem_reg[19][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][3] ),
        .Q(\bmem_reg_n_0_[19][3] ),
        .R(1'b0));
  FDRE \bmem_reg[19][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][4] ),
        .Q(\bmem_reg_n_0_[19][4] ),
        .R(1'b0));
  FDRE \bmem_reg[19][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][5] ),
        .Q(\bmem_reg_n_0_[19][5] ),
        .R(1'b0));
  FDRE \bmem_reg[19][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][6] ),
        .Q(\bmem_reg_n_0_[19][6] ),
        .R(1'b0));
  FDRE \bmem_reg[19][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][7] ),
        .Q(\bmem_reg_n_0_[19][7] ),
        .R(1'b0));
  FDRE \bmem_reg[19][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][8] ),
        .Q(\bmem_reg_n_0_[19][8] ),
        .R(1'b0));
  FDRE \bmem_reg[19][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[19][9] ),
        .Q(\bmem_reg_n_0_[19][9] ),
        .R(1'b0));
  FDRE \bmem_reg[1][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][0] ),
        .Q(\bmem_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \bmem_reg[1][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][10] ),
        .Q(\bmem_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \bmem_reg[1][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][11] ),
        .Q(\bmem_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \bmem_reg[1][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][12] ),
        .Q(\bmem_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \bmem_reg[1][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][13] ),
        .Q(\bmem_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \bmem_reg[1][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][14] ),
        .Q(\bmem_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \bmem_reg[1][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][15] ),
        .Q(\bmem_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \bmem_reg[1][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][16] ),
        .Q(\bmem_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \bmem_reg[1][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][17] ),
        .Q(\bmem_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \bmem_reg[1][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][18] ),
        .Q(\bmem_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \bmem_reg[1][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][19] ),
        .Q(\bmem_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \bmem_reg[1][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][1] ),
        .Q(\bmem_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \bmem_reg[1][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][20] ),
        .Q(\bmem_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \bmem_reg[1][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][21] ),
        .Q(\bmem_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \bmem_reg[1][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][22] ),
        .Q(\bmem_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \bmem_reg[1][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][23] ),
        .Q(\bmem_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \bmem_reg[1][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][2] ),
        .Q(\bmem_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \bmem_reg[1][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][3] ),
        .Q(\bmem_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \bmem_reg[1][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][4] ),
        .Q(\bmem_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \bmem_reg[1][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][5] ),
        .Q(\bmem_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \bmem_reg[1][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][6] ),
        .Q(\bmem_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \bmem_reg[1][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][7] ),
        .Q(\bmem_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \bmem_reg[1][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][8] ),
        .Q(\bmem_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \bmem_reg[1][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[1][9] ),
        .Q(\bmem_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \bmem_reg[20][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [0]),
        .Q(\bmem_reg[20]_139 [0]),
        .R(1'b0));
  FDRE \bmem_reg[20][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [10]),
        .Q(\bmem_reg[20]_139 [10]),
        .R(1'b0));
  FDRE \bmem_reg[20][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [11]),
        .Q(\bmem_reg[20]_139 [11]),
        .R(1'b0));
  FDRE \bmem_reg[20][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [12]),
        .Q(\bmem_reg[20]_139 [12]),
        .R(1'b0));
  FDRE \bmem_reg[20][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [13]),
        .Q(\bmem_reg[20]_139 [13]),
        .R(1'b0));
  FDRE \bmem_reg[20][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [14]),
        .Q(\bmem_reg[20]_139 [14]),
        .R(1'b0));
  FDRE \bmem_reg[20][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [15]),
        .Q(\bmem_reg[20]_139 [15]),
        .R(1'b0));
  FDRE \bmem_reg[20][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [16]),
        .Q(\bmem_reg[20]_139 [16]),
        .R(1'b0));
  FDRE \bmem_reg[20][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [17]),
        .Q(\bmem_reg[20]_139 [17]),
        .R(1'b0));
  FDRE \bmem_reg[20][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [18]),
        .Q(\bmem_reg[20]_139 [18]),
        .R(1'b0));
  FDRE \bmem_reg[20][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [19]),
        .Q(\bmem_reg[20]_139 [19]),
        .R(1'b0));
  FDRE \bmem_reg[20][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [1]),
        .Q(\bmem_reg[20]_139 [1]),
        .R(1'b0));
  FDRE \bmem_reg[20][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [20]),
        .Q(\bmem_reg[20]_139 [20]),
        .R(1'b0));
  FDRE \bmem_reg[20][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [21]),
        .Q(\bmem_reg[20]_139 [21]),
        .R(1'b0));
  FDRE \bmem_reg[20][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [22]),
        .Q(\bmem_reg[20]_139 [22]),
        .R(1'b0));
  FDRE \bmem_reg[20][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [23]),
        .Q(\bmem_reg[20]_139 [23]),
        .R(1'b0));
  FDRE \bmem_reg[20][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [24]),
        .Q(\bmem_reg[20]_139 [24]),
        .R(1'b0));
  FDRE \bmem_reg[20][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [25]),
        .Q(\bmem_reg[20]_139 [25]),
        .R(1'b0));
  FDRE \bmem_reg[20][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [26]),
        .Q(\bmem_reg[20]_139 [26]),
        .R(1'b0));
  FDRE \bmem_reg[20][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [27]),
        .Q(\bmem_reg[20]_139 [27]),
        .R(1'b0));
  FDRE \bmem_reg[20][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [28]),
        .Q(\bmem_reg[20]_139 [28]),
        .R(1'b0));
  FDRE \bmem_reg[20][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [29]),
        .Q(\bmem_reg[20]_139 [29]),
        .R(1'b0));
  FDRE \bmem_reg[20][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [2]),
        .Q(\bmem_reg[20]_139 [2]),
        .R(1'b0));
  FDRE \bmem_reg[20][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [30]),
        .Q(\bmem_reg[20]_139 [30]),
        .R(1'b0));
  FDRE \bmem_reg[20][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [31]),
        .Q(\bmem_reg[20]_139 [31]),
        .R(1'b0));
  FDRE \bmem_reg[20][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [3]),
        .Q(\bmem_reg[20]_139 [3]),
        .R(1'b0));
  FDRE \bmem_reg[20][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [4]),
        .Q(\bmem_reg[20]_139 [4]),
        .R(1'b0));
  FDRE \bmem_reg[20][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [5]),
        .Q(\bmem_reg[20]_139 [5]),
        .R(1'b0));
  FDRE \bmem_reg[20][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [6]),
        .Q(\bmem_reg[20]_139 [6]),
        .R(1'b0));
  FDRE \bmem_reg[20][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [7]),
        .Q(\bmem_reg[20]_139 [7]),
        .R(1'b0));
  FDRE \bmem_reg[20][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [8]),
        .Q(\bmem_reg[20]_139 [8]),
        .R(1'b0));
  FDRE \bmem_reg[20][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[20]_138 [9]),
        .Q(\bmem_reg[20]_139 [9]),
        .R(1'b0));
  FDRE \bmem_reg[21][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [0]),
        .Q(\bmem_reg[21]_137 [0]),
        .R(1'b0));
  FDRE \bmem_reg[21][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [10]),
        .Q(\bmem_reg[21]_137 [10]),
        .R(1'b0));
  FDRE \bmem_reg[21][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [11]),
        .Q(\bmem_reg[21]_137 [11]),
        .R(1'b0));
  FDRE \bmem_reg[21][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [12]),
        .Q(\bmem_reg[21]_137 [12]),
        .R(1'b0));
  FDRE \bmem_reg[21][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [13]),
        .Q(\bmem_reg[21]_137 [13]),
        .R(1'b0));
  FDRE \bmem_reg[21][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [14]),
        .Q(\bmem_reg[21]_137 [14]),
        .R(1'b0));
  FDRE \bmem_reg[21][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [15]),
        .Q(\bmem_reg[21]_137 [15]),
        .R(1'b0));
  FDRE \bmem_reg[21][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [16]),
        .Q(\bmem_reg[21]_137 [16]),
        .R(1'b0));
  FDRE \bmem_reg[21][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [17]),
        .Q(\bmem_reg[21]_137 [17]),
        .R(1'b0));
  FDRE \bmem_reg[21][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [18]),
        .Q(\bmem_reg[21]_137 [18]),
        .R(1'b0));
  FDRE \bmem_reg[21][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [19]),
        .Q(\bmem_reg[21]_137 [19]),
        .R(1'b0));
  FDRE \bmem_reg[21][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [1]),
        .Q(\bmem_reg[21]_137 [1]),
        .R(1'b0));
  FDRE \bmem_reg[21][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [20]),
        .Q(\bmem_reg[21]_137 [20]),
        .R(1'b0));
  FDRE \bmem_reg[21][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [21]),
        .Q(\bmem_reg[21]_137 [21]),
        .R(1'b0));
  FDRE \bmem_reg[21][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [22]),
        .Q(\bmem_reg[21]_137 [22]),
        .R(1'b0));
  FDRE \bmem_reg[21][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [23]),
        .Q(\bmem_reg[21]_137 [23]),
        .R(1'b0));
  FDRE \bmem_reg[21][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [2]),
        .Q(\bmem_reg[21]_137 [2]),
        .R(1'b0));
  FDRE \bmem_reg[21][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [3]),
        .Q(\bmem_reg[21]_137 [3]),
        .R(1'b0));
  FDRE \bmem_reg[21][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [4]),
        .Q(\bmem_reg[21]_137 [4]),
        .R(1'b0));
  FDRE \bmem_reg[21][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [5]),
        .Q(\bmem_reg[21]_137 [5]),
        .R(1'b0));
  FDRE \bmem_reg[21][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [6]),
        .Q(\bmem_reg[21]_137 [6]),
        .R(1'b0));
  FDRE \bmem_reg[21][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [7]),
        .Q(\bmem_reg[21]_137 [7]),
        .R(1'b0));
  FDRE \bmem_reg[21][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [8]),
        .Q(\bmem_reg[21]_137 [8]),
        .R(1'b0));
  FDRE \bmem_reg[21][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[21]_136 [9]),
        .Q(\bmem_reg[21]_137 [9]),
        .R(1'b0));
  FDRE \bmem_reg[22][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [0]),
        .Q(\bmem_reg[22]_135 [0]),
        .R(1'b0));
  FDRE \bmem_reg[22][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [10]),
        .Q(\bmem_reg[22]_135 [10]),
        .R(1'b0));
  FDRE \bmem_reg[22][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [11]),
        .Q(\bmem_reg[22]_135 [11]),
        .R(1'b0));
  FDRE \bmem_reg[22][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [12]),
        .Q(\bmem_reg[22]_135 [12]),
        .R(1'b0));
  FDRE \bmem_reg[22][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [13]),
        .Q(\bmem_reg[22]_135 [13]),
        .R(1'b0));
  FDRE \bmem_reg[22][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [14]),
        .Q(\bmem_reg[22]_135 [14]),
        .R(1'b0));
  FDRE \bmem_reg[22][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [15]),
        .Q(\bmem_reg[22]_135 [15]),
        .R(1'b0));
  FDRE \bmem_reg[22][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [16]),
        .Q(\bmem_reg[22]_135 [16]),
        .R(1'b0));
  FDRE \bmem_reg[22][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [17]),
        .Q(\bmem_reg[22]_135 [17]),
        .R(1'b0));
  FDRE \bmem_reg[22][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [18]),
        .Q(\bmem_reg[22]_135 [18]),
        .R(1'b0));
  FDRE \bmem_reg[22][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [19]),
        .Q(\bmem_reg[22]_135 [19]),
        .R(1'b0));
  FDRE \bmem_reg[22][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [1]),
        .Q(\bmem_reg[22]_135 [1]),
        .R(1'b0));
  FDRE \bmem_reg[22][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [20]),
        .Q(\bmem_reg[22]_135 [20]),
        .R(1'b0));
  FDRE \bmem_reg[22][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [21]),
        .Q(\bmem_reg[22]_135 [21]),
        .R(1'b0));
  FDRE \bmem_reg[22][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [22]),
        .Q(\bmem_reg[22]_135 [22]),
        .R(1'b0));
  FDRE \bmem_reg[22][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [23]),
        .Q(\bmem_reg[22]_135 [23]),
        .R(1'b0));
  FDRE \bmem_reg[22][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [24]),
        .Q(\bmem_reg[22]_135 [24]),
        .R(1'b0));
  FDRE \bmem_reg[22][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [25]),
        .Q(\bmem_reg[22]_135 [25]),
        .R(1'b0));
  FDRE \bmem_reg[22][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [26]),
        .Q(\bmem_reg[22]_135 [26]),
        .R(1'b0));
  FDRE \bmem_reg[22][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [27]),
        .Q(\bmem_reg[22]_135 [27]),
        .R(1'b0));
  FDRE \bmem_reg[22][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [28]),
        .Q(\bmem_reg[22]_135 [28]),
        .R(1'b0));
  FDRE \bmem_reg[22][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [29]),
        .Q(\bmem_reg[22]_135 [29]),
        .R(1'b0));
  FDRE \bmem_reg[22][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [2]),
        .Q(\bmem_reg[22]_135 [2]),
        .R(1'b0));
  FDRE \bmem_reg[22][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [30]),
        .Q(\bmem_reg[22]_135 [30]),
        .R(1'b0));
  FDRE \bmem_reg[22][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [31]),
        .Q(\bmem_reg[22]_135 [31]),
        .R(1'b0));
  FDRE \bmem_reg[22][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [3]),
        .Q(\bmem_reg[22]_135 [3]),
        .R(1'b0));
  FDRE \bmem_reg[22][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [4]),
        .Q(\bmem_reg[22]_135 [4]),
        .R(1'b0));
  FDRE \bmem_reg[22][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [5]),
        .Q(\bmem_reg[22]_135 [5]),
        .R(1'b0));
  FDRE \bmem_reg[22][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [6]),
        .Q(\bmem_reg[22]_135 [6]),
        .R(1'b0));
  FDRE \bmem_reg[22][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [7]),
        .Q(\bmem_reg[22]_135 [7]),
        .R(1'b0));
  FDRE \bmem_reg[22][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [8]),
        .Q(\bmem_reg[22]_135 [8]),
        .R(1'b0));
  FDRE \bmem_reg[22][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[22]_134 [9]),
        .Q(\bmem_reg[22]_135 [9]),
        .R(1'b0));
  FDRE \bmem_reg[23][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [0]),
        .Q(\bmem_reg[23]_133 [0]),
        .R(1'b0));
  FDRE \bmem_reg[23][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [10]),
        .Q(\bmem_reg[23]_133 [10]),
        .R(1'b0));
  FDRE \bmem_reg[23][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [11]),
        .Q(\bmem_reg[23]_133 [11]),
        .R(1'b0));
  FDRE \bmem_reg[23][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [12]),
        .Q(\bmem_reg[23]_133 [12]),
        .R(1'b0));
  FDRE \bmem_reg[23][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [13]),
        .Q(\bmem_reg[23]_133 [13]),
        .R(1'b0));
  FDRE \bmem_reg[23][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [14]),
        .Q(\bmem_reg[23]_133 [14]),
        .R(1'b0));
  FDRE \bmem_reg[23][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [15]),
        .Q(\bmem_reg[23]_133 [15]),
        .R(1'b0));
  FDRE \bmem_reg[23][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [16]),
        .Q(\bmem_reg[23]_133 [16]),
        .R(1'b0));
  FDRE \bmem_reg[23][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [17]),
        .Q(\bmem_reg[23]_133 [17]),
        .R(1'b0));
  FDRE \bmem_reg[23][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [18]),
        .Q(\bmem_reg[23]_133 [18]),
        .R(1'b0));
  FDRE \bmem_reg[23][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [19]),
        .Q(\bmem_reg[23]_133 [19]),
        .R(1'b0));
  FDRE \bmem_reg[23][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [1]),
        .Q(\bmem_reg[23]_133 [1]),
        .R(1'b0));
  FDRE \bmem_reg[23][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [20]),
        .Q(\bmem_reg[23]_133 [20]),
        .R(1'b0));
  FDRE \bmem_reg[23][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [21]),
        .Q(\bmem_reg[23]_133 [21]),
        .R(1'b0));
  FDRE \bmem_reg[23][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [22]),
        .Q(\bmem_reg[23]_133 [22]),
        .R(1'b0));
  FDRE \bmem_reg[23][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [23]),
        .Q(\bmem_reg[23]_133 [23]),
        .R(1'b0));
  FDRE \bmem_reg[23][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [2]),
        .Q(\bmem_reg[23]_133 [2]),
        .R(1'b0));
  FDRE \bmem_reg[23][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [3]),
        .Q(\bmem_reg[23]_133 [3]),
        .R(1'b0));
  FDRE \bmem_reg[23][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [4]),
        .Q(\bmem_reg[23]_133 [4]),
        .R(1'b0));
  FDRE \bmem_reg[23][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [5]),
        .Q(\bmem_reg[23]_133 [5]),
        .R(1'b0));
  FDRE \bmem_reg[23][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [6]),
        .Q(\bmem_reg[23]_133 [6]),
        .R(1'b0));
  FDRE \bmem_reg[23][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [7]),
        .Q(\bmem_reg[23]_133 [7]),
        .R(1'b0));
  FDRE \bmem_reg[23][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [8]),
        .Q(\bmem_reg[23]_133 [8]),
        .R(1'b0));
  FDRE \bmem_reg[23][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[23]_132 [9]),
        .Q(\bmem_reg[23]_133 [9]),
        .R(1'b0));
  FDRE \bmem_reg[24][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [0]),
        .Q(\bmem_reg[24]_131 [0]),
        .R(1'b0));
  FDRE \bmem_reg[24][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [10]),
        .Q(\bmem_reg[24]_131 [10]),
        .R(1'b0));
  FDRE \bmem_reg[24][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [11]),
        .Q(\bmem_reg[24]_131 [11]),
        .R(1'b0));
  FDRE \bmem_reg[24][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [12]),
        .Q(\bmem_reg[24]_131 [12]),
        .R(1'b0));
  FDRE \bmem_reg[24][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [13]),
        .Q(\bmem_reg[24]_131 [13]),
        .R(1'b0));
  FDRE \bmem_reg[24][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [14]),
        .Q(\bmem_reg[24]_131 [14]),
        .R(1'b0));
  FDRE \bmem_reg[24][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [15]),
        .Q(\bmem_reg[24]_131 [15]),
        .R(1'b0));
  FDRE \bmem_reg[24][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [16]),
        .Q(\bmem_reg[24]_131 [16]),
        .R(1'b0));
  FDRE \bmem_reg[24][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [17]),
        .Q(\bmem_reg[24]_131 [17]),
        .R(1'b0));
  FDRE \bmem_reg[24][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [18]),
        .Q(\bmem_reg[24]_131 [18]),
        .R(1'b0));
  FDRE \bmem_reg[24][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [19]),
        .Q(\bmem_reg[24]_131 [19]),
        .R(1'b0));
  FDRE \bmem_reg[24][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [1]),
        .Q(\bmem_reg[24]_131 [1]),
        .R(1'b0));
  FDRE \bmem_reg[24][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [20]),
        .Q(\bmem_reg[24]_131 [20]),
        .R(1'b0));
  FDRE \bmem_reg[24][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [21]),
        .Q(\bmem_reg[24]_131 [21]),
        .R(1'b0));
  FDRE \bmem_reg[24][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [22]),
        .Q(\bmem_reg[24]_131 [22]),
        .R(1'b0));
  FDRE \bmem_reg[24][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [23]),
        .Q(\bmem_reg[24]_131 [23]),
        .R(1'b0));
  FDRE \bmem_reg[24][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [24]),
        .Q(\bmem_reg[24]_131 [24]),
        .R(1'b0));
  FDRE \bmem_reg[24][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [25]),
        .Q(\bmem_reg[24]_131 [25]),
        .R(1'b0));
  FDRE \bmem_reg[24][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [26]),
        .Q(\bmem_reg[24]_131 [26]),
        .R(1'b0));
  FDRE \bmem_reg[24][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [27]),
        .Q(\bmem_reg[24]_131 [27]),
        .R(1'b0));
  FDRE \bmem_reg[24][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [28]),
        .Q(\bmem_reg[24]_131 [28]),
        .R(1'b0));
  FDRE \bmem_reg[24][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [29]),
        .Q(\bmem_reg[24]_131 [29]),
        .R(1'b0));
  FDRE \bmem_reg[24][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [2]),
        .Q(\bmem_reg[24]_131 [2]),
        .R(1'b0));
  FDRE \bmem_reg[24][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [30]),
        .Q(\bmem_reg[24]_131 [30]),
        .R(1'b0));
  FDRE \bmem_reg[24][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [31]),
        .Q(\bmem_reg[24]_131 [31]),
        .R(1'b0));
  FDRE \bmem_reg[24][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [3]),
        .Q(\bmem_reg[24]_131 [3]),
        .R(1'b0));
  FDRE \bmem_reg[24][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [4]),
        .Q(\bmem_reg[24]_131 [4]),
        .R(1'b0));
  FDRE \bmem_reg[24][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [5]),
        .Q(\bmem_reg[24]_131 [5]),
        .R(1'b0));
  FDRE \bmem_reg[24][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [6]),
        .Q(\bmem_reg[24]_131 [6]),
        .R(1'b0));
  FDRE \bmem_reg[24][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [7]),
        .Q(\bmem_reg[24]_131 [7]),
        .R(1'b0));
  FDRE \bmem_reg[24][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [8]),
        .Q(\bmem_reg[24]_131 [8]),
        .R(1'b0));
  FDRE \bmem_reg[24][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[24]_130 [9]),
        .Q(\bmem_reg[24]_131 [9]),
        .R(1'b0));
  FDRE \bmem_reg[25][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [0]),
        .Q(\bmem_reg[25]_129 [0]),
        .R(1'b0));
  FDRE \bmem_reg[25][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [10]),
        .Q(\bmem_reg[25]_129 [10]),
        .R(1'b0));
  FDRE \bmem_reg[25][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [11]),
        .Q(\bmem_reg[25]_129 [11]),
        .R(1'b0));
  FDRE \bmem_reg[25][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [12]),
        .Q(\bmem_reg[25]_129 [12]),
        .R(1'b0));
  FDRE \bmem_reg[25][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [13]),
        .Q(\bmem_reg[25]_129 [13]),
        .R(1'b0));
  FDRE \bmem_reg[25][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [14]),
        .Q(\bmem_reg[25]_129 [14]),
        .R(1'b0));
  FDRE \bmem_reg[25][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [15]),
        .Q(\bmem_reg[25]_129 [15]),
        .R(1'b0));
  FDRE \bmem_reg[25][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [16]),
        .Q(\bmem_reg[25]_129 [16]),
        .R(1'b0));
  FDRE \bmem_reg[25][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [17]),
        .Q(\bmem_reg[25]_129 [17]),
        .R(1'b0));
  FDRE \bmem_reg[25][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [18]),
        .Q(\bmem_reg[25]_129 [18]),
        .R(1'b0));
  FDRE \bmem_reg[25][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [19]),
        .Q(\bmem_reg[25]_129 [19]),
        .R(1'b0));
  FDRE \bmem_reg[25][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [1]),
        .Q(\bmem_reg[25]_129 [1]),
        .R(1'b0));
  FDRE \bmem_reg[25][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [20]),
        .Q(\bmem_reg[25]_129 [20]),
        .R(1'b0));
  FDRE \bmem_reg[25][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [21]),
        .Q(\bmem_reg[25]_129 [21]),
        .R(1'b0));
  FDRE \bmem_reg[25][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [22]),
        .Q(\bmem_reg[25]_129 [22]),
        .R(1'b0));
  FDRE \bmem_reg[25][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [23]),
        .Q(\bmem_reg[25]_129 [23]),
        .R(1'b0));
  FDRE \bmem_reg[25][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [2]),
        .Q(\bmem_reg[25]_129 [2]),
        .R(1'b0));
  FDRE \bmem_reg[25][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [3]),
        .Q(\bmem_reg[25]_129 [3]),
        .R(1'b0));
  FDRE \bmem_reg[25][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [4]),
        .Q(\bmem_reg[25]_129 [4]),
        .R(1'b0));
  FDRE \bmem_reg[25][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [5]),
        .Q(\bmem_reg[25]_129 [5]),
        .R(1'b0));
  FDRE \bmem_reg[25][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [6]),
        .Q(\bmem_reg[25]_129 [6]),
        .R(1'b0));
  FDRE \bmem_reg[25][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [7]),
        .Q(\bmem_reg[25]_129 [7]),
        .R(1'b0));
  FDRE \bmem_reg[25][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [8]),
        .Q(\bmem_reg[25]_129 [8]),
        .R(1'b0));
  FDRE \bmem_reg[25][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[25]_128 [9]),
        .Q(\bmem_reg[25]_129 [9]),
        .R(1'b0));
  FDRE \bmem_reg[26][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [0]),
        .Q(\bmem_reg[26]_127 [0]),
        .R(1'b0));
  FDRE \bmem_reg[26][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [10]),
        .Q(\bmem_reg[26]_127 [10]),
        .R(1'b0));
  FDRE \bmem_reg[26][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [11]),
        .Q(\bmem_reg[26]_127 [11]),
        .R(1'b0));
  FDRE \bmem_reg[26][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [12]),
        .Q(\bmem_reg[26]_127 [12]),
        .R(1'b0));
  FDRE \bmem_reg[26][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [13]),
        .Q(\bmem_reg[26]_127 [13]),
        .R(1'b0));
  FDRE \bmem_reg[26][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [14]),
        .Q(\bmem_reg[26]_127 [14]),
        .R(1'b0));
  FDRE \bmem_reg[26][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [15]),
        .Q(\bmem_reg[26]_127 [15]),
        .R(1'b0));
  FDRE \bmem_reg[26][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [16]),
        .Q(\bmem_reg[26]_127 [16]),
        .R(1'b0));
  FDRE \bmem_reg[26][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [17]),
        .Q(\bmem_reg[26]_127 [17]),
        .R(1'b0));
  FDRE \bmem_reg[26][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [18]),
        .Q(\bmem_reg[26]_127 [18]),
        .R(1'b0));
  FDRE \bmem_reg[26][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [19]),
        .Q(\bmem_reg[26]_127 [19]),
        .R(1'b0));
  FDRE \bmem_reg[26][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [1]),
        .Q(\bmem_reg[26]_127 [1]),
        .R(1'b0));
  FDRE \bmem_reg[26][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [20]),
        .Q(\bmem_reg[26]_127 [20]),
        .R(1'b0));
  FDRE \bmem_reg[26][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [21]),
        .Q(\bmem_reg[26]_127 [21]),
        .R(1'b0));
  FDRE \bmem_reg[26][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [22]),
        .Q(\bmem_reg[26]_127 [22]),
        .R(1'b0));
  FDRE \bmem_reg[26][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [23]),
        .Q(\bmem_reg[26]_127 [23]),
        .R(1'b0));
  FDRE \bmem_reg[26][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [24]),
        .Q(\bmem_reg[26]_127 [24]),
        .R(1'b0));
  FDRE \bmem_reg[26][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [25]),
        .Q(\bmem_reg[26]_127 [25]),
        .R(1'b0));
  FDRE \bmem_reg[26][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [26]),
        .Q(\bmem_reg[26]_127 [26]),
        .R(1'b0));
  FDRE \bmem_reg[26][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [27]),
        .Q(\bmem_reg[26]_127 [27]),
        .R(1'b0));
  FDRE \bmem_reg[26][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [28]),
        .Q(\bmem_reg[26]_127 [28]),
        .R(1'b0));
  FDRE \bmem_reg[26][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [29]),
        .Q(\bmem_reg[26]_127 [29]),
        .R(1'b0));
  FDRE \bmem_reg[26][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [2]),
        .Q(\bmem_reg[26]_127 [2]),
        .R(1'b0));
  FDRE \bmem_reg[26][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [30]),
        .Q(\bmem_reg[26]_127 [30]),
        .R(1'b0));
  FDRE \bmem_reg[26][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [31]),
        .Q(\bmem_reg[26]_127 [31]),
        .R(1'b0));
  FDRE \bmem_reg[26][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [3]),
        .Q(\bmem_reg[26]_127 [3]),
        .R(1'b0));
  FDRE \bmem_reg[26][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [4]),
        .Q(\bmem_reg[26]_127 [4]),
        .R(1'b0));
  FDRE \bmem_reg[26][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [5]),
        .Q(\bmem_reg[26]_127 [5]),
        .R(1'b0));
  FDRE \bmem_reg[26][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [6]),
        .Q(\bmem_reg[26]_127 [6]),
        .R(1'b0));
  FDRE \bmem_reg[26][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [7]),
        .Q(\bmem_reg[26]_127 [7]),
        .R(1'b0));
  FDRE \bmem_reg[26][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [8]),
        .Q(\bmem_reg[26]_127 [8]),
        .R(1'b0));
  FDRE \bmem_reg[26][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[26]_126 [9]),
        .Q(\bmem_reg[26]_127 [9]),
        .R(1'b0));
  FDRE \bmem_reg[27][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [0]),
        .Q(\bmem_reg[27]_125 [0]),
        .R(1'b0));
  FDRE \bmem_reg[27][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [10]),
        .Q(\bmem_reg[27]_125 [10]),
        .R(1'b0));
  FDRE \bmem_reg[27][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [11]),
        .Q(\bmem_reg[27]_125 [11]),
        .R(1'b0));
  FDRE \bmem_reg[27][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [12]),
        .Q(\bmem_reg[27]_125 [12]),
        .R(1'b0));
  FDRE \bmem_reg[27][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [13]),
        .Q(\bmem_reg[27]_125 [13]),
        .R(1'b0));
  FDRE \bmem_reg[27][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [14]),
        .Q(\bmem_reg[27]_125 [14]),
        .R(1'b0));
  FDRE \bmem_reg[27][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [15]),
        .Q(\bmem_reg[27]_125 [15]),
        .R(1'b0));
  FDRE \bmem_reg[27][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [16]),
        .Q(\bmem_reg[27]_125 [16]),
        .R(1'b0));
  FDRE \bmem_reg[27][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [17]),
        .Q(\bmem_reg[27]_125 [17]),
        .R(1'b0));
  FDRE \bmem_reg[27][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [18]),
        .Q(\bmem_reg[27]_125 [18]),
        .R(1'b0));
  FDRE \bmem_reg[27][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [19]),
        .Q(\bmem_reg[27]_125 [19]),
        .R(1'b0));
  FDRE \bmem_reg[27][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [1]),
        .Q(\bmem_reg[27]_125 [1]),
        .R(1'b0));
  FDRE \bmem_reg[27][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [20]),
        .Q(\bmem_reg[27]_125 [20]),
        .R(1'b0));
  FDRE \bmem_reg[27][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [21]),
        .Q(\bmem_reg[27]_125 [21]),
        .R(1'b0));
  FDRE \bmem_reg[27][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [22]),
        .Q(\bmem_reg[27]_125 [22]),
        .R(1'b0));
  FDRE \bmem_reg[27][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [23]),
        .Q(\bmem_reg[27]_125 [23]),
        .R(1'b0));
  FDRE \bmem_reg[27][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [2]),
        .Q(\bmem_reg[27]_125 [2]),
        .R(1'b0));
  FDRE \bmem_reg[27][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [3]),
        .Q(\bmem_reg[27]_125 [3]),
        .R(1'b0));
  FDRE \bmem_reg[27][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [4]),
        .Q(\bmem_reg[27]_125 [4]),
        .R(1'b0));
  FDRE \bmem_reg[27][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [5]),
        .Q(\bmem_reg[27]_125 [5]),
        .R(1'b0));
  FDRE \bmem_reg[27][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [6]),
        .Q(\bmem_reg[27]_125 [6]),
        .R(1'b0));
  FDRE \bmem_reg[27][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [7]),
        .Q(\bmem_reg[27]_125 [7]),
        .R(1'b0));
  FDRE \bmem_reg[27][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [8]),
        .Q(\bmem_reg[27]_125 [8]),
        .R(1'b0));
  FDRE \bmem_reg[27][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[27]_124 [9]),
        .Q(\bmem_reg[27]_125 [9]),
        .R(1'b0));
  FDRE \bmem_reg[28][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [0]),
        .Q(\bmem_reg[28]_123 [0]),
        .R(1'b0));
  FDRE \bmem_reg[28][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [10]),
        .Q(\bmem_reg[28]_123 [10]),
        .R(1'b0));
  FDRE \bmem_reg[28][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [11]),
        .Q(\bmem_reg[28]_123 [11]),
        .R(1'b0));
  FDRE \bmem_reg[28][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [12]),
        .Q(\bmem_reg[28]_123 [12]),
        .R(1'b0));
  FDRE \bmem_reg[28][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [13]),
        .Q(\bmem_reg[28]_123 [13]),
        .R(1'b0));
  FDRE \bmem_reg[28][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [14]),
        .Q(\bmem_reg[28]_123 [14]),
        .R(1'b0));
  FDRE \bmem_reg[28][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [15]),
        .Q(\bmem_reg[28]_123 [15]),
        .R(1'b0));
  FDRE \bmem_reg[28][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [16]),
        .Q(\bmem_reg[28]_123 [16]),
        .R(1'b0));
  FDRE \bmem_reg[28][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [17]),
        .Q(\bmem_reg[28]_123 [17]),
        .R(1'b0));
  FDRE \bmem_reg[28][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [18]),
        .Q(\bmem_reg[28]_123 [18]),
        .R(1'b0));
  FDRE \bmem_reg[28][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [19]),
        .Q(\bmem_reg[28]_123 [19]),
        .R(1'b0));
  FDRE \bmem_reg[28][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [1]),
        .Q(\bmem_reg[28]_123 [1]),
        .R(1'b0));
  FDRE \bmem_reg[28][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [20]),
        .Q(\bmem_reg[28]_123 [20]),
        .R(1'b0));
  FDRE \bmem_reg[28][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [21]),
        .Q(\bmem_reg[28]_123 [21]),
        .R(1'b0));
  FDRE \bmem_reg[28][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [22]),
        .Q(\bmem_reg[28]_123 [22]),
        .R(1'b0));
  FDRE \bmem_reg[28][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [23]),
        .Q(\bmem_reg[28]_123 [23]),
        .R(1'b0));
  FDRE \bmem_reg[28][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [24]),
        .Q(\bmem_reg[28]_123 [24]),
        .R(1'b0));
  FDRE \bmem_reg[28][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [25]),
        .Q(\bmem_reg[28]_123 [25]),
        .R(1'b0));
  FDRE \bmem_reg[28][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [26]),
        .Q(\bmem_reg[28]_123 [26]),
        .R(1'b0));
  FDRE \bmem_reg[28][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [27]),
        .Q(\bmem_reg[28]_123 [27]),
        .R(1'b0));
  FDRE \bmem_reg[28][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [28]),
        .Q(\bmem_reg[28]_123 [28]),
        .R(1'b0));
  FDRE \bmem_reg[28][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [29]),
        .Q(\bmem_reg[28]_123 [29]),
        .R(1'b0));
  FDRE \bmem_reg[28][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [2]),
        .Q(\bmem_reg[28]_123 [2]),
        .R(1'b0));
  FDRE \bmem_reg[28][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [30]),
        .Q(\bmem_reg[28]_123 [30]),
        .R(1'b0));
  FDRE \bmem_reg[28][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [31]),
        .Q(\bmem_reg[28]_123 [31]),
        .R(1'b0));
  FDRE \bmem_reg[28][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [3]),
        .Q(\bmem_reg[28]_123 [3]),
        .R(1'b0));
  FDRE \bmem_reg[28][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [4]),
        .Q(\bmem_reg[28]_123 [4]),
        .R(1'b0));
  FDRE \bmem_reg[28][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [5]),
        .Q(\bmem_reg[28]_123 [5]),
        .R(1'b0));
  FDRE \bmem_reg[28][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [6]),
        .Q(\bmem_reg[28]_123 [6]),
        .R(1'b0));
  FDRE \bmem_reg[28][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [7]),
        .Q(\bmem_reg[28]_123 [7]),
        .R(1'b0));
  FDRE \bmem_reg[28][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [8]),
        .Q(\bmem_reg[28]_123 [8]),
        .R(1'b0));
  FDRE \bmem_reg[28][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[28]_122 [9]),
        .Q(\bmem_reg[28]_123 [9]),
        .R(1'b0));
  FDRE \bmem_reg[29][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [0]),
        .Q(\bmem_reg[29]_121 [0]),
        .R(1'b0));
  FDRE \bmem_reg[29][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [10]),
        .Q(\bmem_reg[29]_121 [10]),
        .R(1'b0));
  FDRE \bmem_reg[29][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [11]),
        .Q(\bmem_reg[29]_121 [11]),
        .R(1'b0));
  FDRE \bmem_reg[29][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [12]),
        .Q(\bmem_reg[29]_121 [12]),
        .R(1'b0));
  FDRE \bmem_reg[29][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [13]),
        .Q(\bmem_reg[29]_121 [13]),
        .R(1'b0));
  FDRE \bmem_reg[29][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [14]),
        .Q(\bmem_reg[29]_121 [14]),
        .R(1'b0));
  FDRE \bmem_reg[29][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [15]),
        .Q(\bmem_reg[29]_121 [15]),
        .R(1'b0));
  FDRE \bmem_reg[29][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [16]),
        .Q(\bmem_reg[29]_121 [16]),
        .R(1'b0));
  FDRE \bmem_reg[29][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [17]),
        .Q(\bmem_reg[29]_121 [17]),
        .R(1'b0));
  FDRE \bmem_reg[29][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [18]),
        .Q(\bmem_reg[29]_121 [18]),
        .R(1'b0));
  FDRE \bmem_reg[29][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [19]),
        .Q(\bmem_reg[29]_121 [19]),
        .R(1'b0));
  FDRE \bmem_reg[29][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [1]),
        .Q(\bmem_reg[29]_121 [1]),
        .R(1'b0));
  FDRE \bmem_reg[29][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [20]),
        .Q(\bmem_reg[29]_121 [20]),
        .R(1'b0));
  FDRE \bmem_reg[29][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [21]),
        .Q(\bmem_reg[29]_121 [21]),
        .R(1'b0));
  FDRE \bmem_reg[29][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [22]),
        .Q(\bmem_reg[29]_121 [22]),
        .R(1'b0));
  FDRE \bmem_reg[29][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [23]),
        .Q(\bmem_reg[29]_121 [23]),
        .R(1'b0));
  FDRE \bmem_reg[29][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [2]),
        .Q(\bmem_reg[29]_121 [2]),
        .R(1'b0));
  FDRE \bmem_reg[29][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [3]),
        .Q(\bmem_reg[29]_121 [3]),
        .R(1'b0));
  FDRE \bmem_reg[29][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [4]),
        .Q(\bmem_reg[29]_121 [4]),
        .R(1'b0));
  FDRE \bmem_reg[29][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [5]),
        .Q(\bmem_reg[29]_121 [5]),
        .R(1'b0));
  FDRE \bmem_reg[29][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [6]),
        .Q(\bmem_reg[29]_121 [6]),
        .R(1'b0));
  FDRE \bmem_reg[29][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [7]),
        .Q(\bmem_reg[29]_121 [7]),
        .R(1'b0));
  FDRE \bmem_reg[29][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [8]),
        .Q(\bmem_reg[29]_121 [8]),
        .R(1'b0));
  FDRE \bmem_reg[29][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[29]_120 [9]),
        .Q(\bmem_reg[29]_121 [9]),
        .R(1'b0));
  FDRE \bmem_reg[2][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][0] ),
        .Q(\bmem_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \bmem_reg[2][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][10] ),
        .Q(\bmem_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \bmem_reg[2][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][11] ),
        .Q(\bmem_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \bmem_reg[2][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][12] ),
        .Q(\bmem_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \bmem_reg[2][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][13] ),
        .Q(\bmem_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \bmem_reg[2][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][14] ),
        .Q(\bmem_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \bmem_reg[2][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][15] ),
        .Q(\bmem_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \bmem_reg[2][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][16] ),
        .Q(\bmem_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \bmem_reg[2][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][17] ),
        .Q(\bmem_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \bmem_reg[2][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][18] ),
        .Q(\bmem_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \bmem_reg[2][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][19] ),
        .Q(\bmem_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \bmem_reg[2][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][1] ),
        .Q(\bmem_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \bmem_reg[2][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][20] ),
        .Q(\bmem_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \bmem_reg[2][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][21] ),
        .Q(\bmem_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \bmem_reg[2][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][22] ),
        .Q(\bmem_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \bmem_reg[2][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][23] ),
        .Q(\bmem_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \bmem_reg[2][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][24] ),
        .Q(\bmem_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \bmem_reg[2][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][25] ),
        .Q(\bmem_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \bmem_reg[2][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][26] ),
        .Q(\bmem_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \bmem_reg[2][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][27] ),
        .Q(\bmem_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \bmem_reg[2][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][28] ),
        .Q(\bmem_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \bmem_reg[2][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][29] ),
        .Q(\bmem_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \bmem_reg[2][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][2] ),
        .Q(\bmem_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \bmem_reg[2][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][30] ),
        .Q(\bmem_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \bmem_reg[2][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][31] ),
        .Q(\bmem_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \bmem_reg[2][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][3] ),
        .Q(\bmem_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \bmem_reg[2][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][4] ),
        .Q(\bmem_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \bmem_reg[2][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][5] ),
        .Q(\bmem_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \bmem_reg[2][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][6] ),
        .Q(\bmem_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \bmem_reg[2][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][7] ),
        .Q(\bmem_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \bmem_reg[2][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][8] ),
        .Q(\bmem_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \bmem_reg[2][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[2][9] ),
        .Q(\bmem_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \bmem_reg[30][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [0]),
        .Q(\bmem_reg[30]_119 [0]),
        .R(1'b0));
  FDRE \bmem_reg[30][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [10]),
        .Q(\bmem_reg[30]_119 [10]),
        .R(1'b0));
  FDRE \bmem_reg[30][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [11]),
        .Q(\bmem_reg[30]_119 [11]),
        .R(1'b0));
  FDRE \bmem_reg[30][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [12]),
        .Q(\bmem_reg[30]_119 [12]),
        .R(1'b0));
  FDRE \bmem_reg[30][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [13]),
        .Q(\bmem_reg[30]_119 [13]),
        .R(1'b0));
  FDRE \bmem_reg[30][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [14]),
        .Q(\bmem_reg[30]_119 [14]),
        .R(1'b0));
  FDRE \bmem_reg[30][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [15]),
        .Q(\bmem_reg[30]_119 [15]),
        .R(1'b0));
  FDRE \bmem_reg[30][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [16]),
        .Q(\bmem_reg[30]_119 [16]),
        .R(1'b0));
  FDRE \bmem_reg[30][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [17]),
        .Q(\bmem_reg[30]_119 [17]),
        .R(1'b0));
  FDRE \bmem_reg[30][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [18]),
        .Q(\bmem_reg[30]_119 [18]),
        .R(1'b0));
  FDRE \bmem_reg[30][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [19]),
        .Q(\bmem_reg[30]_119 [19]),
        .R(1'b0));
  FDRE \bmem_reg[30][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [1]),
        .Q(\bmem_reg[30]_119 [1]),
        .R(1'b0));
  FDRE \bmem_reg[30][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [20]),
        .Q(\bmem_reg[30]_119 [20]),
        .R(1'b0));
  FDRE \bmem_reg[30][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [21]),
        .Q(\bmem_reg[30]_119 [21]),
        .R(1'b0));
  FDRE \bmem_reg[30][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [22]),
        .Q(\bmem_reg[30]_119 [22]),
        .R(1'b0));
  FDRE \bmem_reg[30][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [23]),
        .Q(\bmem_reg[30]_119 [23]),
        .R(1'b0));
  FDRE \bmem_reg[30][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [24]),
        .Q(\bmem_reg[30]_119 [24]),
        .R(1'b0));
  FDRE \bmem_reg[30][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [25]),
        .Q(\bmem_reg[30]_119 [25]),
        .R(1'b0));
  FDRE \bmem_reg[30][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [26]),
        .Q(\bmem_reg[30]_119 [26]),
        .R(1'b0));
  FDRE \bmem_reg[30][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [27]),
        .Q(\bmem_reg[30]_119 [27]),
        .R(1'b0));
  FDRE \bmem_reg[30][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [28]),
        .Q(\bmem_reg[30]_119 [28]),
        .R(1'b0));
  FDRE \bmem_reg[30][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [29]),
        .Q(\bmem_reg[30]_119 [29]),
        .R(1'b0));
  FDRE \bmem_reg[30][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [2]),
        .Q(\bmem_reg[30]_119 [2]),
        .R(1'b0));
  FDRE \bmem_reg[30][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [30]),
        .Q(\bmem_reg[30]_119 [30]),
        .R(1'b0));
  FDRE \bmem_reg[30][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [31]),
        .Q(\bmem_reg[30]_119 [31]),
        .R(1'b0));
  FDRE \bmem_reg[30][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [3]),
        .Q(\bmem_reg[30]_119 [3]),
        .R(1'b0));
  FDRE \bmem_reg[30][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [4]),
        .Q(\bmem_reg[30]_119 [4]),
        .R(1'b0));
  FDRE \bmem_reg[30][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [5]),
        .Q(\bmem_reg[30]_119 [5]),
        .R(1'b0));
  FDRE \bmem_reg[30][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [6]),
        .Q(\bmem_reg[30]_119 [6]),
        .R(1'b0));
  FDRE \bmem_reg[30][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [7]),
        .Q(\bmem_reg[30]_119 [7]),
        .R(1'b0));
  FDRE \bmem_reg[30][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [8]),
        .Q(\bmem_reg[30]_119 [8]),
        .R(1'b0));
  FDRE \bmem_reg[30][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[30]_118 [9]),
        .Q(\bmem_reg[30]_119 [9]),
        .R(1'b0));
  FDRE \bmem_reg[32][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [0]),
        .Q(\bmem_reg[32]_117 [0]),
        .R(1'b0));
  FDRE \bmem_reg[32][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [10]),
        .Q(\bmem_reg[32]_117 [10]),
        .R(1'b0));
  FDRE \bmem_reg[32][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [11]),
        .Q(\bmem_reg[32]_117 [11]),
        .R(1'b0));
  FDRE \bmem_reg[32][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [12]),
        .Q(\bmem_reg[32]_117 [12]),
        .R(1'b0));
  FDRE \bmem_reg[32][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [13]),
        .Q(\bmem_reg[32]_117 [13]),
        .R(1'b0));
  FDRE \bmem_reg[32][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [14]),
        .Q(\bmem_reg[32]_117 [14]),
        .R(1'b0));
  FDRE \bmem_reg[32][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [15]),
        .Q(\bmem_reg[32]_117 [15]),
        .R(1'b0));
  FDRE \bmem_reg[32][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [16]),
        .Q(\bmem_reg[32]_117 [16]),
        .R(1'b0));
  FDRE \bmem_reg[32][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [17]),
        .Q(\bmem_reg[32]_117 [17]),
        .R(1'b0));
  FDRE \bmem_reg[32][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [18]),
        .Q(\bmem_reg[32]_117 [18]),
        .R(1'b0));
  FDRE \bmem_reg[32][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [19]),
        .Q(\bmem_reg[32]_117 [19]),
        .R(1'b0));
  FDRE \bmem_reg[32][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [1]),
        .Q(\bmem_reg[32]_117 [1]),
        .R(1'b0));
  FDRE \bmem_reg[32][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [20]),
        .Q(\bmem_reg[32]_117 [20]),
        .R(1'b0));
  FDRE \bmem_reg[32][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [21]),
        .Q(\bmem_reg[32]_117 [21]),
        .R(1'b0));
  FDRE \bmem_reg[32][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [22]),
        .Q(\bmem_reg[32]_117 [22]),
        .R(1'b0));
  FDRE \bmem_reg[32][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [23]),
        .Q(\bmem_reg[32]_117 [23]),
        .R(1'b0));
  FDRE \bmem_reg[32][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [24]),
        .Q(\bmem_reg[32]_117 [24]),
        .R(1'b0));
  FDRE \bmem_reg[32][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [25]),
        .Q(\bmem_reg[32]_117 [25]),
        .R(1'b0));
  FDRE \bmem_reg[32][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [26]),
        .Q(\bmem_reg[32]_117 [26]),
        .R(1'b0));
  FDRE \bmem_reg[32][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [27]),
        .Q(\bmem_reg[32]_117 [27]),
        .R(1'b0));
  FDRE \bmem_reg[32][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [28]),
        .Q(\bmem_reg[32]_117 [28]),
        .R(1'b0));
  FDRE \bmem_reg[32][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [29]),
        .Q(\bmem_reg[32]_117 [29]),
        .R(1'b0));
  FDRE \bmem_reg[32][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [2]),
        .Q(\bmem_reg[32]_117 [2]),
        .R(1'b0));
  FDRE \bmem_reg[32][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [30]),
        .Q(\bmem_reg[32]_117 [30]),
        .R(1'b0));
  FDRE \bmem_reg[32][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [31]),
        .Q(\bmem_reg[32]_117 [31]),
        .R(1'b0));
  FDRE \bmem_reg[32][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [3]),
        .Q(\bmem_reg[32]_117 [3]),
        .R(1'b0));
  FDRE \bmem_reg[32][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [4]),
        .Q(\bmem_reg[32]_117 [4]),
        .R(1'b0));
  FDRE \bmem_reg[32][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [5]),
        .Q(\bmem_reg[32]_117 [5]),
        .R(1'b0));
  FDRE \bmem_reg[32][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [6]),
        .Q(\bmem_reg[32]_117 [6]),
        .R(1'b0));
  FDRE \bmem_reg[32][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [7]),
        .Q(\bmem_reg[32]_117 [7]),
        .R(1'b0));
  FDRE \bmem_reg[32][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [8]),
        .Q(\bmem_reg[32]_117 [8]),
        .R(1'b0));
  FDRE \bmem_reg[32][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[32]_116 [9]),
        .Q(\bmem_reg[32]_117 [9]),
        .R(1'b0));
  FDRE \bmem_reg[33][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [0]),
        .Q(\bmem_reg[33]_115 [0]),
        .R(1'b0));
  FDRE \bmem_reg[33][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [10]),
        .Q(\bmem_reg[33]_115 [10]),
        .R(1'b0));
  FDRE \bmem_reg[33][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [11]),
        .Q(\bmem_reg[33]_115 [11]),
        .R(1'b0));
  FDRE \bmem_reg[33][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [12]),
        .Q(\bmem_reg[33]_115 [12]),
        .R(1'b0));
  FDRE \bmem_reg[33][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [13]),
        .Q(\bmem_reg[33]_115 [13]),
        .R(1'b0));
  FDRE \bmem_reg[33][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [14]),
        .Q(\bmem_reg[33]_115 [14]),
        .R(1'b0));
  FDRE \bmem_reg[33][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [15]),
        .Q(\bmem_reg[33]_115 [15]),
        .R(1'b0));
  FDRE \bmem_reg[33][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [16]),
        .Q(\bmem_reg[33]_115 [16]),
        .R(1'b0));
  FDRE \bmem_reg[33][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [17]),
        .Q(\bmem_reg[33]_115 [17]),
        .R(1'b0));
  FDRE \bmem_reg[33][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [18]),
        .Q(\bmem_reg[33]_115 [18]),
        .R(1'b0));
  FDRE \bmem_reg[33][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [19]),
        .Q(\bmem_reg[33]_115 [19]),
        .R(1'b0));
  FDRE \bmem_reg[33][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [1]),
        .Q(\bmem_reg[33]_115 [1]),
        .R(1'b0));
  FDRE \bmem_reg[33][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [20]),
        .Q(\bmem_reg[33]_115 [20]),
        .R(1'b0));
  FDRE \bmem_reg[33][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [21]),
        .Q(\bmem_reg[33]_115 [21]),
        .R(1'b0));
  FDRE \bmem_reg[33][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [22]),
        .Q(\bmem_reg[33]_115 [22]),
        .R(1'b0));
  FDRE \bmem_reg[33][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [23]),
        .Q(\bmem_reg[33]_115 [23]),
        .R(1'b0));
  FDRE \bmem_reg[33][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [2]),
        .Q(\bmem_reg[33]_115 [2]),
        .R(1'b0));
  FDRE \bmem_reg[33][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [3]),
        .Q(\bmem_reg[33]_115 [3]),
        .R(1'b0));
  FDRE \bmem_reg[33][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [4]),
        .Q(\bmem_reg[33]_115 [4]),
        .R(1'b0));
  FDRE \bmem_reg[33][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [5]),
        .Q(\bmem_reg[33]_115 [5]),
        .R(1'b0));
  FDRE \bmem_reg[33][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [6]),
        .Q(\bmem_reg[33]_115 [6]),
        .R(1'b0));
  FDRE \bmem_reg[33][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [7]),
        .Q(\bmem_reg[33]_115 [7]),
        .R(1'b0));
  FDRE \bmem_reg[33][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [8]),
        .Q(\bmem_reg[33]_115 [8]),
        .R(1'b0));
  FDRE \bmem_reg[33][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[33]_114 [9]),
        .Q(\bmem_reg[33]_115 [9]),
        .R(1'b0));
  FDRE \bmem_reg[34][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [0]),
        .Q(\bmem_reg[34]_113 [0]),
        .R(1'b0));
  FDRE \bmem_reg[34][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [10]),
        .Q(\bmem_reg[34]_113 [10]),
        .R(1'b0));
  FDRE \bmem_reg[34][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [11]),
        .Q(\bmem_reg[34]_113 [11]),
        .R(1'b0));
  FDRE \bmem_reg[34][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [12]),
        .Q(\bmem_reg[34]_113 [12]),
        .R(1'b0));
  FDRE \bmem_reg[34][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [13]),
        .Q(\bmem_reg[34]_113 [13]),
        .R(1'b0));
  FDRE \bmem_reg[34][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [14]),
        .Q(\bmem_reg[34]_113 [14]),
        .R(1'b0));
  FDRE \bmem_reg[34][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [15]),
        .Q(\bmem_reg[34]_113 [15]),
        .R(1'b0));
  FDRE \bmem_reg[34][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [16]),
        .Q(\bmem_reg[34]_113 [16]),
        .R(1'b0));
  FDRE \bmem_reg[34][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [17]),
        .Q(\bmem_reg[34]_113 [17]),
        .R(1'b0));
  FDRE \bmem_reg[34][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [18]),
        .Q(\bmem_reg[34]_113 [18]),
        .R(1'b0));
  FDRE \bmem_reg[34][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [19]),
        .Q(\bmem_reg[34]_113 [19]),
        .R(1'b0));
  FDRE \bmem_reg[34][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [1]),
        .Q(\bmem_reg[34]_113 [1]),
        .R(1'b0));
  FDRE \bmem_reg[34][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [20]),
        .Q(\bmem_reg[34]_113 [20]),
        .R(1'b0));
  FDRE \bmem_reg[34][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [21]),
        .Q(\bmem_reg[34]_113 [21]),
        .R(1'b0));
  FDRE \bmem_reg[34][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [22]),
        .Q(\bmem_reg[34]_113 [22]),
        .R(1'b0));
  FDRE \bmem_reg[34][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [23]),
        .Q(\bmem_reg[34]_113 [23]),
        .R(1'b0));
  FDRE \bmem_reg[34][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [24]),
        .Q(\bmem_reg[34]_113 [24]),
        .R(1'b0));
  FDRE \bmem_reg[34][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [25]),
        .Q(\bmem_reg[34]_113 [25]),
        .R(1'b0));
  FDRE \bmem_reg[34][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [26]),
        .Q(\bmem_reg[34]_113 [26]),
        .R(1'b0));
  FDRE \bmem_reg[34][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [27]),
        .Q(\bmem_reg[34]_113 [27]),
        .R(1'b0));
  FDRE \bmem_reg[34][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [28]),
        .Q(\bmem_reg[34]_113 [28]),
        .R(1'b0));
  FDRE \bmem_reg[34][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [29]),
        .Q(\bmem_reg[34]_113 [29]),
        .R(1'b0));
  FDRE \bmem_reg[34][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [2]),
        .Q(\bmem_reg[34]_113 [2]),
        .R(1'b0));
  FDRE \bmem_reg[34][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [30]),
        .Q(\bmem_reg[34]_113 [30]),
        .R(1'b0));
  FDRE \bmem_reg[34][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [31]),
        .Q(\bmem_reg[34]_113 [31]),
        .R(1'b0));
  FDRE \bmem_reg[34][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [3]),
        .Q(\bmem_reg[34]_113 [3]),
        .R(1'b0));
  FDRE \bmem_reg[34][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [4]),
        .Q(\bmem_reg[34]_113 [4]),
        .R(1'b0));
  FDRE \bmem_reg[34][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [5]),
        .Q(\bmem_reg[34]_113 [5]),
        .R(1'b0));
  FDRE \bmem_reg[34][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [6]),
        .Q(\bmem_reg[34]_113 [6]),
        .R(1'b0));
  FDRE \bmem_reg[34][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [7]),
        .Q(\bmem_reg[34]_113 [7]),
        .R(1'b0));
  FDRE \bmem_reg[34][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [8]),
        .Q(\bmem_reg[34]_113 [8]),
        .R(1'b0));
  FDRE \bmem_reg[34][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[34]_112 [9]),
        .Q(\bmem_reg[34]_113 [9]),
        .R(1'b0));
  FDRE \bmem_reg[35][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [0]),
        .Q(\bmem_reg[35]_111 [0]),
        .R(1'b0));
  FDRE \bmem_reg[35][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [10]),
        .Q(\bmem_reg[35]_111 [10]),
        .R(1'b0));
  FDRE \bmem_reg[35][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [11]),
        .Q(\bmem_reg[35]_111 [11]),
        .R(1'b0));
  FDRE \bmem_reg[35][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [12]),
        .Q(\bmem_reg[35]_111 [12]),
        .R(1'b0));
  FDRE \bmem_reg[35][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [13]),
        .Q(\bmem_reg[35]_111 [13]),
        .R(1'b0));
  FDRE \bmem_reg[35][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [14]),
        .Q(\bmem_reg[35]_111 [14]),
        .R(1'b0));
  FDRE \bmem_reg[35][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [15]),
        .Q(\bmem_reg[35]_111 [15]),
        .R(1'b0));
  FDRE \bmem_reg[35][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [16]),
        .Q(\bmem_reg[35]_111 [16]),
        .R(1'b0));
  FDRE \bmem_reg[35][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [17]),
        .Q(\bmem_reg[35]_111 [17]),
        .R(1'b0));
  FDRE \bmem_reg[35][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [18]),
        .Q(\bmem_reg[35]_111 [18]),
        .R(1'b0));
  FDRE \bmem_reg[35][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [19]),
        .Q(\bmem_reg[35]_111 [19]),
        .R(1'b0));
  FDRE \bmem_reg[35][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [1]),
        .Q(\bmem_reg[35]_111 [1]),
        .R(1'b0));
  FDRE \bmem_reg[35][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [20]),
        .Q(\bmem_reg[35]_111 [20]),
        .R(1'b0));
  FDRE \bmem_reg[35][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [21]),
        .Q(\bmem_reg[35]_111 [21]),
        .R(1'b0));
  FDRE \bmem_reg[35][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [22]),
        .Q(\bmem_reg[35]_111 [22]),
        .R(1'b0));
  FDRE \bmem_reg[35][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [23]),
        .Q(\bmem_reg[35]_111 [23]),
        .R(1'b0));
  FDRE \bmem_reg[35][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [2]),
        .Q(\bmem_reg[35]_111 [2]),
        .R(1'b0));
  FDRE \bmem_reg[35][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [3]),
        .Q(\bmem_reg[35]_111 [3]),
        .R(1'b0));
  FDRE \bmem_reg[35][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [4]),
        .Q(\bmem_reg[35]_111 [4]),
        .R(1'b0));
  FDRE \bmem_reg[35][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [5]),
        .Q(\bmem_reg[35]_111 [5]),
        .R(1'b0));
  FDRE \bmem_reg[35][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [6]),
        .Q(\bmem_reg[35]_111 [6]),
        .R(1'b0));
  FDRE \bmem_reg[35][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [7]),
        .Q(\bmem_reg[35]_111 [7]),
        .R(1'b0));
  FDRE \bmem_reg[35][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [8]),
        .Q(\bmem_reg[35]_111 [8]),
        .R(1'b0));
  FDRE \bmem_reg[35][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[35]_110 [9]),
        .Q(\bmem_reg[35]_111 [9]),
        .R(1'b0));
  FDRE \bmem_reg[36][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [0]),
        .Q(\bmem_reg[36]_109 [0]),
        .R(1'b0));
  FDRE \bmem_reg[36][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [10]),
        .Q(\bmem_reg[36]_109 [10]),
        .R(1'b0));
  FDRE \bmem_reg[36][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [11]),
        .Q(\bmem_reg[36]_109 [11]),
        .R(1'b0));
  FDRE \bmem_reg[36][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [12]),
        .Q(\bmem_reg[36]_109 [12]),
        .R(1'b0));
  FDRE \bmem_reg[36][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [13]),
        .Q(\bmem_reg[36]_109 [13]),
        .R(1'b0));
  FDRE \bmem_reg[36][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [14]),
        .Q(\bmem_reg[36]_109 [14]),
        .R(1'b0));
  FDRE \bmem_reg[36][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [15]),
        .Q(\bmem_reg[36]_109 [15]),
        .R(1'b0));
  FDRE \bmem_reg[36][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [16]),
        .Q(\bmem_reg[36]_109 [16]),
        .R(1'b0));
  FDRE \bmem_reg[36][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [17]),
        .Q(\bmem_reg[36]_109 [17]),
        .R(1'b0));
  FDRE \bmem_reg[36][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [18]),
        .Q(\bmem_reg[36]_109 [18]),
        .R(1'b0));
  FDRE \bmem_reg[36][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [19]),
        .Q(\bmem_reg[36]_109 [19]),
        .R(1'b0));
  FDRE \bmem_reg[36][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [1]),
        .Q(\bmem_reg[36]_109 [1]),
        .R(1'b0));
  FDRE \bmem_reg[36][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [20]),
        .Q(\bmem_reg[36]_109 [20]),
        .R(1'b0));
  FDRE \bmem_reg[36][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [21]),
        .Q(\bmem_reg[36]_109 [21]),
        .R(1'b0));
  FDRE \bmem_reg[36][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [22]),
        .Q(\bmem_reg[36]_109 [22]),
        .R(1'b0));
  FDRE \bmem_reg[36][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [23]),
        .Q(\bmem_reg[36]_109 [23]),
        .R(1'b0));
  FDRE \bmem_reg[36][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [24]),
        .Q(\bmem_reg[36]_109 [24]),
        .R(1'b0));
  FDRE \bmem_reg[36][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [25]),
        .Q(\bmem_reg[36]_109 [25]),
        .R(1'b0));
  FDRE \bmem_reg[36][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [26]),
        .Q(\bmem_reg[36]_109 [26]),
        .R(1'b0));
  FDRE \bmem_reg[36][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [27]),
        .Q(\bmem_reg[36]_109 [27]),
        .R(1'b0));
  FDRE \bmem_reg[36][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [28]),
        .Q(\bmem_reg[36]_109 [28]),
        .R(1'b0));
  FDRE \bmem_reg[36][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [29]),
        .Q(\bmem_reg[36]_109 [29]),
        .R(1'b0));
  FDRE \bmem_reg[36][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [2]),
        .Q(\bmem_reg[36]_109 [2]),
        .R(1'b0));
  FDRE \bmem_reg[36][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [30]),
        .Q(\bmem_reg[36]_109 [30]),
        .R(1'b0));
  FDRE \bmem_reg[36][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [31]),
        .Q(\bmem_reg[36]_109 [31]),
        .R(1'b0));
  FDRE \bmem_reg[36][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [3]),
        .Q(\bmem_reg[36]_109 [3]),
        .R(1'b0));
  FDRE \bmem_reg[36][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [4]),
        .Q(\bmem_reg[36]_109 [4]),
        .R(1'b0));
  FDRE \bmem_reg[36][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [5]),
        .Q(\bmem_reg[36]_109 [5]),
        .R(1'b0));
  FDRE \bmem_reg[36][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [6]),
        .Q(\bmem_reg[36]_109 [6]),
        .R(1'b0));
  FDRE \bmem_reg[36][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [7]),
        .Q(\bmem_reg[36]_109 [7]),
        .R(1'b0));
  FDRE \bmem_reg[36][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [8]),
        .Q(\bmem_reg[36]_109 [8]),
        .R(1'b0));
  FDRE \bmem_reg[36][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[36]_108 [9]),
        .Q(\bmem_reg[36]_109 [9]),
        .R(1'b0));
  FDRE \bmem_reg[37][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [0]),
        .Q(\bmem_reg[37]_107 [0]),
        .R(1'b0));
  FDRE \bmem_reg[37][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [10]),
        .Q(\bmem_reg[37]_107 [10]),
        .R(1'b0));
  FDRE \bmem_reg[37][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [11]),
        .Q(\bmem_reg[37]_107 [11]),
        .R(1'b0));
  FDRE \bmem_reg[37][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [12]),
        .Q(\bmem_reg[37]_107 [12]),
        .R(1'b0));
  FDRE \bmem_reg[37][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [13]),
        .Q(\bmem_reg[37]_107 [13]),
        .R(1'b0));
  FDRE \bmem_reg[37][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [14]),
        .Q(\bmem_reg[37]_107 [14]),
        .R(1'b0));
  FDRE \bmem_reg[37][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [15]),
        .Q(\bmem_reg[37]_107 [15]),
        .R(1'b0));
  FDRE \bmem_reg[37][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [16]),
        .Q(\bmem_reg[37]_107 [16]),
        .R(1'b0));
  FDRE \bmem_reg[37][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [17]),
        .Q(\bmem_reg[37]_107 [17]),
        .R(1'b0));
  FDRE \bmem_reg[37][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [18]),
        .Q(\bmem_reg[37]_107 [18]),
        .R(1'b0));
  FDRE \bmem_reg[37][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [19]),
        .Q(\bmem_reg[37]_107 [19]),
        .R(1'b0));
  FDRE \bmem_reg[37][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [1]),
        .Q(\bmem_reg[37]_107 [1]),
        .R(1'b0));
  FDRE \bmem_reg[37][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [20]),
        .Q(\bmem_reg[37]_107 [20]),
        .R(1'b0));
  FDRE \bmem_reg[37][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [21]),
        .Q(\bmem_reg[37]_107 [21]),
        .R(1'b0));
  FDRE \bmem_reg[37][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [22]),
        .Q(\bmem_reg[37]_107 [22]),
        .R(1'b0));
  FDRE \bmem_reg[37][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [23]),
        .Q(\bmem_reg[37]_107 [23]),
        .R(1'b0));
  FDRE \bmem_reg[37][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [2]),
        .Q(\bmem_reg[37]_107 [2]),
        .R(1'b0));
  FDRE \bmem_reg[37][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [3]),
        .Q(\bmem_reg[37]_107 [3]),
        .R(1'b0));
  FDRE \bmem_reg[37][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [4]),
        .Q(\bmem_reg[37]_107 [4]),
        .R(1'b0));
  FDRE \bmem_reg[37][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [5]),
        .Q(\bmem_reg[37]_107 [5]),
        .R(1'b0));
  FDRE \bmem_reg[37][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [6]),
        .Q(\bmem_reg[37]_107 [6]),
        .R(1'b0));
  FDRE \bmem_reg[37][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [7]),
        .Q(\bmem_reg[37]_107 [7]),
        .R(1'b0));
  FDRE \bmem_reg[37][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [8]),
        .Q(\bmem_reg[37]_107 [8]),
        .R(1'b0));
  FDRE \bmem_reg[37][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[37]_106 [9]),
        .Q(\bmem_reg[37]_107 [9]),
        .R(1'b0));
  FDRE \bmem_reg[38][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [0]),
        .Q(\bmem_reg[38]_105 [0]),
        .R(1'b0));
  FDRE \bmem_reg[38][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [10]),
        .Q(\bmem_reg[38]_105 [10]),
        .R(1'b0));
  FDRE \bmem_reg[38][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [11]),
        .Q(\bmem_reg[38]_105 [11]),
        .R(1'b0));
  FDRE \bmem_reg[38][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [12]),
        .Q(\bmem_reg[38]_105 [12]),
        .R(1'b0));
  FDRE \bmem_reg[38][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [13]),
        .Q(\bmem_reg[38]_105 [13]),
        .R(1'b0));
  FDRE \bmem_reg[38][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [14]),
        .Q(\bmem_reg[38]_105 [14]),
        .R(1'b0));
  FDRE \bmem_reg[38][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [15]),
        .Q(\bmem_reg[38]_105 [15]),
        .R(1'b0));
  FDRE \bmem_reg[38][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [16]),
        .Q(\bmem_reg[38]_105 [16]),
        .R(1'b0));
  FDRE \bmem_reg[38][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [17]),
        .Q(\bmem_reg[38]_105 [17]),
        .R(1'b0));
  FDRE \bmem_reg[38][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [18]),
        .Q(\bmem_reg[38]_105 [18]),
        .R(1'b0));
  FDRE \bmem_reg[38][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [19]),
        .Q(\bmem_reg[38]_105 [19]),
        .R(1'b0));
  FDRE \bmem_reg[38][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [1]),
        .Q(\bmem_reg[38]_105 [1]),
        .R(1'b0));
  FDRE \bmem_reg[38][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [20]),
        .Q(\bmem_reg[38]_105 [20]),
        .R(1'b0));
  FDRE \bmem_reg[38][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [21]),
        .Q(\bmem_reg[38]_105 [21]),
        .R(1'b0));
  FDRE \bmem_reg[38][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [22]),
        .Q(\bmem_reg[38]_105 [22]),
        .R(1'b0));
  FDRE \bmem_reg[38][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [23]),
        .Q(\bmem_reg[38]_105 [23]),
        .R(1'b0));
  FDRE \bmem_reg[38][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [24]),
        .Q(\bmem_reg[38]_105 [24]),
        .R(1'b0));
  FDRE \bmem_reg[38][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [25]),
        .Q(\bmem_reg[38]_105 [25]),
        .R(1'b0));
  FDRE \bmem_reg[38][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [26]),
        .Q(\bmem_reg[38]_105 [26]),
        .R(1'b0));
  FDRE \bmem_reg[38][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [27]),
        .Q(\bmem_reg[38]_105 [27]),
        .R(1'b0));
  FDRE \bmem_reg[38][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [28]),
        .Q(\bmem_reg[38]_105 [28]),
        .R(1'b0));
  FDRE \bmem_reg[38][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [29]),
        .Q(\bmem_reg[38]_105 [29]),
        .R(1'b0));
  FDRE \bmem_reg[38][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [2]),
        .Q(\bmem_reg[38]_105 [2]),
        .R(1'b0));
  FDRE \bmem_reg[38][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [30]),
        .Q(\bmem_reg[38]_105 [30]),
        .R(1'b0));
  FDRE \bmem_reg[38][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [31]),
        .Q(\bmem_reg[38]_105 [31]),
        .R(1'b0));
  FDRE \bmem_reg[38][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [3]),
        .Q(\bmem_reg[38]_105 [3]),
        .R(1'b0));
  FDRE \bmem_reg[38][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [4]),
        .Q(\bmem_reg[38]_105 [4]),
        .R(1'b0));
  FDRE \bmem_reg[38][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [5]),
        .Q(\bmem_reg[38]_105 [5]),
        .R(1'b0));
  FDRE \bmem_reg[38][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [6]),
        .Q(\bmem_reg[38]_105 [6]),
        .R(1'b0));
  FDRE \bmem_reg[38][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [7]),
        .Q(\bmem_reg[38]_105 [7]),
        .R(1'b0));
  FDRE \bmem_reg[38][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [8]),
        .Q(\bmem_reg[38]_105 [8]),
        .R(1'b0));
  FDRE \bmem_reg[38][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[38]_104 [9]),
        .Q(\bmem_reg[38]_105 [9]),
        .R(1'b0));
  FDRE \bmem_reg[39][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [0]),
        .Q(\bmem_reg[39]_103 [0]),
        .R(1'b0));
  FDRE \bmem_reg[39][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [10]),
        .Q(\bmem_reg[39]_103 [10]),
        .R(1'b0));
  FDRE \bmem_reg[39][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [11]),
        .Q(\bmem_reg[39]_103 [11]),
        .R(1'b0));
  FDRE \bmem_reg[39][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [12]),
        .Q(\bmem_reg[39]_103 [12]),
        .R(1'b0));
  FDRE \bmem_reg[39][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [13]),
        .Q(\bmem_reg[39]_103 [13]),
        .R(1'b0));
  FDRE \bmem_reg[39][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [14]),
        .Q(\bmem_reg[39]_103 [14]),
        .R(1'b0));
  FDRE \bmem_reg[39][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [15]),
        .Q(\bmem_reg[39]_103 [15]),
        .R(1'b0));
  FDRE \bmem_reg[39][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [16]),
        .Q(\bmem_reg[39]_103 [16]),
        .R(1'b0));
  FDRE \bmem_reg[39][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [17]),
        .Q(\bmem_reg[39]_103 [17]),
        .R(1'b0));
  FDRE \bmem_reg[39][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [18]),
        .Q(\bmem_reg[39]_103 [18]),
        .R(1'b0));
  FDRE \bmem_reg[39][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [19]),
        .Q(\bmem_reg[39]_103 [19]),
        .R(1'b0));
  FDRE \bmem_reg[39][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [1]),
        .Q(\bmem_reg[39]_103 [1]),
        .R(1'b0));
  FDRE \bmem_reg[39][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [20]),
        .Q(\bmem_reg[39]_103 [20]),
        .R(1'b0));
  FDRE \bmem_reg[39][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [21]),
        .Q(\bmem_reg[39]_103 [21]),
        .R(1'b0));
  FDRE \bmem_reg[39][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [22]),
        .Q(\bmem_reg[39]_103 [22]),
        .R(1'b0));
  FDRE \bmem_reg[39][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [23]),
        .Q(\bmem_reg[39]_103 [23]),
        .R(1'b0));
  FDRE \bmem_reg[39][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [2]),
        .Q(\bmem_reg[39]_103 [2]),
        .R(1'b0));
  FDRE \bmem_reg[39][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [3]),
        .Q(\bmem_reg[39]_103 [3]),
        .R(1'b0));
  FDRE \bmem_reg[39][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [4]),
        .Q(\bmem_reg[39]_103 [4]),
        .R(1'b0));
  FDRE \bmem_reg[39][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [5]),
        .Q(\bmem_reg[39]_103 [5]),
        .R(1'b0));
  FDRE \bmem_reg[39][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [6]),
        .Q(\bmem_reg[39]_103 [6]),
        .R(1'b0));
  FDRE \bmem_reg[39][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [7]),
        .Q(\bmem_reg[39]_103 [7]),
        .R(1'b0));
  FDRE \bmem_reg[39][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [8]),
        .Q(\bmem_reg[39]_103 [8]),
        .R(1'b0));
  FDRE \bmem_reg[39][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[39]_102 [9]),
        .Q(\bmem_reg[39]_103 [9]),
        .R(1'b0));
  FDRE \bmem_reg[3][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][0] ),
        .Q(\bmem_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \bmem_reg[3][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][10] ),
        .Q(\bmem_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \bmem_reg[3][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][11] ),
        .Q(\bmem_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \bmem_reg[3][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][12] ),
        .Q(\bmem_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \bmem_reg[3][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][13] ),
        .Q(\bmem_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \bmem_reg[3][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][14] ),
        .Q(\bmem_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \bmem_reg[3][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][15] ),
        .Q(\bmem_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \bmem_reg[3][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][16] ),
        .Q(\bmem_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \bmem_reg[3][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][17] ),
        .Q(\bmem_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \bmem_reg[3][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][18] ),
        .Q(\bmem_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \bmem_reg[3][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][19] ),
        .Q(\bmem_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \bmem_reg[3][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][1] ),
        .Q(\bmem_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \bmem_reg[3][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][20] ),
        .Q(\bmem_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \bmem_reg[3][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][21] ),
        .Q(\bmem_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \bmem_reg[3][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][22] ),
        .Q(\bmem_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \bmem_reg[3][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][23] ),
        .Q(\bmem_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \bmem_reg[3][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][2] ),
        .Q(\bmem_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \bmem_reg[3][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][3] ),
        .Q(\bmem_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \bmem_reg[3][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][4] ),
        .Q(\bmem_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \bmem_reg[3][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][5] ),
        .Q(\bmem_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \bmem_reg[3][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][6] ),
        .Q(\bmem_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \bmem_reg[3][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][7] ),
        .Q(\bmem_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \bmem_reg[3][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][8] ),
        .Q(\bmem_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \bmem_reg[3][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[3][9] ),
        .Q(\bmem_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE \bmem_reg[40][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [0]),
        .Q(\bmem_reg[40]_101 [0]),
        .R(1'b0));
  FDRE \bmem_reg[40][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [10]),
        .Q(\bmem_reg[40]_101 [10]),
        .R(1'b0));
  FDRE \bmem_reg[40][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [11]),
        .Q(\bmem_reg[40]_101 [11]),
        .R(1'b0));
  FDRE \bmem_reg[40][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [12]),
        .Q(\bmem_reg[40]_101 [12]),
        .R(1'b0));
  FDRE \bmem_reg[40][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [13]),
        .Q(\bmem_reg[40]_101 [13]),
        .R(1'b0));
  FDRE \bmem_reg[40][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [14]),
        .Q(\bmem_reg[40]_101 [14]),
        .R(1'b0));
  FDRE \bmem_reg[40][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [15]),
        .Q(\bmem_reg[40]_101 [15]),
        .R(1'b0));
  FDRE \bmem_reg[40][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [16]),
        .Q(\bmem_reg[40]_101 [16]),
        .R(1'b0));
  FDRE \bmem_reg[40][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [17]),
        .Q(\bmem_reg[40]_101 [17]),
        .R(1'b0));
  FDRE \bmem_reg[40][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [18]),
        .Q(\bmem_reg[40]_101 [18]),
        .R(1'b0));
  FDRE \bmem_reg[40][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [19]),
        .Q(\bmem_reg[40]_101 [19]),
        .R(1'b0));
  FDRE \bmem_reg[40][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [1]),
        .Q(\bmem_reg[40]_101 [1]),
        .R(1'b0));
  FDRE \bmem_reg[40][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [20]),
        .Q(\bmem_reg[40]_101 [20]),
        .R(1'b0));
  FDRE \bmem_reg[40][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [21]),
        .Q(\bmem_reg[40]_101 [21]),
        .R(1'b0));
  FDRE \bmem_reg[40][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [22]),
        .Q(\bmem_reg[40]_101 [22]),
        .R(1'b0));
  FDRE \bmem_reg[40][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [23]),
        .Q(\bmem_reg[40]_101 [23]),
        .R(1'b0));
  FDRE \bmem_reg[40][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [24]),
        .Q(\bmem_reg[40]_101 [24]),
        .R(1'b0));
  FDRE \bmem_reg[40][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [25]),
        .Q(\bmem_reg[40]_101 [25]),
        .R(1'b0));
  FDRE \bmem_reg[40][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [26]),
        .Q(\bmem_reg[40]_101 [26]),
        .R(1'b0));
  FDRE \bmem_reg[40][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [27]),
        .Q(\bmem_reg[40]_101 [27]),
        .R(1'b0));
  FDRE \bmem_reg[40][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [28]),
        .Q(\bmem_reg[40]_101 [28]),
        .R(1'b0));
  FDRE \bmem_reg[40][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [29]),
        .Q(\bmem_reg[40]_101 [29]),
        .R(1'b0));
  FDRE \bmem_reg[40][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [2]),
        .Q(\bmem_reg[40]_101 [2]),
        .R(1'b0));
  FDRE \bmem_reg[40][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [30]),
        .Q(\bmem_reg[40]_101 [30]),
        .R(1'b0));
  FDRE \bmem_reg[40][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [31]),
        .Q(\bmem_reg[40]_101 [31]),
        .R(1'b0));
  FDRE \bmem_reg[40][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [3]),
        .Q(\bmem_reg[40]_101 [3]),
        .R(1'b0));
  FDRE \bmem_reg[40][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [4]),
        .Q(\bmem_reg[40]_101 [4]),
        .R(1'b0));
  FDRE \bmem_reg[40][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [5]),
        .Q(\bmem_reg[40]_101 [5]),
        .R(1'b0));
  FDRE \bmem_reg[40][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [6]),
        .Q(\bmem_reg[40]_101 [6]),
        .R(1'b0));
  FDRE \bmem_reg[40][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [7]),
        .Q(\bmem_reg[40]_101 [7]),
        .R(1'b0));
  FDRE \bmem_reg[40][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [8]),
        .Q(\bmem_reg[40]_101 [8]),
        .R(1'b0));
  FDRE \bmem_reg[40][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[40]_100 [9]),
        .Q(\bmem_reg[40]_101 [9]),
        .R(1'b0));
  FDRE \bmem_reg[41][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [0]),
        .Q(\bmem_reg[41]_99 [0]),
        .R(1'b0));
  FDRE \bmem_reg[41][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [10]),
        .Q(\bmem_reg[41]_99 [10]),
        .R(1'b0));
  FDRE \bmem_reg[41][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [11]),
        .Q(\bmem_reg[41]_99 [11]),
        .R(1'b0));
  FDRE \bmem_reg[41][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [12]),
        .Q(\bmem_reg[41]_99 [12]),
        .R(1'b0));
  FDRE \bmem_reg[41][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [13]),
        .Q(\bmem_reg[41]_99 [13]),
        .R(1'b0));
  FDRE \bmem_reg[41][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [14]),
        .Q(\bmem_reg[41]_99 [14]),
        .R(1'b0));
  FDRE \bmem_reg[41][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [15]),
        .Q(\bmem_reg[41]_99 [15]),
        .R(1'b0));
  FDRE \bmem_reg[41][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [16]),
        .Q(\bmem_reg[41]_99 [16]),
        .R(1'b0));
  FDRE \bmem_reg[41][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [17]),
        .Q(\bmem_reg[41]_99 [17]),
        .R(1'b0));
  FDRE \bmem_reg[41][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [18]),
        .Q(\bmem_reg[41]_99 [18]),
        .R(1'b0));
  FDRE \bmem_reg[41][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [19]),
        .Q(\bmem_reg[41]_99 [19]),
        .R(1'b0));
  FDRE \bmem_reg[41][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [1]),
        .Q(\bmem_reg[41]_99 [1]),
        .R(1'b0));
  FDRE \bmem_reg[41][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [20]),
        .Q(\bmem_reg[41]_99 [20]),
        .R(1'b0));
  FDRE \bmem_reg[41][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [21]),
        .Q(\bmem_reg[41]_99 [21]),
        .R(1'b0));
  FDRE \bmem_reg[41][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [22]),
        .Q(\bmem_reg[41]_99 [22]),
        .R(1'b0));
  FDRE \bmem_reg[41][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [23]),
        .Q(\bmem_reg[41]_99 [23]),
        .R(1'b0));
  FDRE \bmem_reg[41][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [2]),
        .Q(\bmem_reg[41]_99 [2]),
        .R(1'b0));
  FDRE \bmem_reg[41][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [3]),
        .Q(\bmem_reg[41]_99 [3]),
        .R(1'b0));
  FDRE \bmem_reg[41][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [4]),
        .Q(\bmem_reg[41]_99 [4]),
        .R(1'b0));
  FDRE \bmem_reg[41][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [5]),
        .Q(\bmem_reg[41]_99 [5]),
        .R(1'b0));
  FDRE \bmem_reg[41][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [6]),
        .Q(\bmem_reg[41]_99 [6]),
        .R(1'b0));
  FDRE \bmem_reg[41][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [7]),
        .Q(\bmem_reg[41]_99 [7]),
        .R(1'b0));
  FDRE \bmem_reg[41][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [8]),
        .Q(\bmem_reg[41]_99 [8]),
        .R(1'b0));
  FDRE \bmem_reg[41][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[41]_98 [9]),
        .Q(\bmem_reg[41]_99 [9]),
        .R(1'b0));
  FDRE \bmem_reg[42][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [0]),
        .Q(\bmem_reg[42]_97 [0]),
        .R(1'b0));
  FDRE \bmem_reg[42][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [10]),
        .Q(\bmem_reg[42]_97 [10]),
        .R(1'b0));
  FDRE \bmem_reg[42][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [11]),
        .Q(\bmem_reg[42]_97 [11]),
        .R(1'b0));
  FDRE \bmem_reg[42][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [12]),
        .Q(\bmem_reg[42]_97 [12]),
        .R(1'b0));
  FDRE \bmem_reg[42][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [13]),
        .Q(\bmem_reg[42]_97 [13]),
        .R(1'b0));
  FDRE \bmem_reg[42][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [14]),
        .Q(\bmem_reg[42]_97 [14]),
        .R(1'b0));
  FDRE \bmem_reg[42][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [15]),
        .Q(\bmem_reg[42]_97 [15]),
        .R(1'b0));
  FDRE \bmem_reg[42][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [16]),
        .Q(\bmem_reg[42]_97 [16]),
        .R(1'b0));
  FDRE \bmem_reg[42][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [17]),
        .Q(\bmem_reg[42]_97 [17]),
        .R(1'b0));
  FDRE \bmem_reg[42][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [18]),
        .Q(\bmem_reg[42]_97 [18]),
        .R(1'b0));
  FDRE \bmem_reg[42][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [19]),
        .Q(\bmem_reg[42]_97 [19]),
        .R(1'b0));
  FDRE \bmem_reg[42][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [1]),
        .Q(\bmem_reg[42]_97 [1]),
        .R(1'b0));
  FDRE \bmem_reg[42][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [20]),
        .Q(\bmem_reg[42]_97 [20]),
        .R(1'b0));
  FDRE \bmem_reg[42][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [21]),
        .Q(\bmem_reg[42]_97 [21]),
        .R(1'b0));
  FDRE \bmem_reg[42][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [22]),
        .Q(\bmem_reg[42]_97 [22]),
        .R(1'b0));
  FDRE \bmem_reg[42][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [23]),
        .Q(\bmem_reg[42]_97 [23]),
        .R(1'b0));
  FDRE \bmem_reg[42][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [24]),
        .Q(\bmem_reg[42]_97 [24]),
        .R(1'b0));
  FDRE \bmem_reg[42][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [25]),
        .Q(\bmem_reg[42]_97 [25]),
        .R(1'b0));
  FDRE \bmem_reg[42][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [26]),
        .Q(\bmem_reg[42]_97 [26]),
        .R(1'b0));
  FDRE \bmem_reg[42][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [27]),
        .Q(\bmem_reg[42]_97 [27]),
        .R(1'b0));
  FDRE \bmem_reg[42][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [28]),
        .Q(\bmem_reg[42]_97 [28]),
        .R(1'b0));
  FDRE \bmem_reg[42][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [29]),
        .Q(\bmem_reg[42]_97 [29]),
        .R(1'b0));
  FDRE \bmem_reg[42][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [2]),
        .Q(\bmem_reg[42]_97 [2]),
        .R(1'b0));
  FDRE \bmem_reg[42][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [30]),
        .Q(\bmem_reg[42]_97 [30]),
        .R(1'b0));
  FDRE \bmem_reg[42][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [31]),
        .Q(\bmem_reg[42]_97 [31]),
        .R(1'b0));
  FDRE \bmem_reg[42][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [3]),
        .Q(\bmem_reg[42]_97 [3]),
        .R(1'b0));
  FDRE \bmem_reg[42][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [4]),
        .Q(\bmem_reg[42]_97 [4]),
        .R(1'b0));
  FDRE \bmem_reg[42][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [5]),
        .Q(\bmem_reg[42]_97 [5]),
        .R(1'b0));
  FDRE \bmem_reg[42][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [6]),
        .Q(\bmem_reg[42]_97 [6]),
        .R(1'b0));
  FDRE \bmem_reg[42][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [7]),
        .Q(\bmem_reg[42]_97 [7]),
        .R(1'b0));
  FDRE \bmem_reg[42][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [8]),
        .Q(\bmem_reg[42]_97 [8]),
        .R(1'b0));
  FDRE \bmem_reg[42][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[42]_96 [9]),
        .Q(\bmem_reg[42]_97 [9]),
        .R(1'b0));
  FDRE \bmem_reg[43][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [0]),
        .Q(\bmem_reg[43]_95 [0]),
        .R(1'b0));
  FDRE \bmem_reg[43][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [10]),
        .Q(\bmem_reg[43]_95 [10]),
        .R(1'b0));
  FDRE \bmem_reg[43][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [11]),
        .Q(\bmem_reg[43]_95 [11]),
        .R(1'b0));
  FDRE \bmem_reg[43][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [12]),
        .Q(\bmem_reg[43]_95 [12]),
        .R(1'b0));
  FDRE \bmem_reg[43][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [13]),
        .Q(\bmem_reg[43]_95 [13]),
        .R(1'b0));
  FDRE \bmem_reg[43][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [14]),
        .Q(\bmem_reg[43]_95 [14]),
        .R(1'b0));
  FDRE \bmem_reg[43][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [15]),
        .Q(\bmem_reg[43]_95 [15]),
        .R(1'b0));
  FDRE \bmem_reg[43][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [16]),
        .Q(\bmem_reg[43]_95 [16]),
        .R(1'b0));
  FDRE \bmem_reg[43][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [17]),
        .Q(\bmem_reg[43]_95 [17]),
        .R(1'b0));
  FDRE \bmem_reg[43][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [18]),
        .Q(\bmem_reg[43]_95 [18]),
        .R(1'b0));
  FDRE \bmem_reg[43][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [19]),
        .Q(\bmem_reg[43]_95 [19]),
        .R(1'b0));
  FDRE \bmem_reg[43][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [1]),
        .Q(\bmem_reg[43]_95 [1]),
        .R(1'b0));
  FDRE \bmem_reg[43][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [20]),
        .Q(\bmem_reg[43]_95 [20]),
        .R(1'b0));
  FDRE \bmem_reg[43][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [21]),
        .Q(\bmem_reg[43]_95 [21]),
        .R(1'b0));
  FDRE \bmem_reg[43][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [22]),
        .Q(\bmem_reg[43]_95 [22]),
        .R(1'b0));
  FDRE \bmem_reg[43][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [23]),
        .Q(\bmem_reg[43]_95 [23]),
        .R(1'b0));
  FDRE \bmem_reg[43][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [2]),
        .Q(\bmem_reg[43]_95 [2]),
        .R(1'b0));
  FDRE \bmem_reg[43][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [3]),
        .Q(\bmem_reg[43]_95 [3]),
        .R(1'b0));
  FDRE \bmem_reg[43][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [4]),
        .Q(\bmem_reg[43]_95 [4]),
        .R(1'b0));
  FDRE \bmem_reg[43][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [5]),
        .Q(\bmem_reg[43]_95 [5]),
        .R(1'b0));
  FDRE \bmem_reg[43][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [6]),
        .Q(\bmem_reg[43]_95 [6]),
        .R(1'b0));
  FDRE \bmem_reg[43][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [7]),
        .Q(\bmem_reg[43]_95 [7]),
        .R(1'b0));
  FDRE \bmem_reg[43][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [8]),
        .Q(\bmem_reg[43]_95 [8]),
        .R(1'b0));
  FDRE \bmem_reg[43][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[43]_94 [9]),
        .Q(\bmem_reg[43]_95 [9]),
        .R(1'b0));
  FDRE \bmem_reg[44][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [0]),
        .Q(\bmem_reg[44]_93 [0]),
        .R(1'b0));
  FDRE \bmem_reg[44][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [10]),
        .Q(\bmem_reg[44]_93 [10]),
        .R(1'b0));
  FDRE \bmem_reg[44][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [11]),
        .Q(\bmem_reg[44]_93 [11]),
        .R(1'b0));
  FDRE \bmem_reg[44][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [12]),
        .Q(\bmem_reg[44]_93 [12]),
        .R(1'b0));
  FDRE \bmem_reg[44][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [13]),
        .Q(\bmem_reg[44]_93 [13]),
        .R(1'b0));
  FDRE \bmem_reg[44][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [14]),
        .Q(\bmem_reg[44]_93 [14]),
        .R(1'b0));
  FDRE \bmem_reg[44][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [15]),
        .Q(\bmem_reg[44]_93 [15]),
        .R(1'b0));
  FDRE \bmem_reg[44][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [16]),
        .Q(\bmem_reg[44]_93 [16]),
        .R(1'b0));
  FDRE \bmem_reg[44][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [17]),
        .Q(\bmem_reg[44]_93 [17]),
        .R(1'b0));
  FDRE \bmem_reg[44][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [18]),
        .Q(\bmem_reg[44]_93 [18]),
        .R(1'b0));
  FDRE \bmem_reg[44][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [19]),
        .Q(\bmem_reg[44]_93 [19]),
        .R(1'b0));
  FDRE \bmem_reg[44][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [1]),
        .Q(\bmem_reg[44]_93 [1]),
        .R(1'b0));
  FDRE \bmem_reg[44][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [20]),
        .Q(\bmem_reg[44]_93 [20]),
        .R(1'b0));
  FDRE \bmem_reg[44][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [21]),
        .Q(\bmem_reg[44]_93 [21]),
        .R(1'b0));
  FDRE \bmem_reg[44][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [22]),
        .Q(\bmem_reg[44]_93 [22]),
        .R(1'b0));
  FDRE \bmem_reg[44][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [23]),
        .Q(\bmem_reg[44]_93 [23]),
        .R(1'b0));
  FDRE \bmem_reg[44][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [24]),
        .Q(\bmem_reg[44]_93 [24]),
        .R(1'b0));
  FDRE \bmem_reg[44][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [25]),
        .Q(\bmem_reg[44]_93 [25]),
        .R(1'b0));
  FDRE \bmem_reg[44][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [26]),
        .Q(\bmem_reg[44]_93 [26]),
        .R(1'b0));
  FDRE \bmem_reg[44][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [27]),
        .Q(\bmem_reg[44]_93 [27]),
        .R(1'b0));
  FDRE \bmem_reg[44][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [28]),
        .Q(\bmem_reg[44]_93 [28]),
        .R(1'b0));
  FDRE \bmem_reg[44][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [29]),
        .Q(\bmem_reg[44]_93 [29]),
        .R(1'b0));
  FDRE \bmem_reg[44][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [2]),
        .Q(\bmem_reg[44]_93 [2]),
        .R(1'b0));
  FDRE \bmem_reg[44][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [30]),
        .Q(\bmem_reg[44]_93 [30]),
        .R(1'b0));
  FDRE \bmem_reg[44][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [31]),
        .Q(\bmem_reg[44]_93 [31]),
        .R(1'b0));
  FDRE \bmem_reg[44][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [3]),
        .Q(\bmem_reg[44]_93 [3]),
        .R(1'b0));
  FDRE \bmem_reg[44][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [4]),
        .Q(\bmem_reg[44]_93 [4]),
        .R(1'b0));
  FDRE \bmem_reg[44][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [5]),
        .Q(\bmem_reg[44]_93 [5]),
        .R(1'b0));
  FDRE \bmem_reg[44][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [6]),
        .Q(\bmem_reg[44]_93 [6]),
        .R(1'b0));
  FDRE \bmem_reg[44][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [7]),
        .Q(\bmem_reg[44]_93 [7]),
        .R(1'b0));
  FDRE \bmem_reg[44][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [8]),
        .Q(\bmem_reg[44]_93 [8]),
        .R(1'b0));
  FDRE \bmem_reg[44][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[44]_92 [9]),
        .Q(\bmem_reg[44]_93 [9]),
        .R(1'b0));
  FDRE \bmem_reg[45][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [0]),
        .Q(\bmem_reg[45]_91 [0]),
        .R(1'b0));
  FDRE \bmem_reg[45][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [10]),
        .Q(\bmem_reg[45]_91 [10]),
        .R(1'b0));
  FDRE \bmem_reg[45][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [11]),
        .Q(\bmem_reg[45]_91 [11]),
        .R(1'b0));
  FDRE \bmem_reg[45][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [12]),
        .Q(\bmem_reg[45]_91 [12]),
        .R(1'b0));
  FDRE \bmem_reg[45][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [13]),
        .Q(\bmem_reg[45]_91 [13]),
        .R(1'b0));
  FDRE \bmem_reg[45][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [14]),
        .Q(\bmem_reg[45]_91 [14]),
        .R(1'b0));
  FDRE \bmem_reg[45][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [15]),
        .Q(\bmem_reg[45]_91 [15]),
        .R(1'b0));
  FDRE \bmem_reg[45][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [16]),
        .Q(\bmem_reg[45]_91 [16]),
        .R(1'b0));
  FDRE \bmem_reg[45][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [17]),
        .Q(\bmem_reg[45]_91 [17]),
        .R(1'b0));
  FDRE \bmem_reg[45][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [18]),
        .Q(\bmem_reg[45]_91 [18]),
        .R(1'b0));
  FDRE \bmem_reg[45][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [19]),
        .Q(\bmem_reg[45]_91 [19]),
        .R(1'b0));
  FDRE \bmem_reg[45][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [1]),
        .Q(\bmem_reg[45]_91 [1]),
        .R(1'b0));
  FDRE \bmem_reg[45][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [20]),
        .Q(\bmem_reg[45]_91 [20]),
        .R(1'b0));
  FDRE \bmem_reg[45][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [21]),
        .Q(\bmem_reg[45]_91 [21]),
        .R(1'b0));
  FDRE \bmem_reg[45][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [22]),
        .Q(\bmem_reg[45]_91 [22]),
        .R(1'b0));
  FDRE \bmem_reg[45][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [23]),
        .Q(\bmem_reg[45]_91 [23]),
        .R(1'b0));
  FDRE \bmem_reg[45][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [2]),
        .Q(\bmem_reg[45]_91 [2]),
        .R(1'b0));
  FDRE \bmem_reg[45][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [3]),
        .Q(\bmem_reg[45]_91 [3]),
        .R(1'b0));
  FDRE \bmem_reg[45][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [4]),
        .Q(\bmem_reg[45]_91 [4]),
        .R(1'b0));
  FDRE \bmem_reg[45][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [5]),
        .Q(\bmem_reg[45]_91 [5]),
        .R(1'b0));
  FDRE \bmem_reg[45][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [6]),
        .Q(\bmem_reg[45]_91 [6]),
        .R(1'b0));
  FDRE \bmem_reg[45][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [7]),
        .Q(\bmem_reg[45]_91 [7]),
        .R(1'b0));
  FDRE \bmem_reg[45][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [8]),
        .Q(\bmem_reg[45]_91 [8]),
        .R(1'b0));
  FDRE \bmem_reg[45][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[45]_90 [9]),
        .Q(\bmem_reg[45]_91 [9]),
        .R(1'b0));
  FDRE \bmem_reg[46][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [0]),
        .Q(\bmem_reg[46]_89 [0]),
        .R(1'b0));
  FDRE \bmem_reg[46][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [10]),
        .Q(\bmem_reg[46]_89 [10]),
        .R(1'b0));
  FDRE \bmem_reg[46][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [11]),
        .Q(\bmem_reg[46]_89 [11]),
        .R(1'b0));
  FDRE \bmem_reg[46][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [12]),
        .Q(\bmem_reg[46]_89 [12]),
        .R(1'b0));
  FDRE \bmem_reg[46][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [13]),
        .Q(\bmem_reg[46]_89 [13]),
        .R(1'b0));
  FDRE \bmem_reg[46][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [14]),
        .Q(\bmem_reg[46]_89 [14]),
        .R(1'b0));
  FDRE \bmem_reg[46][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [15]),
        .Q(\bmem_reg[46]_89 [15]),
        .R(1'b0));
  FDRE \bmem_reg[46][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [16]),
        .Q(\bmem_reg[46]_89 [16]),
        .R(1'b0));
  FDRE \bmem_reg[46][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [17]),
        .Q(\bmem_reg[46]_89 [17]),
        .R(1'b0));
  FDRE \bmem_reg[46][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [18]),
        .Q(\bmem_reg[46]_89 [18]),
        .R(1'b0));
  FDRE \bmem_reg[46][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [19]),
        .Q(\bmem_reg[46]_89 [19]),
        .R(1'b0));
  FDRE \bmem_reg[46][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [1]),
        .Q(\bmem_reg[46]_89 [1]),
        .R(1'b0));
  FDRE \bmem_reg[46][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [20]),
        .Q(\bmem_reg[46]_89 [20]),
        .R(1'b0));
  FDRE \bmem_reg[46][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [21]),
        .Q(\bmem_reg[46]_89 [21]),
        .R(1'b0));
  FDRE \bmem_reg[46][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [22]),
        .Q(\bmem_reg[46]_89 [22]),
        .R(1'b0));
  FDRE \bmem_reg[46][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [23]),
        .Q(\bmem_reg[46]_89 [23]),
        .R(1'b0));
  FDRE \bmem_reg[46][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [24]),
        .Q(\bmem_reg[46]_89 [24]),
        .R(1'b0));
  FDRE \bmem_reg[46][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [25]),
        .Q(\bmem_reg[46]_89 [25]),
        .R(1'b0));
  FDRE \bmem_reg[46][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [26]),
        .Q(\bmem_reg[46]_89 [26]),
        .R(1'b0));
  FDRE \bmem_reg[46][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [27]),
        .Q(\bmem_reg[46]_89 [27]),
        .R(1'b0));
  FDRE \bmem_reg[46][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [28]),
        .Q(\bmem_reg[46]_89 [28]),
        .R(1'b0));
  FDRE \bmem_reg[46][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [29]),
        .Q(\bmem_reg[46]_89 [29]),
        .R(1'b0));
  FDRE \bmem_reg[46][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [2]),
        .Q(\bmem_reg[46]_89 [2]),
        .R(1'b0));
  FDRE \bmem_reg[46][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [30]),
        .Q(\bmem_reg[46]_89 [30]),
        .R(1'b0));
  FDRE \bmem_reg[46][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [31]),
        .Q(\bmem_reg[46]_89 [31]),
        .R(1'b0));
  FDRE \bmem_reg[46][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [3]),
        .Q(\bmem_reg[46]_89 [3]),
        .R(1'b0));
  FDRE \bmem_reg[46][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [4]),
        .Q(\bmem_reg[46]_89 [4]),
        .R(1'b0));
  FDRE \bmem_reg[46][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [5]),
        .Q(\bmem_reg[46]_89 [5]),
        .R(1'b0));
  FDRE \bmem_reg[46][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [6]),
        .Q(\bmem_reg[46]_89 [6]),
        .R(1'b0));
  FDRE \bmem_reg[46][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [7]),
        .Q(\bmem_reg[46]_89 [7]),
        .R(1'b0));
  FDRE \bmem_reg[46][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [8]),
        .Q(\bmem_reg[46]_89 [8]),
        .R(1'b0));
  FDRE \bmem_reg[46][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[46]_88 [9]),
        .Q(\bmem_reg[46]_89 [9]),
        .R(1'b0));
  FDRE \bmem_reg[47][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [0]),
        .Q(\bmem_reg[47]_87 [0]),
        .R(1'b0));
  FDRE \bmem_reg[47][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [10]),
        .Q(\bmem_reg[47]_87 [10]),
        .R(1'b0));
  FDRE \bmem_reg[47][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [11]),
        .Q(\bmem_reg[47]_87 [11]),
        .R(1'b0));
  FDRE \bmem_reg[47][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [12]),
        .Q(\bmem_reg[47]_87 [12]),
        .R(1'b0));
  FDRE \bmem_reg[47][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [13]),
        .Q(\bmem_reg[47]_87 [13]),
        .R(1'b0));
  FDRE \bmem_reg[47][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [14]),
        .Q(\bmem_reg[47]_87 [14]),
        .R(1'b0));
  FDRE \bmem_reg[47][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [15]),
        .Q(\bmem_reg[47]_87 [15]),
        .R(1'b0));
  FDRE \bmem_reg[47][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [16]),
        .Q(\bmem_reg[47]_87 [16]),
        .R(1'b0));
  FDRE \bmem_reg[47][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [17]),
        .Q(\bmem_reg[47]_87 [17]),
        .R(1'b0));
  FDRE \bmem_reg[47][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [18]),
        .Q(\bmem_reg[47]_87 [18]),
        .R(1'b0));
  FDRE \bmem_reg[47][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [19]),
        .Q(\bmem_reg[47]_87 [19]),
        .R(1'b0));
  FDRE \bmem_reg[47][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [1]),
        .Q(\bmem_reg[47]_87 [1]),
        .R(1'b0));
  FDRE \bmem_reg[47][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [20]),
        .Q(\bmem_reg[47]_87 [20]),
        .R(1'b0));
  FDRE \bmem_reg[47][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [21]),
        .Q(\bmem_reg[47]_87 [21]),
        .R(1'b0));
  FDRE \bmem_reg[47][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [22]),
        .Q(\bmem_reg[47]_87 [22]),
        .R(1'b0));
  FDRE \bmem_reg[47][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [23]),
        .Q(\bmem_reg[47]_87 [23]),
        .R(1'b0));
  FDRE \bmem_reg[47][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [2]),
        .Q(\bmem_reg[47]_87 [2]),
        .R(1'b0));
  FDRE \bmem_reg[47][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [3]),
        .Q(\bmem_reg[47]_87 [3]),
        .R(1'b0));
  FDRE \bmem_reg[47][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [4]),
        .Q(\bmem_reg[47]_87 [4]),
        .R(1'b0));
  FDRE \bmem_reg[47][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [5]),
        .Q(\bmem_reg[47]_87 [5]),
        .R(1'b0));
  FDRE \bmem_reg[47][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [6]),
        .Q(\bmem_reg[47]_87 [6]),
        .R(1'b0));
  FDRE \bmem_reg[47][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [7]),
        .Q(\bmem_reg[47]_87 [7]),
        .R(1'b0));
  FDRE \bmem_reg[47][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [8]),
        .Q(\bmem_reg[47]_87 [8]),
        .R(1'b0));
  FDRE \bmem_reg[47][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[47]_86 [9]),
        .Q(\bmem_reg[47]_87 [9]),
        .R(1'b0));
  FDRE \bmem_reg[48][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [0]),
        .Q(\bmem_reg[48]_85 [0]),
        .R(1'b0));
  FDRE \bmem_reg[48][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [10]),
        .Q(\bmem_reg[48]_85 [10]),
        .R(1'b0));
  FDRE \bmem_reg[48][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [11]),
        .Q(\bmem_reg[48]_85 [11]),
        .R(1'b0));
  FDRE \bmem_reg[48][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [12]),
        .Q(\bmem_reg[48]_85 [12]),
        .R(1'b0));
  FDRE \bmem_reg[48][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [13]),
        .Q(\bmem_reg[48]_85 [13]),
        .R(1'b0));
  FDRE \bmem_reg[48][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [14]),
        .Q(\bmem_reg[48]_85 [14]),
        .R(1'b0));
  FDRE \bmem_reg[48][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [15]),
        .Q(\bmem_reg[48]_85 [15]),
        .R(1'b0));
  FDRE \bmem_reg[48][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [16]),
        .Q(\bmem_reg[48]_85 [16]),
        .R(1'b0));
  FDRE \bmem_reg[48][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [17]),
        .Q(\bmem_reg[48]_85 [17]),
        .R(1'b0));
  FDRE \bmem_reg[48][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [18]),
        .Q(\bmem_reg[48]_85 [18]),
        .R(1'b0));
  FDRE \bmem_reg[48][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [19]),
        .Q(\bmem_reg[48]_85 [19]),
        .R(1'b0));
  FDRE \bmem_reg[48][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [1]),
        .Q(\bmem_reg[48]_85 [1]),
        .R(1'b0));
  FDRE \bmem_reg[48][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [20]),
        .Q(\bmem_reg[48]_85 [20]),
        .R(1'b0));
  FDRE \bmem_reg[48][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [21]),
        .Q(\bmem_reg[48]_85 [21]),
        .R(1'b0));
  FDRE \bmem_reg[48][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [22]),
        .Q(\bmem_reg[48]_85 [22]),
        .R(1'b0));
  FDRE \bmem_reg[48][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [23]),
        .Q(\bmem_reg[48]_85 [23]),
        .R(1'b0));
  FDRE \bmem_reg[48][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [24]),
        .Q(\bmem_reg[48]_85 [24]),
        .R(1'b0));
  FDRE \bmem_reg[48][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [25]),
        .Q(\bmem_reg[48]_85 [25]),
        .R(1'b0));
  FDRE \bmem_reg[48][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [26]),
        .Q(\bmem_reg[48]_85 [26]),
        .R(1'b0));
  FDRE \bmem_reg[48][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [27]),
        .Q(\bmem_reg[48]_85 [27]),
        .R(1'b0));
  FDRE \bmem_reg[48][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [28]),
        .Q(\bmem_reg[48]_85 [28]),
        .R(1'b0));
  FDRE \bmem_reg[48][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [29]),
        .Q(\bmem_reg[48]_85 [29]),
        .R(1'b0));
  FDRE \bmem_reg[48][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [2]),
        .Q(\bmem_reg[48]_85 [2]),
        .R(1'b0));
  FDRE \bmem_reg[48][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [30]),
        .Q(\bmem_reg[48]_85 [30]),
        .R(1'b0));
  FDRE \bmem_reg[48][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [31]),
        .Q(\bmem_reg[48]_85 [31]),
        .R(1'b0));
  FDRE \bmem_reg[48][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [3]),
        .Q(\bmem_reg[48]_85 [3]),
        .R(1'b0));
  FDRE \bmem_reg[48][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [4]),
        .Q(\bmem_reg[48]_85 [4]),
        .R(1'b0));
  FDRE \bmem_reg[48][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [5]),
        .Q(\bmem_reg[48]_85 [5]),
        .R(1'b0));
  FDRE \bmem_reg[48][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [6]),
        .Q(\bmem_reg[48]_85 [6]),
        .R(1'b0));
  FDRE \bmem_reg[48][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [7]),
        .Q(\bmem_reg[48]_85 [7]),
        .R(1'b0));
  FDRE \bmem_reg[48][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [8]),
        .Q(\bmem_reg[48]_85 [8]),
        .R(1'b0));
  FDRE \bmem_reg[48][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[48]_84 [9]),
        .Q(\bmem_reg[48]_85 [9]),
        .R(1'b0));
  FDRE \bmem_reg[49][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [0]),
        .Q(\bmem_reg[49]_83 [0]),
        .R(1'b0));
  FDRE \bmem_reg[49][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [10]),
        .Q(\bmem_reg[49]_83 [10]),
        .R(1'b0));
  FDRE \bmem_reg[49][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [11]),
        .Q(\bmem_reg[49]_83 [11]),
        .R(1'b0));
  FDRE \bmem_reg[49][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [12]),
        .Q(\bmem_reg[49]_83 [12]),
        .R(1'b0));
  FDRE \bmem_reg[49][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [13]),
        .Q(\bmem_reg[49]_83 [13]),
        .R(1'b0));
  FDRE \bmem_reg[49][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [14]),
        .Q(\bmem_reg[49]_83 [14]),
        .R(1'b0));
  FDRE \bmem_reg[49][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [15]),
        .Q(\bmem_reg[49]_83 [15]),
        .R(1'b0));
  FDRE \bmem_reg[49][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [16]),
        .Q(\bmem_reg[49]_83 [16]),
        .R(1'b0));
  FDRE \bmem_reg[49][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [17]),
        .Q(\bmem_reg[49]_83 [17]),
        .R(1'b0));
  FDRE \bmem_reg[49][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [18]),
        .Q(\bmem_reg[49]_83 [18]),
        .R(1'b0));
  FDRE \bmem_reg[49][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [19]),
        .Q(\bmem_reg[49]_83 [19]),
        .R(1'b0));
  FDRE \bmem_reg[49][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [1]),
        .Q(\bmem_reg[49]_83 [1]),
        .R(1'b0));
  FDRE \bmem_reg[49][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [20]),
        .Q(\bmem_reg[49]_83 [20]),
        .R(1'b0));
  FDRE \bmem_reg[49][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [21]),
        .Q(\bmem_reg[49]_83 [21]),
        .R(1'b0));
  FDRE \bmem_reg[49][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [22]),
        .Q(\bmem_reg[49]_83 [22]),
        .R(1'b0));
  FDRE \bmem_reg[49][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [23]),
        .Q(\bmem_reg[49]_83 [23]),
        .R(1'b0));
  FDRE \bmem_reg[49][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [2]),
        .Q(\bmem_reg[49]_83 [2]),
        .R(1'b0));
  FDRE \bmem_reg[49][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [3]),
        .Q(\bmem_reg[49]_83 [3]),
        .R(1'b0));
  FDRE \bmem_reg[49][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [4]),
        .Q(\bmem_reg[49]_83 [4]),
        .R(1'b0));
  FDRE \bmem_reg[49][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [5]),
        .Q(\bmem_reg[49]_83 [5]),
        .R(1'b0));
  FDRE \bmem_reg[49][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [6]),
        .Q(\bmem_reg[49]_83 [6]),
        .R(1'b0));
  FDRE \bmem_reg[49][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [7]),
        .Q(\bmem_reg[49]_83 [7]),
        .R(1'b0));
  FDRE \bmem_reg[49][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [8]),
        .Q(\bmem_reg[49]_83 [8]),
        .R(1'b0));
  FDRE \bmem_reg[49][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[49]_82 [9]),
        .Q(\bmem_reg[49]_83 [9]),
        .R(1'b0));
  FDRE \bmem_reg[4][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][0] ),
        .Q(\bmem_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \bmem_reg[4][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][10] ),
        .Q(\bmem_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE \bmem_reg[4][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][11] ),
        .Q(\bmem_reg_n_0_[4][11] ),
        .R(1'b0));
  FDRE \bmem_reg[4][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][12] ),
        .Q(\bmem_reg_n_0_[4][12] ),
        .R(1'b0));
  FDRE \bmem_reg[4][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][13] ),
        .Q(\bmem_reg_n_0_[4][13] ),
        .R(1'b0));
  FDRE \bmem_reg[4][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][14] ),
        .Q(\bmem_reg_n_0_[4][14] ),
        .R(1'b0));
  FDRE \bmem_reg[4][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][15] ),
        .Q(\bmem_reg_n_0_[4][15] ),
        .R(1'b0));
  FDRE \bmem_reg[4][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][16] ),
        .Q(\bmem_reg_n_0_[4][16] ),
        .R(1'b0));
  FDRE \bmem_reg[4][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][17] ),
        .Q(\bmem_reg_n_0_[4][17] ),
        .R(1'b0));
  FDRE \bmem_reg[4][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][18] ),
        .Q(\bmem_reg_n_0_[4][18] ),
        .R(1'b0));
  FDRE \bmem_reg[4][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][19] ),
        .Q(\bmem_reg_n_0_[4][19] ),
        .R(1'b0));
  FDRE \bmem_reg[4][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][1] ),
        .Q(\bmem_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \bmem_reg[4][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][20] ),
        .Q(\bmem_reg_n_0_[4][20] ),
        .R(1'b0));
  FDRE \bmem_reg[4][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][21] ),
        .Q(\bmem_reg_n_0_[4][21] ),
        .R(1'b0));
  FDRE \bmem_reg[4][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][22] ),
        .Q(\bmem_reg_n_0_[4][22] ),
        .R(1'b0));
  FDRE \bmem_reg[4][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][23] ),
        .Q(\bmem_reg_n_0_[4][23] ),
        .R(1'b0));
  FDRE \bmem_reg[4][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][24] ),
        .Q(\bmem_reg_n_0_[4][24] ),
        .R(1'b0));
  FDRE \bmem_reg[4][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][25] ),
        .Q(\bmem_reg_n_0_[4][25] ),
        .R(1'b0));
  FDRE \bmem_reg[4][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][26] ),
        .Q(\bmem_reg_n_0_[4][26] ),
        .R(1'b0));
  FDRE \bmem_reg[4][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][27] ),
        .Q(\bmem_reg_n_0_[4][27] ),
        .R(1'b0));
  FDRE \bmem_reg[4][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][28] ),
        .Q(\bmem_reg_n_0_[4][28] ),
        .R(1'b0));
  FDRE \bmem_reg[4][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][29] ),
        .Q(\bmem_reg_n_0_[4][29] ),
        .R(1'b0));
  FDRE \bmem_reg[4][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][2] ),
        .Q(\bmem_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \bmem_reg[4][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][30] ),
        .Q(\bmem_reg_n_0_[4][30] ),
        .R(1'b0));
  FDRE \bmem_reg[4][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][31] ),
        .Q(\bmem_reg_n_0_[4][31] ),
        .R(1'b0));
  FDRE \bmem_reg[4][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][3] ),
        .Q(\bmem_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \bmem_reg[4][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][4] ),
        .Q(\bmem_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE \bmem_reg[4][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][5] ),
        .Q(\bmem_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE \bmem_reg[4][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][6] ),
        .Q(\bmem_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE \bmem_reg[4][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][7] ),
        .Q(\bmem_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE \bmem_reg[4][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][8] ),
        .Q(\bmem_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE \bmem_reg[4][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[4][9] ),
        .Q(\bmem_reg_n_0_[4][9] ),
        .R(1'b0));
  FDRE \bmem_reg[50][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [0]),
        .Q(\bmem_reg[50]_81 [0]),
        .R(1'b0));
  FDRE \bmem_reg[50][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [10]),
        .Q(\bmem_reg[50]_81 [10]),
        .R(1'b0));
  FDRE \bmem_reg[50][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [11]),
        .Q(\bmem_reg[50]_81 [11]),
        .R(1'b0));
  FDRE \bmem_reg[50][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [12]),
        .Q(\bmem_reg[50]_81 [12]),
        .R(1'b0));
  FDRE \bmem_reg[50][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [13]),
        .Q(\bmem_reg[50]_81 [13]),
        .R(1'b0));
  FDRE \bmem_reg[50][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [14]),
        .Q(\bmem_reg[50]_81 [14]),
        .R(1'b0));
  FDRE \bmem_reg[50][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [15]),
        .Q(\bmem_reg[50]_81 [15]),
        .R(1'b0));
  FDRE \bmem_reg[50][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [16]),
        .Q(\bmem_reg[50]_81 [16]),
        .R(1'b0));
  FDRE \bmem_reg[50][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [17]),
        .Q(\bmem_reg[50]_81 [17]),
        .R(1'b0));
  FDRE \bmem_reg[50][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [18]),
        .Q(\bmem_reg[50]_81 [18]),
        .R(1'b0));
  FDRE \bmem_reg[50][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [19]),
        .Q(\bmem_reg[50]_81 [19]),
        .R(1'b0));
  FDRE \bmem_reg[50][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [1]),
        .Q(\bmem_reg[50]_81 [1]),
        .R(1'b0));
  FDRE \bmem_reg[50][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [20]),
        .Q(\bmem_reg[50]_81 [20]),
        .R(1'b0));
  FDRE \bmem_reg[50][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [21]),
        .Q(\bmem_reg[50]_81 [21]),
        .R(1'b0));
  FDRE \bmem_reg[50][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [22]),
        .Q(\bmem_reg[50]_81 [22]),
        .R(1'b0));
  FDRE \bmem_reg[50][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [23]),
        .Q(\bmem_reg[50]_81 [23]),
        .R(1'b0));
  FDRE \bmem_reg[50][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [24]),
        .Q(\bmem_reg[50]_81 [24]),
        .R(1'b0));
  FDRE \bmem_reg[50][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [25]),
        .Q(\bmem_reg[50]_81 [25]),
        .R(1'b0));
  FDRE \bmem_reg[50][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [26]),
        .Q(\bmem_reg[50]_81 [26]),
        .R(1'b0));
  FDRE \bmem_reg[50][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [27]),
        .Q(\bmem_reg[50]_81 [27]),
        .R(1'b0));
  FDRE \bmem_reg[50][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [28]),
        .Q(\bmem_reg[50]_81 [28]),
        .R(1'b0));
  FDRE \bmem_reg[50][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [29]),
        .Q(\bmem_reg[50]_81 [29]),
        .R(1'b0));
  FDRE \bmem_reg[50][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [2]),
        .Q(\bmem_reg[50]_81 [2]),
        .R(1'b0));
  FDRE \bmem_reg[50][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [30]),
        .Q(\bmem_reg[50]_81 [30]),
        .R(1'b0));
  FDRE \bmem_reg[50][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [31]),
        .Q(\bmem_reg[50]_81 [31]),
        .R(1'b0));
  FDRE \bmem_reg[50][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [3]),
        .Q(\bmem_reg[50]_81 [3]),
        .R(1'b0));
  FDRE \bmem_reg[50][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [4]),
        .Q(\bmem_reg[50]_81 [4]),
        .R(1'b0));
  FDRE \bmem_reg[50][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [5]),
        .Q(\bmem_reg[50]_81 [5]),
        .R(1'b0));
  FDRE \bmem_reg[50][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [6]),
        .Q(\bmem_reg[50]_81 [6]),
        .R(1'b0));
  FDRE \bmem_reg[50][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [7]),
        .Q(\bmem_reg[50]_81 [7]),
        .R(1'b0));
  FDRE \bmem_reg[50][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [8]),
        .Q(\bmem_reg[50]_81 [8]),
        .R(1'b0));
  FDRE \bmem_reg[50][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[50]_80 [9]),
        .Q(\bmem_reg[50]_81 [9]),
        .R(1'b0));
  FDRE \bmem_reg[51][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [0]),
        .Q(\bmem_reg[51]_79 [0]),
        .R(1'b0));
  FDRE \bmem_reg[51][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [10]),
        .Q(\bmem_reg[51]_79 [10]),
        .R(1'b0));
  FDRE \bmem_reg[51][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [11]),
        .Q(\bmem_reg[51]_79 [11]),
        .R(1'b0));
  FDRE \bmem_reg[51][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [12]),
        .Q(\bmem_reg[51]_79 [12]),
        .R(1'b0));
  FDRE \bmem_reg[51][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [13]),
        .Q(\bmem_reg[51]_79 [13]),
        .R(1'b0));
  FDRE \bmem_reg[51][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [14]),
        .Q(\bmem_reg[51]_79 [14]),
        .R(1'b0));
  FDRE \bmem_reg[51][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [15]),
        .Q(\bmem_reg[51]_79 [15]),
        .R(1'b0));
  FDRE \bmem_reg[51][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [16]),
        .Q(\bmem_reg[51]_79 [16]),
        .R(1'b0));
  FDRE \bmem_reg[51][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [17]),
        .Q(\bmem_reg[51]_79 [17]),
        .R(1'b0));
  FDRE \bmem_reg[51][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [18]),
        .Q(\bmem_reg[51]_79 [18]),
        .R(1'b0));
  FDRE \bmem_reg[51][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [19]),
        .Q(\bmem_reg[51]_79 [19]),
        .R(1'b0));
  FDRE \bmem_reg[51][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [1]),
        .Q(\bmem_reg[51]_79 [1]),
        .R(1'b0));
  FDRE \bmem_reg[51][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [20]),
        .Q(\bmem_reg[51]_79 [20]),
        .R(1'b0));
  FDRE \bmem_reg[51][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [21]),
        .Q(\bmem_reg[51]_79 [21]),
        .R(1'b0));
  FDRE \bmem_reg[51][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [22]),
        .Q(\bmem_reg[51]_79 [22]),
        .R(1'b0));
  FDRE \bmem_reg[51][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [23]),
        .Q(\bmem_reg[51]_79 [23]),
        .R(1'b0));
  FDRE \bmem_reg[51][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [2]),
        .Q(\bmem_reg[51]_79 [2]),
        .R(1'b0));
  FDRE \bmem_reg[51][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [3]),
        .Q(\bmem_reg[51]_79 [3]),
        .R(1'b0));
  FDRE \bmem_reg[51][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [4]),
        .Q(\bmem_reg[51]_79 [4]),
        .R(1'b0));
  FDRE \bmem_reg[51][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [5]),
        .Q(\bmem_reg[51]_79 [5]),
        .R(1'b0));
  FDRE \bmem_reg[51][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [6]),
        .Q(\bmem_reg[51]_79 [6]),
        .R(1'b0));
  FDRE \bmem_reg[51][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [7]),
        .Q(\bmem_reg[51]_79 [7]),
        .R(1'b0));
  FDRE \bmem_reg[51][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [8]),
        .Q(\bmem_reg[51]_79 [8]),
        .R(1'b0));
  FDRE \bmem_reg[51][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[51]_78 [9]),
        .Q(\bmem_reg[51]_79 [9]),
        .R(1'b0));
  FDRE \bmem_reg[52][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [0]),
        .Q(\bmem_reg[52]_77 [0]),
        .R(1'b0));
  FDRE \bmem_reg[52][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [10]),
        .Q(\bmem_reg[52]_77 [10]),
        .R(1'b0));
  FDRE \bmem_reg[52][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [11]),
        .Q(\bmem_reg[52]_77 [11]),
        .R(1'b0));
  FDRE \bmem_reg[52][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [12]),
        .Q(\bmem_reg[52]_77 [12]),
        .R(1'b0));
  FDRE \bmem_reg[52][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [13]),
        .Q(\bmem_reg[52]_77 [13]),
        .R(1'b0));
  FDRE \bmem_reg[52][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [14]),
        .Q(\bmem_reg[52]_77 [14]),
        .R(1'b0));
  FDRE \bmem_reg[52][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [15]),
        .Q(\bmem_reg[52]_77 [15]),
        .R(1'b0));
  FDRE \bmem_reg[52][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [16]),
        .Q(\bmem_reg[52]_77 [16]),
        .R(1'b0));
  FDRE \bmem_reg[52][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [17]),
        .Q(\bmem_reg[52]_77 [17]),
        .R(1'b0));
  FDRE \bmem_reg[52][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [18]),
        .Q(\bmem_reg[52]_77 [18]),
        .R(1'b0));
  FDRE \bmem_reg[52][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [19]),
        .Q(\bmem_reg[52]_77 [19]),
        .R(1'b0));
  FDRE \bmem_reg[52][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [1]),
        .Q(\bmem_reg[52]_77 [1]),
        .R(1'b0));
  FDRE \bmem_reg[52][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [20]),
        .Q(\bmem_reg[52]_77 [20]),
        .R(1'b0));
  FDRE \bmem_reg[52][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [21]),
        .Q(\bmem_reg[52]_77 [21]),
        .R(1'b0));
  FDRE \bmem_reg[52][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [22]),
        .Q(\bmem_reg[52]_77 [22]),
        .R(1'b0));
  FDRE \bmem_reg[52][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [23]),
        .Q(\bmem_reg[52]_77 [23]),
        .R(1'b0));
  FDRE \bmem_reg[52][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [24]),
        .Q(\bmem_reg[52]_77 [24]),
        .R(1'b0));
  FDRE \bmem_reg[52][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [25]),
        .Q(\bmem_reg[52]_77 [25]),
        .R(1'b0));
  FDRE \bmem_reg[52][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [26]),
        .Q(\bmem_reg[52]_77 [26]),
        .R(1'b0));
  FDRE \bmem_reg[52][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [27]),
        .Q(\bmem_reg[52]_77 [27]),
        .R(1'b0));
  FDRE \bmem_reg[52][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [28]),
        .Q(\bmem_reg[52]_77 [28]),
        .R(1'b0));
  FDRE \bmem_reg[52][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [29]),
        .Q(\bmem_reg[52]_77 [29]),
        .R(1'b0));
  FDRE \bmem_reg[52][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [2]),
        .Q(\bmem_reg[52]_77 [2]),
        .R(1'b0));
  FDRE \bmem_reg[52][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [30]),
        .Q(\bmem_reg[52]_77 [30]),
        .R(1'b0));
  FDRE \bmem_reg[52][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [31]),
        .Q(\bmem_reg[52]_77 [31]),
        .R(1'b0));
  FDRE \bmem_reg[52][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [3]),
        .Q(\bmem_reg[52]_77 [3]),
        .R(1'b0));
  FDRE \bmem_reg[52][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [4]),
        .Q(\bmem_reg[52]_77 [4]),
        .R(1'b0));
  FDRE \bmem_reg[52][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [5]),
        .Q(\bmem_reg[52]_77 [5]),
        .R(1'b0));
  FDRE \bmem_reg[52][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [6]),
        .Q(\bmem_reg[52]_77 [6]),
        .R(1'b0));
  FDRE \bmem_reg[52][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [7]),
        .Q(\bmem_reg[52]_77 [7]),
        .R(1'b0));
  FDRE \bmem_reg[52][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [8]),
        .Q(\bmem_reg[52]_77 [8]),
        .R(1'b0));
  FDRE \bmem_reg[52][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[52]_76 [9]),
        .Q(\bmem_reg[52]_77 [9]),
        .R(1'b0));
  FDRE \bmem_reg[53][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [0]),
        .Q(\bmem_reg[53]_75 [0]),
        .R(1'b0));
  FDRE \bmem_reg[53][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [10]),
        .Q(\bmem_reg[53]_75 [10]),
        .R(1'b0));
  FDRE \bmem_reg[53][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [11]),
        .Q(\bmem_reg[53]_75 [11]),
        .R(1'b0));
  FDRE \bmem_reg[53][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [12]),
        .Q(\bmem_reg[53]_75 [12]),
        .R(1'b0));
  FDRE \bmem_reg[53][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [13]),
        .Q(\bmem_reg[53]_75 [13]),
        .R(1'b0));
  FDRE \bmem_reg[53][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [14]),
        .Q(\bmem_reg[53]_75 [14]),
        .R(1'b0));
  FDRE \bmem_reg[53][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [15]),
        .Q(\bmem_reg[53]_75 [15]),
        .R(1'b0));
  FDRE \bmem_reg[53][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [16]),
        .Q(\bmem_reg[53]_75 [16]),
        .R(1'b0));
  FDRE \bmem_reg[53][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [17]),
        .Q(\bmem_reg[53]_75 [17]),
        .R(1'b0));
  FDRE \bmem_reg[53][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [18]),
        .Q(\bmem_reg[53]_75 [18]),
        .R(1'b0));
  FDRE \bmem_reg[53][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [19]),
        .Q(\bmem_reg[53]_75 [19]),
        .R(1'b0));
  FDRE \bmem_reg[53][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [1]),
        .Q(\bmem_reg[53]_75 [1]),
        .R(1'b0));
  FDRE \bmem_reg[53][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [20]),
        .Q(\bmem_reg[53]_75 [20]),
        .R(1'b0));
  FDRE \bmem_reg[53][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [21]),
        .Q(\bmem_reg[53]_75 [21]),
        .R(1'b0));
  FDRE \bmem_reg[53][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [22]),
        .Q(\bmem_reg[53]_75 [22]),
        .R(1'b0));
  FDRE \bmem_reg[53][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [23]),
        .Q(\bmem_reg[53]_75 [23]),
        .R(1'b0));
  FDRE \bmem_reg[53][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [2]),
        .Q(\bmem_reg[53]_75 [2]),
        .R(1'b0));
  FDRE \bmem_reg[53][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [3]),
        .Q(\bmem_reg[53]_75 [3]),
        .R(1'b0));
  FDRE \bmem_reg[53][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [4]),
        .Q(\bmem_reg[53]_75 [4]),
        .R(1'b0));
  FDRE \bmem_reg[53][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [5]),
        .Q(\bmem_reg[53]_75 [5]),
        .R(1'b0));
  FDRE \bmem_reg[53][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [6]),
        .Q(\bmem_reg[53]_75 [6]),
        .R(1'b0));
  FDRE \bmem_reg[53][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [7]),
        .Q(\bmem_reg[53]_75 [7]),
        .R(1'b0));
  FDRE \bmem_reg[53][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [8]),
        .Q(\bmem_reg[53]_75 [8]),
        .R(1'b0));
  FDRE \bmem_reg[53][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[53]_74 [9]),
        .Q(\bmem_reg[53]_75 [9]),
        .R(1'b0));
  FDRE \bmem_reg[54][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [0]),
        .Q(\bmem_reg[54]_73 [0]),
        .R(1'b0));
  FDRE \bmem_reg[54][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [10]),
        .Q(\bmem_reg[54]_73 [10]),
        .R(1'b0));
  FDRE \bmem_reg[54][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [11]),
        .Q(\bmem_reg[54]_73 [11]),
        .R(1'b0));
  FDRE \bmem_reg[54][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [12]),
        .Q(\bmem_reg[54]_73 [12]),
        .R(1'b0));
  FDRE \bmem_reg[54][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [13]),
        .Q(\bmem_reg[54]_73 [13]),
        .R(1'b0));
  FDRE \bmem_reg[54][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [14]),
        .Q(\bmem_reg[54]_73 [14]),
        .R(1'b0));
  FDRE \bmem_reg[54][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [15]),
        .Q(\bmem_reg[54]_73 [15]),
        .R(1'b0));
  FDRE \bmem_reg[54][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [16]),
        .Q(\bmem_reg[54]_73 [16]),
        .R(1'b0));
  FDRE \bmem_reg[54][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [17]),
        .Q(\bmem_reg[54]_73 [17]),
        .R(1'b0));
  FDRE \bmem_reg[54][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [18]),
        .Q(\bmem_reg[54]_73 [18]),
        .R(1'b0));
  FDRE \bmem_reg[54][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [19]),
        .Q(\bmem_reg[54]_73 [19]),
        .R(1'b0));
  FDRE \bmem_reg[54][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [1]),
        .Q(\bmem_reg[54]_73 [1]),
        .R(1'b0));
  FDRE \bmem_reg[54][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [20]),
        .Q(\bmem_reg[54]_73 [20]),
        .R(1'b0));
  FDRE \bmem_reg[54][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [21]),
        .Q(\bmem_reg[54]_73 [21]),
        .R(1'b0));
  FDRE \bmem_reg[54][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [22]),
        .Q(\bmem_reg[54]_73 [22]),
        .R(1'b0));
  FDRE \bmem_reg[54][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [23]),
        .Q(\bmem_reg[54]_73 [23]),
        .R(1'b0));
  FDRE \bmem_reg[54][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [24]),
        .Q(\bmem_reg[54]_73 [24]),
        .R(1'b0));
  FDRE \bmem_reg[54][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [25]),
        .Q(\bmem_reg[54]_73 [25]),
        .R(1'b0));
  FDRE \bmem_reg[54][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [26]),
        .Q(\bmem_reg[54]_73 [26]),
        .R(1'b0));
  FDRE \bmem_reg[54][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [27]),
        .Q(\bmem_reg[54]_73 [27]),
        .R(1'b0));
  FDRE \bmem_reg[54][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [28]),
        .Q(\bmem_reg[54]_73 [28]),
        .R(1'b0));
  FDRE \bmem_reg[54][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [29]),
        .Q(\bmem_reg[54]_73 [29]),
        .R(1'b0));
  FDRE \bmem_reg[54][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [2]),
        .Q(\bmem_reg[54]_73 [2]),
        .R(1'b0));
  FDRE \bmem_reg[54][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [30]),
        .Q(\bmem_reg[54]_73 [30]),
        .R(1'b0));
  FDRE \bmem_reg[54][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [31]),
        .Q(\bmem_reg[54]_73 [31]),
        .R(1'b0));
  FDRE \bmem_reg[54][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [3]),
        .Q(\bmem_reg[54]_73 [3]),
        .R(1'b0));
  FDRE \bmem_reg[54][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [4]),
        .Q(\bmem_reg[54]_73 [4]),
        .R(1'b0));
  FDRE \bmem_reg[54][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [5]),
        .Q(\bmem_reg[54]_73 [5]),
        .R(1'b0));
  FDRE \bmem_reg[54][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [6]),
        .Q(\bmem_reg[54]_73 [6]),
        .R(1'b0));
  FDRE \bmem_reg[54][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [7]),
        .Q(\bmem_reg[54]_73 [7]),
        .R(1'b0));
  FDRE \bmem_reg[54][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [8]),
        .Q(\bmem_reg[54]_73 [8]),
        .R(1'b0));
  FDRE \bmem_reg[54][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[54]_72 [9]),
        .Q(\bmem_reg[54]_73 [9]),
        .R(1'b0));
  FDRE \bmem_reg[55][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [0]),
        .Q(\bmem_reg[55]_71 [0]),
        .R(1'b0));
  FDRE \bmem_reg[55][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [10]),
        .Q(\bmem_reg[55]_71 [10]),
        .R(1'b0));
  FDRE \bmem_reg[55][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [11]),
        .Q(\bmem_reg[55]_71 [11]),
        .R(1'b0));
  FDRE \bmem_reg[55][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [12]),
        .Q(\bmem_reg[55]_71 [12]),
        .R(1'b0));
  FDRE \bmem_reg[55][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [13]),
        .Q(\bmem_reg[55]_71 [13]),
        .R(1'b0));
  FDRE \bmem_reg[55][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [14]),
        .Q(\bmem_reg[55]_71 [14]),
        .R(1'b0));
  FDRE \bmem_reg[55][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [15]),
        .Q(\bmem_reg[55]_71 [15]),
        .R(1'b0));
  FDRE \bmem_reg[55][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [16]),
        .Q(\bmem_reg[55]_71 [16]),
        .R(1'b0));
  FDRE \bmem_reg[55][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [17]),
        .Q(\bmem_reg[55]_71 [17]),
        .R(1'b0));
  FDRE \bmem_reg[55][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [18]),
        .Q(\bmem_reg[55]_71 [18]),
        .R(1'b0));
  FDRE \bmem_reg[55][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [19]),
        .Q(\bmem_reg[55]_71 [19]),
        .R(1'b0));
  FDRE \bmem_reg[55][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [1]),
        .Q(\bmem_reg[55]_71 [1]),
        .R(1'b0));
  FDRE \bmem_reg[55][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [20]),
        .Q(\bmem_reg[55]_71 [20]),
        .R(1'b0));
  FDRE \bmem_reg[55][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [21]),
        .Q(\bmem_reg[55]_71 [21]),
        .R(1'b0));
  FDRE \bmem_reg[55][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [22]),
        .Q(\bmem_reg[55]_71 [22]),
        .R(1'b0));
  FDRE \bmem_reg[55][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [23]),
        .Q(\bmem_reg[55]_71 [23]),
        .R(1'b0));
  FDRE \bmem_reg[55][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [2]),
        .Q(\bmem_reg[55]_71 [2]),
        .R(1'b0));
  FDRE \bmem_reg[55][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [3]),
        .Q(\bmem_reg[55]_71 [3]),
        .R(1'b0));
  FDRE \bmem_reg[55][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [4]),
        .Q(\bmem_reg[55]_71 [4]),
        .R(1'b0));
  FDRE \bmem_reg[55][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [5]),
        .Q(\bmem_reg[55]_71 [5]),
        .R(1'b0));
  FDRE \bmem_reg[55][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [6]),
        .Q(\bmem_reg[55]_71 [6]),
        .R(1'b0));
  FDRE \bmem_reg[55][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [7]),
        .Q(\bmem_reg[55]_71 [7]),
        .R(1'b0));
  FDRE \bmem_reg[55][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [8]),
        .Q(\bmem_reg[55]_71 [8]),
        .R(1'b0));
  FDRE \bmem_reg[55][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[55]_70 [9]),
        .Q(\bmem_reg[55]_71 [9]),
        .R(1'b0));
  FDRE \bmem_reg[56][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [0]),
        .Q(\bmem_reg[56]_69 [0]),
        .R(1'b0));
  FDRE \bmem_reg[56][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [10]),
        .Q(\bmem_reg[56]_69 [10]),
        .R(1'b0));
  FDRE \bmem_reg[56][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [11]),
        .Q(\bmem_reg[56]_69 [11]),
        .R(1'b0));
  FDRE \bmem_reg[56][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [12]),
        .Q(\bmem_reg[56]_69 [12]),
        .R(1'b0));
  FDRE \bmem_reg[56][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [13]),
        .Q(\bmem_reg[56]_69 [13]),
        .R(1'b0));
  FDRE \bmem_reg[56][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [14]),
        .Q(\bmem_reg[56]_69 [14]),
        .R(1'b0));
  FDRE \bmem_reg[56][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [15]),
        .Q(\bmem_reg[56]_69 [15]),
        .R(1'b0));
  FDRE \bmem_reg[56][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [16]),
        .Q(\bmem_reg[56]_69 [16]),
        .R(1'b0));
  FDRE \bmem_reg[56][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [17]),
        .Q(\bmem_reg[56]_69 [17]),
        .R(1'b0));
  FDRE \bmem_reg[56][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [18]),
        .Q(\bmem_reg[56]_69 [18]),
        .R(1'b0));
  FDRE \bmem_reg[56][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [19]),
        .Q(\bmem_reg[56]_69 [19]),
        .R(1'b0));
  FDRE \bmem_reg[56][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [1]),
        .Q(\bmem_reg[56]_69 [1]),
        .R(1'b0));
  FDRE \bmem_reg[56][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [20]),
        .Q(\bmem_reg[56]_69 [20]),
        .R(1'b0));
  FDRE \bmem_reg[56][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [21]),
        .Q(\bmem_reg[56]_69 [21]),
        .R(1'b0));
  FDRE \bmem_reg[56][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [22]),
        .Q(\bmem_reg[56]_69 [22]),
        .R(1'b0));
  FDRE \bmem_reg[56][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [23]),
        .Q(\bmem_reg[56]_69 [23]),
        .R(1'b0));
  FDRE \bmem_reg[56][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [24]),
        .Q(\bmem_reg[56]_69 [24]),
        .R(1'b0));
  FDRE \bmem_reg[56][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [25]),
        .Q(\bmem_reg[56]_69 [25]),
        .R(1'b0));
  FDRE \bmem_reg[56][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [26]),
        .Q(\bmem_reg[56]_69 [26]),
        .R(1'b0));
  FDRE \bmem_reg[56][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [27]),
        .Q(\bmem_reg[56]_69 [27]),
        .R(1'b0));
  FDRE \bmem_reg[56][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [28]),
        .Q(\bmem_reg[56]_69 [28]),
        .R(1'b0));
  FDRE \bmem_reg[56][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [29]),
        .Q(\bmem_reg[56]_69 [29]),
        .R(1'b0));
  FDRE \bmem_reg[56][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [2]),
        .Q(\bmem_reg[56]_69 [2]),
        .R(1'b0));
  FDRE \bmem_reg[56][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [30]),
        .Q(\bmem_reg[56]_69 [30]),
        .R(1'b0));
  FDRE \bmem_reg[56][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [31]),
        .Q(\bmem_reg[56]_69 [31]),
        .R(1'b0));
  FDRE \bmem_reg[56][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [3]),
        .Q(\bmem_reg[56]_69 [3]),
        .R(1'b0));
  FDRE \bmem_reg[56][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [4]),
        .Q(\bmem_reg[56]_69 [4]),
        .R(1'b0));
  FDRE \bmem_reg[56][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [5]),
        .Q(\bmem_reg[56]_69 [5]),
        .R(1'b0));
  FDRE \bmem_reg[56][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [6]),
        .Q(\bmem_reg[56]_69 [6]),
        .R(1'b0));
  FDRE \bmem_reg[56][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [7]),
        .Q(\bmem_reg[56]_69 [7]),
        .R(1'b0));
  FDRE \bmem_reg[56][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [8]),
        .Q(\bmem_reg[56]_69 [8]),
        .R(1'b0));
  FDRE \bmem_reg[56][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[56]_68 [9]),
        .Q(\bmem_reg[56]_69 [9]),
        .R(1'b0));
  FDRE \bmem_reg[57][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [0]),
        .Q(\bmem_reg[57]_67 [0]),
        .R(1'b0));
  FDRE \bmem_reg[57][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [10]),
        .Q(\bmem_reg[57]_67 [10]),
        .R(1'b0));
  FDRE \bmem_reg[57][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [11]),
        .Q(\bmem_reg[57]_67 [11]),
        .R(1'b0));
  FDRE \bmem_reg[57][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [12]),
        .Q(\bmem_reg[57]_67 [12]),
        .R(1'b0));
  FDRE \bmem_reg[57][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [13]),
        .Q(\bmem_reg[57]_67 [13]),
        .R(1'b0));
  FDRE \bmem_reg[57][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [14]),
        .Q(\bmem_reg[57]_67 [14]),
        .R(1'b0));
  FDRE \bmem_reg[57][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [15]),
        .Q(\bmem_reg[57]_67 [15]),
        .R(1'b0));
  FDRE \bmem_reg[57][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [16]),
        .Q(\bmem_reg[57]_67 [16]),
        .R(1'b0));
  FDRE \bmem_reg[57][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [17]),
        .Q(\bmem_reg[57]_67 [17]),
        .R(1'b0));
  FDRE \bmem_reg[57][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [18]),
        .Q(\bmem_reg[57]_67 [18]),
        .R(1'b0));
  FDRE \bmem_reg[57][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [19]),
        .Q(\bmem_reg[57]_67 [19]),
        .R(1'b0));
  FDRE \bmem_reg[57][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [1]),
        .Q(\bmem_reg[57]_67 [1]),
        .R(1'b0));
  FDRE \bmem_reg[57][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [20]),
        .Q(\bmem_reg[57]_67 [20]),
        .R(1'b0));
  FDRE \bmem_reg[57][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [21]),
        .Q(\bmem_reg[57]_67 [21]),
        .R(1'b0));
  FDRE \bmem_reg[57][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [22]),
        .Q(\bmem_reg[57]_67 [22]),
        .R(1'b0));
  FDRE \bmem_reg[57][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [23]),
        .Q(\bmem_reg[57]_67 [23]),
        .R(1'b0));
  FDRE \bmem_reg[57][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [2]),
        .Q(\bmem_reg[57]_67 [2]),
        .R(1'b0));
  FDRE \bmem_reg[57][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [3]),
        .Q(\bmem_reg[57]_67 [3]),
        .R(1'b0));
  FDRE \bmem_reg[57][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [4]),
        .Q(\bmem_reg[57]_67 [4]),
        .R(1'b0));
  FDRE \bmem_reg[57][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [5]),
        .Q(\bmem_reg[57]_67 [5]),
        .R(1'b0));
  FDRE \bmem_reg[57][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [6]),
        .Q(\bmem_reg[57]_67 [6]),
        .R(1'b0));
  FDRE \bmem_reg[57][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [7]),
        .Q(\bmem_reg[57]_67 [7]),
        .R(1'b0));
  FDRE \bmem_reg[57][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [8]),
        .Q(\bmem_reg[57]_67 [8]),
        .R(1'b0));
  FDRE \bmem_reg[57][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[57]_66 [9]),
        .Q(\bmem_reg[57]_67 [9]),
        .R(1'b0));
  FDRE \bmem_reg[58][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [0]),
        .Q(\bmem_reg[58]_65 [0]),
        .R(1'b0));
  FDRE \bmem_reg[58][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [10]),
        .Q(\bmem_reg[58]_65 [10]),
        .R(1'b0));
  FDRE \bmem_reg[58][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [11]),
        .Q(\bmem_reg[58]_65 [11]),
        .R(1'b0));
  FDRE \bmem_reg[58][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [12]),
        .Q(\bmem_reg[58]_65 [12]),
        .R(1'b0));
  FDRE \bmem_reg[58][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [13]),
        .Q(\bmem_reg[58]_65 [13]),
        .R(1'b0));
  FDRE \bmem_reg[58][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [14]),
        .Q(\bmem_reg[58]_65 [14]),
        .R(1'b0));
  FDRE \bmem_reg[58][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [15]),
        .Q(\bmem_reg[58]_65 [15]),
        .R(1'b0));
  FDRE \bmem_reg[58][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [16]),
        .Q(\bmem_reg[58]_65 [16]),
        .R(1'b0));
  FDRE \bmem_reg[58][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [17]),
        .Q(\bmem_reg[58]_65 [17]),
        .R(1'b0));
  FDRE \bmem_reg[58][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [18]),
        .Q(\bmem_reg[58]_65 [18]),
        .R(1'b0));
  FDRE \bmem_reg[58][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [19]),
        .Q(\bmem_reg[58]_65 [19]),
        .R(1'b0));
  FDRE \bmem_reg[58][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [1]),
        .Q(\bmem_reg[58]_65 [1]),
        .R(1'b0));
  FDRE \bmem_reg[58][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [20]),
        .Q(\bmem_reg[58]_65 [20]),
        .R(1'b0));
  FDRE \bmem_reg[58][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [21]),
        .Q(\bmem_reg[58]_65 [21]),
        .R(1'b0));
  FDRE \bmem_reg[58][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [22]),
        .Q(\bmem_reg[58]_65 [22]),
        .R(1'b0));
  FDRE \bmem_reg[58][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [23]),
        .Q(\bmem_reg[58]_65 [23]),
        .R(1'b0));
  FDRE \bmem_reg[58][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [24]),
        .Q(\bmem_reg[58]_65 [24]),
        .R(1'b0));
  FDRE \bmem_reg[58][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [25]),
        .Q(\bmem_reg[58]_65 [25]),
        .R(1'b0));
  FDRE \bmem_reg[58][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [26]),
        .Q(\bmem_reg[58]_65 [26]),
        .R(1'b0));
  FDRE \bmem_reg[58][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [27]),
        .Q(\bmem_reg[58]_65 [27]),
        .R(1'b0));
  FDRE \bmem_reg[58][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [28]),
        .Q(\bmem_reg[58]_65 [28]),
        .R(1'b0));
  FDRE \bmem_reg[58][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [29]),
        .Q(\bmem_reg[58]_65 [29]),
        .R(1'b0));
  FDRE \bmem_reg[58][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [2]),
        .Q(\bmem_reg[58]_65 [2]),
        .R(1'b0));
  FDRE \bmem_reg[58][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [30]),
        .Q(\bmem_reg[58]_65 [30]),
        .R(1'b0));
  FDRE \bmem_reg[58][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [31]),
        .Q(\bmem_reg[58]_65 [31]),
        .R(1'b0));
  FDRE \bmem_reg[58][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [3]),
        .Q(\bmem_reg[58]_65 [3]),
        .R(1'b0));
  FDRE \bmem_reg[58][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [4]),
        .Q(\bmem_reg[58]_65 [4]),
        .R(1'b0));
  FDRE \bmem_reg[58][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [5]),
        .Q(\bmem_reg[58]_65 [5]),
        .R(1'b0));
  FDRE \bmem_reg[58][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [6]),
        .Q(\bmem_reg[58]_65 [6]),
        .R(1'b0));
  FDRE \bmem_reg[58][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [7]),
        .Q(\bmem_reg[58]_65 [7]),
        .R(1'b0));
  FDRE \bmem_reg[58][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [8]),
        .Q(\bmem_reg[58]_65 [8]),
        .R(1'b0));
  FDRE \bmem_reg[58][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[58]_64 [9]),
        .Q(\bmem_reg[58]_65 [9]),
        .R(1'b0));
  FDRE \bmem_reg[59][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [0]),
        .Q(\bmem_reg[59]_63 [0]),
        .R(1'b0));
  FDRE \bmem_reg[59][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [10]),
        .Q(\bmem_reg[59]_63 [10]),
        .R(1'b0));
  FDRE \bmem_reg[59][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [11]),
        .Q(\bmem_reg[59]_63 [11]),
        .R(1'b0));
  FDRE \bmem_reg[59][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [12]),
        .Q(\bmem_reg[59]_63 [12]),
        .R(1'b0));
  FDRE \bmem_reg[59][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [13]),
        .Q(\bmem_reg[59]_63 [13]),
        .R(1'b0));
  FDRE \bmem_reg[59][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [14]),
        .Q(\bmem_reg[59]_63 [14]),
        .R(1'b0));
  FDRE \bmem_reg[59][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [15]),
        .Q(\bmem_reg[59]_63 [15]),
        .R(1'b0));
  FDRE \bmem_reg[59][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [16]),
        .Q(\bmem_reg[59]_63 [16]),
        .R(1'b0));
  FDRE \bmem_reg[59][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [17]),
        .Q(\bmem_reg[59]_63 [17]),
        .R(1'b0));
  FDRE \bmem_reg[59][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [18]),
        .Q(\bmem_reg[59]_63 [18]),
        .R(1'b0));
  FDRE \bmem_reg[59][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [19]),
        .Q(\bmem_reg[59]_63 [19]),
        .R(1'b0));
  FDRE \bmem_reg[59][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [1]),
        .Q(\bmem_reg[59]_63 [1]),
        .R(1'b0));
  FDRE \bmem_reg[59][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [20]),
        .Q(\bmem_reg[59]_63 [20]),
        .R(1'b0));
  FDRE \bmem_reg[59][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [21]),
        .Q(\bmem_reg[59]_63 [21]),
        .R(1'b0));
  FDRE \bmem_reg[59][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [22]),
        .Q(\bmem_reg[59]_63 [22]),
        .R(1'b0));
  FDRE \bmem_reg[59][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [23]),
        .Q(\bmem_reg[59]_63 [23]),
        .R(1'b0));
  FDRE \bmem_reg[59][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [2]),
        .Q(\bmem_reg[59]_63 [2]),
        .R(1'b0));
  FDRE \bmem_reg[59][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [3]),
        .Q(\bmem_reg[59]_63 [3]),
        .R(1'b0));
  FDRE \bmem_reg[59][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [4]),
        .Q(\bmem_reg[59]_63 [4]),
        .R(1'b0));
  FDRE \bmem_reg[59][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [5]),
        .Q(\bmem_reg[59]_63 [5]),
        .R(1'b0));
  FDRE \bmem_reg[59][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [6]),
        .Q(\bmem_reg[59]_63 [6]),
        .R(1'b0));
  FDRE \bmem_reg[59][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [7]),
        .Q(\bmem_reg[59]_63 [7]),
        .R(1'b0));
  FDRE \bmem_reg[59][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [8]),
        .Q(\bmem_reg[59]_63 [8]),
        .R(1'b0));
  FDRE \bmem_reg[59][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[59]_62 [9]),
        .Q(\bmem_reg[59]_63 [9]),
        .R(1'b0));
  FDRE \bmem_reg[5][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [0]),
        .Q(\bmem_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \bmem_reg[5][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [10]),
        .Q(\bmem_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE \bmem_reg[5][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [11]),
        .Q(\bmem_reg_n_0_[5][11] ),
        .R(1'b0));
  FDRE \bmem_reg[5][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [12]),
        .Q(\bmem_reg_n_0_[5][12] ),
        .R(1'b0));
  FDRE \bmem_reg[5][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [13]),
        .Q(\bmem_reg_n_0_[5][13] ),
        .R(1'b0));
  FDRE \bmem_reg[5][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [14]),
        .Q(\bmem_reg_n_0_[5][14] ),
        .R(1'b0));
  FDRE \bmem_reg[5][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [15]),
        .Q(\bmem_reg_n_0_[5][15] ),
        .R(1'b0));
  FDRE \bmem_reg[5][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [16]),
        .Q(\bmem_reg_n_0_[5][16] ),
        .R(1'b0));
  FDRE \bmem_reg[5][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [17]),
        .Q(\bmem_reg_n_0_[5][17] ),
        .R(1'b0));
  FDRE \bmem_reg[5][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [18]),
        .Q(\bmem_reg_n_0_[5][18] ),
        .R(1'b0));
  FDRE \bmem_reg[5][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [19]),
        .Q(\bmem_reg_n_0_[5][19] ),
        .R(1'b0));
  FDRE \bmem_reg[5][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [1]),
        .Q(\bmem_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \bmem_reg[5][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [20]),
        .Q(\bmem_reg_n_0_[5][20] ),
        .R(1'b0));
  FDRE \bmem_reg[5][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [21]),
        .Q(\bmem_reg_n_0_[5][21] ),
        .R(1'b0));
  FDRE \bmem_reg[5][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [22]),
        .Q(\bmem_reg_n_0_[5][22] ),
        .R(1'b0));
  FDRE \bmem_reg[5][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [23]),
        .Q(\bmem_reg_n_0_[5][23] ),
        .R(1'b0));
  FDRE \bmem_reg[5][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [2]),
        .Q(\bmem_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \bmem_reg[5][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [3]),
        .Q(\bmem_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \bmem_reg[5][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [4]),
        .Q(\bmem_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \bmem_reg[5][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [5]),
        .Q(\bmem_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \bmem_reg[5][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [6]),
        .Q(\bmem_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \bmem_reg[5][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [7]),
        .Q(\bmem_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \bmem_reg[5][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [8]),
        .Q(\bmem_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \bmem_reg[5][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[5]_145 [9]),
        .Q(\bmem_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE \bmem_reg[60][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [0]),
        .Q(\bmem_reg[60]_61 [0]),
        .R(1'b0));
  FDRE \bmem_reg[60][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [10]),
        .Q(\bmem_reg[60]_61 [10]),
        .R(1'b0));
  FDRE \bmem_reg[60][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [11]),
        .Q(\bmem_reg[60]_61 [11]),
        .R(1'b0));
  FDRE \bmem_reg[60][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [12]),
        .Q(\bmem_reg[60]_61 [12]),
        .R(1'b0));
  FDRE \bmem_reg[60][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [13]),
        .Q(\bmem_reg[60]_61 [13]),
        .R(1'b0));
  FDRE \bmem_reg[60][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [14]),
        .Q(\bmem_reg[60]_61 [14]),
        .R(1'b0));
  FDRE \bmem_reg[60][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [15]),
        .Q(\bmem_reg[60]_61 [15]),
        .R(1'b0));
  FDRE \bmem_reg[60][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [16]),
        .Q(\bmem_reg[60]_61 [16]),
        .R(1'b0));
  FDRE \bmem_reg[60][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [17]),
        .Q(\bmem_reg[60]_61 [17]),
        .R(1'b0));
  FDRE \bmem_reg[60][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [18]),
        .Q(\bmem_reg[60]_61 [18]),
        .R(1'b0));
  FDRE \bmem_reg[60][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [19]),
        .Q(\bmem_reg[60]_61 [19]),
        .R(1'b0));
  FDRE \bmem_reg[60][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [1]),
        .Q(\bmem_reg[60]_61 [1]),
        .R(1'b0));
  FDRE \bmem_reg[60][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [20]),
        .Q(\bmem_reg[60]_61 [20]),
        .R(1'b0));
  FDRE \bmem_reg[60][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [21]),
        .Q(\bmem_reg[60]_61 [21]),
        .R(1'b0));
  FDRE \bmem_reg[60][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [22]),
        .Q(\bmem_reg[60]_61 [22]),
        .R(1'b0));
  FDRE \bmem_reg[60][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [23]),
        .Q(\bmem_reg[60]_61 [23]),
        .R(1'b0));
  FDRE \bmem_reg[60][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [24]),
        .Q(\bmem_reg[60]_61 [24]),
        .R(1'b0));
  FDRE \bmem_reg[60][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [25]),
        .Q(\bmem_reg[60]_61 [25]),
        .R(1'b0));
  FDRE \bmem_reg[60][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [26]),
        .Q(\bmem_reg[60]_61 [26]),
        .R(1'b0));
  FDRE \bmem_reg[60][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [27]),
        .Q(\bmem_reg[60]_61 [27]),
        .R(1'b0));
  FDRE \bmem_reg[60][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [28]),
        .Q(\bmem_reg[60]_61 [28]),
        .R(1'b0));
  FDRE \bmem_reg[60][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [29]),
        .Q(\bmem_reg[60]_61 [29]),
        .R(1'b0));
  FDRE \bmem_reg[60][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [2]),
        .Q(\bmem_reg[60]_61 [2]),
        .R(1'b0));
  FDRE \bmem_reg[60][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [30]),
        .Q(\bmem_reg[60]_61 [30]),
        .R(1'b0));
  FDRE \bmem_reg[60][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [31]),
        .Q(\bmem_reg[60]_61 [31]),
        .R(1'b0));
  FDRE \bmem_reg[60][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [3]),
        .Q(\bmem_reg[60]_61 [3]),
        .R(1'b0));
  FDRE \bmem_reg[60][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [4]),
        .Q(\bmem_reg[60]_61 [4]),
        .R(1'b0));
  FDRE \bmem_reg[60][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [5]),
        .Q(\bmem_reg[60]_61 [5]),
        .R(1'b0));
  FDRE \bmem_reg[60][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [6]),
        .Q(\bmem_reg[60]_61 [6]),
        .R(1'b0));
  FDRE \bmem_reg[60][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [7]),
        .Q(\bmem_reg[60]_61 [7]),
        .R(1'b0));
  FDRE \bmem_reg[60][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [8]),
        .Q(\bmem_reg[60]_61 [8]),
        .R(1'b0));
  FDRE \bmem_reg[60][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[60]_60 [9]),
        .Q(\bmem_reg[60]_61 [9]),
        .R(1'b0));
  FDRE \bmem_reg[61][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [0]),
        .Q(\bmem_reg[61]_59 [0]),
        .R(1'b0));
  FDRE \bmem_reg[61][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [10]),
        .Q(\bmem_reg[61]_59 [10]),
        .R(1'b0));
  FDRE \bmem_reg[61][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [11]),
        .Q(\bmem_reg[61]_59 [11]),
        .R(1'b0));
  FDRE \bmem_reg[61][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [12]),
        .Q(\bmem_reg[61]_59 [12]),
        .R(1'b0));
  FDRE \bmem_reg[61][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [13]),
        .Q(\bmem_reg[61]_59 [13]),
        .R(1'b0));
  FDRE \bmem_reg[61][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [14]),
        .Q(\bmem_reg[61]_59 [14]),
        .R(1'b0));
  FDRE \bmem_reg[61][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [15]),
        .Q(\bmem_reg[61]_59 [15]),
        .R(1'b0));
  FDRE \bmem_reg[61][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [16]),
        .Q(\bmem_reg[61]_59 [16]),
        .R(1'b0));
  FDRE \bmem_reg[61][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [17]),
        .Q(\bmem_reg[61]_59 [17]),
        .R(1'b0));
  FDRE \bmem_reg[61][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [18]),
        .Q(\bmem_reg[61]_59 [18]),
        .R(1'b0));
  FDRE \bmem_reg[61][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [19]),
        .Q(\bmem_reg[61]_59 [19]),
        .R(1'b0));
  FDRE \bmem_reg[61][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [1]),
        .Q(\bmem_reg[61]_59 [1]),
        .R(1'b0));
  FDRE \bmem_reg[61][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [20]),
        .Q(\bmem_reg[61]_59 [20]),
        .R(1'b0));
  FDRE \bmem_reg[61][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [21]),
        .Q(\bmem_reg[61]_59 [21]),
        .R(1'b0));
  FDRE \bmem_reg[61][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [22]),
        .Q(\bmem_reg[61]_59 [22]),
        .R(1'b0));
  FDRE \bmem_reg[61][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [23]),
        .Q(\bmem_reg[61]_59 [23]),
        .R(1'b0));
  FDRE \bmem_reg[61][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [2]),
        .Q(\bmem_reg[61]_59 [2]),
        .R(1'b0));
  FDRE \bmem_reg[61][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [3]),
        .Q(\bmem_reg[61]_59 [3]),
        .R(1'b0));
  FDRE \bmem_reg[61][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [4]),
        .Q(\bmem_reg[61]_59 [4]),
        .R(1'b0));
  FDRE \bmem_reg[61][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [5]),
        .Q(\bmem_reg[61]_59 [5]),
        .R(1'b0));
  FDRE \bmem_reg[61][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [6]),
        .Q(\bmem_reg[61]_59 [6]),
        .R(1'b0));
  FDRE \bmem_reg[61][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [7]),
        .Q(\bmem_reg[61]_59 [7]),
        .R(1'b0));
  FDRE \bmem_reg[61][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [8]),
        .Q(\bmem_reg[61]_59 [8]),
        .R(1'b0));
  FDRE \bmem_reg[61][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[61]_58 [9]),
        .Q(\bmem_reg[61]_59 [9]),
        .R(1'b0));
  FDRE \bmem_reg[62][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [0]),
        .Q(\bmem_reg[62]_57 [0]),
        .R(1'b0));
  FDRE \bmem_reg[62][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [10]),
        .Q(\bmem_reg[62]_57 [10]),
        .R(1'b0));
  FDRE \bmem_reg[62][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [11]),
        .Q(\bmem_reg[62]_57 [11]),
        .R(1'b0));
  FDRE \bmem_reg[62][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [12]),
        .Q(\bmem_reg[62]_57 [12]),
        .R(1'b0));
  FDRE \bmem_reg[62][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [13]),
        .Q(\bmem_reg[62]_57 [13]),
        .R(1'b0));
  FDRE \bmem_reg[62][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [14]),
        .Q(\bmem_reg[62]_57 [14]),
        .R(1'b0));
  FDRE \bmem_reg[62][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [15]),
        .Q(\bmem_reg[62]_57 [15]),
        .R(1'b0));
  FDRE \bmem_reg[62][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [16]),
        .Q(\bmem_reg[62]_57 [16]),
        .R(1'b0));
  FDRE \bmem_reg[62][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [17]),
        .Q(\bmem_reg[62]_57 [17]),
        .R(1'b0));
  FDRE \bmem_reg[62][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [18]),
        .Q(\bmem_reg[62]_57 [18]),
        .R(1'b0));
  FDRE \bmem_reg[62][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [19]),
        .Q(\bmem_reg[62]_57 [19]),
        .R(1'b0));
  FDRE \bmem_reg[62][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [1]),
        .Q(\bmem_reg[62]_57 [1]),
        .R(1'b0));
  FDRE \bmem_reg[62][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [20]),
        .Q(\bmem_reg[62]_57 [20]),
        .R(1'b0));
  FDRE \bmem_reg[62][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [21]),
        .Q(\bmem_reg[62]_57 [21]),
        .R(1'b0));
  FDRE \bmem_reg[62][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [22]),
        .Q(\bmem_reg[62]_57 [22]),
        .R(1'b0));
  FDRE \bmem_reg[62][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [23]),
        .Q(\bmem_reg[62]_57 [23]),
        .R(1'b0));
  FDRE \bmem_reg[62][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [24]),
        .Q(\bmem_reg[62]_57 [24]),
        .R(1'b0));
  FDRE \bmem_reg[62][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [25]),
        .Q(\bmem_reg[62]_57 [25]),
        .R(1'b0));
  FDRE \bmem_reg[62][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [26]),
        .Q(\bmem_reg[62]_57 [26]),
        .R(1'b0));
  FDRE \bmem_reg[62][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [27]),
        .Q(\bmem_reg[62]_57 [27]),
        .R(1'b0));
  FDRE \bmem_reg[62][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [28]),
        .Q(\bmem_reg[62]_57 [28]),
        .R(1'b0));
  FDRE \bmem_reg[62][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [29]),
        .Q(\bmem_reg[62]_57 [29]),
        .R(1'b0));
  FDRE \bmem_reg[62][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [2]),
        .Q(\bmem_reg[62]_57 [2]),
        .R(1'b0));
  FDRE \bmem_reg[62][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [30]),
        .Q(\bmem_reg[62]_57 [30]),
        .R(1'b0));
  FDRE \bmem_reg[62][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [31]),
        .Q(\bmem_reg[62]_57 [31]),
        .R(1'b0));
  FDRE \bmem_reg[62][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [3]),
        .Q(\bmem_reg[62]_57 [3]),
        .R(1'b0));
  FDRE \bmem_reg[62][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [4]),
        .Q(\bmem_reg[62]_57 [4]),
        .R(1'b0));
  FDRE \bmem_reg[62][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [5]),
        .Q(\bmem_reg[62]_57 [5]),
        .R(1'b0));
  FDRE \bmem_reg[62][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [6]),
        .Q(\bmem_reg[62]_57 [6]),
        .R(1'b0));
  FDRE \bmem_reg[62][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [7]),
        .Q(\bmem_reg[62]_57 [7]),
        .R(1'b0));
  FDRE \bmem_reg[62][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [8]),
        .Q(\bmem_reg[62]_57 [8]),
        .R(1'b0));
  FDRE \bmem_reg[62][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[62]_56 [9]),
        .Q(\bmem_reg[62]_57 [9]),
        .R(1'b0));
  FDRE \bmem_reg[63][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [0]),
        .Q(\bmem_reg[63]_55 [0]),
        .R(1'b0));
  FDRE \bmem_reg[63][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [10]),
        .Q(\bmem_reg[63]_55 [10]),
        .R(1'b0));
  FDRE \bmem_reg[63][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [11]),
        .Q(\bmem_reg[63]_55 [11]),
        .R(1'b0));
  FDRE \bmem_reg[63][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [12]),
        .Q(\bmem_reg[63]_55 [12]),
        .R(1'b0));
  FDRE \bmem_reg[63][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [13]),
        .Q(\bmem_reg[63]_55 [13]),
        .R(1'b0));
  FDRE \bmem_reg[63][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [14]),
        .Q(\bmem_reg[63]_55 [14]),
        .R(1'b0));
  FDRE \bmem_reg[63][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [15]),
        .Q(\bmem_reg[63]_55 [15]),
        .R(1'b0));
  FDRE \bmem_reg[63][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [16]),
        .Q(\bmem_reg[63]_55 [16]),
        .R(1'b0));
  FDRE \bmem_reg[63][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [17]),
        .Q(\bmem_reg[63]_55 [17]),
        .R(1'b0));
  FDRE \bmem_reg[63][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [18]),
        .Q(\bmem_reg[63]_55 [18]),
        .R(1'b0));
  FDRE \bmem_reg[63][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [19]),
        .Q(\bmem_reg[63]_55 [19]),
        .R(1'b0));
  FDRE \bmem_reg[63][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [1]),
        .Q(\bmem_reg[63]_55 [1]),
        .R(1'b0));
  FDRE \bmem_reg[63][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [20]),
        .Q(\bmem_reg[63]_55 [20]),
        .R(1'b0));
  FDRE \bmem_reg[63][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [21]),
        .Q(\bmem_reg[63]_55 [21]),
        .R(1'b0));
  FDRE \bmem_reg[63][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [22]),
        .Q(\bmem_reg[63]_55 [22]),
        .R(1'b0));
  FDRE \bmem_reg[63][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [23]),
        .Q(\bmem_reg[63]_55 [23]),
        .R(1'b0));
  FDRE \bmem_reg[63][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [2]),
        .Q(\bmem_reg[63]_55 [2]),
        .R(1'b0));
  FDRE \bmem_reg[63][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [3]),
        .Q(\bmem_reg[63]_55 [3]),
        .R(1'b0));
  FDRE \bmem_reg[63][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [4]),
        .Q(\bmem_reg[63]_55 [4]),
        .R(1'b0));
  FDRE \bmem_reg[63][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [5]),
        .Q(\bmem_reg[63]_55 [5]),
        .R(1'b0));
  FDRE \bmem_reg[63][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [6]),
        .Q(\bmem_reg[63]_55 [6]),
        .R(1'b0));
  FDRE \bmem_reg[63][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [7]),
        .Q(\bmem_reg[63]_55 [7]),
        .R(1'b0));
  FDRE \bmem_reg[63][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [8]),
        .Q(\bmem_reg[63]_55 [8]),
        .R(1'b0));
  FDRE \bmem_reg[63][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[63]_54 [9]),
        .Q(\bmem_reg[63]_55 [9]),
        .R(1'b0));
  FDRE \bmem_reg[64][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [0]),
        .Q(\bmem_reg[64]_53 [0]),
        .R(1'b0));
  FDRE \bmem_reg[64][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [10]),
        .Q(\bmem_reg[64]_53 [10]),
        .R(1'b0));
  FDRE \bmem_reg[64][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [11]),
        .Q(\bmem_reg[64]_53 [11]),
        .R(1'b0));
  FDRE \bmem_reg[64][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [12]),
        .Q(\bmem_reg[64]_53 [12]),
        .R(1'b0));
  FDRE \bmem_reg[64][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [13]),
        .Q(\bmem_reg[64]_53 [13]),
        .R(1'b0));
  FDRE \bmem_reg[64][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [14]),
        .Q(\bmem_reg[64]_53 [14]),
        .R(1'b0));
  FDRE \bmem_reg[64][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [15]),
        .Q(\bmem_reg[64]_53 [15]),
        .R(1'b0));
  FDRE \bmem_reg[64][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [16]),
        .Q(\bmem_reg[64]_53 [16]),
        .R(1'b0));
  FDRE \bmem_reg[64][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [17]),
        .Q(\bmem_reg[64]_53 [17]),
        .R(1'b0));
  FDRE \bmem_reg[64][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [18]),
        .Q(\bmem_reg[64]_53 [18]),
        .R(1'b0));
  FDRE \bmem_reg[64][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [19]),
        .Q(\bmem_reg[64]_53 [19]),
        .R(1'b0));
  FDRE \bmem_reg[64][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [1]),
        .Q(\bmem_reg[64]_53 [1]),
        .R(1'b0));
  FDRE \bmem_reg[64][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [20]),
        .Q(\bmem_reg[64]_53 [20]),
        .R(1'b0));
  FDRE \bmem_reg[64][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [21]),
        .Q(\bmem_reg[64]_53 [21]),
        .R(1'b0));
  FDRE \bmem_reg[64][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [22]),
        .Q(\bmem_reg[64]_53 [22]),
        .R(1'b0));
  FDRE \bmem_reg[64][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [23]),
        .Q(\bmem_reg[64]_53 [23]),
        .R(1'b0));
  FDRE \bmem_reg[64][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [24]),
        .Q(\bmem_reg[64]_53 [24]),
        .R(1'b0));
  FDRE \bmem_reg[64][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [25]),
        .Q(\bmem_reg[64]_53 [25]),
        .R(1'b0));
  FDRE \bmem_reg[64][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [26]),
        .Q(\bmem_reg[64]_53 [26]),
        .R(1'b0));
  FDRE \bmem_reg[64][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [27]),
        .Q(\bmem_reg[64]_53 [27]),
        .R(1'b0));
  FDRE \bmem_reg[64][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [28]),
        .Q(\bmem_reg[64]_53 [28]),
        .R(1'b0));
  FDRE \bmem_reg[64][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [29]),
        .Q(\bmem_reg[64]_53 [29]),
        .R(1'b0));
  FDRE \bmem_reg[64][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [2]),
        .Q(\bmem_reg[64]_53 [2]),
        .R(1'b0));
  FDRE \bmem_reg[64][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [30]),
        .Q(\bmem_reg[64]_53 [30]),
        .R(1'b0));
  FDRE \bmem_reg[64][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [31]),
        .Q(\bmem_reg[64]_53 [31]),
        .R(1'b0));
  FDRE \bmem_reg[64][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [3]),
        .Q(\bmem_reg[64]_53 [3]),
        .R(1'b0));
  FDRE \bmem_reg[64][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [4]),
        .Q(\bmem_reg[64]_53 [4]),
        .R(1'b0));
  FDRE \bmem_reg[64][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [5]),
        .Q(\bmem_reg[64]_53 [5]),
        .R(1'b0));
  FDRE \bmem_reg[64][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [6]),
        .Q(\bmem_reg[64]_53 [6]),
        .R(1'b0));
  FDRE \bmem_reg[64][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [7]),
        .Q(\bmem_reg[64]_53 [7]),
        .R(1'b0));
  FDRE \bmem_reg[64][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [8]),
        .Q(\bmem_reg[64]_53 [8]),
        .R(1'b0));
  FDRE \bmem_reg[64][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[64]_52 [9]),
        .Q(\bmem_reg[64]_53 [9]),
        .R(1'b0));
  FDRE \bmem_reg[65][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [0]),
        .Q(\bmem_reg[65]_51 [0]),
        .R(1'b0));
  FDRE \bmem_reg[65][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [10]),
        .Q(\bmem_reg[65]_51 [10]),
        .R(1'b0));
  FDRE \bmem_reg[65][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [11]),
        .Q(\bmem_reg[65]_51 [11]),
        .R(1'b0));
  FDRE \bmem_reg[65][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [12]),
        .Q(\bmem_reg[65]_51 [12]),
        .R(1'b0));
  FDRE \bmem_reg[65][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [13]),
        .Q(\bmem_reg[65]_51 [13]),
        .R(1'b0));
  FDRE \bmem_reg[65][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [14]),
        .Q(\bmem_reg[65]_51 [14]),
        .R(1'b0));
  FDRE \bmem_reg[65][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [15]),
        .Q(\bmem_reg[65]_51 [15]),
        .R(1'b0));
  FDRE \bmem_reg[65][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [16]),
        .Q(\bmem_reg[65]_51 [16]),
        .R(1'b0));
  FDRE \bmem_reg[65][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [17]),
        .Q(\bmem_reg[65]_51 [17]),
        .R(1'b0));
  FDRE \bmem_reg[65][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [18]),
        .Q(\bmem_reg[65]_51 [18]),
        .R(1'b0));
  FDRE \bmem_reg[65][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [19]),
        .Q(\bmem_reg[65]_51 [19]),
        .R(1'b0));
  FDRE \bmem_reg[65][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [1]),
        .Q(\bmem_reg[65]_51 [1]),
        .R(1'b0));
  FDRE \bmem_reg[65][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [20]),
        .Q(\bmem_reg[65]_51 [20]),
        .R(1'b0));
  FDRE \bmem_reg[65][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [21]),
        .Q(\bmem_reg[65]_51 [21]),
        .R(1'b0));
  FDRE \bmem_reg[65][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [22]),
        .Q(\bmem_reg[65]_51 [22]),
        .R(1'b0));
  FDRE \bmem_reg[65][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [23]),
        .Q(\bmem_reg[65]_51 [23]),
        .R(1'b0));
  FDRE \bmem_reg[65][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [2]),
        .Q(\bmem_reg[65]_51 [2]),
        .R(1'b0));
  FDRE \bmem_reg[65][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [3]),
        .Q(\bmem_reg[65]_51 [3]),
        .R(1'b0));
  FDRE \bmem_reg[65][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [4]),
        .Q(\bmem_reg[65]_51 [4]),
        .R(1'b0));
  FDRE \bmem_reg[65][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [5]),
        .Q(\bmem_reg[65]_51 [5]),
        .R(1'b0));
  FDRE \bmem_reg[65][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [6]),
        .Q(\bmem_reg[65]_51 [6]),
        .R(1'b0));
  FDRE \bmem_reg[65][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [7]),
        .Q(\bmem_reg[65]_51 [7]),
        .R(1'b0));
  FDRE \bmem_reg[65][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [8]),
        .Q(\bmem_reg[65]_51 [8]),
        .R(1'b0));
  FDRE \bmem_reg[65][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[65]_50 [9]),
        .Q(\bmem_reg[65]_51 [9]),
        .R(1'b0));
  FDRE \bmem_reg[66][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][0] ),
        .Q(\bmem_reg_n_0_[66][0] ),
        .R(1'b0));
  FDRE \bmem_reg[66][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][10] ),
        .Q(\bmem_reg_n_0_[66][10] ),
        .R(1'b0));
  FDRE \bmem_reg[66][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][11] ),
        .Q(\bmem_reg_n_0_[66][11] ),
        .R(1'b0));
  FDRE \bmem_reg[66][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][12] ),
        .Q(\bmem_reg_n_0_[66][12] ),
        .R(1'b0));
  FDRE \bmem_reg[66][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][13] ),
        .Q(\bmem_reg_n_0_[66][13] ),
        .R(1'b0));
  FDRE \bmem_reg[66][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][14] ),
        .Q(\bmem_reg_n_0_[66][14] ),
        .R(1'b0));
  FDRE \bmem_reg[66][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][15] ),
        .Q(\bmem_reg_n_0_[66][15] ),
        .R(1'b0));
  FDRE \bmem_reg[66][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][16] ),
        .Q(\bmem_reg_n_0_[66][16] ),
        .R(1'b0));
  FDRE \bmem_reg[66][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][17] ),
        .Q(\bmem_reg_n_0_[66][17] ),
        .R(1'b0));
  FDRE \bmem_reg[66][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][18] ),
        .Q(\bmem_reg_n_0_[66][18] ),
        .R(1'b0));
  FDRE \bmem_reg[66][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][19] ),
        .Q(\bmem_reg_n_0_[66][19] ),
        .R(1'b0));
  FDRE \bmem_reg[66][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][1] ),
        .Q(\bmem_reg_n_0_[66][1] ),
        .R(1'b0));
  FDRE \bmem_reg[66][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][20] ),
        .Q(\bmem_reg_n_0_[66][20] ),
        .R(1'b0));
  FDRE \bmem_reg[66][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][21] ),
        .Q(\bmem_reg_n_0_[66][21] ),
        .R(1'b0));
  FDRE \bmem_reg[66][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][22] ),
        .Q(\bmem_reg_n_0_[66][22] ),
        .R(1'b0));
  FDRE \bmem_reg[66][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][23] ),
        .Q(\bmem_reg_n_0_[66][23] ),
        .R(1'b0));
  FDRE \bmem_reg[66][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][24] ),
        .Q(\bmem_reg_n_0_[66][24] ),
        .R(1'b0));
  FDRE \bmem_reg[66][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][25] ),
        .Q(\bmem_reg_n_0_[66][25] ),
        .R(1'b0));
  FDRE \bmem_reg[66][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][26] ),
        .Q(\bmem_reg_n_0_[66][26] ),
        .R(1'b0));
  FDRE \bmem_reg[66][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][27] ),
        .Q(\bmem_reg_n_0_[66][27] ),
        .R(1'b0));
  FDRE \bmem_reg[66][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][28] ),
        .Q(\bmem_reg_n_0_[66][28] ),
        .R(1'b0));
  FDRE \bmem_reg[66][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][29] ),
        .Q(\bmem_reg_n_0_[66][29] ),
        .R(1'b0));
  FDRE \bmem_reg[66][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][2] ),
        .Q(\bmem_reg_n_0_[66][2] ),
        .R(1'b0));
  FDRE \bmem_reg[66][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][30] ),
        .Q(\bmem_reg_n_0_[66][30] ),
        .R(1'b0));
  FDRE \bmem_reg[66][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][31] ),
        .Q(\bmem_reg_n_0_[66][31] ),
        .R(1'b0));
  FDRE \bmem_reg[66][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][3] ),
        .Q(\bmem_reg_n_0_[66][3] ),
        .R(1'b0));
  FDRE \bmem_reg[66][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][4] ),
        .Q(\bmem_reg_n_0_[66][4] ),
        .R(1'b0));
  FDRE \bmem_reg[66][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][5] ),
        .Q(\bmem_reg_n_0_[66][5] ),
        .R(1'b0));
  FDRE \bmem_reg[66][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][6] ),
        .Q(\bmem_reg_n_0_[66][6] ),
        .R(1'b0));
  FDRE \bmem_reg[66][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][7] ),
        .Q(\bmem_reg_n_0_[66][7] ),
        .R(1'b0));
  FDRE \bmem_reg[66][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][8] ),
        .Q(\bmem_reg_n_0_[66][8] ),
        .R(1'b0));
  FDRE \bmem_reg[66][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[66][9] ),
        .Q(\bmem_reg_n_0_[66][9] ),
        .R(1'b0));
  FDRE \bmem_reg[67][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][0] ),
        .Q(\bmem_reg_n_0_[67][0] ),
        .R(1'b0));
  FDRE \bmem_reg[67][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][10] ),
        .Q(\bmem_reg_n_0_[67][10] ),
        .R(1'b0));
  FDRE \bmem_reg[67][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][11] ),
        .Q(\bmem_reg_n_0_[67][11] ),
        .R(1'b0));
  FDRE \bmem_reg[67][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][12] ),
        .Q(\bmem_reg_n_0_[67][12] ),
        .R(1'b0));
  FDRE \bmem_reg[67][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][13] ),
        .Q(\bmem_reg_n_0_[67][13] ),
        .R(1'b0));
  FDRE \bmem_reg[67][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][14] ),
        .Q(\bmem_reg_n_0_[67][14] ),
        .R(1'b0));
  FDRE \bmem_reg[67][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][15] ),
        .Q(\bmem_reg_n_0_[67][15] ),
        .R(1'b0));
  FDRE \bmem_reg[67][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][16] ),
        .Q(\bmem_reg_n_0_[67][16] ),
        .R(1'b0));
  FDRE \bmem_reg[67][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][17] ),
        .Q(\bmem_reg_n_0_[67][17] ),
        .R(1'b0));
  FDRE \bmem_reg[67][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][18] ),
        .Q(\bmem_reg_n_0_[67][18] ),
        .R(1'b0));
  FDRE \bmem_reg[67][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][19] ),
        .Q(\bmem_reg_n_0_[67][19] ),
        .R(1'b0));
  FDRE \bmem_reg[67][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][1] ),
        .Q(\bmem_reg_n_0_[67][1] ),
        .R(1'b0));
  FDRE \bmem_reg[67][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][20] ),
        .Q(\bmem_reg_n_0_[67][20] ),
        .R(1'b0));
  FDRE \bmem_reg[67][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][21] ),
        .Q(\bmem_reg_n_0_[67][21] ),
        .R(1'b0));
  FDRE \bmem_reg[67][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][22] ),
        .Q(\bmem_reg_n_0_[67][22] ),
        .R(1'b0));
  FDRE \bmem_reg[67][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][23] ),
        .Q(\bmem_reg_n_0_[67][23] ),
        .R(1'b0));
  FDRE \bmem_reg[67][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][2] ),
        .Q(\bmem_reg_n_0_[67][2] ),
        .R(1'b0));
  FDRE \bmem_reg[67][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][3] ),
        .Q(\bmem_reg_n_0_[67][3] ),
        .R(1'b0));
  FDRE \bmem_reg[67][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][4] ),
        .Q(\bmem_reg_n_0_[67][4] ),
        .R(1'b0));
  FDRE \bmem_reg[67][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][5] ),
        .Q(\bmem_reg_n_0_[67][5] ),
        .R(1'b0));
  FDRE \bmem_reg[67][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][6] ),
        .Q(\bmem_reg_n_0_[67][6] ),
        .R(1'b0));
  FDRE \bmem_reg[67][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][7] ),
        .Q(\bmem_reg_n_0_[67][7] ),
        .R(1'b0));
  FDRE \bmem_reg[67][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][8] ),
        .Q(\bmem_reg_n_0_[67][8] ),
        .R(1'b0));
  FDRE \bmem_reg[67][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[67][9] ),
        .Q(\bmem_reg_n_0_[67][9] ),
        .R(1'b0));
  FDRE \bmem_reg[68][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [0]),
        .Q(\bmem_reg[68]_49 [0]),
        .R(1'b0));
  FDRE \bmem_reg[68][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [10]),
        .Q(\bmem_reg[68]_49 [10]),
        .R(1'b0));
  FDRE \bmem_reg[68][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [11]),
        .Q(\bmem_reg[68]_49 [11]),
        .R(1'b0));
  FDRE \bmem_reg[68][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [12]),
        .Q(\bmem_reg[68]_49 [12]),
        .R(1'b0));
  FDRE \bmem_reg[68][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [13]),
        .Q(\bmem_reg[68]_49 [13]),
        .R(1'b0));
  FDRE \bmem_reg[68][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [14]),
        .Q(\bmem_reg[68]_49 [14]),
        .R(1'b0));
  FDRE \bmem_reg[68][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [15]),
        .Q(\bmem_reg[68]_49 [15]),
        .R(1'b0));
  FDRE \bmem_reg[68][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [16]),
        .Q(\bmem_reg[68]_49 [16]),
        .R(1'b0));
  FDRE \bmem_reg[68][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [17]),
        .Q(\bmem_reg[68]_49 [17]),
        .R(1'b0));
  FDRE \bmem_reg[68][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [18]),
        .Q(\bmem_reg[68]_49 [18]),
        .R(1'b0));
  FDRE \bmem_reg[68][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [19]),
        .Q(\bmem_reg[68]_49 [19]),
        .R(1'b0));
  FDRE \bmem_reg[68][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [1]),
        .Q(\bmem_reg[68]_49 [1]),
        .R(1'b0));
  FDRE \bmem_reg[68][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [20]),
        .Q(\bmem_reg[68]_49 [20]),
        .R(1'b0));
  FDRE \bmem_reg[68][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [21]),
        .Q(\bmem_reg[68]_49 [21]),
        .R(1'b0));
  FDRE \bmem_reg[68][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [22]),
        .Q(\bmem_reg[68]_49 [22]),
        .R(1'b0));
  FDRE \bmem_reg[68][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [23]),
        .Q(\bmem_reg[68]_49 [23]),
        .R(1'b0));
  FDRE \bmem_reg[68][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [24]),
        .Q(\bmem_reg[68]_49 [24]),
        .R(1'b0));
  FDRE \bmem_reg[68][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [25]),
        .Q(\bmem_reg[68]_49 [25]),
        .R(1'b0));
  FDRE \bmem_reg[68][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [26]),
        .Q(\bmem_reg[68]_49 [26]),
        .R(1'b0));
  FDRE \bmem_reg[68][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [27]),
        .Q(\bmem_reg[68]_49 [27]),
        .R(1'b0));
  FDRE \bmem_reg[68][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [28]),
        .Q(\bmem_reg[68]_49 [28]),
        .R(1'b0));
  FDRE \bmem_reg[68][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [29]),
        .Q(\bmem_reg[68]_49 [29]),
        .R(1'b0));
  FDRE \bmem_reg[68][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [2]),
        .Q(\bmem_reg[68]_49 [2]),
        .R(1'b0));
  FDRE \bmem_reg[68][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [30]),
        .Q(\bmem_reg[68]_49 [30]),
        .R(1'b0));
  FDRE \bmem_reg[68][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [31]),
        .Q(\bmem_reg[68]_49 [31]),
        .R(1'b0));
  FDRE \bmem_reg[68][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [3]),
        .Q(\bmem_reg[68]_49 [3]),
        .R(1'b0));
  FDRE \bmem_reg[68][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [4]),
        .Q(\bmem_reg[68]_49 [4]),
        .R(1'b0));
  FDRE \bmem_reg[68][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [5]),
        .Q(\bmem_reg[68]_49 [5]),
        .R(1'b0));
  FDRE \bmem_reg[68][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [6]),
        .Q(\bmem_reg[68]_49 [6]),
        .R(1'b0));
  FDRE \bmem_reg[68][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [7]),
        .Q(\bmem_reg[68]_49 [7]),
        .R(1'b0));
  FDRE \bmem_reg[68][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [8]),
        .Q(\bmem_reg[68]_49 [8]),
        .R(1'b0));
  FDRE \bmem_reg[68][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[68]_48 [9]),
        .Q(\bmem_reg[68]_49 [9]),
        .R(1'b0));
  FDRE \bmem_reg[69][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][0] ),
        .Q(\bmem_reg_n_0_[69][0] ),
        .R(1'b0));
  FDRE \bmem_reg[69][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][10] ),
        .Q(\bmem_reg_n_0_[69][10] ),
        .R(1'b0));
  FDRE \bmem_reg[69][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][11] ),
        .Q(\bmem_reg_n_0_[69][11] ),
        .R(1'b0));
  FDRE \bmem_reg[69][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][12] ),
        .Q(\bmem_reg_n_0_[69][12] ),
        .R(1'b0));
  FDRE \bmem_reg[69][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][13] ),
        .Q(\bmem_reg_n_0_[69][13] ),
        .R(1'b0));
  FDRE \bmem_reg[69][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][14] ),
        .Q(\bmem_reg_n_0_[69][14] ),
        .R(1'b0));
  FDRE \bmem_reg[69][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][15] ),
        .Q(\bmem_reg_n_0_[69][15] ),
        .R(1'b0));
  FDRE \bmem_reg[69][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][16] ),
        .Q(\bmem_reg_n_0_[69][16] ),
        .R(1'b0));
  FDRE \bmem_reg[69][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][17] ),
        .Q(\bmem_reg_n_0_[69][17] ),
        .R(1'b0));
  FDRE \bmem_reg[69][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][18] ),
        .Q(\bmem_reg_n_0_[69][18] ),
        .R(1'b0));
  FDRE \bmem_reg[69][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][19] ),
        .Q(\bmem_reg_n_0_[69][19] ),
        .R(1'b0));
  FDRE \bmem_reg[69][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][1] ),
        .Q(\bmem_reg_n_0_[69][1] ),
        .R(1'b0));
  FDRE \bmem_reg[69][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][20] ),
        .Q(\bmem_reg_n_0_[69][20] ),
        .R(1'b0));
  FDRE \bmem_reg[69][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][21] ),
        .Q(\bmem_reg_n_0_[69][21] ),
        .R(1'b0));
  FDRE \bmem_reg[69][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][22] ),
        .Q(\bmem_reg_n_0_[69][22] ),
        .R(1'b0));
  FDRE \bmem_reg[69][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][23] ),
        .Q(\bmem_reg_n_0_[69][23] ),
        .R(1'b0));
  FDRE \bmem_reg[69][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][2] ),
        .Q(\bmem_reg_n_0_[69][2] ),
        .R(1'b0));
  FDRE \bmem_reg[69][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][3] ),
        .Q(\bmem_reg_n_0_[69][3] ),
        .R(1'b0));
  FDRE \bmem_reg[69][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][4] ),
        .Q(\bmem_reg_n_0_[69][4] ),
        .R(1'b0));
  FDRE \bmem_reg[69][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][5] ),
        .Q(\bmem_reg_n_0_[69][5] ),
        .R(1'b0));
  FDRE \bmem_reg[69][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][6] ),
        .Q(\bmem_reg_n_0_[69][6] ),
        .R(1'b0));
  FDRE \bmem_reg[69][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][7] ),
        .Q(\bmem_reg_n_0_[69][7] ),
        .R(1'b0));
  FDRE \bmem_reg[69][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][8] ),
        .Q(\bmem_reg_n_0_[69][8] ),
        .R(1'b0));
  FDRE \bmem_reg[69][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[69][9] ),
        .Q(\bmem_reg_n_0_[69][9] ),
        .R(1'b0));
  FDRE \bmem_reg[6][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [0]),
        .Q(\bmem_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \bmem_reg[6][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [10]),
        .Q(\bmem_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE \bmem_reg[6][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [11]),
        .Q(\bmem_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE \bmem_reg[6][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [12]),
        .Q(\bmem_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE \bmem_reg[6][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [13]),
        .Q(\bmem_reg_n_0_[6][13] ),
        .R(1'b0));
  FDRE \bmem_reg[6][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [14]),
        .Q(\bmem_reg_n_0_[6][14] ),
        .R(1'b0));
  FDRE \bmem_reg[6][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [15]),
        .Q(\bmem_reg_n_0_[6][15] ),
        .R(1'b0));
  FDRE \bmem_reg[6][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [16]),
        .Q(\bmem_reg_n_0_[6][16] ),
        .R(1'b0));
  FDRE \bmem_reg[6][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [17]),
        .Q(\bmem_reg_n_0_[6][17] ),
        .R(1'b0));
  FDRE \bmem_reg[6][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [18]),
        .Q(\bmem_reg_n_0_[6][18] ),
        .R(1'b0));
  FDRE \bmem_reg[6][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [19]),
        .Q(\bmem_reg_n_0_[6][19] ),
        .R(1'b0));
  FDRE \bmem_reg[6][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [1]),
        .Q(\bmem_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \bmem_reg[6][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [20]),
        .Q(\bmem_reg_n_0_[6][20] ),
        .R(1'b0));
  FDRE \bmem_reg[6][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [21]),
        .Q(\bmem_reg_n_0_[6][21] ),
        .R(1'b0));
  FDRE \bmem_reg[6][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [22]),
        .Q(\bmem_reg_n_0_[6][22] ),
        .R(1'b0));
  FDRE \bmem_reg[6][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [23]),
        .Q(\bmem_reg_n_0_[6][23] ),
        .R(1'b0));
  FDRE \bmem_reg[6][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [24]),
        .Q(\bmem_reg_n_0_[6][24] ),
        .R(1'b0));
  FDRE \bmem_reg[6][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [25]),
        .Q(\bmem_reg_n_0_[6][25] ),
        .R(1'b0));
  FDRE \bmem_reg[6][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [26]),
        .Q(\bmem_reg_n_0_[6][26] ),
        .R(1'b0));
  FDRE \bmem_reg[6][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [27]),
        .Q(\bmem_reg_n_0_[6][27] ),
        .R(1'b0));
  FDRE \bmem_reg[6][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [28]),
        .Q(\bmem_reg_n_0_[6][28] ),
        .R(1'b0));
  FDRE \bmem_reg[6][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [29]),
        .Q(\bmem_reg_n_0_[6][29] ),
        .R(1'b0));
  FDRE \bmem_reg[6][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [2]),
        .Q(\bmem_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \bmem_reg[6][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [30]),
        .Q(\bmem_reg_n_0_[6][30] ),
        .R(1'b0));
  FDRE \bmem_reg[6][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [31]),
        .Q(\bmem_reg_n_0_[6][31] ),
        .R(1'b0));
  FDRE \bmem_reg[6][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [3]),
        .Q(\bmem_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \bmem_reg[6][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [4]),
        .Q(\bmem_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \bmem_reg[6][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [5]),
        .Q(\bmem_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \bmem_reg[6][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [6]),
        .Q(\bmem_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \bmem_reg[6][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [7]),
        .Q(\bmem_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \bmem_reg[6][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [8]),
        .Q(\bmem_reg_n_0_[6][8] ),
        .R(1'b0));
  FDRE \bmem_reg[6][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[6]_144 [9]),
        .Q(\bmem_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE \bmem_reg[70][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [0]),
        .Q(\bmem_reg[70]_47 [0]),
        .R(1'b0));
  FDRE \bmem_reg[70][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [10]),
        .Q(\bmem_reg[70]_47 [10]),
        .R(1'b0));
  FDRE \bmem_reg[70][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [11]),
        .Q(\bmem_reg[70]_47 [11]),
        .R(1'b0));
  FDRE \bmem_reg[70][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [12]),
        .Q(\bmem_reg[70]_47 [12]),
        .R(1'b0));
  FDRE \bmem_reg[70][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [13]),
        .Q(\bmem_reg[70]_47 [13]),
        .R(1'b0));
  FDRE \bmem_reg[70][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [14]),
        .Q(\bmem_reg[70]_47 [14]),
        .R(1'b0));
  FDRE \bmem_reg[70][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [15]),
        .Q(\bmem_reg[70]_47 [15]),
        .R(1'b0));
  FDRE \bmem_reg[70][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [16]),
        .Q(\bmem_reg[70]_47 [16]),
        .R(1'b0));
  FDRE \bmem_reg[70][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [17]),
        .Q(\bmem_reg[70]_47 [17]),
        .R(1'b0));
  FDRE \bmem_reg[70][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [18]),
        .Q(\bmem_reg[70]_47 [18]),
        .R(1'b0));
  FDRE \bmem_reg[70][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [19]),
        .Q(\bmem_reg[70]_47 [19]),
        .R(1'b0));
  FDRE \bmem_reg[70][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [1]),
        .Q(\bmem_reg[70]_47 [1]),
        .R(1'b0));
  FDRE \bmem_reg[70][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [20]),
        .Q(\bmem_reg[70]_47 [20]),
        .R(1'b0));
  FDRE \bmem_reg[70][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [21]),
        .Q(\bmem_reg[70]_47 [21]),
        .R(1'b0));
  FDRE \bmem_reg[70][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [22]),
        .Q(\bmem_reg[70]_47 [22]),
        .R(1'b0));
  FDRE \bmem_reg[70][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [23]),
        .Q(\bmem_reg[70]_47 [23]),
        .R(1'b0));
  FDRE \bmem_reg[70][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [24]),
        .Q(\bmem_reg[70]_47 [24]),
        .R(1'b0));
  FDRE \bmem_reg[70][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [25]),
        .Q(\bmem_reg[70]_47 [25]),
        .R(1'b0));
  FDRE \bmem_reg[70][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [26]),
        .Q(\bmem_reg[70]_47 [26]),
        .R(1'b0));
  FDRE \bmem_reg[70][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [27]),
        .Q(\bmem_reg[70]_47 [27]),
        .R(1'b0));
  FDRE \bmem_reg[70][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [28]),
        .Q(\bmem_reg[70]_47 [28]),
        .R(1'b0));
  FDRE \bmem_reg[70][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [29]),
        .Q(\bmem_reg[70]_47 [29]),
        .R(1'b0));
  FDRE \bmem_reg[70][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [2]),
        .Q(\bmem_reg[70]_47 [2]),
        .R(1'b0));
  FDRE \bmem_reg[70][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [30]),
        .Q(\bmem_reg[70]_47 [30]),
        .R(1'b0));
  FDRE \bmem_reg[70][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [31]),
        .Q(\bmem_reg[70]_47 [31]),
        .R(1'b0));
  FDRE \bmem_reg[70][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [3]),
        .Q(\bmem_reg[70]_47 [3]),
        .R(1'b0));
  FDRE \bmem_reg[70][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [4]),
        .Q(\bmem_reg[70]_47 [4]),
        .R(1'b0));
  FDRE \bmem_reg[70][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [5]),
        .Q(\bmem_reg[70]_47 [5]),
        .R(1'b0));
  FDRE \bmem_reg[70][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [6]),
        .Q(\bmem_reg[70]_47 [6]),
        .R(1'b0));
  FDRE \bmem_reg[70][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [7]),
        .Q(\bmem_reg[70]_47 [7]),
        .R(1'b0));
  FDRE \bmem_reg[70][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [8]),
        .Q(\bmem_reg[70]_47 [8]),
        .R(1'b0));
  FDRE \bmem_reg[70][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[70]_46 [9]),
        .Q(\bmem_reg[70]_47 [9]),
        .R(1'b0));
  FDRE \bmem_reg[71][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [0]),
        .Q(\bmem_reg[71]_45 [0]),
        .R(1'b0));
  FDRE \bmem_reg[71][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [10]),
        .Q(\bmem_reg[71]_45 [10]),
        .R(1'b0));
  FDRE \bmem_reg[71][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [11]),
        .Q(\bmem_reg[71]_45 [11]),
        .R(1'b0));
  FDRE \bmem_reg[71][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [12]),
        .Q(\bmem_reg[71]_45 [12]),
        .R(1'b0));
  FDRE \bmem_reg[71][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [13]),
        .Q(\bmem_reg[71]_45 [13]),
        .R(1'b0));
  FDRE \bmem_reg[71][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [14]),
        .Q(\bmem_reg[71]_45 [14]),
        .R(1'b0));
  FDRE \bmem_reg[71][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [15]),
        .Q(\bmem_reg[71]_45 [15]),
        .R(1'b0));
  FDRE \bmem_reg[71][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [16]),
        .Q(\bmem_reg[71]_45 [16]),
        .R(1'b0));
  FDRE \bmem_reg[71][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [17]),
        .Q(\bmem_reg[71]_45 [17]),
        .R(1'b0));
  FDRE \bmem_reg[71][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [18]),
        .Q(\bmem_reg[71]_45 [18]),
        .R(1'b0));
  FDRE \bmem_reg[71][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [19]),
        .Q(\bmem_reg[71]_45 [19]),
        .R(1'b0));
  FDRE \bmem_reg[71][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [1]),
        .Q(\bmem_reg[71]_45 [1]),
        .R(1'b0));
  FDRE \bmem_reg[71][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [20]),
        .Q(\bmem_reg[71]_45 [20]),
        .R(1'b0));
  FDRE \bmem_reg[71][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [21]),
        .Q(\bmem_reg[71]_45 [21]),
        .R(1'b0));
  FDRE \bmem_reg[71][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [22]),
        .Q(\bmem_reg[71]_45 [22]),
        .R(1'b0));
  FDRE \bmem_reg[71][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [23]),
        .Q(\bmem_reg[71]_45 [23]),
        .R(1'b0));
  FDRE \bmem_reg[71][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [2]),
        .Q(\bmem_reg[71]_45 [2]),
        .R(1'b0));
  FDRE \bmem_reg[71][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [3]),
        .Q(\bmem_reg[71]_45 [3]),
        .R(1'b0));
  FDRE \bmem_reg[71][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [4]),
        .Q(\bmem_reg[71]_45 [4]),
        .R(1'b0));
  FDRE \bmem_reg[71][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [5]),
        .Q(\bmem_reg[71]_45 [5]),
        .R(1'b0));
  FDRE \bmem_reg[71][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [6]),
        .Q(\bmem_reg[71]_45 [6]),
        .R(1'b0));
  FDRE \bmem_reg[71][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [7]),
        .Q(\bmem_reg[71]_45 [7]),
        .R(1'b0));
  FDRE \bmem_reg[71][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [8]),
        .Q(\bmem_reg[71]_45 [8]),
        .R(1'b0));
  FDRE \bmem_reg[71][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[71]_44 [9]),
        .Q(\bmem_reg[71]_45 [9]),
        .R(1'b0));
  FDRE \bmem_reg[72][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [0]),
        .Q(\bmem_reg[72]_43 [0]),
        .R(1'b0));
  FDRE \bmem_reg[72][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [10]),
        .Q(\bmem_reg[72]_43 [10]),
        .R(1'b0));
  FDRE \bmem_reg[72][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [11]),
        .Q(\bmem_reg[72]_43 [11]),
        .R(1'b0));
  FDRE \bmem_reg[72][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [12]),
        .Q(\bmem_reg[72]_43 [12]),
        .R(1'b0));
  FDRE \bmem_reg[72][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [13]),
        .Q(\bmem_reg[72]_43 [13]),
        .R(1'b0));
  FDRE \bmem_reg[72][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [14]),
        .Q(\bmem_reg[72]_43 [14]),
        .R(1'b0));
  FDRE \bmem_reg[72][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [15]),
        .Q(\bmem_reg[72]_43 [15]),
        .R(1'b0));
  FDRE \bmem_reg[72][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [16]),
        .Q(\bmem_reg[72]_43 [16]),
        .R(1'b0));
  FDRE \bmem_reg[72][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [17]),
        .Q(\bmem_reg[72]_43 [17]),
        .R(1'b0));
  FDRE \bmem_reg[72][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [18]),
        .Q(\bmem_reg[72]_43 [18]),
        .R(1'b0));
  FDRE \bmem_reg[72][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [19]),
        .Q(\bmem_reg[72]_43 [19]),
        .R(1'b0));
  FDRE \bmem_reg[72][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [1]),
        .Q(\bmem_reg[72]_43 [1]),
        .R(1'b0));
  FDRE \bmem_reg[72][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [20]),
        .Q(\bmem_reg[72]_43 [20]),
        .R(1'b0));
  FDRE \bmem_reg[72][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [21]),
        .Q(\bmem_reg[72]_43 [21]),
        .R(1'b0));
  FDRE \bmem_reg[72][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [22]),
        .Q(\bmem_reg[72]_43 [22]),
        .R(1'b0));
  FDRE \bmem_reg[72][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [23]),
        .Q(\bmem_reg[72]_43 [23]),
        .R(1'b0));
  FDRE \bmem_reg[72][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [24]),
        .Q(\bmem_reg[72]_43 [24]),
        .R(1'b0));
  FDRE \bmem_reg[72][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [25]),
        .Q(\bmem_reg[72]_43 [25]),
        .R(1'b0));
  FDRE \bmem_reg[72][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [26]),
        .Q(\bmem_reg[72]_43 [26]),
        .R(1'b0));
  FDRE \bmem_reg[72][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [27]),
        .Q(\bmem_reg[72]_43 [27]),
        .R(1'b0));
  FDRE \bmem_reg[72][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [28]),
        .Q(\bmem_reg[72]_43 [28]),
        .R(1'b0));
  FDRE \bmem_reg[72][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [29]),
        .Q(\bmem_reg[72]_43 [29]),
        .R(1'b0));
  FDRE \bmem_reg[72][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [2]),
        .Q(\bmem_reg[72]_43 [2]),
        .R(1'b0));
  FDRE \bmem_reg[72][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [30]),
        .Q(\bmem_reg[72]_43 [30]),
        .R(1'b0));
  FDRE \bmem_reg[72][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [31]),
        .Q(\bmem_reg[72]_43 [31]),
        .R(1'b0));
  FDRE \bmem_reg[72][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [3]),
        .Q(\bmem_reg[72]_43 [3]),
        .R(1'b0));
  FDRE \bmem_reg[72][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [4]),
        .Q(\bmem_reg[72]_43 [4]),
        .R(1'b0));
  FDRE \bmem_reg[72][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [5]),
        .Q(\bmem_reg[72]_43 [5]),
        .R(1'b0));
  FDRE \bmem_reg[72][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [6]),
        .Q(\bmem_reg[72]_43 [6]),
        .R(1'b0));
  FDRE \bmem_reg[72][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [7]),
        .Q(\bmem_reg[72]_43 [7]),
        .R(1'b0));
  FDRE \bmem_reg[72][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [8]),
        .Q(\bmem_reg[72]_43 [8]),
        .R(1'b0));
  FDRE \bmem_reg[72][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[72]_42 [9]),
        .Q(\bmem_reg[72]_43 [9]),
        .R(1'b0));
  FDRE \bmem_reg[73][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [0]),
        .Q(\bmem_reg[73]_41 [0]),
        .R(1'b0));
  FDRE \bmem_reg[73][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [10]),
        .Q(\bmem_reg[73]_41 [10]),
        .R(1'b0));
  FDRE \bmem_reg[73][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [11]),
        .Q(\bmem_reg[73]_41 [11]),
        .R(1'b0));
  FDRE \bmem_reg[73][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [12]),
        .Q(\bmem_reg[73]_41 [12]),
        .R(1'b0));
  FDRE \bmem_reg[73][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [13]),
        .Q(\bmem_reg[73]_41 [13]),
        .R(1'b0));
  FDRE \bmem_reg[73][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [14]),
        .Q(\bmem_reg[73]_41 [14]),
        .R(1'b0));
  FDRE \bmem_reg[73][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [15]),
        .Q(\bmem_reg[73]_41 [15]),
        .R(1'b0));
  FDRE \bmem_reg[73][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [16]),
        .Q(\bmem_reg[73]_41 [16]),
        .R(1'b0));
  FDRE \bmem_reg[73][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [17]),
        .Q(\bmem_reg[73]_41 [17]),
        .R(1'b0));
  FDRE \bmem_reg[73][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [18]),
        .Q(\bmem_reg[73]_41 [18]),
        .R(1'b0));
  FDRE \bmem_reg[73][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [19]),
        .Q(\bmem_reg[73]_41 [19]),
        .R(1'b0));
  FDRE \bmem_reg[73][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [1]),
        .Q(\bmem_reg[73]_41 [1]),
        .R(1'b0));
  FDRE \bmem_reg[73][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [20]),
        .Q(\bmem_reg[73]_41 [20]),
        .R(1'b0));
  FDRE \bmem_reg[73][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [21]),
        .Q(\bmem_reg[73]_41 [21]),
        .R(1'b0));
  FDRE \bmem_reg[73][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [22]),
        .Q(\bmem_reg[73]_41 [22]),
        .R(1'b0));
  FDRE \bmem_reg[73][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [23]),
        .Q(\bmem_reg[73]_41 [23]),
        .R(1'b0));
  FDRE \bmem_reg[73][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [2]),
        .Q(\bmem_reg[73]_41 [2]),
        .R(1'b0));
  FDRE \bmem_reg[73][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [3]),
        .Q(\bmem_reg[73]_41 [3]),
        .R(1'b0));
  FDRE \bmem_reg[73][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [4]),
        .Q(\bmem_reg[73]_41 [4]),
        .R(1'b0));
  FDRE \bmem_reg[73][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [5]),
        .Q(\bmem_reg[73]_41 [5]),
        .R(1'b0));
  FDRE \bmem_reg[73][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [6]),
        .Q(\bmem_reg[73]_41 [6]),
        .R(1'b0));
  FDRE \bmem_reg[73][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [7]),
        .Q(\bmem_reg[73]_41 [7]),
        .R(1'b0));
  FDRE \bmem_reg[73][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [8]),
        .Q(\bmem_reg[73]_41 [8]),
        .R(1'b0));
  FDRE \bmem_reg[73][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[73]_40 [9]),
        .Q(\bmem_reg[73]_41 [9]),
        .R(1'b0));
  FDRE \bmem_reg[74][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][0] ),
        .Q(\bmem_reg_n_0_[74][0] ),
        .R(1'b0));
  FDRE \bmem_reg[74][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][10] ),
        .Q(\bmem_reg_n_0_[74][10] ),
        .R(1'b0));
  FDRE \bmem_reg[74][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][11] ),
        .Q(\bmem_reg_n_0_[74][11] ),
        .R(1'b0));
  FDRE \bmem_reg[74][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][12] ),
        .Q(\bmem_reg_n_0_[74][12] ),
        .R(1'b0));
  FDRE \bmem_reg[74][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][13] ),
        .Q(\bmem_reg_n_0_[74][13] ),
        .R(1'b0));
  FDRE \bmem_reg[74][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][14] ),
        .Q(\bmem_reg_n_0_[74][14] ),
        .R(1'b0));
  FDRE \bmem_reg[74][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][15] ),
        .Q(\bmem_reg_n_0_[74][15] ),
        .R(1'b0));
  FDRE \bmem_reg[74][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][16] ),
        .Q(\bmem_reg_n_0_[74][16] ),
        .R(1'b0));
  FDRE \bmem_reg[74][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][17] ),
        .Q(\bmem_reg_n_0_[74][17] ),
        .R(1'b0));
  FDRE \bmem_reg[74][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][18] ),
        .Q(\bmem_reg_n_0_[74][18] ),
        .R(1'b0));
  FDRE \bmem_reg[74][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][19] ),
        .Q(\bmem_reg_n_0_[74][19] ),
        .R(1'b0));
  FDRE \bmem_reg[74][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][1] ),
        .Q(\bmem_reg_n_0_[74][1] ),
        .R(1'b0));
  FDRE \bmem_reg[74][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][20] ),
        .Q(\bmem_reg_n_0_[74][20] ),
        .R(1'b0));
  FDRE \bmem_reg[74][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][21] ),
        .Q(\bmem_reg_n_0_[74][21] ),
        .R(1'b0));
  FDRE \bmem_reg[74][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][22] ),
        .Q(\bmem_reg_n_0_[74][22] ),
        .R(1'b0));
  FDRE \bmem_reg[74][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][23] ),
        .Q(\bmem_reg_n_0_[74][23] ),
        .R(1'b0));
  FDRE \bmem_reg[74][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][24] ),
        .Q(\bmem_reg_n_0_[74][24] ),
        .R(1'b0));
  FDRE \bmem_reg[74][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][25] ),
        .Q(\bmem_reg_n_0_[74][25] ),
        .R(1'b0));
  FDRE \bmem_reg[74][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][26] ),
        .Q(\bmem_reg_n_0_[74][26] ),
        .R(1'b0));
  FDRE \bmem_reg[74][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][27] ),
        .Q(\bmem_reg_n_0_[74][27] ),
        .R(1'b0));
  FDRE \bmem_reg[74][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][28] ),
        .Q(\bmem_reg_n_0_[74][28] ),
        .R(1'b0));
  FDRE \bmem_reg[74][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][29] ),
        .Q(\bmem_reg_n_0_[74][29] ),
        .R(1'b0));
  FDRE \bmem_reg[74][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][2] ),
        .Q(\bmem_reg_n_0_[74][2] ),
        .R(1'b0));
  FDRE \bmem_reg[74][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][30] ),
        .Q(\bmem_reg_n_0_[74][30] ),
        .R(1'b0));
  FDRE \bmem_reg[74][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][31] ),
        .Q(\bmem_reg_n_0_[74][31] ),
        .R(1'b0));
  FDRE \bmem_reg[74][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][3] ),
        .Q(\bmem_reg_n_0_[74][3] ),
        .R(1'b0));
  FDRE \bmem_reg[74][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][4] ),
        .Q(\bmem_reg_n_0_[74][4] ),
        .R(1'b0));
  FDRE \bmem_reg[74][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][5] ),
        .Q(\bmem_reg_n_0_[74][5] ),
        .R(1'b0));
  FDRE \bmem_reg[74][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][6] ),
        .Q(\bmem_reg_n_0_[74][6] ),
        .R(1'b0));
  FDRE \bmem_reg[74][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][7] ),
        .Q(\bmem_reg_n_0_[74][7] ),
        .R(1'b0));
  FDRE \bmem_reg[74][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][8] ),
        .Q(\bmem_reg_n_0_[74][8] ),
        .R(1'b0));
  FDRE \bmem_reg[74][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[74][9] ),
        .Q(\bmem_reg_n_0_[74][9] ),
        .R(1'b0));
  FDRE \bmem_reg[75][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][0] ),
        .Q(\bmem_reg_n_0_[75][0] ),
        .R(1'b0));
  FDRE \bmem_reg[75][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][10] ),
        .Q(\bmem_reg_n_0_[75][10] ),
        .R(1'b0));
  FDRE \bmem_reg[75][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][11] ),
        .Q(\bmem_reg_n_0_[75][11] ),
        .R(1'b0));
  FDRE \bmem_reg[75][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][12] ),
        .Q(\bmem_reg_n_0_[75][12] ),
        .R(1'b0));
  FDRE \bmem_reg[75][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][13] ),
        .Q(\bmem_reg_n_0_[75][13] ),
        .R(1'b0));
  FDRE \bmem_reg[75][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][14] ),
        .Q(\bmem_reg_n_0_[75][14] ),
        .R(1'b0));
  FDRE \bmem_reg[75][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][15] ),
        .Q(\bmem_reg_n_0_[75][15] ),
        .R(1'b0));
  FDRE \bmem_reg[75][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][16] ),
        .Q(\bmem_reg_n_0_[75][16] ),
        .R(1'b0));
  FDRE \bmem_reg[75][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][17] ),
        .Q(\bmem_reg_n_0_[75][17] ),
        .R(1'b0));
  FDRE \bmem_reg[75][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][18] ),
        .Q(\bmem_reg_n_0_[75][18] ),
        .R(1'b0));
  FDRE \bmem_reg[75][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][19] ),
        .Q(\bmem_reg_n_0_[75][19] ),
        .R(1'b0));
  FDRE \bmem_reg[75][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][1] ),
        .Q(\bmem_reg_n_0_[75][1] ),
        .R(1'b0));
  FDRE \bmem_reg[75][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][20] ),
        .Q(\bmem_reg_n_0_[75][20] ),
        .R(1'b0));
  FDRE \bmem_reg[75][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][21] ),
        .Q(\bmem_reg_n_0_[75][21] ),
        .R(1'b0));
  FDRE \bmem_reg[75][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][22] ),
        .Q(\bmem_reg_n_0_[75][22] ),
        .R(1'b0));
  FDRE \bmem_reg[75][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][23] ),
        .Q(\bmem_reg_n_0_[75][23] ),
        .R(1'b0));
  FDRE \bmem_reg[75][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][2] ),
        .Q(\bmem_reg_n_0_[75][2] ),
        .R(1'b0));
  FDRE \bmem_reg[75][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][3] ),
        .Q(\bmem_reg_n_0_[75][3] ),
        .R(1'b0));
  FDRE \bmem_reg[75][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][4] ),
        .Q(\bmem_reg_n_0_[75][4] ),
        .R(1'b0));
  FDRE \bmem_reg[75][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][5] ),
        .Q(\bmem_reg_n_0_[75][5] ),
        .R(1'b0));
  FDRE \bmem_reg[75][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][6] ),
        .Q(\bmem_reg_n_0_[75][6] ),
        .R(1'b0));
  FDRE \bmem_reg[75][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][7] ),
        .Q(\bmem_reg_n_0_[75][7] ),
        .R(1'b0));
  FDRE \bmem_reg[75][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][8] ),
        .Q(\bmem_reg_n_0_[75][8] ),
        .R(1'b0));
  FDRE \bmem_reg[75][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[75][9] ),
        .Q(\bmem_reg_n_0_[75][9] ),
        .R(1'b0));
  FDRE \bmem_reg[76][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [0]),
        .Q(\bmem_reg[76]_39 [0]),
        .R(1'b0));
  FDRE \bmem_reg[76][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [10]),
        .Q(\bmem_reg[76]_39 [10]),
        .R(1'b0));
  FDRE \bmem_reg[76][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [11]),
        .Q(\bmem_reg[76]_39 [11]),
        .R(1'b0));
  FDRE \bmem_reg[76][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [12]),
        .Q(\bmem_reg[76]_39 [12]),
        .R(1'b0));
  FDRE \bmem_reg[76][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [13]),
        .Q(\bmem_reg[76]_39 [13]),
        .R(1'b0));
  FDRE \bmem_reg[76][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [14]),
        .Q(\bmem_reg[76]_39 [14]),
        .R(1'b0));
  FDRE \bmem_reg[76][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [15]),
        .Q(\bmem_reg[76]_39 [15]),
        .R(1'b0));
  FDRE \bmem_reg[76][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [16]),
        .Q(\bmem_reg[76]_39 [16]),
        .R(1'b0));
  FDRE \bmem_reg[76][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [17]),
        .Q(\bmem_reg[76]_39 [17]),
        .R(1'b0));
  FDRE \bmem_reg[76][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [18]),
        .Q(\bmem_reg[76]_39 [18]),
        .R(1'b0));
  FDRE \bmem_reg[76][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [19]),
        .Q(\bmem_reg[76]_39 [19]),
        .R(1'b0));
  FDRE \bmem_reg[76][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [1]),
        .Q(\bmem_reg[76]_39 [1]),
        .R(1'b0));
  FDRE \bmem_reg[76][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [20]),
        .Q(\bmem_reg[76]_39 [20]),
        .R(1'b0));
  FDRE \bmem_reg[76][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [21]),
        .Q(\bmem_reg[76]_39 [21]),
        .R(1'b0));
  FDRE \bmem_reg[76][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [22]),
        .Q(\bmem_reg[76]_39 [22]),
        .R(1'b0));
  FDRE \bmem_reg[76][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [23]),
        .Q(\bmem_reg[76]_39 [23]),
        .R(1'b0));
  FDRE \bmem_reg[76][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [24]),
        .Q(\bmem_reg[76]_39 [24]),
        .R(1'b0));
  FDRE \bmem_reg[76][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [25]),
        .Q(\bmem_reg[76]_39 [25]),
        .R(1'b0));
  FDRE \bmem_reg[76][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [26]),
        .Q(\bmem_reg[76]_39 [26]),
        .R(1'b0));
  FDRE \bmem_reg[76][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [27]),
        .Q(\bmem_reg[76]_39 [27]),
        .R(1'b0));
  FDRE \bmem_reg[76][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [28]),
        .Q(\bmem_reg[76]_39 [28]),
        .R(1'b0));
  FDRE \bmem_reg[76][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [29]),
        .Q(\bmem_reg[76]_39 [29]),
        .R(1'b0));
  FDRE \bmem_reg[76][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [2]),
        .Q(\bmem_reg[76]_39 [2]),
        .R(1'b0));
  FDRE \bmem_reg[76][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [30]),
        .Q(\bmem_reg[76]_39 [30]),
        .R(1'b0));
  FDRE \bmem_reg[76][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [31]),
        .Q(\bmem_reg[76]_39 [31]),
        .R(1'b0));
  FDRE \bmem_reg[76][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [3]),
        .Q(\bmem_reg[76]_39 [3]),
        .R(1'b0));
  FDRE \bmem_reg[76][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [4]),
        .Q(\bmem_reg[76]_39 [4]),
        .R(1'b0));
  FDRE \bmem_reg[76][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [5]),
        .Q(\bmem_reg[76]_39 [5]),
        .R(1'b0));
  FDRE \bmem_reg[76][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [6]),
        .Q(\bmem_reg[76]_39 [6]),
        .R(1'b0));
  FDRE \bmem_reg[76][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [7]),
        .Q(\bmem_reg[76]_39 [7]),
        .R(1'b0));
  FDRE \bmem_reg[76][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [8]),
        .Q(\bmem_reg[76]_39 [8]),
        .R(1'b0));
  FDRE \bmem_reg[76][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[76]_38 [9]),
        .Q(\bmem_reg[76]_39 [9]),
        .R(1'b0));
  FDRE \bmem_reg[77][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [0]),
        .Q(\bmem_reg[77]_37 [0]),
        .R(1'b0));
  FDRE \bmem_reg[77][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [10]),
        .Q(\bmem_reg[77]_37 [10]),
        .R(1'b0));
  FDRE \bmem_reg[77][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [11]),
        .Q(\bmem_reg[77]_37 [11]),
        .R(1'b0));
  FDRE \bmem_reg[77][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [12]),
        .Q(\bmem_reg[77]_37 [12]),
        .R(1'b0));
  FDRE \bmem_reg[77][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [13]),
        .Q(\bmem_reg[77]_37 [13]),
        .R(1'b0));
  FDRE \bmem_reg[77][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [14]),
        .Q(\bmem_reg[77]_37 [14]),
        .R(1'b0));
  FDRE \bmem_reg[77][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [15]),
        .Q(\bmem_reg[77]_37 [15]),
        .R(1'b0));
  FDRE \bmem_reg[77][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [16]),
        .Q(\bmem_reg[77]_37 [16]),
        .R(1'b0));
  FDRE \bmem_reg[77][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [17]),
        .Q(\bmem_reg[77]_37 [17]),
        .R(1'b0));
  FDRE \bmem_reg[77][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [18]),
        .Q(\bmem_reg[77]_37 [18]),
        .R(1'b0));
  FDRE \bmem_reg[77][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [19]),
        .Q(\bmem_reg[77]_37 [19]),
        .R(1'b0));
  FDRE \bmem_reg[77][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [1]),
        .Q(\bmem_reg[77]_37 [1]),
        .R(1'b0));
  FDRE \bmem_reg[77][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [20]),
        .Q(\bmem_reg[77]_37 [20]),
        .R(1'b0));
  FDRE \bmem_reg[77][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [21]),
        .Q(\bmem_reg[77]_37 [21]),
        .R(1'b0));
  FDRE \bmem_reg[77][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [22]),
        .Q(\bmem_reg[77]_37 [22]),
        .R(1'b0));
  FDRE \bmem_reg[77][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [23]),
        .Q(\bmem_reg[77]_37 [23]),
        .R(1'b0));
  FDRE \bmem_reg[77][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [2]),
        .Q(\bmem_reg[77]_37 [2]),
        .R(1'b0));
  FDRE \bmem_reg[77][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [3]),
        .Q(\bmem_reg[77]_37 [3]),
        .R(1'b0));
  FDRE \bmem_reg[77][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [4]),
        .Q(\bmem_reg[77]_37 [4]),
        .R(1'b0));
  FDRE \bmem_reg[77][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [5]),
        .Q(\bmem_reg[77]_37 [5]),
        .R(1'b0));
  FDRE \bmem_reg[77][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [6]),
        .Q(\bmem_reg[77]_37 [6]),
        .R(1'b0));
  FDRE \bmem_reg[77][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [7]),
        .Q(\bmem_reg[77]_37 [7]),
        .R(1'b0));
  FDRE \bmem_reg[77][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [8]),
        .Q(\bmem_reg[77]_37 [8]),
        .R(1'b0));
  FDRE \bmem_reg[77][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[77]_36 [9]),
        .Q(\bmem_reg[77]_37 [9]),
        .R(1'b0));
  FDRE \bmem_reg[78][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [0]),
        .Q(\bmem_reg[78]_35 [0]),
        .R(1'b0));
  FDRE \bmem_reg[78][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [10]),
        .Q(\bmem_reg[78]_35 [10]),
        .R(1'b0));
  FDRE \bmem_reg[78][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [11]),
        .Q(\bmem_reg[78]_35 [11]),
        .R(1'b0));
  FDRE \bmem_reg[78][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [12]),
        .Q(\bmem_reg[78]_35 [12]),
        .R(1'b0));
  FDRE \bmem_reg[78][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [13]),
        .Q(\bmem_reg[78]_35 [13]),
        .R(1'b0));
  FDRE \bmem_reg[78][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [14]),
        .Q(\bmem_reg[78]_35 [14]),
        .R(1'b0));
  FDRE \bmem_reg[78][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [15]),
        .Q(\bmem_reg[78]_35 [15]),
        .R(1'b0));
  FDRE \bmem_reg[78][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [16]),
        .Q(\bmem_reg[78]_35 [16]),
        .R(1'b0));
  FDRE \bmem_reg[78][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [17]),
        .Q(\bmem_reg[78]_35 [17]),
        .R(1'b0));
  FDRE \bmem_reg[78][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [18]),
        .Q(\bmem_reg[78]_35 [18]),
        .R(1'b0));
  FDRE \bmem_reg[78][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [19]),
        .Q(\bmem_reg[78]_35 [19]),
        .R(1'b0));
  FDRE \bmem_reg[78][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [1]),
        .Q(\bmem_reg[78]_35 [1]),
        .R(1'b0));
  FDRE \bmem_reg[78][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [20]),
        .Q(\bmem_reg[78]_35 [20]),
        .R(1'b0));
  FDRE \bmem_reg[78][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [21]),
        .Q(\bmem_reg[78]_35 [21]),
        .R(1'b0));
  FDRE \bmem_reg[78][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [22]),
        .Q(\bmem_reg[78]_35 [22]),
        .R(1'b0));
  FDRE \bmem_reg[78][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [23]),
        .Q(\bmem_reg[78]_35 [23]),
        .R(1'b0));
  FDRE \bmem_reg[78][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [24]),
        .Q(\bmem_reg[78]_35 [24]),
        .R(1'b0));
  FDRE \bmem_reg[78][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [25]),
        .Q(\bmem_reg[78]_35 [25]),
        .R(1'b0));
  FDRE \bmem_reg[78][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [26]),
        .Q(\bmem_reg[78]_35 [26]),
        .R(1'b0));
  FDRE \bmem_reg[78][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [27]),
        .Q(\bmem_reg[78]_35 [27]),
        .R(1'b0));
  FDRE \bmem_reg[78][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [28]),
        .Q(\bmem_reg[78]_35 [28]),
        .R(1'b0));
  FDRE \bmem_reg[78][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [29]),
        .Q(\bmem_reg[78]_35 [29]),
        .R(1'b0));
  FDRE \bmem_reg[78][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [2]),
        .Q(\bmem_reg[78]_35 [2]),
        .R(1'b0));
  FDRE \bmem_reg[78][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [30]),
        .Q(\bmem_reg[78]_35 [30]),
        .R(1'b0));
  FDRE \bmem_reg[78][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [31]),
        .Q(\bmem_reg[78]_35 [31]),
        .R(1'b0));
  FDRE \bmem_reg[78][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [3]),
        .Q(\bmem_reg[78]_35 [3]),
        .R(1'b0));
  FDRE \bmem_reg[78][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [4]),
        .Q(\bmem_reg[78]_35 [4]),
        .R(1'b0));
  FDRE \bmem_reg[78][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [5]),
        .Q(\bmem_reg[78]_35 [5]),
        .R(1'b0));
  FDRE \bmem_reg[78][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [6]),
        .Q(\bmem_reg[78]_35 [6]),
        .R(1'b0));
  FDRE \bmem_reg[78][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [7]),
        .Q(\bmem_reg[78]_35 [7]),
        .R(1'b0));
  FDRE \bmem_reg[78][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [8]),
        .Q(\bmem_reg[78]_35 [8]),
        .R(1'b0));
  FDRE \bmem_reg[78][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[78]_34 [9]),
        .Q(\bmem_reg[78]_35 [9]),
        .R(1'b0));
  FDRE \bmem_reg[79][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [0]),
        .Q(\bmem_reg[79]_33 [0]),
        .R(1'b0));
  FDRE \bmem_reg[79][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [10]),
        .Q(\bmem_reg[79]_33 [10]),
        .R(1'b0));
  FDRE \bmem_reg[79][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [11]),
        .Q(\bmem_reg[79]_33 [11]),
        .R(1'b0));
  FDRE \bmem_reg[79][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [12]),
        .Q(\bmem_reg[79]_33 [12]),
        .R(1'b0));
  FDRE \bmem_reg[79][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [13]),
        .Q(\bmem_reg[79]_33 [13]),
        .R(1'b0));
  FDRE \bmem_reg[79][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [14]),
        .Q(\bmem_reg[79]_33 [14]),
        .R(1'b0));
  FDRE \bmem_reg[79][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [15]),
        .Q(\bmem_reg[79]_33 [15]),
        .R(1'b0));
  FDRE \bmem_reg[79][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [16]),
        .Q(\bmem_reg[79]_33 [16]),
        .R(1'b0));
  FDRE \bmem_reg[79][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [17]),
        .Q(\bmem_reg[79]_33 [17]),
        .R(1'b0));
  FDRE \bmem_reg[79][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [18]),
        .Q(\bmem_reg[79]_33 [18]),
        .R(1'b0));
  FDRE \bmem_reg[79][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [19]),
        .Q(\bmem_reg[79]_33 [19]),
        .R(1'b0));
  FDRE \bmem_reg[79][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [1]),
        .Q(\bmem_reg[79]_33 [1]),
        .R(1'b0));
  FDRE \bmem_reg[79][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [20]),
        .Q(\bmem_reg[79]_33 [20]),
        .R(1'b0));
  FDRE \bmem_reg[79][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [21]),
        .Q(\bmem_reg[79]_33 [21]),
        .R(1'b0));
  FDRE \bmem_reg[79][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [22]),
        .Q(\bmem_reg[79]_33 [22]),
        .R(1'b0));
  FDRE \bmem_reg[79][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [23]),
        .Q(\bmem_reg[79]_33 [23]),
        .R(1'b0));
  FDRE \bmem_reg[79][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [2]),
        .Q(\bmem_reg[79]_33 [2]),
        .R(1'b0));
  FDRE \bmem_reg[79][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [3]),
        .Q(\bmem_reg[79]_33 [3]),
        .R(1'b0));
  FDRE \bmem_reg[79][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [4]),
        .Q(\bmem_reg[79]_33 [4]),
        .R(1'b0));
  FDRE \bmem_reg[79][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [5]),
        .Q(\bmem_reg[79]_33 [5]),
        .R(1'b0));
  FDRE \bmem_reg[79][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [6]),
        .Q(\bmem_reg[79]_33 [6]),
        .R(1'b0));
  FDRE \bmem_reg[79][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [7]),
        .Q(\bmem_reg[79]_33 [7]),
        .R(1'b0));
  FDRE \bmem_reg[79][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [8]),
        .Q(\bmem_reg[79]_33 [8]),
        .R(1'b0));
  FDRE \bmem_reg[79][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[79]_32 [9]),
        .Q(\bmem_reg[79]_33 [9]),
        .R(1'b0));
  FDRE \bmem_reg[7][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [0]),
        .Q(\bmem_reg[7]_143 [0]),
        .R(1'b0));
  FDRE \bmem_reg[7][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [10]),
        .Q(\bmem_reg[7]_143 [10]),
        .R(1'b0));
  FDRE \bmem_reg[7][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [11]),
        .Q(\bmem_reg[7]_143 [11]),
        .R(1'b0));
  FDRE \bmem_reg[7][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [12]),
        .Q(\bmem_reg[7]_143 [12]),
        .R(1'b0));
  FDRE \bmem_reg[7][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [13]),
        .Q(\bmem_reg[7]_143 [13]),
        .R(1'b0));
  FDRE \bmem_reg[7][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [14]),
        .Q(\bmem_reg[7]_143 [14]),
        .R(1'b0));
  FDRE \bmem_reg[7][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [15]),
        .Q(\bmem_reg[7]_143 [15]),
        .R(1'b0));
  FDRE \bmem_reg[7][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [16]),
        .Q(\bmem_reg[7]_143 [16]),
        .R(1'b0));
  FDRE \bmem_reg[7][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [17]),
        .Q(\bmem_reg[7]_143 [17]),
        .R(1'b0));
  FDRE \bmem_reg[7][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [18]),
        .Q(\bmem_reg[7]_143 [18]),
        .R(1'b0));
  FDRE \bmem_reg[7][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [19]),
        .Q(\bmem_reg[7]_143 [19]),
        .R(1'b0));
  FDRE \bmem_reg[7][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [1]),
        .Q(\bmem_reg[7]_143 [1]),
        .R(1'b0));
  FDRE \bmem_reg[7][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [20]),
        .Q(\bmem_reg[7]_143 [20]),
        .R(1'b0));
  FDRE \bmem_reg[7][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [21]),
        .Q(\bmem_reg[7]_143 [21]),
        .R(1'b0));
  FDRE \bmem_reg[7][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [22]),
        .Q(\bmem_reg[7]_143 [22]),
        .R(1'b0));
  FDRE \bmem_reg[7][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [23]),
        .Q(\bmem_reg[7]_143 [23]),
        .R(1'b0));
  FDRE \bmem_reg[7][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [24]),
        .Q(\bmem_reg[7]_143 [24]),
        .R(1'b0));
  FDRE \bmem_reg[7][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [25]),
        .Q(\bmem_reg[7]_143 [25]),
        .R(1'b0));
  FDRE \bmem_reg[7][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [26]),
        .Q(\bmem_reg[7]_143 [26]),
        .R(1'b0));
  FDRE \bmem_reg[7][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [27]),
        .Q(\bmem_reg[7]_143 [27]),
        .R(1'b0));
  FDRE \bmem_reg[7][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [28]),
        .Q(\bmem_reg[7]_143 [28]),
        .R(1'b0));
  FDRE \bmem_reg[7][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [29]),
        .Q(\bmem_reg[7]_143 [29]),
        .R(1'b0));
  FDRE \bmem_reg[7][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [2]),
        .Q(\bmem_reg[7]_143 [2]),
        .R(1'b0));
  FDRE \bmem_reg[7][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [30]),
        .Q(\bmem_reg[7]_143 [30]),
        .R(1'b0));
  FDRE \bmem_reg[7][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [31]),
        .Q(\bmem_reg[7]_143 [31]),
        .R(1'b0));
  FDRE \bmem_reg[7][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [3]),
        .Q(\bmem_reg[7]_143 [3]),
        .R(1'b0));
  FDRE \bmem_reg[7][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [4]),
        .Q(\bmem_reg[7]_143 [4]),
        .R(1'b0));
  FDRE \bmem_reg[7][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [5]),
        .Q(\bmem_reg[7]_143 [5]),
        .R(1'b0));
  FDRE \bmem_reg[7][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [6]),
        .Q(\bmem_reg[7]_143 [6]),
        .R(1'b0));
  FDRE \bmem_reg[7][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [7]),
        .Q(\bmem_reg[7]_143 [7]),
        .R(1'b0));
  FDRE \bmem_reg[7][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [8]),
        .Q(\bmem_reg[7]_143 [8]),
        .R(1'b0));
  FDRE \bmem_reg[7][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[7]_142 [9]),
        .Q(\bmem_reg[7]_143 [9]),
        .R(1'b0));
  FDRE \bmem_reg[80][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [0]),
        .Q(\bmem_reg[80]_31 [0]),
        .R(1'b0));
  FDRE \bmem_reg[80][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [10]),
        .Q(\bmem_reg[80]_31 [10]),
        .R(1'b0));
  FDRE \bmem_reg[80][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [11]),
        .Q(\bmem_reg[80]_31 [11]),
        .R(1'b0));
  FDRE \bmem_reg[80][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [12]),
        .Q(\bmem_reg[80]_31 [12]),
        .R(1'b0));
  FDRE \bmem_reg[80][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [13]),
        .Q(\bmem_reg[80]_31 [13]),
        .R(1'b0));
  FDRE \bmem_reg[80][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [14]),
        .Q(\bmem_reg[80]_31 [14]),
        .R(1'b0));
  FDRE \bmem_reg[80][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [15]),
        .Q(\bmem_reg[80]_31 [15]),
        .R(1'b0));
  FDRE \bmem_reg[80][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [16]),
        .Q(\bmem_reg[80]_31 [16]),
        .R(1'b0));
  FDRE \bmem_reg[80][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [17]),
        .Q(\bmem_reg[80]_31 [17]),
        .R(1'b0));
  FDRE \bmem_reg[80][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [18]),
        .Q(\bmem_reg[80]_31 [18]),
        .R(1'b0));
  FDRE \bmem_reg[80][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [19]),
        .Q(\bmem_reg[80]_31 [19]),
        .R(1'b0));
  FDRE \bmem_reg[80][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [1]),
        .Q(\bmem_reg[80]_31 [1]),
        .R(1'b0));
  FDRE \bmem_reg[80][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [20]),
        .Q(\bmem_reg[80]_31 [20]),
        .R(1'b0));
  FDRE \bmem_reg[80][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [21]),
        .Q(\bmem_reg[80]_31 [21]),
        .R(1'b0));
  FDRE \bmem_reg[80][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [22]),
        .Q(\bmem_reg[80]_31 [22]),
        .R(1'b0));
  FDRE \bmem_reg[80][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [23]),
        .Q(\bmem_reg[80]_31 [23]),
        .R(1'b0));
  FDRE \bmem_reg[80][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [24]),
        .Q(\bmem_reg[80]_31 [24]),
        .R(1'b0));
  FDRE \bmem_reg[80][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [25]),
        .Q(\bmem_reg[80]_31 [25]),
        .R(1'b0));
  FDRE \bmem_reg[80][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [26]),
        .Q(\bmem_reg[80]_31 [26]),
        .R(1'b0));
  FDRE \bmem_reg[80][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [27]),
        .Q(\bmem_reg[80]_31 [27]),
        .R(1'b0));
  FDRE \bmem_reg[80][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [28]),
        .Q(\bmem_reg[80]_31 [28]),
        .R(1'b0));
  FDRE \bmem_reg[80][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [29]),
        .Q(\bmem_reg[80]_31 [29]),
        .R(1'b0));
  FDRE \bmem_reg[80][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [2]),
        .Q(\bmem_reg[80]_31 [2]),
        .R(1'b0));
  FDRE \bmem_reg[80][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [30]),
        .Q(\bmem_reg[80]_31 [30]),
        .R(1'b0));
  FDRE \bmem_reg[80][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [31]),
        .Q(\bmem_reg[80]_31 [31]),
        .R(1'b0));
  FDRE \bmem_reg[80][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [3]),
        .Q(\bmem_reg[80]_31 [3]),
        .R(1'b0));
  FDRE \bmem_reg[80][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [4]),
        .Q(\bmem_reg[80]_31 [4]),
        .R(1'b0));
  FDRE \bmem_reg[80][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [5]),
        .Q(\bmem_reg[80]_31 [5]),
        .R(1'b0));
  FDRE \bmem_reg[80][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [6]),
        .Q(\bmem_reg[80]_31 [6]),
        .R(1'b0));
  FDRE \bmem_reg[80][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [7]),
        .Q(\bmem_reg[80]_31 [7]),
        .R(1'b0));
  FDRE \bmem_reg[80][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [8]),
        .Q(\bmem_reg[80]_31 [8]),
        .R(1'b0));
  FDRE \bmem_reg[80][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[80]_30 [9]),
        .Q(\bmem_reg[80]_31 [9]),
        .R(1'b0));
  FDRE \bmem_reg[81][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [0]),
        .Q(\bmem_reg[81]_29 [0]),
        .R(1'b0));
  FDRE \bmem_reg[81][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [10]),
        .Q(\bmem_reg[81]_29 [10]),
        .R(1'b0));
  FDRE \bmem_reg[81][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [11]),
        .Q(\bmem_reg[81]_29 [11]),
        .R(1'b0));
  FDRE \bmem_reg[81][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [12]),
        .Q(\bmem_reg[81]_29 [12]),
        .R(1'b0));
  FDRE \bmem_reg[81][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [13]),
        .Q(\bmem_reg[81]_29 [13]),
        .R(1'b0));
  FDRE \bmem_reg[81][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [14]),
        .Q(\bmem_reg[81]_29 [14]),
        .R(1'b0));
  FDRE \bmem_reg[81][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [15]),
        .Q(\bmem_reg[81]_29 [15]),
        .R(1'b0));
  FDRE \bmem_reg[81][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [16]),
        .Q(\bmem_reg[81]_29 [16]),
        .R(1'b0));
  FDRE \bmem_reg[81][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [17]),
        .Q(\bmem_reg[81]_29 [17]),
        .R(1'b0));
  FDRE \bmem_reg[81][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [18]),
        .Q(\bmem_reg[81]_29 [18]),
        .R(1'b0));
  FDRE \bmem_reg[81][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [19]),
        .Q(\bmem_reg[81]_29 [19]),
        .R(1'b0));
  FDRE \bmem_reg[81][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [1]),
        .Q(\bmem_reg[81]_29 [1]),
        .R(1'b0));
  FDRE \bmem_reg[81][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [20]),
        .Q(\bmem_reg[81]_29 [20]),
        .R(1'b0));
  FDRE \bmem_reg[81][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [21]),
        .Q(\bmem_reg[81]_29 [21]),
        .R(1'b0));
  FDRE \bmem_reg[81][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [22]),
        .Q(\bmem_reg[81]_29 [22]),
        .R(1'b0));
  FDRE \bmem_reg[81][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [23]),
        .Q(\bmem_reg[81]_29 [23]),
        .R(1'b0));
  FDRE \bmem_reg[81][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [2]),
        .Q(\bmem_reg[81]_29 [2]),
        .R(1'b0));
  FDRE \bmem_reg[81][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [3]),
        .Q(\bmem_reg[81]_29 [3]),
        .R(1'b0));
  FDRE \bmem_reg[81][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [4]),
        .Q(\bmem_reg[81]_29 [4]),
        .R(1'b0));
  FDRE \bmem_reg[81][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [5]),
        .Q(\bmem_reg[81]_29 [5]),
        .R(1'b0));
  FDRE \bmem_reg[81][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [6]),
        .Q(\bmem_reg[81]_29 [6]),
        .R(1'b0));
  FDRE \bmem_reg[81][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [7]),
        .Q(\bmem_reg[81]_29 [7]),
        .R(1'b0));
  FDRE \bmem_reg[81][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [8]),
        .Q(\bmem_reg[81]_29 [8]),
        .R(1'b0));
  FDRE \bmem_reg[81][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[81]_28 [9]),
        .Q(\bmem_reg[81]_29 [9]),
        .R(1'b0));
  FDRE \bmem_reg[82][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [0]),
        .Q(\bmem_reg[82]_27 [0]),
        .R(1'b0));
  FDRE \bmem_reg[82][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [10]),
        .Q(\bmem_reg[82]_27 [10]),
        .R(1'b0));
  FDRE \bmem_reg[82][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [11]),
        .Q(\bmem_reg[82]_27 [11]),
        .R(1'b0));
  FDRE \bmem_reg[82][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [12]),
        .Q(\bmem_reg[82]_27 [12]),
        .R(1'b0));
  FDRE \bmem_reg[82][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [13]),
        .Q(\bmem_reg[82]_27 [13]),
        .R(1'b0));
  FDRE \bmem_reg[82][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [14]),
        .Q(\bmem_reg[82]_27 [14]),
        .R(1'b0));
  FDRE \bmem_reg[82][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [15]),
        .Q(\bmem_reg[82]_27 [15]),
        .R(1'b0));
  FDRE \bmem_reg[82][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [16]),
        .Q(\bmem_reg[82]_27 [16]),
        .R(1'b0));
  FDRE \bmem_reg[82][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [17]),
        .Q(\bmem_reg[82]_27 [17]),
        .R(1'b0));
  FDRE \bmem_reg[82][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [18]),
        .Q(\bmem_reg[82]_27 [18]),
        .R(1'b0));
  FDRE \bmem_reg[82][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [19]),
        .Q(\bmem_reg[82]_27 [19]),
        .R(1'b0));
  FDRE \bmem_reg[82][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [1]),
        .Q(\bmem_reg[82]_27 [1]),
        .R(1'b0));
  FDRE \bmem_reg[82][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [20]),
        .Q(\bmem_reg[82]_27 [20]),
        .R(1'b0));
  FDRE \bmem_reg[82][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [21]),
        .Q(\bmem_reg[82]_27 [21]),
        .R(1'b0));
  FDRE \bmem_reg[82][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [22]),
        .Q(\bmem_reg[82]_27 [22]),
        .R(1'b0));
  FDRE \bmem_reg[82][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [23]),
        .Q(\bmem_reg[82]_27 [23]),
        .R(1'b0));
  FDRE \bmem_reg[82][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [24]),
        .Q(\bmem_reg[82]_27 [24]),
        .R(1'b0));
  FDRE \bmem_reg[82][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [25]),
        .Q(\bmem_reg[82]_27 [25]),
        .R(1'b0));
  FDRE \bmem_reg[82][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [26]),
        .Q(\bmem_reg[82]_27 [26]),
        .R(1'b0));
  FDRE \bmem_reg[82][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [27]),
        .Q(\bmem_reg[82]_27 [27]),
        .R(1'b0));
  FDRE \bmem_reg[82][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [28]),
        .Q(\bmem_reg[82]_27 [28]),
        .R(1'b0));
  FDRE \bmem_reg[82][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [29]),
        .Q(\bmem_reg[82]_27 [29]),
        .R(1'b0));
  FDRE \bmem_reg[82][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [2]),
        .Q(\bmem_reg[82]_27 [2]),
        .R(1'b0));
  FDRE \bmem_reg[82][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [30]),
        .Q(\bmem_reg[82]_27 [30]),
        .R(1'b0));
  FDRE \bmem_reg[82][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [31]),
        .Q(\bmem_reg[82]_27 [31]),
        .R(1'b0));
  FDRE \bmem_reg[82][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [3]),
        .Q(\bmem_reg[82]_27 [3]),
        .R(1'b0));
  FDRE \bmem_reg[82][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [4]),
        .Q(\bmem_reg[82]_27 [4]),
        .R(1'b0));
  FDRE \bmem_reg[82][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [5]),
        .Q(\bmem_reg[82]_27 [5]),
        .R(1'b0));
  FDRE \bmem_reg[82][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [6]),
        .Q(\bmem_reg[82]_27 [6]),
        .R(1'b0));
  FDRE \bmem_reg[82][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [7]),
        .Q(\bmem_reg[82]_27 [7]),
        .R(1'b0));
  FDRE \bmem_reg[82][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [8]),
        .Q(\bmem_reg[82]_27 [8]),
        .R(1'b0));
  FDRE \bmem_reg[82][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[82]_26 [9]),
        .Q(\bmem_reg[82]_27 [9]),
        .R(1'b0));
  FDRE \bmem_reg[83][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [0]),
        .Q(\bmem_reg[83]_25 [0]),
        .R(1'b0));
  FDRE \bmem_reg[83][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [10]),
        .Q(\bmem_reg[83]_25 [10]),
        .R(1'b0));
  FDRE \bmem_reg[83][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [11]),
        .Q(\bmem_reg[83]_25 [11]),
        .R(1'b0));
  FDRE \bmem_reg[83][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [12]),
        .Q(\bmem_reg[83]_25 [12]),
        .R(1'b0));
  FDRE \bmem_reg[83][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [13]),
        .Q(\bmem_reg[83]_25 [13]),
        .R(1'b0));
  FDRE \bmem_reg[83][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [14]),
        .Q(\bmem_reg[83]_25 [14]),
        .R(1'b0));
  FDRE \bmem_reg[83][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [15]),
        .Q(\bmem_reg[83]_25 [15]),
        .R(1'b0));
  FDRE \bmem_reg[83][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [16]),
        .Q(\bmem_reg[83]_25 [16]),
        .R(1'b0));
  FDRE \bmem_reg[83][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [17]),
        .Q(\bmem_reg[83]_25 [17]),
        .R(1'b0));
  FDRE \bmem_reg[83][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [18]),
        .Q(\bmem_reg[83]_25 [18]),
        .R(1'b0));
  FDRE \bmem_reg[83][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [19]),
        .Q(\bmem_reg[83]_25 [19]),
        .R(1'b0));
  FDRE \bmem_reg[83][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [1]),
        .Q(\bmem_reg[83]_25 [1]),
        .R(1'b0));
  FDRE \bmem_reg[83][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [20]),
        .Q(\bmem_reg[83]_25 [20]),
        .R(1'b0));
  FDRE \bmem_reg[83][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [21]),
        .Q(\bmem_reg[83]_25 [21]),
        .R(1'b0));
  FDRE \bmem_reg[83][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [22]),
        .Q(\bmem_reg[83]_25 [22]),
        .R(1'b0));
  FDRE \bmem_reg[83][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [23]),
        .Q(\bmem_reg[83]_25 [23]),
        .R(1'b0));
  FDRE \bmem_reg[83][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [2]),
        .Q(\bmem_reg[83]_25 [2]),
        .R(1'b0));
  FDRE \bmem_reg[83][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [3]),
        .Q(\bmem_reg[83]_25 [3]),
        .R(1'b0));
  FDRE \bmem_reg[83][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [4]),
        .Q(\bmem_reg[83]_25 [4]),
        .R(1'b0));
  FDRE \bmem_reg[83][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [5]),
        .Q(\bmem_reg[83]_25 [5]),
        .R(1'b0));
  FDRE \bmem_reg[83][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [6]),
        .Q(\bmem_reg[83]_25 [6]),
        .R(1'b0));
  FDRE \bmem_reg[83][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [7]),
        .Q(\bmem_reg[83]_25 [7]),
        .R(1'b0));
  FDRE \bmem_reg[83][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [8]),
        .Q(\bmem_reg[83]_25 [8]),
        .R(1'b0));
  FDRE \bmem_reg[83][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[83]_24 [9]),
        .Q(\bmem_reg[83]_25 [9]),
        .R(1'b0));
  FDRE \bmem_reg[84][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [0]),
        .Q(\bmem_reg[84]_23 [0]),
        .R(1'b0));
  FDRE \bmem_reg[84][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [10]),
        .Q(\bmem_reg[84]_23 [10]),
        .R(1'b0));
  FDRE \bmem_reg[84][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [11]),
        .Q(\bmem_reg[84]_23 [11]),
        .R(1'b0));
  FDRE \bmem_reg[84][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [12]),
        .Q(\bmem_reg[84]_23 [12]),
        .R(1'b0));
  FDRE \bmem_reg[84][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [13]),
        .Q(\bmem_reg[84]_23 [13]),
        .R(1'b0));
  FDRE \bmem_reg[84][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [14]),
        .Q(\bmem_reg[84]_23 [14]),
        .R(1'b0));
  FDRE \bmem_reg[84][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [15]),
        .Q(\bmem_reg[84]_23 [15]),
        .R(1'b0));
  FDRE \bmem_reg[84][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [16]),
        .Q(\bmem_reg[84]_23 [16]),
        .R(1'b0));
  FDRE \bmem_reg[84][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [17]),
        .Q(\bmem_reg[84]_23 [17]),
        .R(1'b0));
  FDRE \bmem_reg[84][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [18]),
        .Q(\bmem_reg[84]_23 [18]),
        .R(1'b0));
  FDRE \bmem_reg[84][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [19]),
        .Q(\bmem_reg[84]_23 [19]),
        .R(1'b0));
  FDRE \bmem_reg[84][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [1]),
        .Q(\bmem_reg[84]_23 [1]),
        .R(1'b0));
  FDRE \bmem_reg[84][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [20]),
        .Q(\bmem_reg[84]_23 [20]),
        .R(1'b0));
  FDRE \bmem_reg[84][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [21]),
        .Q(\bmem_reg[84]_23 [21]),
        .R(1'b0));
  FDRE \bmem_reg[84][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [22]),
        .Q(\bmem_reg[84]_23 [22]),
        .R(1'b0));
  FDRE \bmem_reg[84][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [23]),
        .Q(\bmem_reg[84]_23 [23]),
        .R(1'b0));
  FDRE \bmem_reg[84][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [24]),
        .Q(\bmem_reg[84]_23 [24]),
        .R(1'b0));
  FDRE \bmem_reg[84][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [25]),
        .Q(\bmem_reg[84]_23 [25]),
        .R(1'b0));
  FDRE \bmem_reg[84][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [26]),
        .Q(\bmem_reg[84]_23 [26]),
        .R(1'b0));
  FDRE \bmem_reg[84][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [27]),
        .Q(\bmem_reg[84]_23 [27]),
        .R(1'b0));
  FDRE \bmem_reg[84][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [28]),
        .Q(\bmem_reg[84]_23 [28]),
        .R(1'b0));
  FDRE \bmem_reg[84][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [29]),
        .Q(\bmem_reg[84]_23 [29]),
        .R(1'b0));
  FDRE \bmem_reg[84][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [2]),
        .Q(\bmem_reg[84]_23 [2]),
        .R(1'b0));
  FDRE \bmem_reg[84][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [30]),
        .Q(\bmem_reg[84]_23 [30]),
        .R(1'b0));
  FDRE \bmem_reg[84][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [31]),
        .Q(\bmem_reg[84]_23 [31]),
        .R(1'b0));
  FDRE \bmem_reg[84][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [3]),
        .Q(\bmem_reg[84]_23 [3]),
        .R(1'b0));
  FDRE \bmem_reg[84][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [4]),
        .Q(\bmem_reg[84]_23 [4]),
        .R(1'b0));
  FDRE \bmem_reg[84][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [5]),
        .Q(\bmem_reg[84]_23 [5]),
        .R(1'b0));
  FDRE \bmem_reg[84][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [6]),
        .Q(\bmem_reg[84]_23 [6]),
        .R(1'b0));
  FDRE \bmem_reg[84][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [7]),
        .Q(\bmem_reg[84]_23 [7]),
        .R(1'b0));
  FDRE \bmem_reg[84][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [8]),
        .Q(\bmem_reg[84]_23 [8]),
        .R(1'b0));
  FDRE \bmem_reg[84][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[84]_22 [9]),
        .Q(\bmem_reg[84]_23 [9]),
        .R(1'b0));
  FDRE \bmem_reg[85][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [0]),
        .Q(\bmem_reg[85]_21 [0]),
        .R(1'b0));
  FDRE \bmem_reg[85][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [10]),
        .Q(\bmem_reg[85]_21 [10]),
        .R(1'b0));
  FDRE \bmem_reg[85][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [11]),
        .Q(\bmem_reg[85]_21 [11]),
        .R(1'b0));
  FDRE \bmem_reg[85][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [12]),
        .Q(\bmem_reg[85]_21 [12]),
        .R(1'b0));
  FDRE \bmem_reg[85][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [13]),
        .Q(\bmem_reg[85]_21 [13]),
        .R(1'b0));
  FDRE \bmem_reg[85][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [14]),
        .Q(\bmem_reg[85]_21 [14]),
        .R(1'b0));
  FDRE \bmem_reg[85][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [15]),
        .Q(\bmem_reg[85]_21 [15]),
        .R(1'b0));
  FDRE \bmem_reg[85][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [16]),
        .Q(\bmem_reg[85]_21 [16]),
        .R(1'b0));
  FDRE \bmem_reg[85][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [17]),
        .Q(\bmem_reg[85]_21 [17]),
        .R(1'b0));
  FDRE \bmem_reg[85][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [18]),
        .Q(\bmem_reg[85]_21 [18]),
        .R(1'b0));
  FDRE \bmem_reg[85][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [19]),
        .Q(\bmem_reg[85]_21 [19]),
        .R(1'b0));
  FDRE \bmem_reg[85][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [1]),
        .Q(\bmem_reg[85]_21 [1]),
        .R(1'b0));
  FDRE \bmem_reg[85][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [20]),
        .Q(\bmem_reg[85]_21 [20]),
        .R(1'b0));
  FDRE \bmem_reg[85][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [21]),
        .Q(\bmem_reg[85]_21 [21]),
        .R(1'b0));
  FDRE \bmem_reg[85][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [22]),
        .Q(\bmem_reg[85]_21 [22]),
        .R(1'b0));
  FDRE \bmem_reg[85][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [23]),
        .Q(\bmem_reg[85]_21 [23]),
        .R(1'b0));
  FDRE \bmem_reg[85][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [2]),
        .Q(\bmem_reg[85]_21 [2]),
        .R(1'b0));
  FDRE \bmem_reg[85][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [3]),
        .Q(\bmem_reg[85]_21 [3]),
        .R(1'b0));
  FDRE \bmem_reg[85][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [4]),
        .Q(\bmem_reg[85]_21 [4]),
        .R(1'b0));
  FDRE \bmem_reg[85][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [5]),
        .Q(\bmem_reg[85]_21 [5]),
        .R(1'b0));
  FDRE \bmem_reg[85][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [6]),
        .Q(\bmem_reg[85]_21 [6]),
        .R(1'b0));
  FDRE \bmem_reg[85][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [7]),
        .Q(\bmem_reg[85]_21 [7]),
        .R(1'b0));
  FDRE \bmem_reg[85][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [8]),
        .Q(\bmem_reg[85]_21 [8]),
        .R(1'b0));
  FDRE \bmem_reg[85][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[85]_20 [9]),
        .Q(\bmem_reg[85]_21 [9]),
        .R(1'b0));
  FDRE \bmem_reg[86][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [0]),
        .Q(\bmem_reg[86]_19 [0]),
        .R(1'b0));
  FDRE \bmem_reg[86][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [10]),
        .Q(\bmem_reg[86]_19 [10]),
        .R(1'b0));
  FDRE \bmem_reg[86][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [11]),
        .Q(\bmem_reg[86]_19 [11]),
        .R(1'b0));
  FDRE \bmem_reg[86][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [12]),
        .Q(\bmem_reg[86]_19 [12]),
        .R(1'b0));
  FDRE \bmem_reg[86][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [13]),
        .Q(\bmem_reg[86]_19 [13]),
        .R(1'b0));
  FDRE \bmem_reg[86][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [14]),
        .Q(\bmem_reg[86]_19 [14]),
        .R(1'b0));
  FDRE \bmem_reg[86][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [15]),
        .Q(\bmem_reg[86]_19 [15]),
        .R(1'b0));
  FDRE \bmem_reg[86][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [16]),
        .Q(\bmem_reg[86]_19 [16]),
        .R(1'b0));
  FDRE \bmem_reg[86][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [17]),
        .Q(\bmem_reg[86]_19 [17]),
        .R(1'b0));
  FDRE \bmem_reg[86][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [18]),
        .Q(\bmem_reg[86]_19 [18]),
        .R(1'b0));
  FDRE \bmem_reg[86][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [19]),
        .Q(\bmem_reg[86]_19 [19]),
        .R(1'b0));
  FDRE \bmem_reg[86][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [1]),
        .Q(\bmem_reg[86]_19 [1]),
        .R(1'b0));
  FDRE \bmem_reg[86][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [20]),
        .Q(\bmem_reg[86]_19 [20]),
        .R(1'b0));
  FDRE \bmem_reg[86][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [21]),
        .Q(\bmem_reg[86]_19 [21]),
        .R(1'b0));
  FDRE \bmem_reg[86][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [22]),
        .Q(\bmem_reg[86]_19 [22]),
        .R(1'b0));
  FDRE \bmem_reg[86][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [23]),
        .Q(\bmem_reg[86]_19 [23]),
        .R(1'b0));
  FDRE \bmem_reg[86][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [24]),
        .Q(\bmem_reg[86]_19 [24]),
        .R(1'b0));
  FDRE \bmem_reg[86][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [25]),
        .Q(\bmem_reg[86]_19 [25]),
        .R(1'b0));
  FDRE \bmem_reg[86][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [26]),
        .Q(\bmem_reg[86]_19 [26]),
        .R(1'b0));
  FDRE \bmem_reg[86][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [27]),
        .Q(\bmem_reg[86]_19 [27]),
        .R(1'b0));
  FDRE \bmem_reg[86][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [28]),
        .Q(\bmem_reg[86]_19 [28]),
        .R(1'b0));
  FDRE \bmem_reg[86][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [29]),
        .Q(\bmem_reg[86]_19 [29]),
        .R(1'b0));
  FDRE \bmem_reg[86][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [2]),
        .Q(\bmem_reg[86]_19 [2]),
        .R(1'b0));
  FDRE \bmem_reg[86][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [30]),
        .Q(\bmem_reg[86]_19 [30]),
        .R(1'b0));
  FDRE \bmem_reg[86][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [31]),
        .Q(\bmem_reg[86]_19 [31]),
        .R(1'b0));
  FDRE \bmem_reg[86][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [3]),
        .Q(\bmem_reg[86]_19 [3]),
        .R(1'b0));
  FDRE \bmem_reg[86][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [4]),
        .Q(\bmem_reg[86]_19 [4]),
        .R(1'b0));
  FDRE \bmem_reg[86][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [5]),
        .Q(\bmem_reg[86]_19 [5]),
        .R(1'b0));
  FDRE \bmem_reg[86][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [6]),
        .Q(\bmem_reg[86]_19 [6]),
        .R(1'b0));
  FDRE \bmem_reg[86][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [7]),
        .Q(\bmem_reg[86]_19 [7]),
        .R(1'b0));
  FDRE \bmem_reg[86][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [8]),
        .Q(\bmem_reg[86]_19 [8]),
        .R(1'b0));
  FDRE \bmem_reg[86][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[86]_18 [9]),
        .Q(\bmem_reg[86]_19 [9]),
        .R(1'b0));
  FDRE \bmem_reg[87][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [0]),
        .Q(\bmem_reg[87]_17 [0]),
        .R(1'b0));
  FDRE \bmem_reg[87][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [10]),
        .Q(\bmem_reg[87]_17 [10]),
        .R(1'b0));
  FDRE \bmem_reg[87][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [11]),
        .Q(\bmem_reg[87]_17 [11]),
        .R(1'b0));
  FDRE \bmem_reg[87][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [12]),
        .Q(\bmem_reg[87]_17 [12]),
        .R(1'b0));
  FDRE \bmem_reg[87][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [13]),
        .Q(\bmem_reg[87]_17 [13]),
        .R(1'b0));
  FDRE \bmem_reg[87][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [14]),
        .Q(\bmem_reg[87]_17 [14]),
        .R(1'b0));
  FDRE \bmem_reg[87][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [15]),
        .Q(\bmem_reg[87]_17 [15]),
        .R(1'b0));
  FDRE \bmem_reg[87][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [16]),
        .Q(\bmem_reg[87]_17 [16]),
        .R(1'b0));
  FDRE \bmem_reg[87][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [17]),
        .Q(\bmem_reg[87]_17 [17]),
        .R(1'b0));
  FDRE \bmem_reg[87][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [18]),
        .Q(\bmem_reg[87]_17 [18]),
        .R(1'b0));
  FDRE \bmem_reg[87][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [19]),
        .Q(\bmem_reg[87]_17 [19]),
        .R(1'b0));
  FDRE \bmem_reg[87][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [1]),
        .Q(\bmem_reg[87]_17 [1]),
        .R(1'b0));
  FDRE \bmem_reg[87][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [20]),
        .Q(\bmem_reg[87]_17 [20]),
        .R(1'b0));
  FDRE \bmem_reg[87][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [21]),
        .Q(\bmem_reg[87]_17 [21]),
        .R(1'b0));
  FDRE \bmem_reg[87][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [22]),
        .Q(\bmem_reg[87]_17 [22]),
        .R(1'b0));
  FDRE \bmem_reg[87][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [23]),
        .Q(\bmem_reg[87]_17 [23]),
        .R(1'b0));
  FDRE \bmem_reg[87][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [2]),
        .Q(\bmem_reg[87]_17 [2]),
        .R(1'b0));
  FDRE \bmem_reg[87][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [3]),
        .Q(\bmem_reg[87]_17 [3]),
        .R(1'b0));
  FDRE \bmem_reg[87][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [4]),
        .Q(\bmem_reg[87]_17 [4]),
        .R(1'b0));
  FDRE \bmem_reg[87][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [5]),
        .Q(\bmem_reg[87]_17 [5]),
        .R(1'b0));
  FDRE \bmem_reg[87][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [6]),
        .Q(\bmem_reg[87]_17 [6]),
        .R(1'b0));
  FDRE \bmem_reg[87][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [7]),
        .Q(\bmem_reg[87]_17 [7]),
        .R(1'b0));
  FDRE \bmem_reg[87][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [8]),
        .Q(\bmem_reg[87]_17 [8]),
        .R(1'b0));
  FDRE \bmem_reg[87][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[87]_16 [9]),
        .Q(\bmem_reg[87]_17 [9]),
        .R(1'b0));
  FDRE \bmem_reg[88][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [0]),
        .Q(\bmem_reg[88]_15 [0]),
        .R(1'b0));
  FDRE \bmem_reg[88][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [10]),
        .Q(\bmem_reg[88]_15 [10]),
        .R(1'b0));
  FDRE \bmem_reg[88][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [11]),
        .Q(\bmem_reg[88]_15 [11]),
        .R(1'b0));
  FDRE \bmem_reg[88][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [12]),
        .Q(\bmem_reg[88]_15 [12]),
        .R(1'b0));
  FDRE \bmem_reg[88][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [13]),
        .Q(\bmem_reg[88]_15 [13]),
        .R(1'b0));
  FDRE \bmem_reg[88][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [14]),
        .Q(\bmem_reg[88]_15 [14]),
        .R(1'b0));
  FDRE \bmem_reg[88][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [15]),
        .Q(\bmem_reg[88]_15 [15]),
        .R(1'b0));
  FDRE \bmem_reg[88][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [16]),
        .Q(\bmem_reg[88]_15 [16]),
        .R(1'b0));
  FDRE \bmem_reg[88][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [17]),
        .Q(\bmem_reg[88]_15 [17]),
        .R(1'b0));
  FDRE \bmem_reg[88][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [18]),
        .Q(\bmem_reg[88]_15 [18]),
        .R(1'b0));
  FDRE \bmem_reg[88][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [19]),
        .Q(\bmem_reg[88]_15 [19]),
        .R(1'b0));
  FDRE \bmem_reg[88][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [1]),
        .Q(\bmem_reg[88]_15 [1]),
        .R(1'b0));
  FDRE \bmem_reg[88][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [20]),
        .Q(\bmem_reg[88]_15 [20]),
        .R(1'b0));
  FDRE \bmem_reg[88][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [21]),
        .Q(\bmem_reg[88]_15 [21]),
        .R(1'b0));
  FDRE \bmem_reg[88][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [22]),
        .Q(\bmem_reg[88]_15 [22]),
        .R(1'b0));
  FDRE \bmem_reg[88][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [23]),
        .Q(\bmem_reg[88]_15 [23]),
        .R(1'b0));
  FDRE \bmem_reg[88][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [24]),
        .Q(\bmem_reg[88]_15 [24]),
        .R(1'b0));
  FDRE \bmem_reg[88][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [25]),
        .Q(\bmem_reg[88]_15 [25]),
        .R(1'b0));
  FDRE \bmem_reg[88][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [26]),
        .Q(\bmem_reg[88]_15 [26]),
        .R(1'b0));
  FDRE \bmem_reg[88][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [27]),
        .Q(\bmem_reg[88]_15 [27]),
        .R(1'b0));
  FDRE \bmem_reg[88][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [28]),
        .Q(\bmem_reg[88]_15 [28]),
        .R(1'b0));
  FDRE \bmem_reg[88][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [29]),
        .Q(\bmem_reg[88]_15 [29]),
        .R(1'b0));
  FDRE \bmem_reg[88][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [2]),
        .Q(\bmem_reg[88]_15 [2]),
        .R(1'b0));
  FDRE \bmem_reg[88][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [30]),
        .Q(\bmem_reg[88]_15 [30]),
        .R(1'b0));
  FDRE \bmem_reg[88][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [31]),
        .Q(\bmem_reg[88]_15 [31]),
        .R(1'b0));
  FDRE \bmem_reg[88][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [3]),
        .Q(\bmem_reg[88]_15 [3]),
        .R(1'b0));
  FDRE \bmem_reg[88][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [4]),
        .Q(\bmem_reg[88]_15 [4]),
        .R(1'b0));
  FDRE \bmem_reg[88][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [5]),
        .Q(\bmem_reg[88]_15 [5]),
        .R(1'b0));
  FDRE \bmem_reg[88][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [6]),
        .Q(\bmem_reg[88]_15 [6]),
        .R(1'b0));
  FDRE \bmem_reg[88][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [7]),
        .Q(\bmem_reg[88]_15 [7]),
        .R(1'b0));
  FDRE \bmem_reg[88][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [8]),
        .Q(\bmem_reg[88]_15 [8]),
        .R(1'b0));
  FDRE \bmem_reg[88][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[88]_14 [9]),
        .Q(\bmem_reg[88]_15 [9]),
        .R(1'b0));
  FDRE \bmem_reg[89][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [0]),
        .Q(\bmem_reg[89]_13 [0]),
        .R(1'b0));
  FDRE \bmem_reg[89][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [10]),
        .Q(\bmem_reg[89]_13 [10]),
        .R(1'b0));
  FDRE \bmem_reg[89][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [11]),
        .Q(\bmem_reg[89]_13 [11]),
        .R(1'b0));
  FDRE \bmem_reg[89][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [12]),
        .Q(\bmem_reg[89]_13 [12]),
        .R(1'b0));
  FDRE \bmem_reg[89][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [13]),
        .Q(\bmem_reg[89]_13 [13]),
        .R(1'b0));
  FDRE \bmem_reg[89][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [14]),
        .Q(\bmem_reg[89]_13 [14]),
        .R(1'b0));
  FDRE \bmem_reg[89][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [15]),
        .Q(\bmem_reg[89]_13 [15]),
        .R(1'b0));
  FDRE \bmem_reg[89][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [16]),
        .Q(\bmem_reg[89]_13 [16]),
        .R(1'b0));
  FDRE \bmem_reg[89][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [17]),
        .Q(\bmem_reg[89]_13 [17]),
        .R(1'b0));
  FDRE \bmem_reg[89][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [18]),
        .Q(\bmem_reg[89]_13 [18]),
        .R(1'b0));
  FDRE \bmem_reg[89][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [19]),
        .Q(\bmem_reg[89]_13 [19]),
        .R(1'b0));
  FDRE \bmem_reg[89][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [1]),
        .Q(\bmem_reg[89]_13 [1]),
        .R(1'b0));
  FDRE \bmem_reg[89][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [20]),
        .Q(\bmem_reg[89]_13 [20]),
        .R(1'b0));
  FDRE \bmem_reg[89][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [21]),
        .Q(\bmem_reg[89]_13 [21]),
        .R(1'b0));
  FDRE \bmem_reg[89][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [22]),
        .Q(\bmem_reg[89]_13 [22]),
        .R(1'b0));
  FDRE \bmem_reg[89][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [23]),
        .Q(\bmem_reg[89]_13 [23]),
        .R(1'b0));
  FDRE \bmem_reg[89][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [2]),
        .Q(\bmem_reg[89]_13 [2]),
        .R(1'b0));
  FDRE \bmem_reg[89][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [3]),
        .Q(\bmem_reg[89]_13 [3]),
        .R(1'b0));
  FDRE \bmem_reg[89][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [4]),
        .Q(\bmem_reg[89]_13 [4]),
        .R(1'b0));
  FDRE \bmem_reg[89][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [5]),
        .Q(\bmem_reg[89]_13 [5]),
        .R(1'b0));
  FDRE \bmem_reg[89][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [6]),
        .Q(\bmem_reg[89]_13 [6]),
        .R(1'b0));
  FDRE \bmem_reg[89][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [7]),
        .Q(\bmem_reg[89]_13 [7]),
        .R(1'b0));
  FDRE \bmem_reg[89][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [8]),
        .Q(\bmem_reg[89]_13 [8]),
        .R(1'b0));
  FDRE \bmem_reg[89][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[89]_12 [9]),
        .Q(\bmem_reg[89]_13 [9]),
        .R(1'b0));
  FDRE \bmem_reg[8][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][0] ),
        .Q(\bmem_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bmem_reg[8][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][10] ),
        .Q(\rmem_reg[36]_170 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bmem_reg[8][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][11] ),
        .Q(Q),
        .R(1'b0));
  FDRE \bmem_reg[8][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][12] ),
        .Q(\bmem_reg_n_0_[8][12] ),
        .R(1'b0));
  FDRE \bmem_reg[8][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][13] ),
        .Q(\bmem_reg_n_0_[8][13] ),
        .R(1'b0));
  FDRE \bmem_reg[8][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][14] ),
        .Q(\bmem_reg_n_0_[8][14] ),
        .R(1'b0));
  FDRE \bmem_reg[8][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][15] ),
        .Q(\bmem_reg_n_0_[8][15] ),
        .R(1'b0));
  FDRE \bmem_reg[8][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][16] ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \bmem_reg[8][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][17] ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \bmem_reg[8][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][18] ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \bmem_reg[8][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][19] ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \bmem_reg[8][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][1] ),
        .Q(\bmem_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE \bmem_reg[8][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][20] ),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \bmem_reg[8][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][21] ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \bmem_reg[8][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][22] ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \bmem_reg[8][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][23] ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \bmem_reg[8][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][24] ),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE \bmem_reg[8][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][25] ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE \bmem_reg[8][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][26] ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE \bmem_reg[8][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][27] ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \bmem_reg[8][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][28] ),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \bmem_reg[8][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][29] ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE \bmem_reg[8][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][2] ),
        .Q(\bmem_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE \bmem_reg[8][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][30] ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \bmem_reg[8][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][31] ),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \bmem_reg[8][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][3] ),
        .Q(\bmem_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE \bmem_reg[8][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][4] ),
        .Q(\bmem_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE \bmem_reg[8][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][5] ),
        .Q(\bmem_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE \bmem_reg[8][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][6] ),
        .Q(\bmem_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE \bmem_reg[8][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][7] ),
        .Q(\bmem_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bmem_reg[8][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][8] ),
        .Q(\rmem_reg[36]_170 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bmem_reg[8][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[8][9] ),
        .Q(\rmem_reg[36]_170 [1]),
        .R(1'b0));
  FDRE \bmem_reg[90][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [0]),
        .Q(\bmem_reg[90]_11 [0]),
        .R(1'b0));
  FDRE \bmem_reg[90][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [10]),
        .Q(\bmem_reg[90]_11 [10]),
        .R(1'b0));
  FDRE \bmem_reg[90][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [11]),
        .Q(\bmem_reg[90]_11 [11]),
        .R(1'b0));
  FDRE \bmem_reg[90][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [12]),
        .Q(\bmem_reg[90]_11 [12]),
        .R(1'b0));
  FDRE \bmem_reg[90][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [13]),
        .Q(\bmem_reg[90]_11 [13]),
        .R(1'b0));
  FDRE \bmem_reg[90][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [14]),
        .Q(\bmem_reg[90]_11 [14]),
        .R(1'b0));
  FDRE \bmem_reg[90][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [15]),
        .Q(\bmem_reg[90]_11 [15]),
        .R(1'b0));
  FDRE \bmem_reg[90][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [16]),
        .Q(\bmem_reg[90]_11 [16]),
        .R(1'b0));
  FDRE \bmem_reg[90][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [17]),
        .Q(\bmem_reg[90]_11 [17]),
        .R(1'b0));
  FDRE \bmem_reg[90][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [18]),
        .Q(\bmem_reg[90]_11 [18]),
        .R(1'b0));
  FDRE \bmem_reg[90][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [19]),
        .Q(\bmem_reg[90]_11 [19]),
        .R(1'b0));
  FDRE \bmem_reg[90][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [1]),
        .Q(\bmem_reg[90]_11 [1]),
        .R(1'b0));
  FDRE \bmem_reg[90][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [20]),
        .Q(\bmem_reg[90]_11 [20]),
        .R(1'b0));
  FDRE \bmem_reg[90][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [21]),
        .Q(\bmem_reg[90]_11 [21]),
        .R(1'b0));
  FDRE \bmem_reg[90][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [22]),
        .Q(\bmem_reg[90]_11 [22]),
        .R(1'b0));
  FDRE \bmem_reg[90][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [23]),
        .Q(\bmem_reg[90]_11 [23]),
        .R(1'b0));
  FDRE \bmem_reg[90][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [24]),
        .Q(\bmem_reg[90]_11 [24]),
        .R(1'b0));
  FDRE \bmem_reg[90][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [25]),
        .Q(\bmem_reg[90]_11 [25]),
        .R(1'b0));
  FDRE \bmem_reg[90][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [26]),
        .Q(\bmem_reg[90]_11 [26]),
        .R(1'b0));
  FDRE \bmem_reg[90][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [27]),
        .Q(\bmem_reg[90]_11 [27]),
        .R(1'b0));
  FDRE \bmem_reg[90][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [28]),
        .Q(\bmem_reg[90]_11 [28]),
        .R(1'b0));
  FDRE \bmem_reg[90][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [29]),
        .Q(\bmem_reg[90]_11 [29]),
        .R(1'b0));
  FDRE \bmem_reg[90][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [2]),
        .Q(\bmem_reg[90]_11 [2]),
        .R(1'b0));
  FDRE \bmem_reg[90][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [30]),
        .Q(\bmem_reg[90]_11 [30]),
        .R(1'b0));
  FDRE \bmem_reg[90][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [31]),
        .Q(\bmem_reg[90]_11 [31]),
        .R(1'b0));
  FDRE \bmem_reg[90][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [3]),
        .Q(\bmem_reg[90]_11 [3]),
        .R(1'b0));
  FDRE \bmem_reg[90][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [4]),
        .Q(\bmem_reg[90]_11 [4]),
        .R(1'b0));
  FDRE \bmem_reg[90][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [5]),
        .Q(\bmem_reg[90]_11 [5]),
        .R(1'b0));
  FDRE \bmem_reg[90][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [6]),
        .Q(\bmem_reg[90]_11 [6]),
        .R(1'b0));
  FDRE \bmem_reg[90][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [7]),
        .Q(\bmem_reg[90]_11 [7]),
        .R(1'b0));
  FDRE \bmem_reg[90][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [8]),
        .Q(\bmem_reg[90]_11 [8]),
        .R(1'b0));
  FDRE \bmem_reg[90][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[90]_10 [9]),
        .Q(\bmem_reg[90]_11 [9]),
        .R(1'b0));
  FDRE \bmem_reg[91][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [0]),
        .Q(\bmem_reg[91]_9 [0]),
        .R(1'b0));
  FDRE \bmem_reg[91][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [10]),
        .Q(\bmem_reg[91]_9 [10]),
        .R(1'b0));
  FDRE \bmem_reg[91][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [11]),
        .Q(\bmem_reg[91]_9 [11]),
        .R(1'b0));
  FDRE \bmem_reg[91][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [12]),
        .Q(\bmem_reg[91]_9 [12]),
        .R(1'b0));
  FDRE \bmem_reg[91][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [13]),
        .Q(\bmem_reg[91]_9 [13]),
        .R(1'b0));
  FDRE \bmem_reg[91][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [14]),
        .Q(\bmem_reg[91]_9 [14]),
        .R(1'b0));
  FDRE \bmem_reg[91][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [15]),
        .Q(\bmem_reg[91]_9 [15]),
        .R(1'b0));
  FDRE \bmem_reg[91][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [16]),
        .Q(\bmem_reg[91]_9 [16]),
        .R(1'b0));
  FDRE \bmem_reg[91][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [17]),
        .Q(\bmem_reg[91]_9 [17]),
        .R(1'b0));
  FDRE \bmem_reg[91][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [18]),
        .Q(\bmem_reg[91]_9 [18]),
        .R(1'b0));
  FDRE \bmem_reg[91][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [19]),
        .Q(\bmem_reg[91]_9 [19]),
        .R(1'b0));
  FDRE \bmem_reg[91][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [1]),
        .Q(\bmem_reg[91]_9 [1]),
        .R(1'b0));
  FDRE \bmem_reg[91][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [20]),
        .Q(\bmem_reg[91]_9 [20]),
        .R(1'b0));
  FDRE \bmem_reg[91][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [21]),
        .Q(\bmem_reg[91]_9 [21]),
        .R(1'b0));
  FDRE \bmem_reg[91][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [22]),
        .Q(\bmem_reg[91]_9 [22]),
        .R(1'b0));
  FDRE \bmem_reg[91][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [23]),
        .Q(\bmem_reg[91]_9 [23]),
        .R(1'b0));
  FDRE \bmem_reg[91][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [2]),
        .Q(\bmem_reg[91]_9 [2]),
        .R(1'b0));
  FDRE \bmem_reg[91][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [3]),
        .Q(\bmem_reg[91]_9 [3]),
        .R(1'b0));
  FDRE \bmem_reg[91][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [4]),
        .Q(\bmem_reg[91]_9 [4]),
        .R(1'b0));
  FDRE \bmem_reg[91][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [5]),
        .Q(\bmem_reg[91]_9 [5]),
        .R(1'b0));
  FDRE \bmem_reg[91][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [6]),
        .Q(\bmem_reg[91]_9 [6]),
        .R(1'b0));
  FDRE \bmem_reg[91][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [7]),
        .Q(\bmem_reg[91]_9 [7]),
        .R(1'b0));
  FDRE \bmem_reg[91][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [8]),
        .Q(\bmem_reg[91]_9 [8]),
        .R(1'b0));
  FDRE \bmem_reg[91][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[91]_8 [9]),
        .Q(\bmem_reg[91]_9 [9]),
        .R(1'b0));
  FDRE \bmem_reg[92][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [0]),
        .Q(\bmem_reg[92]_7 [0]),
        .R(1'b0));
  FDRE \bmem_reg[92][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [10]),
        .Q(\bmem_reg[92]_7 [10]),
        .R(1'b0));
  FDRE \bmem_reg[92][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [11]),
        .Q(\bmem_reg[92]_7 [11]),
        .R(1'b0));
  FDRE \bmem_reg[92][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [12]),
        .Q(\bmem_reg[92]_7 [12]),
        .R(1'b0));
  FDRE \bmem_reg[92][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [13]),
        .Q(\bmem_reg[92]_7 [13]),
        .R(1'b0));
  FDRE \bmem_reg[92][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [14]),
        .Q(\bmem_reg[92]_7 [14]),
        .R(1'b0));
  FDRE \bmem_reg[92][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [15]),
        .Q(\bmem_reg[92]_7 [15]),
        .R(1'b0));
  FDRE \bmem_reg[92][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [16]),
        .Q(\bmem_reg[92]_7 [16]),
        .R(1'b0));
  FDRE \bmem_reg[92][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [17]),
        .Q(\bmem_reg[92]_7 [17]),
        .R(1'b0));
  FDRE \bmem_reg[92][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [18]),
        .Q(\bmem_reg[92]_7 [18]),
        .R(1'b0));
  FDRE \bmem_reg[92][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [19]),
        .Q(\bmem_reg[92]_7 [19]),
        .R(1'b0));
  FDRE \bmem_reg[92][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [1]),
        .Q(\bmem_reg[92]_7 [1]),
        .R(1'b0));
  FDRE \bmem_reg[92][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [20]),
        .Q(\bmem_reg[92]_7 [20]),
        .R(1'b0));
  FDRE \bmem_reg[92][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [21]),
        .Q(\bmem_reg[92]_7 [21]),
        .R(1'b0));
  FDRE \bmem_reg[92][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [22]),
        .Q(\bmem_reg[92]_7 [22]),
        .R(1'b0));
  FDRE \bmem_reg[92][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [23]),
        .Q(\bmem_reg[92]_7 [23]),
        .R(1'b0));
  FDRE \bmem_reg[92][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [24]),
        .Q(\bmem_reg[92]_7 [24]),
        .R(1'b0));
  FDRE \bmem_reg[92][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [25]),
        .Q(\bmem_reg[92]_7 [25]),
        .R(1'b0));
  FDRE \bmem_reg[92][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [26]),
        .Q(\bmem_reg[92]_7 [26]),
        .R(1'b0));
  FDRE \bmem_reg[92][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [27]),
        .Q(\bmem_reg[92]_7 [27]),
        .R(1'b0));
  FDRE \bmem_reg[92][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [28]),
        .Q(\bmem_reg[92]_7 [28]),
        .R(1'b0));
  FDRE \bmem_reg[92][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [29]),
        .Q(\bmem_reg[92]_7 [29]),
        .R(1'b0));
  FDRE \bmem_reg[92][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [2]),
        .Q(\bmem_reg[92]_7 [2]),
        .R(1'b0));
  FDRE \bmem_reg[92][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [30]),
        .Q(\bmem_reg[92]_7 [30]),
        .R(1'b0));
  FDRE \bmem_reg[92][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [31]),
        .Q(\bmem_reg[92]_7 [31]),
        .R(1'b0));
  FDRE \bmem_reg[92][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [3]),
        .Q(\bmem_reg[92]_7 [3]),
        .R(1'b0));
  FDRE \bmem_reg[92][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [4]),
        .Q(\bmem_reg[92]_7 [4]),
        .R(1'b0));
  FDRE \bmem_reg[92][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [5]),
        .Q(\bmem_reg[92]_7 [5]),
        .R(1'b0));
  FDRE \bmem_reg[92][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [6]),
        .Q(\bmem_reg[92]_7 [6]),
        .R(1'b0));
  FDRE \bmem_reg[92][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [7]),
        .Q(\bmem_reg[92]_7 [7]),
        .R(1'b0));
  FDRE \bmem_reg[92][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [8]),
        .Q(\bmem_reg[92]_7 [8]),
        .R(1'b0));
  FDRE \bmem_reg[92][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[92]_6 [9]),
        .Q(\bmem_reg[92]_7 [9]),
        .R(1'b0));
  FDRE \bmem_reg[93][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [0]),
        .Q(\bmem_reg[93]_5 [0]),
        .R(1'b0));
  FDRE \bmem_reg[93][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [10]),
        .Q(\bmem_reg[93]_5 [10]),
        .R(1'b0));
  FDRE \bmem_reg[93][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [11]),
        .Q(\bmem_reg[93]_5 [11]),
        .R(1'b0));
  FDRE \bmem_reg[93][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [12]),
        .Q(\bmem_reg[93]_5 [12]),
        .R(1'b0));
  FDRE \bmem_reg[93][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [13]),
        .Q(\bmem_reg[93]_5 [13]),
        .R(1'b0));
  FDRE \bmem_reg[93][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [14]),
        .Q(\bmem_reg[93]_5 [14]),
        .R(1'b0));
  FDRE \bmem_reg[93][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [15]),
        .Q(\bmem_reg[93]_5 [15]),
        .R(1'b0));
  FDRE \bmem_reg[93][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [16]),
        .Q(\bmem_reg[93]_5 [16]),
        .R(1'b0));
  FDRE \bmem_reg[93][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [17]),
        .Q(\bmem_reg[93]_5 [17]),
        .R(1'b0));
  FDRE \bmem_reg[93][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [18]),
        .Q(\bmem_reg[93]_5 [18]),
        .R(1'b0));
  FDRE \bmem_reg[93][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [19]),
        .Q(\bmem_reg[93]_5 [19]),
        .R(1'b0));
  FDRE \bmem_reg[93][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [1]),
        .Q(\bmem_reg[93]_5 [1]),
        .R(1'b0));
  FDRE \bmem_reg[93][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [20]),
        .Q(\bmem_reg[93]_5 [20]),
        .R(1'b0));
  FDRE \bmem_reg[93][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [21]),
        .Q(\bmem_reg[93]_5 [21]),
        .R(1'b0));
  FDRE \bmem_reg[93][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [22]),
        .Q(\bmem_reg[93]_5 [22]),
        .R(1'b0));
  FDRE \bmem_reg[93][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [23]),
        .Q(\bmem_reg[93]_5 [23]),
        .R(1'b0));
  FDRE \bmem_reg[93][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [2]),
        .Q(\bmem_reg[93]_5 [2]),
        .R(1'b0));
  FDRE \bmem_reg[93][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [3]),
        .Q(\bmem_reg[93]_5 [3]),
        .R(1'b0));
  FDRE \bmem_reg[93][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [4]),
        .Q(\bmem_reg[93]_5 [4]),
        .R(1'b0));
  FDRE \bmem_reg[93][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [5]),
        .Q(\bmem_reg[93]_5 [5]),
        .R(1'b0));
  FDRE \bmem_reg[93][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [6]),
        .Q(\bmem_reg[93]_5 [6]),
        .R(1'b0));
  FDRE \bmem_reg[93][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [7]),
        .Q(\bmem_reg[93]_5 [7]),
        .R(1'b0));
  FDRE \bmem_reg[93][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [8]),
        .Q(\bmem_reg[93]_5 [8]),
        .R(1'b0));
  FDRE \bmem_reg[93][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[93]_4 [9]),
        .Q(\bmem_reg[93]_5 [9]),
        .R(1'b0));
  FDRE \bmem_reg[94][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [0]),
        .Q(\bmem_reg[94]_3 [0]),
        .R(1'b0));
  FDRE \bmem_reg[94][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [10]),
        .Q(\bmem_reg[94]_3 [10]),
        .R(1'b0));
  FDRE \bmem_reg[94][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [11]),
        .Q(\bmem_reg[94]_3 [11]),
        .R(1'b0));
  FDRE \bmem_reg[94][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [12]),
        .Q(\bmem_reg[94]_3 [12]),
        .R(1'b0));
  FDRE \bmem_reg[94][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [13]),
        .Q(\bmem_reg[94]_3 [13]),
        .R(1'b0));
  FDRE \bmem_reg[94][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [14]),
        .Q(\bmem_reg[94]_3 [14]),
        .R(1'b0));
  FDRE \bmem_reg[94][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [15]),
        .Q(\bmem_reg[94]_3 [15]),
        .R(1'b0));
  FDRE \bmem_reg[94][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [16]),
        .Q(\bmem_reg[94]_3 [16]),
        .R(1'b0));
  FDRE \bmem_reg[94][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [17]),
        .Q(\bmem_reg[94]_3 [17]),
        .R(1'b0));
  FDRE \bmem_reg[94][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [18]),
        .Q(\bmem_reg[94]_3 [18]),
        .R(1'b0));
  FDRE \bmem_reg[94][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [19]),
        .Q(\bmem_reg[94]_3 [19]),
        .R(1'b0));
  FDRE \bmem_reg[94][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [1]),
        .Q(\bmem_reg[94]_3 [1]),
        .R(1'b0));
  FDRE \bmem_reg[94][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [20]),
        .Q(\bmem_reg[94]_3 [20]),
        .R(1'b0));
  FDRE \bmem_reg[94][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [21]),
        .Q(\bmem_reg[94]_3 [21]),
        .R(1'b0));
  FDRE \bmem_reg[94][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [22]),
        .Q(\bmem_reg[94]_3 [22]),
        .R(1'b0));
  FDRE \bmem_reg[94][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [23]),
        .Q(\bmem_reg[94]_3 [23]),
        .R(1'b0));
  FDRE \bmem_reg[94][24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [24]),
        .Q(\bmem_reg[94]_3 [24]),
        .R(1'b0));
  FDRE \bmem_reg[94][25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [25]),
        .Q(\bmem_reg[94]_3 [25]),
        .R(1'b0));
  FDRE \bmem_reg[94][26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [26]),
        .Q(\bmem_reg[94]_3 [26]),
        .R(1'b0));
  FDRE \bmem_reg[94][27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [27]),
        .Q(\bmem_reg[94]_3 [27]),
        .R(1'b0));
  FDRE \bmem_reg[94][28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [28]),
        .Q(\bmem_reg[94]_3 [28]),
        .R(1'b0));
  FDRE \bmem_reg[94][29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [29]),
        .Q(\bmem_reg[94]_3 [29]),
        .R(1'b0));
  FDRE \bmem_reg[94][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [2]),
        .Q(\bmem_reg[94]_3 [2]),
        .R(1'b0));
  FDRE \bmem_reg[94][30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [30]),
        .Q(\bmem_reg[94]_3 [30]),
        .R(1'b0));
  FDRE \bmem_reg[94][31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [31]),
        .Q(\bmem_reg[94]_3 [31]),
        .R(1'b0));
  FDRE \bmem_reg[94][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [3]),
        .Q(\bmem_reg[94]_3 [3]),
        .R(1'b0));
  FDRE \bmem_reg[94][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [4]),
        .Q(\bmem_reg[94]_3 [4]),
        .R(1'b0));
  FDRE \bmem_reg[94][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [5]),
        .Q(\bmem_reg[94]_3 [5]),
        .R(1'b0));
  FDRE \bmem_reg[94][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [6]),
        .Q(\bmem_reg[94]_3 [6]),
        .R(1'b0));
  FDRE \bmem_reg[94][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [7]),
        .Q(\bmem_reg[94]_3 [7]),
        .R(1'b0));
  FDRE \bmem_reg[94][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [8]),
        .Q(\bmem_reg[94]_3 [8]),
        .R(1'b0));
  FDRE \bmem_reg[94][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[94]_2 [9]),
        .Q(\bmem_reg[94]_3 [9]),
        .R(1'b0));
  FDRE \bmem_reg[95][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [0]),
        .Q(\bmem_reg[95]_1 [0]),
        .R(1'b0));
  FDRE \bmem_reg[95][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [10]),
        .Q(\bmem_reg[95]_1 [10]),
        .R(1'b0));
  FDRE \bmem_reg[95][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [11]),
        .Q(\bmem_reg[95]_1 [11]),
        .R(1'b0));
  FDRE \bmem_reg[95][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [12]),
        .Q(\bmem_reg[95]_1 [12]),
        .R(1'b0));
  FDRE \bmem_reg[95][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [13]),
        .Q(\bmem_reg[95]_1 [13]),
        .R(1'b0));
  FDRE \bmem_reg[95][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [14]),
        .Q(\bmem_reg[95]_1 [14]),
        .R(1'b0));
  FDRE \bmem_reg[95][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [15]),
        .Q(\bmem_reg[95]_1 [15]),
        .R(1'b0));
  FDRE \bmem_reg[95][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [16]),
        .Q(\bmem_reg[95]_1 [16]),
        .R(1'b0));
  FDRE \bmem_reg[95][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [17]),
        .Q(\bmem_reg[95]_1 [17]),
        .R(1'b0));
  FDRE \bmem_reg[95][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [18]),
        .Q(\bmem_reg[95]_1 [18]),
        .R(1'b0));
  FDRE \bmem_reg[95][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [19]),
        .Q(\bmem_reg[95]_1 [19]),
        .R(1'b0));
  FDRE \bmem_reg[95][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [1]),
        .Q(\bmem_reg[95]_1 [1]),
        .R(1'b0));
  FDRE \bmem_reg[95][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [20]),
        .Q(\bmem_reg[95]_1 [20]),
        .R(1'b0));
  FDRE \bmem_reg[95][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [21]),
        .Q(\bmem_reg[95]_1 [21]),
        .R(1'b0));
  FDRE \bmem_reg[95][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [22]),
        .Q(\bmem_reg[95]_1 [22]),
        .R(1'b0));
  FDRE \bmem_reg[95][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [23]),
        .Q(\bmem_reg[95]_1 [23]),
        .R(1'b0));
  CARRY4 \bmem_reg[95][23]_i_1 
       (.CI(\bmem_reg[95][23]_i_2_n_0 ),
        .CO({\NLW_bmem_reg[95][23]_i_1_CO_UNCONNECTED [3],memSaveBuf10,\bmem_reg[95][23]_i_1_n_2 ,\bmem_reg[95][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_bmem_reg[95][23]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\bmem[95][23]_i_3_n_0 ,\bmem[95][23]_i_4_n_0 ,\bmem[95][23]_i_5_n_0 }));
  CARRY4 \bmem_reg[95][23]_i_2 
       (.CI(\bmem_reg[95][23]_i_6_n_0 ),
        .CO({\bmem_reg[95][23]_i_2_n_0 ,\bmem_reg[95][23]_i_2_n_1 ,\bmem_reg[95][23]_i_2_n_2 ,\bmem_reg[95][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_bmem_reg[95][23]_i_2_O_UNCONNECTED [3:0]),
        .S({\bmem[95][23]_i_7_n_0 ,\bmem[95][23]_i_8_n_0 ,\bmem[95][23]_i_9_n_0 ,\bmem[95][23]_i_10_n_0 }));
  CARRY4 \bmem_reg[95][23]_i_6 
       (.CI(1'b0),
        .CO({\bmem_reg[95][23]_i_6_n_0 ,\bmem_reg[95][23]_i_6_n_1 ,\bmem_reg[95][23]_i_6_n_2 ,\bmem_reg[95][23]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_bmem_reg[95][23]_i_6_O_UNCONNECTED [3:0]),
        .S({\bmem[95][23]_i_11_n_0 ,\bmem[95][23]_i_12_n_0 ,\bmem[95][23]_i_13_n_0 ,\bmem[95][23]_i_14_n_0 }));
  FDRE \bmem_reg[95][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [2]),
        .Q(\bmem_reg[95]_1 [2]),
        .R(1'b0));
  FDRE \bmem_reg[95][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [3]),
        .Q(\bmem_reg[95]_1 [3]),
        .R(1'b0));
  FDRE \bmem_reg[95][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [4]),
        .Q(\bmem_reg[95]_1 [4]),
        .R(1'b0));
  FDRE \bmem_reg[95][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [5]),
        .Q(\bmem_reg[95]_1 [5]),
        .R(1'b0));
  FDRE \bmem_reg[95][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [6]),
        .Q(\bmem_reg[95]_1 [6]),
        .R(1'b0));
  FDRE \bmem_reg[95][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [7]),
        .Q(\bmem_reg[95]_1 [7]),
        .R(1'b0));
  FDRE \bmem_reg[95][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [8]),
        .Q(\bmem_reg[95]_1 [8]),
        .R(1'b0));
  FDRE \bmem_reg[95][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg[95]_0 [9]),
        .Q(\bmem_reg[95]_1 [9]),
        .R(1'b0));
  FDRE \bmem_reg[9][0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][0] ),
        .Q(\bmem_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE \bmem_reg[9][10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][10] ),
        .Q(\bmem_reg_n_0_[9][10] ),
        .R(1'b0));
  FDRE \bmem_reg[9][11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][11] ),
        .Q(\bmem_reg_n_0_[9][11] ),
        .R(1'b0));
  FDRE \bmem_reg[9][12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][12] ),
        .Q(\bmem_reg_n_0_[9][12] ),
        .R(1'b0));
  FDRE \bmem_reg[9][13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][13] ),
        .Q(\bmem_reg_n_0_[9][13] ),
        .R(1'b0));
  FDRE \bmem_reg[9][14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][14] ),
        .Q(\bmem_reg_n_0_[9][14] ),
        .R(1'b0));
  FDRE \bmem_reg[9][15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][15] ),
        .Q(\bmem_reg_n_0_[9][15] ),
        .R(1'b0));
  FDRE \bmem_reg[9][16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][16] ),
        .Q(\bmem_reg_n_0_[9][16] ),
        .R(1'b0));
  FDRE \bmem_reg[9][17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][17] ),
        .Q(\bmem_reg_n_0_[9][17] ),
        .R(1'b0));
  FDRE \bmem_reg[9][18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][18] ),
        .Q(\bmem_reg_n_0_[9][18] ),
        .R(1'b0));
  FDRE \bmem_reg[9][19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][19] ),
        .Q(\bmem_reg_n_0_[9][19] ),
        .R(1'b0));
  FDRE \bmem_reg[9][1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][1] ),
        .Q(\bmem_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE \bmem_reg[9][20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][20] ),
        .Q(\bmem_reg_n_0_[9][20] ),
        .R(1'b0));
  FDRE \bmem_reg[9][21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][21] ),
        .Q(\bmem_reg_n_0_[9][21] ),
        .R(1'b0));
  FDRE \bmem_reg[9][22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][22] ),
        .Q(\bmem_reg_n_0_[9][22] ),
        .R(1'b0));
  FDRE \bmem_reg[9][23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][23] ),
        .Q(\bmem_reg_n_0_[9][23] ),
        .R(1'b0));
  FDRE \bmem_reg[9][2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][2] ),
        .Q(\bmem_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE \bmem_reg[9][3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][3] ),
        .Q(\bmem_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE \bmem_reg[9][4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][4] ),
        .Q(\bmem_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE \bmem_reg[9][5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][5] ),
        .Q(\bmem_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE \bmem_reg[9][6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][6] ),
        .Q(\bmem_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE \bmem_reg[9][7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][7] ),
        .Q(\bmem_reg_n_0_[9][7] ),
        .R(1'b0));
  FDRE \bmem_reg[9][8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][8] ),
        .Q(\bmem_reg_n_0_[9][8] ),
        .R(1'b0));
  FDRE \bmem_reg[9][9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[9][9] ),
        .Q(\bmem_reg_n_0_[9][9] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    chDelay_reg
       (.CLR(1'b0),
        .D(chDelay_reg_i_1_n_0),
        .G(chDelay_reg_i_2_n_0),
        .GE(1'b1),
        .Q(chDelay));
  LUT6 #(
    .INIT(64'hFF54FF44FF50FF00)) 
    chDelay_reg_i_1
       (.I0(Q),
        .I1(\bmem_reg_n_0_[16][8] ),
        .I2(\bmem_reg_n_0_[16][0] ),
        .I3(chDelay_reg_i_3_n_0),
        .I4(chDelay_reg_i_4_n_0),
        .I5(chDelay_reg_i_5_n_0),
        .O(chDelay_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    chDelay_reg_i_2
       (.I0(Q),
        .I1(\rmem_reg[36]_170 [0]),
        .I2(\rmem_reg[36]_170 [1]),
        .I3(\rmem_reg[36]_170 [2]),
        .I4(chDelay_reg_0),
        .O(chDelay_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h8888080008000800)) 
    chDelay_reg_i_3
       (.I0(\rmem_reg[36]_170 [0]),
        .I1(\rmem_reg[36]_170 [1]),
        .I2(rxSysData1_n_3),
        .I3(\bmem_reg_n_0_[16][24] ),
        .I4(chDelay_reg_i_7_n_0),
        .I5(\bmem_reg_n_0_[16][16] ),
        .O(chDelay_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h10)) 
    chDelay_reg_i_4
       (.I0(\rmem_reg[36]_170 [1]),
        .I1(\rmem_reg[36]_170 [2]),
        .I2(\rmem_reg[36]_170 [0]),
        .O(chDelay_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h02)) 
    chDelay_reg_i_5
       (.I0(\rmem_reg[36]_170 [1]),
        .I1(\rmem_reg[36]_170 [2]),
        .I2(\rmem_reg[36]_170 [0]),
        .O(chDelay_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h1)) 
    chDelay_reg_i_7
       (.I0(\rmem_reg[36]_170 [2]),
        .I1(Q),
        .O(chDelay_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    debugPin1_f_i_1
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfoutH_f),
        .I2(debugPin1_f),
        .O(debugPin1_f_i_1_n_0));
  FDRE debugPin1_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(debugPin1_f_i_1_n_0),
        .Q(debugPin1_f),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88800080)) 
    \fibTxA[0]_INST_0_i_3 
       (.I0(\bmem_reg_n_0_[13][14] ),
        .I1(\bmem_reg_n_0_[13][13] ),
        .I2(\s1EmuRxDataBuf_reg_n_0_[1][31] ),
        .I3(\bmem_reg_n_0_[13][15] ),
        .I4(\s1EmuRxDataBuf_reg_n_0_[3][31] ),
        .O(\fibTxA[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \fibTxA[0]_INST_0_i_4 
       (.I0(\bmem_reg_n_0_[13][13] ),
        .I1(\bmem_reg_n_0_[13][12] ),
        .I2(\s1EmuRxDataBuf_reg_n_0_[2][31] ),
        .I3(\bmem_reg_n_0_[13][7] ),
        .I4(\bmem_reg_n_0_[13][14] ),
        .I5(\bmem_reg_n_0_[13][15] ),
        .O(\fibTxA[0]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    \fibTxA[0]_INST_0_i_5 
       (.I0(fibRxA[0]),
        .I1(hdfioA[1]),
        .I2(\bmem_reg_n_0_[13][13] ),
        .I3(\bmem_reg_n_0_[13][12] ),
        .I4(rfInA[1]),
        .O(\fibTxA[0]_INST_0_i_5_n_0 ));
  (* srl_bus_name = "\inst/hostEmuRxDataBuf_reg[0] " *) 
  (* srl_name = "\inst/hostEmuRxDataBuf_reg[0][31]_srl32 " *) 
  SRLC32E \hostEmuRxDataBuf_reg[0][31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(s1TxData_w),
        .Q(\NLW_hostEmuRxDataBuf_reg[0][31]_srl32_Q_UNCONNECTED ),
        .Q31(\hostEmuRxDataBuf_reg[0][31]_srl32_n_1 ));
  (* srl_bus_name = "\inst/hostEmuRxDataBuf_reg[1] " *) 
  (* srl_name = "\inst/hostEmuRxDataBuf_reg[1][30]_srl31 " *) 
  SRLC32E \hostEmuRxDataBuf_reg[1][30]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(\hostEmuRxDataBuf_reg[0][31]_srl32_n_1 ),
        .Q(\hostEmuRxDataBuf_reg[1][30]_srl31_n_0 ),
        .Q31(\NLW_hostEmuRxDataBuf_reg[1][30]_srl31_Q31_UNCONNECTED ));
  FDRE \hostEmuRxDataBuf_reg[1][31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\hostEmuRxDataBuf_reg[1][30]_srl31_n_0 ),
        .Q(p_4_in),
        .R(1'b0));
  (* srl_bus_name = "\inst/hostEmuRxDataBuf_reg[2] " *) 
  (* srl_name = "\inst/hostEmuRxDataBuf_reg[2][30]_srl31 " *) 
  SRLC32E \hostEmuRxDataBuf_reg[2][30]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(p_4_in),
        .Q(\hostEmuRxDataBuf_reg[2][30]_srl31_n_0 ),
        .Q31(\NLW_hostEmuRxDataBuf_reg[2][30]_srl31_Q31_UNCONNECTED ));
  FDRE \hostEmuRxDataBuf_reg[2][31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\hostEmuRxDataBuf_reg[2][30]_srl31_n_0 ),
        .Q(p_5_in),
        .R(1'b0));
  (* srl_bus_name = "\inst/hostEmuRxDataBuf_reg[3] " *) 
  (* srl_name = "\inst/hostEmuRxDataBuf_reg[3][30]_srl31 " *) 
  SRLC32E \hostEmuRxDataBuf_reg[3][30]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(p_5_in),
        .Q(\hostEmuRxDataBuf_reg[3][30]_srl31_n_0 ),
        .Q31(\NLW_hostEmuRxDataBuf_reg[3][30]_srl31_Q31_UNCONNECTED ));
  FDRE \hostEmuRxDataBuf_reg[3][31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\hostEmuRxDataBuf_reg[3][30]_srl31_n_0 ),
        .Q(p_6_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    hostInhibit_f_i_1
       (.I0(hostInhibit_f_reg_n_0),
        .I1(hostWgPreDataGate_f),
        .I2(hostWgPreDataGate_ff),
        .I3(wgActTimeCnt1),
        .I4(wgActTimeCnt0),
        .O(hostInhibit_f_i_1_n_0));
  FDRE hostInhibit_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostInhibit_f_i_1_n_0),
        .Q(hostInhibit_f_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \hostPreDataGateTimeCnt[0]_i_1 
       (.I0(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .O(hostPreDataGateTimeCnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hostPreDataGateTimeCnt[1]_i_1 
       (.I0(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .I1(\hostPreDataGateTimeCnt_reg_n_0_[1] ),
        .O(hostPreDataGateTimeCnt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hostPreDataGateTimeCnt[2]_i_1 
       (.I0(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .I1(\hostPreDataGateTimeCnt_reg_n_0_[1] ),
        .I2(\hostPreDataGateTimeCnt_reg_n_0_[2] ),
        .O(hostPreDataGateTimeCnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hostPreDataGateTimeCnt[3]_i_1 
       (.I0(\hostPreDataGateTimeCnt_reg_n_0_[1] ),
        .I1(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .I2(\hostPreDataGateTimeCnt_reg_n_0_[2] ),
        .I3(\hostPreDataGateTimeCnt_reg_n_0_[3] ),
        .O(hostPreDataGateTimeCnt0[3]));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \hostPreDataGateTimeCnt[4]_i_1 
       (.I0(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .I1(\hostPreDataGateTimeCnt_reg_n_0_[1] ),
        .I2(\hostPreDataGateTimeCnt_reg_n_0_[3] ),
        .I3(\hostPreDataGateTimeCnt_reg_n_0_[2] ),
        .I4(\hostPreDataGateTimeCnt_reg_n_0_[4] ),
        .O(\hostPreDataGateTimeCnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hostPreDataGateTimeCnt[4]_i_2 
       (.I0(\hostPreDataGateTimeCnt_reg_n_0_[2] ),
        .I1(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .I2(\hostPreDataGateTimeCnt_reg_n_0_[1] ),
        .I3(\hostPreDataGateTimeCnt_reg_n_0_[3] ),
        .I4(\hostPreDataGateTimeCnt_reg_n_0_[4] ),
        .O(hostPreDataGateTimeCnt0[4]));
  FDSE \hostPreDataGateTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\hostPreDataGateTimeCnt[4]_i_1_n_0 ),
        .D(hostPreDataGateTimeCnt0[0]),
        .Q(\hostPreDataGateTimeCnt_reg_n_0_[0] ),
        .S(hostPreDataGate_f));
  FDRE \hostPreDataGateTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\hostPreDataGateTimeCnt[4]_i_1_n_0 ),
        .D(hostPreDataGateTimeCnt0[1]),
        .Q(\hostPreDataGateTimeCnt_reg_n_0_[1] ),
        .R(hostPreDataGate_f));
  FDRE \hostPreDataGateTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\hostPreDataGateTimeCnt[4]_i_1_n_0 ),
        .D(hostPreDataGateTimeCnt0[2]),
        .Q(\hostPreDataGateTimeCnt_reg_n_0_[2] ),
        .R(hostPreDataGate_f));
  FDRE \hostPreDataGateTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\hostPreDataGateTimeCnt[4]_i_1_n_0 ),
        .D(hostPreDataGateTimeCnt0[3]),
        .Q(\hostPreDataGateTimeCnt_reg_n_0_[3] ),
        .R(hostPreDataGate_f));
  FDRE \hostPreDataGateTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\hostPreDataGateTimeCnt[4]_i_1_n_0 ),
        .D(hostPreDataGateTimeCnt0[4]),
        .Q(\hostPreDataGateTimeCnt_reg_n_0_[4] ),
        .R(hostPreDataGate_f));
  LUT3 #(
    .INIT(8'hA2)) 
    hostPreDataGate_f_i_1
       (.I0(hostWgTrigGateWidthTimeCnt),
        .I1(\hostPreDataGateTimeCnt[4]_i_1_n_0 ),
        .I2(hostPreDataGate_f_reg_n_0),
        .O(hostPreDataGate_f_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    hostPreDataGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostPreDataGate_f_i_1_n_0),
        .Q(hostPreDataGate_f_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1RxCnt[0]_i_3 
       (.I0(rmem[0]),
        .O(\hostS1RxCnt[0]_i_3_n_0 ));
  FDRE \hostS1RxCnt_reg[0] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[0]_i_2_n_7 ),
        .Q(rmem[0]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hostS1RxCnt_reg[0]_i_2_n_0 ,\hostS1RxCnt_reg[0]_i_2_n_1 ,\hostS1RxCnt_reg[0]_i_2_n_2 ,\hostS1RxCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostS1RxCnt_reg[0]_i_2_n_4 ,\hostS1RxCnt_reg[0]_i_2_n_5 ,\hostS1RxCnt_reg[0]_i_2_n_6 ,\hostS1RxCnt_reg[0]_i_2_n_7 }),
        .S({rmem[3:1],\hostS1RxCnt[0]_i_3_n_0 }));
  FDRE \hostS1RxCnt_reg[10] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[8]_i_1_n_5 ),
        .Q(rmem[10]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[11] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[8]_i_1_n_4 ),
        .Q(rmem[11]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[12] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[12]_i_1_n_7 ),
        .Q(rmem[12]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxCnt_reg[12]_i_1 
       (.CI(\hostS1RxCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS1RxCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS1RxCnt_reg[12]_i_1_n_1 ,\hostS1RxCnt_reg[12]_i_1_n_2 ,\hostS1RxCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxCnt_reg[12]_i_1_n_4 ,\hostS1RxCnt_reg[12]_i_1_n_5 ,\hostS1RxCnt_reg[12]_i_1_n_6 ,\hostS1RxCnt_reg[12]_i_1_n_7 }),
        .S(rmem[15:12]));
  FDRE \hostS1RxCnt_reg[13] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[12]_i_1_n_6 ),
        .Q(rmem[13]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[14] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[12]_i_1_n_5 ),
        .Q(rmem[14]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[15] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[12]_i_1_n_4 ),
        .Q(rmem[15]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[1] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[0]_i_2_n_6 ),
        .Q(rmem[1]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[2] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[0]_i_2_n_5 ),
        .Q(rmem[2]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[3] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[0]_i_2_n_4 ),
        .Q(rmem[3]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[4] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[4]_i_1_n_7 ),
        .Q(rmem[4]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxCnt_reg[4]_i_1 
       (.CI(\hostS1RxCnt_reg[0]_i_2_n_0 ),
        .CO({\hostS1RxCnt_reg[4]_i_1_n_0 ,\hostS1RxCnt_reg[4]_i_1_n_1 ,\hostS1RxCnt_reg[4]_i_1_n_2 ,\hostS1RxCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxCnt_reg[4]_i_1_n_4 ,\hostS1RxCnt_reg[4]_i_1_n_5 ,\hostS1RxCnt_reg[4]_i_1_n_6 ,\hostS1RxCnt_reg[4]_i_1_n_7 }),
        .S(rmem[7:4]));
  FDRE \hostS1RxCnt_reg[5] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[4]_i_1_n_6 ),
        .Q(rmem[5]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[6] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[4]_i_1_n_5 ),
        .Q(rmem[6]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[7] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[4]_i_1_n_4 ),
        .Q(rmem[7]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxCnt_reg[8] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[8]_i_1_n_7 ),
        .Q(rmem[8]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxCnt_reg[8]_i_1 
       (.CI(\hostS1RxCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS1RxCnt_reg[8]_i_1_n_0 ,\hostS1RxCnt_reg[8]_i_1_n_1 ,\hostS1RxCnt_reg[8]_i_1_n_2 ,\hostS1RxCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxCnt_reg[8]_i_1_n_4 ,\hostS1RxCnt_reg[8]_i_1_n_5 ,\hostS1RxCnt_reg[8]_i_1_n_6 ,\hostS1RxCnt_reg[8]_i_1_n_7 }),
        .S(rmem[11:8]));
  FDRE \hostS1RxCnt_reg[9] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_18),
        .D(\hostS1RxCnt_reg[8]_i_1_n_6 ),
        .Q(rmem[9]),
        .R(\rmem[6][15]__0_i_1_n_0 ));
  FDRE \hostS1RxGateDelayTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_28),
        .Q(hostS1RxGateDelayTimeCnt_reg[0]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_34),
        .Q(hostS1RxGateDelayTimeCnt_reg[10]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_33),
        .Q(hostS1RxGateDelayTimeCnt_reg[11]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_40),
        .Q(hostS1RxGateDelayTimeCnt_reg[12]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_39),
        .Q(hostS1RxGateDelayTimeCnt_reg[13]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_38),
        .Q(hostS1RxGateDelayTimeCnt_reg[14]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_37),
        .Q(hostS1RxGateDelayTimeCnt_reg[15]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_27),
        .Q(hostS1RxGateDelayTimeCnt_reg[1]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_26),
        .Q(hostS1RxGateDelayTimeCnt_reg[2]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_25),
        .Q(hostS1RxGateDelayTimeCnt_reg[3]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_32),
        .Q(hostS1RxGateDelayTimeCnt_reg[4]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_31),
        .Q(hostS1RxGateDelayTimeCnt_reg[5]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_30),
        .Q(hostS1RxGateDelayTimeCnt_reg[6]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_29),
        .Q(hostS1RxGateDelayTimeCnt_reg[7]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_36),
        .Q(hostS1RxGateDelayTimeCnt_reg[8]),
        .R(1'b0));
  FDRE \hostS1RxGateDelayTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_23),
        .D(hostS1RxProc_n_35),
        .Q(hostS1RxGateDelayTimeCnt_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1RxGateHTimeCnt[0]_i_1 
       (.I0(hostS1RxGate_f_reg_n_0),
        .O(clear__0));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1RxGateHTimeCnt[0]_i_2 
       (.I0(hostS1RxGateHTimeCnt_reg[15]),
        .O(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1RxGateHTimeCnt[0]_i_4 
       (.I0(hostS1RxGateHTimeCnt_reg__0),
        .O(\hostS1RxGateHTimeCnt[0]_i_4_n_0 ));
  FDRE \hostS1RxGateHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[0]_i_3_n_7 ),
        .Q(hostS1RxGateHTimeCnt_reg__0),
        .R(clear__0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateHTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\hostS1RxGateHTimeCnt_reg[0]_i_3_n_0 ,\hostS1RxGateHTimeCnt_reg[0]_i_3_n_1 ,\hostS1RxGateHTimeCnt_reg[0]_i_3_n_2 ,\hostS1RxGateHTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostS1RxGateHTimeCnt_reg[0]_i_3_n_4 ,\hostS1RxGateHTimeCnt_reg[0]_i_3_n_5 ,\hostS1RxGateHTimeCnt_reg[0]_i_3_n_6 ,\hostS1RxGateHTimeCnt_reg[0]_i_3_n_7 }),
        .S({hostS1RxGateHTimeCnt_reg[3:1],\hostS1RxGateHTimeCnt[0]_i_4_n_0 }));
  FDRE \hostS1RxGateHTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[8]_i_1_n_5 ),
        .Q(hostS1RxGateHTimeCnt_reg[10]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[8]_i_1_n_4 ),
        .Q(hostS1RxGateHTimeCnt_reg[11]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[12]_i_1_n_7 ),
        .Q(hostS1RxGateHTimeCnt_reg[12]),
        .R(clear__0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateHTimeCnt_reg[12]_i_1 
       (.CI(\hostS1RxGateHTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS1RxGateHTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS1RxGateHTimeCnt_reg[12]_i_1_n_1 ,\hostS1RxGateHTimeCnt_reg[12]_i_1_n_2 ,\hostS1RxGateHTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxGateHTimeCnt_reg[12]_i_1_n_4 ,\hostS1RxGateHTimeCnt_reg[12]_i_1_n_5 ,\hostS1RxGateHTimeCnt_reg[12]_i_1_n_6 ,\hostS1RxGateHTimeCnt_reg[12]_i_1_n_7 }),
        .S(hostS1RxGateHTimeCnt_reg[15:12]));
  FDRE \hostS1RxGateHTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[12]_i_1_n_6 ),
        .Q(hostS1RxGateHTimeCnt_reg[13]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[12]_i_1_n_5 ),
        .Q(hostS1RxGateHTimeCnt_reg[14]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[12]_i_1_n_4 ),
        .Q(hostS1RxGateHTimeCnt_reg[15]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[0]_i_3_n_6 ),
        .Q(hostS1RxGateHTimeCnt_reg[1]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[0]_i_3_n_5 ),
        .Q(hostS1RxGateHTimeCnt_reg[2]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[0]_i_3_n_4 ),
        .Q(hostS1RxGateHTimeCnt_reg[3]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[4]_i_1_n_7 ),
        .Q(hostS1RxGateHTimeCnt_reg[4]),
        .R(clear__0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateHTimeCnt_reg[4]_i_1 
       (.CI(\hostS1RxGateHTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\hostS1RxGateHTimeCnt_reg[4]_i_1_n_0 ,\hostS1RxGateHTimeCnt_reg[4]_i_1_n_1 ,\hostS1RxGateHTimeCnt_reg[4]_i_1_n_2 ,\hostS1RxGateHTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxGateHTimeCnt_reg[4]_i_1_n_4 ,\hostS1RxGateHTimeCnt_reg[4]_i_1_n_5 ,\hostS1RxGateHTimeCnt_reg[4]_i_1_n_6 ,\hostS1RxGateHTimeCnt_reg[4]_i_1_n_7 }),
        .S(hostS1RxGateHTimeCnt_reg[7:4]));
  FDRE \hostS1RxGateHTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[4]_i_1_n_6 ),
        .Q(hostS1RxGateHTimeCnt_reg[5]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[4]_i_1_n_5 ),
        .Q(hostS1RxGateHTimeCnt_reg[6]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[4]_i_1_n_4 ),
        .Q(hostS1RxGateHTimeCnt_reg[7]),
        .R(clear__0));
  FDRE \hostS1RxGateHTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[8]_i_1_n_7 ),
        .Q(hostS1RxGateHTimeCnt_reg[8]),
        .R(clear__0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateHTimeCnt_reg[8]_i_1 
       (.CI(\hostS1RxGateHTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS1RxGateHTimeCnt_reg[8]_i_1_n_0 ,\hostS1RxGateHTimeCnt_reg[8]_i_1_n_1 ,\hostS1RxGateHTimeCnt_reg[8]_i_1_n_2 ,\hostS1RxGateHTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxGateHTimeCnt_reg[8]_i_1_n_4 ,\hostS1RxGateHTimeCnt_reg[8]_i_1_n_5 ,\hostS1RxGateHTimeCnt_reg[8]_i_1_n_6 ,\hostS1RxGateHTimeCnt_reg[8]_i_1_n_7 }),
        .S(hostS1RxGateHTimeCnt_reg[11:8]));
  FDRE \hostS1RxGateHTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(\hostS1RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS1RxGateHTimeCnt_reg[8]_i_1_n_6 ),
        .Q(hostS1RxGateHTimeCnt_reg[9]),
        .R(clear__0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \hostS1RxGateTimeCnt[0]_i_4 
       (.I0(hostS1RxGateDelayTimeCnt_reg[12]),
        .I1(hostS1RxGateDelayTimeCnt_reg[13]),
        .I2(hostS1RxGateDelayTimeCnt_reg[10]),
        .I3(hostS1RxGateDelayTimeCnt_reg[11]),
        .I4(hostS1RxGateDelayTimeCnt_reg[15]),
        .I5(hostS1RxGateDelayTimeCnt_reg[14]),
        .O(\hostS1RxGateTimeCnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \hostS1RxGateTimeCnt[0]_i_6 
       (.I0(hostS1RxGateDelayTimeCnt_reg[6]),
        .I1(hostS1RxGateDelayTimeCnt_reg[5]),
        .I2(hostS1RxGateDelayTimeCnt_reg[3]),
        .I3(hostS1RxGateDelayTimeCnt_reg[4]),
        .I4(hostS1RxGateDelayTimeCnt_reg[9]),
        .I5(hostS1RxGateDelayTimeCnt_reg[7]),
        .O(\hostS1RxGateTimeCnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1RxGateTimeCnt[0]_i_7 
       (.I0(hostS1RxGateTimeCnt_reg[0]),
        .O(\hostS1RxGateTimeCnt[0]_i_7_n_0 ));
  FDSE \hostS1RxGateTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[0]_i_3_n_7 ),
        .Q(hostS1RxGateTimeCnt_reg[0]),
        .S(hostS1RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\hostS1RxGateTimeCnt_reg[0]_i_3_n_0 ,\hostS1RxGateTimeCnt_reg[0]_i_3_n_1 ,\hostS1RxGateTimeCnt_reg[0]_i_3_n_2 ,\hostS1RxGateTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostS1RxGateTimeCnt_reg[0]_i_3_n_4 ,\hostS1RxGateTimeCnt_reg[0]_i_3_n_5 ,\hostS1RxGateTimeCnt_reg[0]_i_3_n_6 ,\hostS1RxGateTimeCnt_reg[0]_i_3_n_7 }),
        .S({hostS1RxGateTimeCnt_reg[3:1],\hostS1RxGateTimeCnt[0]_i_7_n_0 }));
  FDRE \hostS1RxGateTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[8]_i_1_n_5 ),
        .Q(hostS1RxGateTimeCnt_reg[10]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[8]_i_1_n_4 ),
        .Q(hostS1RxGateTimeCnt_reg[11]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[12]_i_1_n_7 ),
        .Q(hostS1RxGateTimeCnt_reg[12]),
        .R(hostS1RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateTimeCnt_reg[12]_i_1 
       (.CI(\hostS1RxGateTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS1RxGateTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS1RxGateTimeCnt_reg[12]_i_1_n_1 ,\hostS1RxGateTimeCnt_reg[12]_i_1_n_2 ,\hostS1RxGateTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxGateTimeCnt_reg[12]_i_1_n_4 ,\hostS1RxGateTimeCnt_reg[12]_i_1_n_5 ,\hostS1RxGateTimeCnt_reg[12]_i_1_n_6 ,\hostS1RxGateTimeCnt_reg[12]_i_1_n_7 }),
        .S(hostS1RxGateTimeCnt_reg[15:12]));
  FDRE \hostS1RxGateTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[12]_i_1_n_6 ),
        .Q(hostS1RxGateTimeCnt_reg[13]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[12]_i_1_n_5 ),
        .Q(hostS1RxGateTimeCnt_reg[14]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[12]_i_1_n_4 ),
        .Q(hostS1RxGateTimeCnt_reg[15]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[0]_i_3_n_6 ),
        .Q(hostS1RxGateTimeCnt_reg[1]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[0]_i_3_n_5 ),
        .Q(hostS1RxGateTimeCnt_reg[2]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[0]_i_3_n_4 ),
        .Q(hostS1RxGateTimeCnt_reg[3]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[4]_i_1_n_7 ),
        .Q(hostS1RxGateTimeCnt_reg[4]),
        .R(hostS1RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateTimeCnt_reg[4]_i_1 
       (.CI(\hostS1RxGateTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\hostS1RxGateTimeCnt_reg[4]_i_1_n_0 ,\hostS1RxGateTimeCnt_reg[4]_i_1_n_1 ,\hostS1RxGateTimeCnt_reg[4]_i_1_n_2 ,\hostS1RxGateTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxGateTimeCnt_reg[4]_i_1_n_4 ,\hostS1RxGateTimeCnt_reg[4]_i_1_n_5 ,\hostS1RxGateTimeCnt_reg[4]_i_1_n_6 ,\hostS1RxGateTimeCnt_reg[4]_i_1_n_7 }),
        .S(hostS1RxGateTimeCnt_reg[7:4]));
  FDRE \hostS1RxGateTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[4]_i_1_n_6 ),
        .Q(hostS1RxGateTimeCnt_reg[5]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[4]_i_1_n_5 ),
        .Q(hostS1RxGateTimeCnt_reg[6]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[4]_i_1_n_4 ),
        .Q(hostS1RxGateTimeCnt_reg[7]),
        .R(hostS1RxGateTimeCnt));
  FDRE \hostS1RxGateTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[8]_i_1_n_7 ),
        .Q(hostS1RxGateTimeCnt_reg[8]),
        .R(hostS1RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1RxGateTimeCnt_reg[8]_i_1 
       (.CI(\hostS1RxGateTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS1RxGateTimeCnt_reg[8]_i_1_n_0 ,\hostS1RxGateTimeCnt_reg[8]_i_1_n_1 ,\hostS1RxGateTimeCnt_reg[8]_i_1_n_2 ,\hostS1RxGateTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS1RxGateTimeCnt_reg[8]_i_1_n_4 ,\hostS1RxGateTimeCnt_reg[8]_i_1_n_5 ,\hostS1RxGateTimeCnt_reg[8]_i_1_n_6 ,\hostS1RxGateTimeCnt_reg[8]_i_1_n_7 }),
        .S(hostS1RxGateTimeCnt_reg[11:8]));
  FDRE \hostS1RxGateTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostS1RxProc_n_24),
        .D(\hostS1RxGateTimeCnt_reg[8]_i_1_n_6 ),
        .Q(hostS1RxGateTimeCnt_reg[9]),
        .R(hostS1RxGateTimeCnt));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    hostS1RxGate_f_i_2
       (.I0(\hostS1RxGateTimeCnt[0]_i_4_n_0 ),
        .I1(hostS1RxGateDelayTimeCnt_reg[1]),
        .I2(hostS1RxGateDelayTimeCnt_reg[0]),
        .I3(hostS1RxGateDelayTimeCnt_reg[3]),
        .I4(hostS1RxGateDelayTimeCnt_reg[2]),
        .I5(hostS1RxGate_f_i_4_n_0),
        .O(hostS1RxGate_f_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    hostS1RxGate_f_i_3
       (.I0(hostS1RxGate_f_i_5_n_0),
        .I1(hostS1RxGateTimeCnt_reg[1]),
        .I2(hostS1RxGateTimeCnt_reg[0]),
        .I3(hostS1RxGateTimeCnt_reg[3]),
        .I4(hostS1RxGateTimeCnt_reg[2]),
        .I5(hostS1RxGate_f_i_6_n_0),
        .O(hostS1RxGate_f));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    hostS1RxGate_f_i_4
       (.I0(hostS1RxGateDelayTimeCnt_reg[6]),
        .I1(hostS1RxGateDelayTimeCnt_reg[7]),
        .I2(hostS1RxGateDelayTimeCnt_reg[4]),
        .I3(hostS1RxGateDelayTimeCnt_reg[5]),
        .I4(hostS1RxGateDelayTimeCnt_reg[9]),
        .I5(hostS1RxGateDelayTimeCnt_reg[8]),
        .O(hostS1RxGate_f_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    hostS1RxGate_f_i_5
       (.I0(hostS1RxGateTimeCnt_reg[12]),
        .I1(hostS1RxGateTimeCnt_reg[13]),
        .I2(hostS1RxGateTimeCnt_reg[10]),
        .I3(hostS1RxGateTimeCnt_reg[11]),
        .I4(hostS1RxGateTimeCnt_reg[15]),
        .I5(hostS1RxGateTimeCnt_reg[14]),
        .O(hostS1RxGate_f_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    hostS1RxGate_f_i_6
       (.I0(hostS1RxGateTimeCnt_reg[6]),
        .I1(hostS1RxGateTimeCnt_reg[7]),
        .I2(hostS1RxGateTimeCnt_reg[4]),
        .I3(hostS1RxGateTimeCnt_reg[5]),
        .I4(hostS1RxGateTimeCnt_reg[9]),
        .I5(hostS1RxGateTimeCnt_reg[8]),
        .O(hostS1RxGate_f_i_6_n_0));
  FDRE hostS1RxGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostS1RxProc_n_19),
        .Q(hostS1RxGate_f_reg_n_0),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    hostS1RxIn_f_reg
       (.CLR(1'b0),
        .D(hostS1RxIn_f__0),
        .G(hostS1RxIn_f_reg_i_2_n_0),
        .GE(1'b1),
        .Q(hostS1RxIn_f));
  LUT5 #(
    .INIT(32'h00F7F7F7)) 
    hostS1RxIn_f_reg_i_2
       (.I0(\rmem_reg[36]_170 [0]),
        .I1(\rmem_reg[36]_170 [1]),
        .I2(rxSysData1_n_3),
        .I3(\bmem_reg_n_0_[13][8] ),
        .I4(\bmem_reg_n_0_[13][9] ),
        .O(hostS1RxIn_f_reg_i_2_n_0));
  FDRE hostS1RxPack_ff_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostS1RxPack_w),
        .Q(hostS1RxPack_ff),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXPROC hostS1RxProc
       (.ADDRA(hostS1RxProc_n_0),
        .D(hostS1RxIn_f),
        .O({hostS1RxProc_n_25,hostS1RxProc_n_26,hostS1RxProc_n_27,hostS1RxProc_n_28}),
        .Q(hostS1RxData0_wb),
        .clk160m(clk160m),
        .fibRxB7(fibRxB7),
        .hostS1RxGateDelayTimeCnt_reg(hostS1RxGateDelayTimeCnt_reg),
        .\hostS1RxGateDelayTimeCnt_reg[11] ({hostS1RxProc_n_33,hostS1RxProc_n_34,hostS1RxProc_n_35,hostS1RxProc_n_36}),
        .\hostS1RxGateDelayTimeCnt_reg[15] ({hostS1RxProc_n_37,hostS1RxProc_n_38,hostS1RxProc_n_39,hostS1RxProc_n_40}),
        .hostS1RxGateDelayTimeCnt_reg_10_sp_1(hostS1RxProc_n_23),
        .hostS1RxGateTimeCnt(hostS1RxGateTimeCnt),
        .\hostS1RxGateTimeCnt_reg[0] (\hostS1RxGateTimeCnt[0]_i_4_n_0 ),
        .\hostS1RxGateTimeCnt_reg[0]_0 (\hostS1RxGateTimeCnt[0]_i_6_n_0 ),
        .hostS1RxGate_f(hostS1RxGate_f),
        .hostS1RxGate_f_reg(hostS1RxProc_n_19),
        .hostS1RxGate_f_reg_0(hostS1RxGate_f_reg_n_0),
        .hostS1RxGate_f_reg_1(hostS1RxGate_f_i_2_n_0),
        .hostS1RxPack_ff(hostS1RxPack_ff),
        .hostS1RxPack_w(hostS1RxPack_w),
        .laCh(laCh[7]),
        .\laCh[6] (hostVideoGate_f_reg_n_0),
        .\laCh[7] (\laCh[7]_INST_0_i_1_n_0 ),
        .\laCh[7]_0 ({\bmem_reg_n_0_[5][19] ,\bmem_reg_n_0_[5][18] ,\bmem_reg_n_0_[5][17] ,\bmem_reg_n_0_[5][16] }),
        .\laCh[7]_1 (hostS1TxProc_n_15),
        .\laCh[7]_2 (s1RxProc_n_13),
        .rxClk4m_f_reg_0(hostS1RxProc_n_21),
        .\rxData0_reg[7]_0 ({hostS1RxProc_n_29,hostS1RxProc_n_30,hostS1RxProc_n_31,hostS1RxProc_n_32}),
        .\rxData1_reg[15]_0 (hostS1RxData1_wb),
        .\rxData3_reg[15]_0 ({hostS1RxData3_wb,hostS1RxData2_wb}),
        .rxPack_f_reg_0(hostS1RxProc_n_18),
        .rxPack_f_reg_1(hostS1RxProc_n_24),
        .txData_o(hostS1TxData_w));
  FDRE \hostS1TxCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(hostS1TxProc_n_2),
        .Q(\hostS1TxCnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \hostS1TxCnt_reg[10] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[10]),
        .Q(\hostS1TxCnt_reg_n_0_[10] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[11] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[11]),
        .Q(\hostS1TxCnt_reg_n_0_[11] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[12] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[12]),
        .Q(\hostS1TxCnt_reg_n_0_[12] ),
        .R(hostS1TxProc_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1TxCnt_reg[12]_i_1 
       (.CI(\hostS1TxCnt_reg[8]_i_1_n_0 ),
        .CO({\hostS1TxCnt_reg[12]_i_1_n_0 ,\hostS1TxCnt_reg[12]_i_1_n_1 ,\hostS1TxCnt_reg[12]_i_1_n_2 ,\hostS1TxCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hostS1TxCnt0[12:9]),
        .S({\hostS1TxCnt_reg_n_0_[12] ,\hostS1TxCnt_reg_n_0_[11] ,\hostS1TxCnt_reg_n_0_[10] ,\hostS1TxCnt_reg_n_0_[9] }));
  FDRE \hostS1TxCnt_reg[13] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[13]),
        .Q(\hostS1TxCnt_reg_n_0_[13] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[14] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[14]),
        .Q(\hostS1TxCnt_reg_n_0_[14] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[15] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[15]),
        .Q(\hostS1TxCnt_reg_n_0_[15] ),
        .R(hostS1TxProc_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1TxCnt_reg[15]_i_3 
       (.CI(\hostS1TxCnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_hostS1TxCnt_reg[15]_i_3_CO_UNCONNECTED [3:2],\hostS1TxCnt_reg[15]_i_3_n_2 ,\hostS1TxCnt_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hostS1TxCnt_reg[15]_i_3_O_UNCONNECTED [3],hostS1TxCnt0[15:13]}),
        .S({1'b0,\hostS1TxCnt_reg_n_0_[15] ,\hostS1TxCnt_reg_n_0_[14] ,\hostS1TxCnt_reg_n_0_[13] }));
  FDRE \hostS1TxCnt_reg[1] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[1]),
        .Q(\hostS1TxCnt_reg_n_0_[1] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[2] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[2]),
        .Q(\hostS1TxCnt_reg_n_0_[2] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[3] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[3]),
        .Q(\hostS1TxCnt_reg_n_0_[3] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[4] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[4]),
        .Q(\hostS1TxCnt_reg_n_0_[4] ),
        .R(hostS1TxProc_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1TxCnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\hostS1TxCnt_reg[4]_i_1_n_0 ,\hostS1TxCnt_reg[4]_i_1_n_1 ,\hostS1TxCnt_reg[4]_i_1_n_2 ,\hostS1TxCnt_reg[4]_i_1_n_3 }),
        .CYINIT(\hostS1TxCnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hostS1TxCnt0[4:1]),
        .S({\hostS1TxCnt_reg_n_0_[4] ,\hostS1TxCnt_reg_n_0_[3] ,\hostS1TxCnt_reg_n_0_[2] ,\hostS1TxCnt_reg_n_0_[1] }));
  FDRE \hostS1TxCnt_reg[5] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[5]),
        .Q(\hostS1TxCnt_reg_n_0_[5] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[6] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[6]),
        .Q(\hostS1TxCnt_reg_n_0_[6] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[7] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[7]),
        .Q(\hostS1TxCnt_reg_n_0_[7] ),
        .R(hostS1TxProc_n_4));
  FDRE \hostS1TxCnt_reg[8] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[8]),
        .Q(\hostS1TxCnt_reg_n_0_[8] ),
        .R(hostS1TxProc_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS1TxCnt_reg[8]_i_1 
       (.CI(\hostS1TxCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS1TxCnt_reg[8]_i_1_n_0 ,\hostS1TxCnt_reg[8]_i_1_n_1 ,\hostS1TxCnt_reg[8]_i_1_n_2 ,\hostS1TxCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hostS1TxCnt0[8:5]),
        .S({\hostS1TxCnt_reg_n_0_[8] ,\hostS1TxCnt_reg_n_0_[7] ,\hostS1TxCnt_reg_n_0_[6] ,\hostS1TxCnt_reg_n_0_[5] }));
  FDRE \hostS1TxCnt_reg[9] 
       (.C(clk160m),
        .CE(hostS1TxProc_n_18),
        .D(hostS1TxCnt0[9]),
        .Q(\hostS1TxCnt_reg_n_0_[9] ),
        .R(hostS1TxProc_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS1TxData0[15]_i_1 
       (.I0(hostWgTrigGateWidthTimeCnt),
        .O(hostPreDataGate_f));
  FDRE \hostS1TxData0_reg[10] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[2]),
        .Q(hostS2TxData0[10]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[11] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[3]),
        .Q(hostS2TxData0[11]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[12] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[4]),
        .Q(hostS2TxData0[12]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[13] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[5]),
        .Q(hostS2TxData0[13]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[14] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[6]),
        .Q(hostS2TxData0[14]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[15] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[7]),
        .Q(hostS2TxData0[15]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[8] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg),
        .Q(hostS2TxData0[8]),
        .R(1'b0));
  FDRE \hostS1TxData0_reg[9] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostTxSerial_reg__0[1]),
        .Q(hostS2TxData0[9]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[0] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgRfFreq[0]),
        .Q(hostS1TxData2[0]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[1] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgRfFreq[1]),
        .Q(hostS1TxData2[1]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[2] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgRfFreq[2]),
        .Q(hostS1TxData2[2]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[3] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgRfFreq[3]),
        .Q(hostS1TxData2[3]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[4] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgRfFreq[4]),
        .Q(hostS1TxData2[4]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[5] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgRfFreq[5]),
        .Q(hostS1TxData2[5]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[6] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\bmem_reg_n_0_[2][27] ),
        .Q(hostS1TxData2[6]),
        .R(1'b0));
  FDRE \hostS1TxData2_reg[7] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostInhibit_f_reg_n_0),
        .Q(hostS1TxData2[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[0]_i_1 
       (.I0(s1CommDelayTime_reg[1]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[0]),
        .O(\hostS1TxData3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[10]_i_1 
       (.I0(s1CommDelayTime_reg[11]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[10]),
        .O(\hostS1TxData3[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \hostS1TxData3[11]_i_1 
       (.I0(hostWgTrigGateWidthTimeCnt),
        .I1(hostInhibit_f_reg_n_0),
        .O(\hostS1TxData3[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[1]_i_1 
       (.I0(s1CommDelayTime_reg[2]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[1]),
        .O(\hostS1TxData3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[2]_i_1 
       (.I0(s1CommDelayTime_reg[3]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[2]),
        .O(\hostS1TxData3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[3]_i_1 
       (.I0(s1CommDelayTime_reg[4]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[3]),
        .O(\hostS1TxData3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[4]_i_1 
       (.I0(s1CommDelayTime_reg[5]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[4]),
        .O(\hostS1TxData3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[5]_i_1 
       (.I0(s1CommDelayTime_reg[6]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[5]),
        .O(\hostS1TxData3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[6]_i_1 
       (.I0(s1CommDelayTime_reg[7]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[6]),
        .O(\hostS1TxData3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[7]_i_1 
       (.I0(s1CommDelayTime_reg[8]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[7]),
        .O(\hostS1TxData3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[8]_i_1 
       (.I0(s1CommDelayTime_reg[9]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[8]),
        .O(\hostS1TxData3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS1TxData3[9]_i_1 
       (.I0(s1CommDelayTime_reg[10]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[9]),
        .O(\hostS1TxData3[9]_i_1_n_0 ));
  FDRE \hostS1TxData3_reg[0] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[0]_i_1_n_0 ),
        .Q(hostS1TxData3[0]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[10] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[10]_i_1_n_0 ),
        .Q(hostS1TxData3[10]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[11] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgPulseWidth[11]),
        .Q(hostS1TxData3[11]),
        .R(\hostS1TxData3[11]_i_1_n_0 ));
  FDRE \hostS1TxData3_reg[12] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgPulseWidth[12]),
        .Q(hostS1TxData3[12]),
        .R(\hostS1TxData3[11]_i_1_n_0 ));
  FDRE \hostS1TxData3_reg[13] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgPulseWidth[13]),
        .Q(hostS1TxData3[13]),
        .R(\hostS1TxData3[11]_i_1_n_0 ));
  FDRE \hostS1TxData3_reg[14] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgPulseWidth[14]),
        .Q(hostS1TxData3[14]),
        .R(\hostS1TxData3[11]_i_1_n_0 ));
  FDRE \hostS1TxData3_reg[15] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(hostWgPulseWidth[15]),
        .Q(hostS1TxData3[15]),
        .R(\hostS1TxData3[11]_i_1_n_0 ));
  FDRE \hostS1TxData3_reg[1] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[1]_i_1_n_0 ),
        .Q(hostS1TxData3[1]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[2] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[2]_i_1_n_0 ),
        .Q(hostS1TxData3[2]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[3] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[3]_i_1_n_0 ),
        .Q(hostS1TxData3[3]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[4] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[4]_i_1_n_0 ),
        .Q(hostS1TxData3[4]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[5] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[5]_i_1_n_0 ),
        .Q(hostS1TxData3[5]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[6] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[6]_i_1_n_0 ),
        .Q(hostS1TxData3[6]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[7] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[7]_i_1_n_0 ),
        .Q(hostS1TxData3[7]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[8] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[8]_i_1_n_0 ),
        .Q(hostS1TxData3[8]),
        .R(1'b0));
  FDRE \hostS1TxData3_reg[9] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS1TxData3[9]_i_1_n_0 ),
        .Q(hostS1TxData3[9]),
        .R(1'b0));
  FDRE hostS1TxEnd_ff_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostS1TxEnd_w),
        .Q(hostS1TxEnd_ff),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXPROC hostS1TxProc
       (.D(s1RxIn_f),
        .DI(hostWgPreDataGate_f),
        .Q({\bmem_reg_n_0_[5][19] ,\bmem_reg_n_0_[5][18] ,\bmem_reg_n_0_[5][17] ,\bmem_reg_n_0_[5][16] }),
        .SR(txload_f9_out),
        .clk160m(clk160m),
        .debugPin1_f(debugPin1_f),
        .fib1TxData(fib1TxData),
        .fibRxA({fibRxA[3],fibRxA[0]}),
        .\fibRxA[3] (hostS1TxProc_n_15),
        .fibTxA(fibTxA),
        .\fibTxA[0]_0 (\fibTxA[0]_INST_0_i_4_n_0 ),
        .\fibTxA[0]_1 (\fibTxA[0]_INST_0_i_5_n_0 ),
        .fibTxA_0_sp_1(\fibTxA[0]_INST_0_i_3_n_0 ),
        .gpsPps(gpsPps),
        .gpsPps_0(hostS1TxProc_n_5),
        .hdfioA({hdfioA[12],hdfioA[10],hdfioA[8:6],hdfioA[4],hdfioA[2:0]}),
        .\hdfioA[12] (hostS1TxProc_n_16),
        .hdfoA(hdfoA[4]),
        .\hostS1TxCnt_reg[0] (\hostS1TxCnt_reg_n_0_[0] ),
        .\hostS1TxCnt_reg[1] (\rmem[6][15]__0_i_1_n_0 ),
        .hostS1TxData2(hostS1TxData2),
        .hostS1TxEnd_ff(hostS1TxEnd_ff),
        .hostS1TxEnd_w(hostS1TxEnd_w),
        .laCh({laCh[5:4],laCh[2],laCh[0]}),
        .\laCh[0]_INST_0_i_1_0 (hostVideoGate_f_reg_n_0),
        .\laCh[0]_INST_0_i_1_1 (hostWgTrigGate_f_reg_n_0),
        .\laCh[2]_0 (\laCh[2]_INST_0_i_3_n_0 ),
        .\laCh[4] (rxSysData1_n_5),
        .\laCh[4]_INST_0_i_1_0 (hostS1RxIn_f),
        .\laCh[5] (rxSysData1_n_4),
        .\laCh[5]_0 (\laCh[5]_INST_0_i_4_n_0 ),
        .\laCh[5]_INST_0_i_1_0 (s1VideoGate_f_reg_n_0),
        .\laCh[6] (wgRfout_f_reg_0),
        .laCh_0_sp_1(txSysData1_n_4),
        .laCh_2_sp_1(txSysData1_n_2),
        .p_13_in(p_13_in),
        .preDataGate_f(preDataGate_f),
        .preDataGate_f_reg_0(hostPreDataGate_f_reg_n_0),
        .rfInA(rfInA[1:0]),
        .\rfInA[4] (hostS1TxProc_n_19),
        .rfOutA(rfOutA[1]),
        .\rxinHTimeCnt_reg[3] ({\bmem_reg_n_0_[13][15] ,\bmem_reg_n_0_[13][14] ,\bmem_reg_n_0_[13][13] ,\bmem_reg_n_0_[13][12] ,\bmem_reg_n_0_[13][7] ,\bmem_reg_n_0_[13][6] }),
        .\rxinHTimeCnt_reg[3]_0 (\s1EmuRxDataBuf_reg_n_0_[1][31] ),
        .\rxinHTimeCnt_reg[3]_1 (\s1EmuRxDataBuf_reg_n_0_[3][31] ),
        .\rxinHTimeCnt_reg[3]_2 (\s1EmuRxDataBuf_reg_n_0_[2][31] ),
        .s1TxData_w(s1TxData_w),
        .txData_f_reg_0(hostS1TxData_w),
        .txData_o(hostS2TxData_w),
        .txEnd_f_reg_0(hostS1TxProc_n_2),
        .txEnd_f_reg_1(hostS1TxProc_n_4),
        .txEnd_f_reg_2(hostS1TxProc_n_18),
        .\txd0_reg[15]_0 (hostS2TxData0),
        .\txd3_reg[15]_0 (hostS1TxData3),
        .wgTrig_f(wgTrig_f));
  FDRE \hostS2RxGateDelayTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_40),
        .Q(hostS2RxGateDelayTimeCnt_reg[0]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_46),
        .Q(hostS2RxGateDelayTimeCnt_reg[10]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_45),
        .Q(hostS2RxGateDelayTimeCnt_reg[11]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_52),
        .Q(hostS2RxGateDelayTimeCnt_reg[12]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_51),
        .Q(hostS2RxGateDelayTimeCnt_reg[13]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_50),
        .Q(hostS2RxGateDelayTimeCnt_reg[14]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_49),
        .Q(hostS2RxGateDelayTimeCnt_reg[15]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_39),
        .Q(hostS2RxGateDelayTimeCnt_reg[1]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_38),
        .Q(hostS2RxGateDelayTimeCnt_reg[2]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_37),
        .Q(hostS2RxGateDelayTimeCnt_reg[3]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_44),
        .Q(hostS2RxGateDelayTimeCnt_reg[4]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_43),
        .Q(hostS2RxGateDelayTimeCnt_reg[5]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_42),
        .Q(hostS2RxGateDelayTimeCnt_reg[6]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_41),
        .Q(hostS2RxGateDelayTimeCnt_reg[7]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_48),
        .Q(hostS2RxGateDelayTimeCnt_reg[8]),
        .R(1'b0));
  FDRE \hostS2RxGateDelayTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostS2RxProc_n_36),
        .D(hostS2RxProc_n_47),
        .Q(hostS2RxGateDelayTimeCnt_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS2RxGateHTimeCnt[0]_i_1 
       (.I0(hostS2RxGate_f_reg_n_0),
        .O(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS2RxGateHTimeCnt[0]_i_2 
       (.I0(hostS2RxGateHTimeCnt_reg[15]),
        .O(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS2RxGateHTimeCnt[0]_i_4 
       (.I0(hostS2RxGateHTimeCnt_reg[0]),
        .O(\hostS2RxGateHTimeCnt[0]_i_4_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[0]_i_3_n_7 ),
        .Q(hostS2RxGateHTimeCnt_reg[0]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateHTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\hostS2RxGateHTimeCnt_reg[0]_i_3_n_0 ,\hostS2RxGateHTimeCnt_reg[0]_i_3_n_1 ,\hostS2RxGateHTimeCnt_reg[0]_i_3_n_2 ,\hostS2RxGateHTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostS2RxGateHTimeCnt_reg[0]_i_3_n_4 ,\hostS2RxGateHTimeCnt_reg[0]_i_3_n_5 ,\hostS2RxGateHTimeCnt_reg[0]_i_3_n_6 ,\hostS2RxGateHTimeCnt_reg[0]_i_3_n_7 }),
        .S({hostS2RxGateHTimeCnt_reg[3:1],\hostS2RxGateHTimeCnt[0]_i_4_n_0 }));
  FDRE \hostS2RxGateHTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[8]_i_1_n_5 ),
        .Q(hostS2RxGateHTimeCnt_reg[10]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[8]_i_1_n_4 ),
        .Q(hostS2RxGateHTimeCnt_reg[11]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[12]_i_1_n_7 ),
        .Q(hostS2RxGateHTimeCnt_reg[12]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateHTimeCnt_reg[12]_i_1 
       (.CI(\hostS2RxGateHTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS2RxGateHTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS2RxGateHTimeCnt_reg[12]_i_1_n_1 ,\hostS2RxGateHTimeCnt_reg[12]_i_1_n_2 ,\hostS2RxGateHTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS2RxGateHTimeCnt_reg[12]_i_1_n_4 ,\hostS2RxGateHTimeCnt_reg[12]_i_1_n_5 ,\hostS2RxGateHTimeCnt_reg[12]_i_1_n_6 ,\hostS2RxGateHTimeCnt_reg[12]_i_1_n_7 }),
        .S(hostS2RxGateHTimeCnt_reg[15:12]));
  FDRE \hostS2RxGateHTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[12]_i_1_n_6 ),
        .Q(hostS2RxGateHTimeCnt_reg[13]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[12]_i_1_n_5 ),
        .Q(hostS2RxGateHTimeCnt_reg[14]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[12]_i_1_n_4 ),
        .Q(hostS2RxGateHTimeCnt_reg[15]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[0]_i_3_n_6 ),
        .Q(hostS2RxGateHTimeCnt_reg[1]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[0]_i_3_n_5 ),
        .Q(hostS2RxGateHTimeCnt_reg[2]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[0]_i_3_n_4 ),
        .Q(hostS2RxGateHTimeCnt_reg[3]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[4]_i_1_n_7 ),
        .Q(hostS2RxGateHTimeCnt_reg[4]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateHTimeCnt_reg[4]_i_1 
       (.CI(\hostS2RxGateHTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\hostS2RxGateHTimeCnt_reg[4]_i_1_n_0 ,\hostS2RxGateHTimeCnt_reg[4]_i_1_n_1 ,\hostS2RxGateHTimeCnt_reg[4]_i_1_n_2 ,\hostS2RxGateHTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS2RxGateHTimeCnt_reg[4]_i_1_n_4 ,\hostS2RxGateHTimeCnt_reg[4]_i_1_n_5 ,\hostS2RxGateHTimeCnt_reg[4]_i_1_n_6 ,\hostS2RxGateHTimeCnt_reg[4]_i_1_n_7 }),
        .S(hostS2RxGateHTimeCnt_reg[7:4]));
  FDRE \hostS2RxGateHTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[4]_i_1_n_6 ),
        .Q(hostS2RxGateHTimeCnt_reg[5]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[4]_i_1_n_5 ),
        .Q(hostS2RxGateHTimeCnt_reg[6]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[4]_i_1_n_4 ),
        .Q(hostS2RxGateHTimeCnt_reg[7]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  FDRE \hostS2RxGateHTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[8]_i_1_n_7 ),
        .Q(hostS2RxGateHTimeCnt_reg[8]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateHTimeCnt_reg[8]_i_1 
       (.CI(\hostS2RxGateHTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS2RxGateHTimeCnt_reg[8]_i_1_n_0 ,\hostS2RxGateHTimeCnt_reg[8]_i_1_n_1 ,\hostS2RxGateHTimeCnt_reg[8]_i_1_n_2 ,\hostS2RxGateHTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS2RxGateHTimeCnt_reg[8]_i_1_n_4 ,\hostS2RxGateHTimeCnt_reg[8]_i_1_n_5 ,\hostS2RxGateHTimeCnt_reg[8]_i_1_n_6 ,\hostS2RxGateHTimeCnt_reg[8]_i_1_n_7 }),
        .S(hostS2RxGateHTimeCnt_reg[11:8]));
  FDRE \hostS2RxGateHTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(\hostS2RxGateHTimeCnt[0]_i_2_n_0 ),
        .D(\hostS2RxGateHTimeCnt_reg[8]_i_1_n_6 ),
        .Q(hostS2RxGateHTimeCnt_reg[9]),
        .R(\hostS2RxGateHTimeCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \hostS2RxGateTimeCnt[0]_i_3 
       (.I0(hostS2RxGateDelayTimeCnt_reg[12]),
        .I1(hostS2RxGateDelayTimeCnt_reg[13]),
        .I2(hostS2RxGateDelayTimeCnt_reg[10]),
        .I3(hostS2RxGateDelayTimeCnt_reg[11]),
        .I4(hostS2RxGateDelayTimeCnt_reg[15]),
        .I5(hostS2RxGateDelayTimeCnt_reg[14]),
        .O(\hostS2RxGateTimeCnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \hostS2RxGateTimeCnt[0]_i_5 
       (.I0(hostS2RxGateDelayTimeCnt_reg[6]),
        .I1(hostS2RxGateDelayTimeCnt_reg[5]),
        .I2(hostS2RxGateDelayTimeCnt_reg[3]),
        .I3(hostS2RxGateDelayTimeCnt_reg[4]),
        .I4(hostS2RxGateDelayTimeCnt_reg[9]),
        .I5(hostS2RxGateDelayTimeCnt_reg[7]),
        .O(\hostS2RxGateTimeCnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostS2RxGateTimeCnt[0]_i_6 
       (.I0(hostS2RxGateTimeCnt_reg[0]),
        .O(\hostS2RxGateTimeCnt[0]_i_6_n_0 ));
  FDSE \hostS2RxGateTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[0]_i_2_n_7 ),
        .Q(hostS2RxGateTimeCnt_reg[0]),
        .S(hostS2RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hostS2RxGateTimeCnt_reg[0]_i_2_n_0 ,\hostS2RxGateTimeCnt_reg[0]_i_2_n_1 ,\hostS2RxGateTimeCnt_reg[0]_i_2_n_2 ,\hostS2RxGateTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostS2RxGateTimeCnt_reg[0]_i_2_n_4 ,\hostS2RxGateTimeCnt_reg[0]_i_2_n_5 ,\hostS2RxGateTimeCnt_reg[0]_i_2_n_6 ,\hostS2RxGateTimeCnt_reg[0]_i_2_n_7 }),
        .S({hostS2RxGateTimeCnt_reg[3:1],\hostS2RxGateTimeCnt[0]_i_6_n_0 }));
  FDRE \hostS2RxGateTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[8]_i_1_n_5 ),
        .Q(hostS2RxGateTimeCnt_reg[10]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[8]_i_1_n_4 ),
        .Q(hostS2RxGateTimeCnt_reg[11]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[12]_i_1_n_7 ),
        .Q(hostS2RxGateTimeCnt_reg[12]),
        .R(hostS2RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateTimeCnt_reg[12]_i_1 
       (.CI(\hostS2RxGateTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_hostS2RxGateTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\hostS2RxGateTimeCnt_reg[12]_i_1_n_1 ,\hostS2RxGateTimeCnt_reg[12]_i_1_n_2 ,\hostS2RxGateTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS2RxGateTimeCnt_reg[12]_i_1_n_4 ,\hostS2RxGateTimeCnt_reg[12]_i_1_n_5 ,\hostS2RxGateTimeCnt_reg[12]_i_1_n_6 ,\hostS2RxGateTimeCnt_reg[12]_i_1_n_7 }),
        .S(hostS2RxGateTimeCnt_reg[15:12]));
  FDRE \hostS2RxGateTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[12]_i_1_n_6 ),
        .Q(hostS2RxGateTimeCnt_reg[13]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[12]_i_1_n_5 ),
        .Q(hostS2RxGateTimeCnt_reg[14]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[12]_i_1_n_4 ),
        .Q(hostS2RxGateTimeCnt_reg[15]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[0]_i_2_n_6 ),
        .Q(hostS2RxGateTimeCnt_reg[1]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[0]_i_2_n_5 ),
        .Q(hostS2RxGateTimeCnt_reg[2]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[0]_i_2_n_4 ),
        .Q(hostS2RxGateTimeCnt_reg[3]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[4]_i_1_n_7 ),
        .Q(hostS2RxGateTimeCnt_reg[4]),
        .R(hostS2RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateTimeCnt_reg[4]_i_1 
       (.CI(\hostS2RxGateTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\hostS2RxGateTimeCnt_reg[4]_i_1_n_0 ,\hostS2RxGateTimeCnt_reg[4]_i_1_n_1 ,\hostS2RxGateTimeCnt_reg[4]_i_1_n_2 ,\hostS2RxGateTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS2RxGateTimeCnt_reg[4]_i_1_n_4 ,\hostS2RxGateTimeCnt_reg[4]_i_1_n_5 ,\hostS2RxGateTimeCnt_reg[4]_i_1_n_6 ,\hostS2RxGateTimeCnt_reg[4]_i_1_n_7 }),
        .S(hostS2RxGateTimeCnt_reg[7:4]));
  FDRE \hostS2RxGateTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[4]_i_1_n_6 ),
        .Q(hostS2RxGateTimeCnt_reg[5]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[4]_i_1_n_5 ),
        .Q(hostS2RxGateTimeCnt_reg[6]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[4]_i_1_n_4 ),
        .Q(hostS2RxGateTimeCnt_reg[7]),
        .R(hostS2RxGateTimeCnt));
  FDRE \hostS2RxGateTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[8]_i_1_n_7 ),
        .Q(hostS2RxGateTimeCnt_reg[8]),
        .R(hostS2RxGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostS2RxGateTimeCnt_reg[8]_i_1 
       (.CI(\hostS2RxGateTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostS2RxGateTimeCnt_reg[8]_i_1_n_0 ,\hostS2RxGateTimeCnt_reg[8]_i_1_n_1 ,\hostS2RxGateTimeCnt_reg[8]_i_1_n_2 ,\hostS2RxGateTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostS2RxGateTimeCnt_reg[8]_i_1_n_4 ,\hostS2RxGateTimeCnt_reg[8]_i_1_n_5 ,\hostS2RxGateTimeCnt_reg[8]_i_1_n_6 ,\hostS2RxGateTimeCnt_reg[8]_i_1_n_7 }),
        .S(hostS2RxGateTimeCnt_reg[11:8]));
  FDRE \hostS2RxGateTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostS2RxPack_w),
        .D(\hostS2RxGateTimeCnt_reg[8]_i_1_n_6 ),
        .Q(hostS2RxGateTimeCnt_reg[9]),
        .R(hostS2RxGateTimeCnt));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    hostS2RxGate_f_i_2
       (.I0(\hostS2RxGateTimeCnt[0]_i_3_n_0 ),
        .I1(hostS2RxGateDelayTimeCnt_reg[1]),
        .I2(hostS2RxGateDelayTimeCnt_reg[0]),
        .I3(hostS2RxGateDelayTimeCnt_reg[3]),
        .I4(hostS2RxGateDelayTimeCnt_reg[2]),
        .I5(hostS2RxGate_f_i_4_n_0),
        .O(hostS2RxGate_f_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    hostS2RxGate_f_i_3
       (.I0(hostS2RxGate_f_i_5_n_0),
        .I1(hostS2RxGateTimeCnt_reg[1]),
        .I2(hostS2RxGateTimeCnt_reg[0]),
        .I3(hostS2RxGateTimeCnt_reg[3]),
        .I4(hostS2RxGateTimeCnt_reg[2]),
        .I5(hostS2RxGate_f_i_6_n_0),
        .O(hostS2RxGate_f));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    hostS2RxGate_f_i_4
       (.I0(hostS2RxGateDelayTimeCnt_reg[6]),
        .I1(hostS2RxGateDelayTimeCnt_reg[7]),
        .I2(hostS2RxGateDelayTimeCnt_reg[4]),
        .I3(hostS2RxGateDelayTimeCnt_reg[5]),
        .I4(hostS2RxGateDelayTimeCnt_reg[9]),
        .I5(hostS2RxGateDelayTimeCnt_reg[8]),
        .O(hostS2RxGate_f_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    hostS2RxGate_f_i_5
       (.I0(hostS2RxGateTimeCnt_reg[12]),
        .I1(hostS2RxGateTimeCnt_reg[13]),
        .I2(hostS2RxGateTimeCnt_reg[10]),
        .I3(hostS2RxGateTimeCnt_reg[11]),
        .I4(hostS2RxGateTimeCnt_reg[15]),
        .I5(hostS2RxGateTimeCnt_reg[14]),
        .O(hostS2RxGate_f_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    hostS2RxGate_f_i_6
       (.I0(hostS2RxGateTimeCnt_reg[6]),
        .I1(hostS2RxGateTimeCnt_reg[7]),
        .I2(hostS2RxGateTimeCnt_reg[4]),
        .I3(hostS2RxGateTimeCnt_reg[5]),
        .I4(hostS2RxGateTimeCnt_reg[9]),
        .I5(hostS2RxGateTimeCnt_reg[8]),
        .O(hostS2RxGate_f_i_6_n_0));
  FDRE hostS2RxGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostS2RxProc_n_34),
        .Q(hostS2RxGate_f_reg_n_0),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    hostS2RxIn_f_reg
       (.CLR(1'b0),
        .D(hostS2RxIn_f__0),
        .G(hostS2RxIn_f_reg_i_2_n_0),
        .GE(1'b1),
        .Q(hostS2RxIn_f));
  LUT2 #(
    .INIT(4'h7)) 
    hostS2RxIn_f_reg_i_2
       (.I0(\bmem_reg_n_0_[13][11] ),
        .I1(\bmem_reg_n_0_[13][10] ),
        .O(hostS2RxIn_f_reg_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXPROC_0 hostS2RxProc
       (.ADDRA(s2CommTime2),
        .D({hostS2RxData1_wb,hostS2RxData0_wb,hostS2RxData0_wb__0}),
        .O({hostS2RxProc_n_37,hostS2RxProc_n_38,hostS2RxProc_n_39,hostS2RxProc_n_40}),
        .clk160m(clk160m),
        .hostS2RxGateDelayTimeCnt_reg(hostS2RxGateDelayTimeCnt_reg),
        .\hostS2RxGateDelayTimeCnt_reg[11] ({hostS2RxProc_n_45,hostS2RxProc_n_46,hostS2RxProc_n_47,hostS2RxProc_n_48}),
        .\hostS2RxGateDelayTimeCnt_reg[15] ({hostS2RxProc_n_49,hostS2RxProc_n_50,hostS2RxProc_n_51,hostS2RxProc_n_52}),
        .hostS2RxGateDelayTimeCnt_reg_10_sp_1(hostS2RxProc_n_36),
        .hostS2RxGateTimeCnt(hostS2RxGateTimeCnt),
        .\hostS2RxGateTimeCnt_reg[0] (\hostS2RxGateTimeCnt[0]_i_3_n_0 ),
        .\hostS2RxGateTimeCnt_reg[0]_0 (\hostS2RxGateTimeCnt[0]_i_5_n_0 ),
        .hostS2RxGate_f(hostS2RxGate_f),
        .hostS2RxGate_f_reg(hostS2RxProc_n_34),
        .hostS2RxGate_f_reg_0(hostS2RxGate_f_reg_n_0),
        .hostS2RxGate_f_reg_1(hostS2RxGate_f_i_2_n_0),
        .hostS2RxPack_w(hostS2RxPack_w),
        .\rxData0_reg[7]_0 ({hostS2RxProc_n_41,hostS2RxProc_n_42,hostS2RxProc_n_43,hostS2RxProc_n_44}),
        .\rxData3_reg[15]_0 ({hostS2RxData3_wb,hostS2RxData2_wb}),
        .\rxbuf13_reg[0]_0 (hostS2RxIn_f));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[0]_i_1 
       (.I0(s2CommDelayTime_reg__0[1]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[0]),
        .O(\hostS2TxData3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[10]_i_1 
       (.I0(s2CommDelayTime_reg__0[11]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[10]),
        .O(\hostS2TxData3[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[1]_i_1 
       (.I0(s2CommDelayTime_reg__0[2]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[1]),
        .O(\hostS2TxData3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[2]_i_1 
       (.I0(s2CommDelayTime_reg__0[3]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[2]),
        .O(\hostS2TxData3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[3]_i_1 
       (.I0(s2CommDelayTime_reg__0[4]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[3]),
        .O(\hostS2TxData3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[4]_i_1 
       (.I0(s2CommDelayTime_reg__0[5]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[4]),
        .O(\hostS2TxData3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[5]_i_1 
       (.I0(s2CommDelayTime_reg__0[6]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[5]),
        .O(\hostS2TxData3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[6]_i_1 
       (.I0(s2CommDelayTime_reg__0[7]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[6]),
        .O(\hostS2TxData3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[7]_i_1 
       (.I0(s2CommDelayTime_reg__0[8]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[7]),
        .O(\hostS2TxData3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[8]_i_1 
       (.I0(s2CommDelayTime_reg__0[9]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[8]),
        .O(\hostS2TxData3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hostS2TxData3[9]_i_1 
       (.I0(s2CommDelayTime_reg__0[10]),
        .I1(hostInhibit_f_reg_n_0),
        .I2(hostWgPulseWidth[9]),
        .O(\hostS2TxData3[9]_i_1_n_0 ));
  FDRE \hostS2TxData3_reg[0] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[0]_i_1_n_0 ),
        .Q(hostS2TxData3[0]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[10] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[10]_i_1_n_0 ),
        .Q(hostS2TxData3[10]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[1] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[1]_i_1_n_0 ),
        .Q(hostS2TxData3[1]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[2] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[2]_i_1_n_0 ),
        .Q(hostS2TxData3[2]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[3] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[3]_i_1_n_0 ),
        .Q(hostS2TxData3[3]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[4] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[4]_i_1_n_0 ),
        .Q(hostS2TxData3[4]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[5] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[5]_i_1_n_0 ),
        .Q(hostS2TxData3[5]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[6] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[6]_i_1_n_0 ),
        .Q(hostS2TxData3[6]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[7] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[7]_i_1_n_0 ),
        .Q(hostS2TxData3[7]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[8] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[8]_i_1_n_0 ),
        .Q(hostS2TxData3[8]),
        .R(1'b0));
  FDRE \hostS2TxData3_reg[9] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(\hostS2TxData3[9]_i_1_n_0 ),
        .Q(hostS2TxData3[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXPROC_1 hostS2TxProc
       (.D({hostS1TxData3[15:11],hostS2TxData3}),
        .Q(hostS2TxData0),
        .SR(txload_f9_out),
        .clk160m(clk160m),
        .hostS1TxData2(hostS1TxData2),
        .preDataGate_f(preDataGate_f),
        .rfInA(rfInA[2]),
        .\syncTxShiftTime_reg[7]_0 (hostPreDataGate_f_reg_n_0),
        .txData_o(hostS2TxData_w));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hostTxSerial[0]_i_1 
       (.I0(hostTxSerial_reg),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hostTxSerial[1]_i_1 
       (.I0(hostTxSerial_reg),
        .I1(hostTxSerial_reg__0[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hostTxSerial[2]_i_1 
       (.I0(hostTxSerial_reg__0[2]),
        .I1(hostTxSerial_reg),
        .I2(hostTxSerial_reg__0[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hostTxSerial[3]_i_1 
       (.I0(hostTxSerial_reg__0[1]),
        .I1(hostTxSerial_reg),
        .I2(hostTxSerial_reg__0[2]),
        .I3(hostTxSerial_reg__0[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hostTxSerial[4]_i_1 
       (.I0(hostTxSerial_reg__0[4]),
        .I1(hostTxSerial_reg__0[1]),
        .I2(hostTxSerial_reg),
        .I3(hostTxSerial_reg__0[2]),
        .I4(hostTxSerial_reg__0[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hostTxSerial[5]_i_1 
       (.I0(hostTxSerial_reg__0[5]),
        .I1(hostTxSerial_reg__0[3]),
        .I2(hostTxSerial_reg__0[2]),
        .I3(hostTxSerial_reg),
        .I4(hostTxSerial_reg__0[1]),
        .I5(hostTxSerial_reg__0[4]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hostTxSerial[6]_i_1 
       (.I0(hostTxSerial_reg__0[6]),
        .I1(hostTxSerial_reg__0[4]),
        .I2(\hostTxSerial[7]_i_2_n_0 ),
        .I3(hostTxSerial_reg__0[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hostTxSerial[7]_i_1 
       (.I0(hostTxSerial_reg__0[7]),
        .I1(hostTxSerial_reg__0[5]),
        .I2(\hostTxSerial[7]_i_2_n_0 ),
        .I3(hostTxSerial_reg__0[4]),
        .I4(hostTxSerial_reg__0[6]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \hostTxSerial[7]_i_2 
       (.I0(hostTxSerial_reg__0[3]),
        .I1(hostTxSerial_reg__0[2]),
        .I2(hostTxSerial_reg),
        .I3(hostTxSerial_reg__0[1]),
        .O(\hostTxSerial[7]_i_2_n_0 ));
  FDRE \hostTxSerial_reg[0] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[0]),
        .Q(hostTxSerial_reg),
        .R(1'b0));
  FDRE \hostTxSerial_reg[1] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[1]),
        .Q(hostTxSerial_reg__0[1]),
        .R(1'b0));
  FDRE \hostTxSerial_reg[2] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[2]),
        .Q(hostTxSerial_reg__0[2]),
        .R(1'b0));
  FDRE \hostTxSerial_reg[3] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[3]),
        .Q(hostTxSerial_reg__0[3]),
        .R(1'b0));
  FDRE \hostTxSerial_reg[4] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[4]),
        .Q(hostTxSerial_reg__0[4]),
        .R(1'b0));
  FDRE \hostTxSerial_reg[5] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[5]),
        .Q(hostTxSerial_reg__0[5]),
        .R(1'b0));
  FDRE \hostTxSerial_reg[6] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[6]),
        .Q(hostTxSerial_reg__0[6]),
        .R(1'b0));
  FDRE \hostTxSerial_reg[7] 
       (.C(clk160m),
        .CE(hostPreDataGate_f),
        .D(p_0_in__3[7]),
        .Q(hostTxSerial_reg__0[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \hostVideoGateDelayTimeCnt[0]_i_1 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\hostVideoGateDelayTimeCnt[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \hostVideoGateDelayTimeCnt[19]_i_1 
       (.I0(hostWgTrigGateWidthTimeCnt),
        .I1(hostInhibit_f_reg_n_0),
        .O(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hostVideoGateDelayTimeCnt[19]_i_2 
       (.I0(hostWgTrigGateWidthTimeCnt),
        .I1(hostWgTrigGate_f_i_3_n_0),
        .O(hostVideoGateDelayTimeCnt));
  FDSE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt[0]_i_1_n_0 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .S(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_6 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[10] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_5 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[11] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_4 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[12] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateDelayTimeCnt_reg[12]_i_1 
       (.CI(\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_0 ,\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_1 ,\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_2 ,\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_4 ,\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_5 ,\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_6 ,\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_7 }),
        .S({\hostVideoGateDelayTimeCnt_reg_n_0_[12] ,\hostVideoGateDelayTimeCnt_reg_n_0_[11] ,\hostVideoGateDelayTimeCnt_reg_n_0_[10] ,\hostVideoGateDelayTimeCnt_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[13]_i_1_n_7 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[13] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateDelayTimeCnt_reg[13]_i_1 
       (.CI(\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_0 ),
        .CO(\NLW_hostVideoGateDelayTimeCnt_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hostVideoGateDelayTimeCnt_reg[13]_i_1_O_UNCONNECTED [3:1],\hostVideoGateDelayTimeCnt_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\hostVideoGateDelayTimeCnt_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(1'b0),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_7 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_6 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_5 ),
        .Q(p_0_in0),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_4 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[4] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateDelayTimeCnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_0 ,\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_1 ,\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_2 ,\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_4 ,\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_5 ,\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_6 ,\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_7 }),
        .S({\hostVideoGateDelayTimeCnt_reg_n_0_[4] ,p_0_in0,\hostVideoGateDelayTimeCnt_reg_n_0_[2] ,\hostVideoGateDelayTimeCnt_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_7 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[5] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_6 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[6] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hostVideoGateDelayTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_5 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[7] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_4 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[8] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateDelayTimeCnt_reg[8]_i_1 
       (.CI(\hostVideoGateDelayTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_0 ,\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_1 ,\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_2 ,\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_4 ,\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_5 ,\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_6 ,\hostVideoGateDelayTimeCnt_reg[8]_i_1_n_7 }),
        .S({\hostVideoGateDelayTimeCnt_reg_n_0_[8] ,\hostVideoGateDelayTimeCnt_reg_n_0_[7] ,\hostVideoGateDelayTimeCnt_reg_n_0_[6] ,\hostVideoGateDelayTimeCnt_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b1)) 
    \hostVideoGateDelayTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTimeCnt),
        .D(\hostVideoGateDelayTimeCnt_reg[12]_i_1_n_7 ),
        .Q(\hostVideoGateDelayTimeCnt_reg_n_0_[9] ),
        .R(\hostVideoGateDelayTimeCnt[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \hostVideoGateDelayTime[19]_i_1 
       (.I0(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I4(hostWgTrigGateWidthTimeCnt),
        .O(hostVideoGateDelayTime));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hostVideoGateDelayTime[19]_i_2 
       (.I0(\hostVideoGateDelayTime[19]_i_3_n_0 ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[8] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[7] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I5(\hostVideoGateDelayTime[19]_i_4_n_0 ),
        .O(\hostVideoGateDelayTime[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hostVideoGateDelayTime[19]_i_3 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[12] ),
        .O(\hostVideoGateDelayTime[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hostVideoGateDelayTime[19]_i_4 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I1(p_0_in0),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[6] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[5] ),
        .O(\hostVideoGateDelayTime[19]_i_4_n_0 ));
  FDRE \hostVideoGateDelayTime_reg[0] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][0] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[10] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][10] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[11] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][11] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[12] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][12] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[13] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][13] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[14] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][14] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[15] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][15] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[16] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][16] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[17] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][17] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[18] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][18] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[19] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][19] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[1] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][1] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[2] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][2] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[3] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][3] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[4] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][4] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[5] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][5] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[6] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][6] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[7] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][7] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[8] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][8] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \hostVideoGateDelayTime_reg[9] 
       (.C(clk160m),
        .CE(hostVideoGateDelayTime),
        .D(\bmem_reg_n_0_[6][9] ),
        .Q(\hostVideoGateDelayTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hostVideoGatePulseWidth[19]_i_1 
       (.I0(hostWgTrigGateWidthTimeCnt),
        .I1(hostWgTrigGate_f0),
        .I2(hostWgTrigGate_f_i_3_n_0),
        .O(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostVideoGatePulseWidth_reg[10] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[6]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[11] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[7]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[12] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[8]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[13] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[9]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[14] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[10]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[15] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[11]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[16] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[12]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[17] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[13]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[18] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[14]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[19] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[15]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[4] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[0]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[5] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[1]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[6] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[2]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[7] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[3]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[8] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[4]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \hostVideoGatePulseWidth_reg[9] 
       (.C(clk160m),
        .CE(\hostVideoGatePulseWidth[19]_i_1_n_0 ),
        .D(hostWgPulseWidth[5]),
        .Q(\hostVideoGatePulseWidth_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hostVideoGateWidthTimeCnt[0]_i_1 
       (.I0(hostWgTrigGateWidthTimeCnt),
        .I1(hostVideoGate_f0),
        .I2(hostWgTrigGate_f_i_3_n_0),
        .O(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostVideoGateWidthTimeCnt[0]_i_3 
       (.I0(hostVideoGateWidthTimeCnt_reg[0]),
        .O(\hostVideoGateWidthTimeCnt[0]_i_3_n_0 ));
  FDSE \hostVideoGateWidthTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_7 ),
        .Q(hostVideoGateWidthTimeCnt_reg[0]),
        .S(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateWidthTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_0 ,\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_1 ,\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_2 ,\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_4 ,\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_5 ,\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_6 ,\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_7 }),
        .S({hostVideoGateWidthTimeCnt_reg[3:1],\hostVideoGateWidthTimeCnt[0]_i_3_n_0 }));
  FDRE \hostVideoGateWidthTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_5 ),
        .Q(hostVideoGateWidthTimeCnt_reg[10]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_4 ),
        .Q(hostVideoGateWidthTimeCnt_reg[11]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_7 ),
        .Q(hostVideoGateWidthTimeCnt_reg[12]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateWidthTimeCnt_reg[12]_i_1 
       (.CI(\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_0 ,\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_1 ,\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_2 ,\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_4 ,\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_5 ,\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_6 ,\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_7 }),
        .S(hostVideoGateWidthTimeCnt_reg[15:12]));
  FDRE \hostVideoGateWidthTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_6 ),
        .Q(hostVideoGateWidthTimeCnt_reg[13]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_5 ),
        .Q(hostVideoGateWidthTimeCnt_reg[14]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_4 ),
        .Q(hostVideoGateWidthTimeCnt_reg[15]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_7 ),
        .Q(hostVideoGateWidthTimeCnt_reg[16]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateWidthTimeCnt_reg[16]_i_1 
       (.CI(\hostVideoGateWidthTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_hostVideoGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED [3],\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_1 ,\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_2 ,\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_4 ,\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_5 ,\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_6 ,\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_7 }),
        .S(hostVideoGateWidthTimeCnt_reg[19:16]));
  FDRE \hostVideoGateWidthTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_6 ),
        .Q(hostVideoGateWidthTimeCnt_reg[17]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_5 ),
        .Q(hostVideoGateWidthTimeCnt_reg[18]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[16]_i_1_n_4 ),
        .Q(hostVideoGateWidthTimeCnt_reg[19]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_6 ),
        .Q(hostVideoGateWidthTimeCnt_reg[1]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_5 ),
        .Q(hostVideoGateWidthTimeCnt_reg[2]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_4 ),
        .Q(hostVideoGateWidthTimeCnt_reg[3]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_7 ),
        .Q(hostVideoGateWidthTimeCnt_reg[4]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateWidthTimeCnt_reg[4]_i_1 
       (.CI(\hostVideoGateWidthTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_0 ,\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_1 ,\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_2 ,\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_4 ,\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_5 ,\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_6 ,\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_7 }),
        .S(hostVideoGateWidthTimeCnt_reg[7:4]));
  FDRE \hostVideoGateWidthTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_6 ),
        .Q(hostVideoGateWidthTimeCnt_reg[5]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_5 ),
        .Q(hostVideoGateWidthTimeCnt_reg[6]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_4 ),
        .Q(hostVideoGateWidthTimeCnt_reg[7]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  FDRE \hostVideoGateWidthTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_7 ),
        .Q(hostVideoGateWidthTimeCnt_reg[8]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostVideoGateWidthTimeCnt_reg[8]_i_1 
       (.CI(\hostVideoGateWidthTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_0 ,\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_1 ,\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_2 ,\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_4 ,\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_5 ,\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_6 ,\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_7 }),
        .S(hostVideoGateWidthTimeCnt_reg[11:8]));
  FDRE \hostVideoGateWidthTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostVideoGateWidthTimeCnt_reg[8]_i_1_n_6 ),
        .Q(hostVideoGateWidthTimeCnt_reg[9]),
        .R(\hostVideoGateWidthTimeCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0EAC0EAAAAA0000)) 
    hostVideoGate_f_i_1
       (.I0(hostVideoGate_f_reg_n_0),
        .I1(hostVideoGate_f0),
        .I2(hostWgTrigGate_f_i_3_n_0),
        .I3(hostVideoGate_f_reg_i_3_n_1),
        .I4(hostInhibit_f_reg_n_0),
        .I5(hostWgTrigGateWidthTimeCnt),
        .O(hostVideoGate_f_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_10
       (.I0(\hostVideoGatePulseWidth_reg_n_0_[17] ),
        .I1(hostVideoGateWidthTimeCnt_reg[17]),
        .I2(\hostVideoGatePulseWidth_reg_n_0_[16] ),
        .I3(hostVideoGateWidthTimeCnt_reg[16]),
        .I4(hostVideoGateWidthTimeCnt_reg[15]),
        .I5(\hostVideoGatePulseWidth_reg_n_0_[15] ),
        .O(hostVideoGate_f_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_11
       (.I0(\hostVideoGatePulseWidth_reg_n_0_[14] ),
        .I1(hostVideoGateWidthTimeCnt_reg[14]),
        .I2(\hostVideoGatePulseWidth_reg_n_0_[13] ),
        .I3(hostVideoGateWidthTimeCnt_reg[13]),
        .I4(hostVideoGateWidthTimeCnt_reg[12]),
        .I5(\hostVideoGatePulseWidth_reg_n_0_[12] ),
        .O(hostVideoGate_f_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_12
       (.I0(\hostVideoGateDelayTime_reg_n_0_[11] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[10] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I5(\hostVideoGateDelayTime_reg_n_0_[9] ),
        .O(hostVideoGate_f_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_13
       (.I0(\hostVideoGateDelayTime_reg_n_0_[8] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[8] ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[7] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[7] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[6] ),
        .I5(\hostVideoGateDelayTime_reg_n_0_[6] ),
        .O(hostVideoGate_f_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_14
       (.I0(\hostVideoGateDelayTime_reg_n_0_[5] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[5] ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[4] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I4(p_0_in0),
        .I5(\hostVideoGateDelayTime_reg_n_0_[3] ),
        .O(hostVideoGate_f_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_15
       (.I0(\hostVideoGateDelayTime_reg_n_0_[2] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[1] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\hostVideoGateDelayTime_reg_n_0_[0] ),
        .O(hostVideoGate_f_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_16
       (.I0(\hostVideoGatePulseWidth_reg_n_0_[11] ),
        .I1(hostVideoGateWidthTimeCnt_reg[11]),
        .I2(\hostVideoGatePulseWidth_reg_n_0_[10] ),
        .I3(hostVideoGateWidthTimeCnt_reg[10]),
        .I4(hostVideoGateWidthTimeCnt_reg[9]),
        .I5(\hostVideoGatePulseWidth_reg_n_0_[9] ),
        .O(hostVideoGate_f_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_17
       (.I0(\hostVideoGatePulseWidth_reg_n_0_[8] ),
        .I1(hostVideoGateWidthTimeCnt_reg[8]),
        .I2(\hostVideoGatePulseWidth_reg_n_0_[7] ),
        .I3(hostVideoGateWidthTimeCnt_reg[7]),
        .I4(hostVideoGateWidthTimeCnt_reg[6]),
        .I5(\hostVideoGatePulseWidth_reg_n_0_[6] ),
        .O(hostVideoGate_f_i_17_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    hostVideoGate_f_i_18
       (.I0(\hostVideoGatePulseWidth_reg_n_0_[5] ),
        .I1(hostVideoGateWidthTimeCnt_reg[5]),
        .I2(\hostVideoGatePulseWidth_reg_n_0_[4] ),
        .I3(hostVideoGateWidthTimeCnt_reg[4]),
        .I4(hostVideoGateWidthTimeCnt_reg[3]),
        .O(hostVideoGate_f_i_18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    hostVideoGate_f_i_19
       (.I0(hostVideoGateWidthTimeCnt_reg[2]),
        .I1(hostVideoGateWidthTimeCnt_reg[1]),
        .I2(hostVideoGateWidthTimeCnt_reg[0]),
        .O(hostVideoGate_f_i_19_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    hostVideoGate_f_i_5
       (.I0(\hostVideoGateDelayTime_reg_n_0_[19] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[18] ),
        .O(hostVideoGate_f_i_5_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    hostVideoGate_f_i_6
       (.I0(\hostVideoGateDelayTime_reg_n_0_[17] ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[16] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I3(\hostVideoGateDelayTime_reg_n_0_[15] ),
        .O(hostVideoGate_f_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostVideoGate_f_i_7
       (.I0(\hostVideoGateDelayTime_reg_n_0_[14] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[13] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[12] ),
        .I5(\hostVideoGateDelayTime_reg_n_0_[12] ),
        .O(hostVideoGate_f_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hostVideoGate_f_i_9
       (.I0(hostVideoGateWidthTimeCnt_reg[18]),
        .I1(\hostVideoGatePulseWidth_reg_n_0_[18] ),
        .I2(hostVideoGateWidthTimeCnt_reg[19]),
        .I3(\hostVideoGatePulseWidth_reg_n_0_[19] ),
        .O(hostVideoGate_f_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hostVideoGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostVideoGate_f_i_1_n_0),
        .Q(hostVideoGate_f_reg_n_0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hostVideoGate_f_reg_i_2
       (.CI(hostVideoGate_f_reg_i_4_n_0),
        .CO({NLW_hostVideoGate_f_reg_i_2_CO_UNCONNECTED[3],hostVideoGate_f0,hostVideoGate_f_reg_i_2_n_2,hostVideoGate_f_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hostVideoGate_f_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,hostVideoGate_f_i_5_n_0,hostVideoGate_f_i_6_n_0,hostVideoGate_f_i_7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hostVideoGate_f_reg_i_3
       (.CI(hostVideoGate_f_reg_i_8_n_0),
        .CO({NLW_hostVideoGate_f_reg_i_3_CO_UNCONNECTED[3],hostVideoGate_f_reg_i_3_n_1,hostVideoGate_f_reg_i_3_n_2,hostVideoGate_f_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hostVideoGate_f_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,hostVideoGate_f_i_9_n_0,hostVideoGate_f_i_10_n_0,hostVideoGate_f_i_11_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hostVideoGate_f_reg_i_4
       (.CI(1'b0),
        .CO({hostVideoGate_f_reg_i_4_n_0,hostVideoGate_f_reg_i_4_n_1,hostVideoGate_f_reg_i_4_n_2,hostVideoGate_f_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hostVideoGate_f_reg_i_4_O_UNCONNECTED[3:0]),
        .S({hostVideoGate_f_i_12_n_0,hostVideoGate_f_i_13_n_0,hostVideoGate_f_i_14_n_0,hostVideoGate_f_i_15_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hostVideoGate_f_reg_i_8
       (.CI(1'b0),
        .CO({hostVideoGate_f_reg_i_8_n_0,hostVideoGate_f_reg_i_8_n_1,hostVideoGate_f_reg_i_8_n_2,hostVideoGate_f_reg_i_8_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hostVideoGate_f_reg_i_8_O_UNCONNECTED[3:0]),
        .S({hostVideoGate_f_i_16_n_0,hostVideoGate_f_i_17_n_0,hostVideoGate_f_i_18_n_0,hostVideoGate_f_i_19_n_0}));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    hostWgPreDataGate_f_reg
       (.CLR(1'b0),
        .D(hostWgPreDataGate_f__0),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPreDataGate_f));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hCAFCCA0C)) 
    hostWgPreDataGate_f_reg_i_1
       (.I0(spEmuPreDataGate_f_reg_n_0),
        .I1(hdfioA[7]),
        .I2(\bmem_reg_n_0_[13][4] ),
        .I3(\bmem_reg_n_0_[13][5] ),
        .I4(localPreDataGate_f_reg_n_0),
        .O(hostWgPreDataGate_f__0));
  FDRE hostWgPreDataGate_ff_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostWgPreDataGate_f),
        .Q(hostWgPreDataGate_ff),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[0] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[0]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[0]_i_1 
       (.I0(localWgPulseWidth[0]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[10] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[10]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[10]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[10]_i_1 
       (.I0(localWgPulseWidth[10]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[11] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[11]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[11]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[11]_i_1 
       (.I0(localWgPulseWidth[11]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[12] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[12]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[12]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[12]_i_1 
       (.I0(localWgPulseWidth[12]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[13] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[13]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[13]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[13]_i_1 
       (.I0(localWgPulseWidth[13]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[14] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[14]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[14]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[14]_i_1 
       (.I0(localWgPulseWidth[14]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[15] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[15]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[15]_i_1 
       (.I0(localWgPulseWidth[15]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[1] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[1]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[1]_i_1 
       (.I0(localWgPulseWidth[1]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[2] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[2]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[2]_i_1 
       (.I0(localWgPulseWidth[2]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[3] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[3]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[3]_i_1 
       (.I0(localWgPulseWidth[3]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[4] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[4]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[4]_i_1 
       (.I0(localWgPulseWidth[4]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[5] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[5]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[5]_i_1 
       (.I0(localWgPulseWidth[5]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[6] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[6]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[6]_i_1 
       (.I0(localWgPulseWidth[6]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[7] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[7]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[7]_i_1 
       (.I0(localWgPulseWidth[7]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[8] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[8]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[8]_i_1 
       (.I0(localWgPulseWidth[8]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgPulseWidth_reg[9] 
       (.CLR(1'b0),
        .D(hostWgPulseWidth__0[9]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgPulseWidth[9]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \hostWgPulseWidth_reg[9]_i_1 
       (.I0(localWgPulseWidth[9]),
        .I1(\bmem_reg_n_0_[13][5] ),
        .I2(\bmem_reg_n_0_[13][4] ),
        .O(hostWgPulseWidth__0[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgRfFreq_reg[0] 
       (.CLR(1'b0),
        .D(hostWgRfFreq__0[0]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgRfFreq[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \hostWgRfFreq_reg[0]_i_1 
       (.I0(localWgRfFreq[0]),
        .I1(\bmem_reg_n_0_[13][4] ),
        .I2(\bmem_reg_n_0_[13][5] ),
        .I3(spEmuWgRfFreq[0]),
        .O(hostWgRfFreq__0[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgRfFreq_reg[1] 
       (.CLR(1'b0),
        .D(hostWgRfFreq__0[1]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgRfFreq[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \hostWgRfFreq_reg[1]_i_1 
       (.I0(localWgRfFreq[1]),
        .I1(\bmem_reg_n_0_[13][4] ),
        .I2(\bmem_reg_n_0_[13][5] ),
        .I3(spEmuWgRfFreq[1]),
        .O(hostWgRfFreq__0[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgRfFreq_reg[2] 
       (.CLR(1'b0),
        .D(hostWgRfFreq__0[2]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgRfFreq[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \hostWgRfFreq_reg[2]_i_1 
       (.I0(localWgRfFreq[2]),
        .I1(\bmem_reg_n_0_[13][4] ),
        .I2(\bmem_reg_n_0_[13][5] ),
        .I3(spEmuWgRfFreq[2]),
        .O(hostWgRfFreq__0[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgRfFreq_reg[3] 
       (.CLR(1'b0),
        .D(hostWgRfFreq__0[3]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgRfFreq[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \hostWgRfFreq_reg[3]_i_1 
       (.I0(localWgRfFreq[3]),
        .I1(\bmem_reg_n_0_[13][4] ),
        .I2(\bmem_reg_n_0_[13][5] ),
        .I3(spEmuWgRfFreq[3]),
        .O(hostWgRfFreq__0[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgRfFreq_reg[4] 
       (.CLR(1'b0),
        .D(hostWgRfFreq__0[4]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgRfFreq[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \hostWgRfFreq_reg[4]_i_1 
       (.I0(localWgRfFreq[4]),
        .I1(\bmem_reg_n_0_[13][4] ),
        .I2(\bmem_reg_n_0_[13][5] ),
        .I3(spEmuWgRfFreq[4]),
        .O(hostWgRfFreq__0[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \hostWgRfFreq_reg[5] 
       (.CLR(1'b0),
        .D(hostWgRfFreq__0[5]),
        .G(\hostWgRfFreq_reg[5]_i_2_n_0 ),
        .GE(1'b1),
        .Q(hostWgRfFreq[5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \hostWgRfFreq_reg[5]_i_1 
       (.I0(localWgRfFreq[5]),
        .I1(\bmem_reg_n_0_[13][4] ),
        .I2(\bmem_reg_n_0_[13][5] ),
        .I3(spEmuWgRfFreq[5]),
        .O(hostWgRfFreq__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \hostWgRfFreq_reg[5]_i_2 
       (.I0(\bmem_reg_n_0_[13][5] ),
        .I1(\bmem_reg_n_0_[13][4] ),
        .O(\hostWgRfFreq_reg[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[11]_i_10 
       (.I0(\bmem_reg_n_0_[4][14] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][22] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[11]_i_11 
       (.I0(\bmem_reg_n_0_[4][13] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][21] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[11]_i_12 
       (.I0(\bmem_reg_n_0_[4][12] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][20] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[11]_i_13 
       (.I0(\bmem_reg_n_0_[4][11] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][19] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[11]_i_14 
       (.I0(\bmem_reg_n_0_[9][11] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][23] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][15] ),
        .O(p_3_out__0[11]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \hostWgTrigGateDelayTime[11]_i_15 
       (.I0(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .O(\hostWgTrigGateDelayTime[11]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[11]_i_16 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[11] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[11] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[11]_i_17 
       (.I0(\bmem_reg_n_0_[9][10] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][22] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][14] ),
        .O(p_3_out__0[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[11]_i_18 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[10] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[10] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[11]_i_19 
       (.I0(\bmem_reg_n_0_[9][9] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][21] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][13] ),
        .O(p_3_out__0[9]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[11]_i_2 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[10] ),
        .I2(\bmem_reg_n_0_[9][10] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[10] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_10_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[11]_i_20 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[9] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[9] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[11]_i_21 
       (.I0(\bmem_reg_n_0_[9][8] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][20] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][12] ),
        .O(p_3_out__0[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[11]_i_22 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[8] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[8] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[11]_i_3 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[9] ),
        .I2(\bmem_reg_n_0_[9][9] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[9] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_11_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[11]_i_4 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[8] ),
        .I2(\bmem_reg_n_0_[9][8] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[8] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_12_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[11]_i_5 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[7] ),
        .I2(\bmem_reg_n_0_[9][7] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[7] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_13_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[11]_i_6 
       (.I0(\hostWgTrigGateDelayTime[11]_i_2_n_0 ),
        .I1(p_3_out__0[11]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[11] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_16_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[11]_i_7 
       (.I0(\hostWgTrigGateDelayTime[11]_i_3_n_0 ),
        .I1(p_3_out__0[10]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[10] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_18_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[11]_i_8 
       (.I0(\hostWgTrigGateDelayTime[11]_i_4_n_0 ),
        .I1(p_3_out__0[9]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[9] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_20_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[11]_i_9 
       (.I0(\hostWgTrigGateDelayTime[11]_i_5_n_0 ),
        .I1(p_3_out__0[8]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[8] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_22_n_0 ),
        .O(\hostWgTrigGateDelayTime[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[15]_i_10 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][14] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[14] ),
        .I5(\bmem_reg_n_0_[4][26] ),
        .O(\hostWgTrigGateDelayTime[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[15]_i_11 
       (.I0(\bmem_reg_n_0_[4][26] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[14] ),
        .I5(\bmem_reg_n_0_[9][14] ),
        .O(\hostWgTrigGateDelayTime[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[15]_i_12 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][13] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[13] ),
        .I5(\bmem_reg_n_0_[4][25] ),
        .O(\hostWgTrigGateDelayTime[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[15]_i_13 
       (.I0(\bmem_reg_n_0_[4][25] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[13] ),
        .I5(\bmem_reg_n_0_[9][13] ),
        .O(\hostWgTrigGateDelayTime[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[15]_i_14 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][12] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[12] ),
        .I5(\bmem_reg_n_0_[4][24] ),
        .O(\hostWgTrigGateDelayTime[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[15]_i_15 
       (.I0(\bmem_reg_n_0_[4][24] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[12] ),
        .I5(\bmem_reg_n_0_[9][12] ),
        .O(\hostWgTrigGateDelayTime[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[15]_i_16 
       (.I0(\bmem_reg_n_0_[4][15] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][23] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[15]_i_17 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][15] ),
        .I2(\bmem_reg_n_0_[4][27] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[15] ),
        .O(\hostWgTrigGateDelayTime[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[15]_i_18 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][14] ),
        .I2(\bmem_reg_n_0_[4][26] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[14] ),
        .O(\hostWgTrigGateDelayTime[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[15]_i_19 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][13] ),
        .I2(\bmem_reg_n_0_[4][25] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[13] ),
        .O(\hostWgTrigGateDelayTime[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \hostWgTrigGateDelayTime[15]_i_2 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[14] ),
        .I3(\hostWgTrigGateDelayTime[15]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[15]_i_11_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[15]_i_20 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][12] ),
        .I2(\bmem_reg_n_0_[4][24] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[12] ),
        .O(\hostWgTrigGateDelayTime[15]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \hostWgTrigGateDelayTime[15]_i_3 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[13] ),
        .I3(\hostWgTrigGateDelayTime[15]_i_12_n_0 ),
        .I4(\hostWgTrigGateDelayTime[15]_i_13_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \hostWgTrigGateDelayTime[15]_i_4 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[12] ),
        .I3(\hostWgTrigGateDelayTime[15]_i_14_n_0 ),
        .I4(\hostWgTrigGateDelayTime[15]_i_15_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[15]_i_5 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[11] ),
        .I2(\bmem_reg_n_0_[9][11] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[11] ),
        .I4(\hostWgTrigGateDelayTime[15]_i_16_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[15]_i_6 
       (.I0(\hostWgTrigGateDelayTime[15]_i_2_n_0 ),
        .I1(\hostWgTrigGateDelayTime[15]_i_17_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[15] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[15] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[15]_i_7 
       (.I0(\hostWgTrigGateDelayTime[15]_i_3_n_0 ),
        .I1(\hostWgTrigGateDelayTime[15]_i_18_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[14] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[14] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[15]_i_8 
       (.I0(\hostWgTrigGateDelayTime[15]_i_4_n_0 ),
        .I1(\hostWgTrigGateDelayTime[15]_i_19_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[13] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[13] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[15]_i_9 
       (.I0(\hostWgTrigGateDelayTime[15]_i_5_n_0 ),
        .I1(\hostWgTrigGateDelayTime[15]_i_20_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[12] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[12] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00340000)) 
    \hostWgTrigGateDelayTime[19]_i_1 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I3(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .I4(hostWgTrigGateWidthTimeCnt),
        .O(hostWgTrigGateDelayTime));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \hostWgTrigGateDelayTime[19]_i_10 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .O(\hostWgTrigGateDelayTime[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[19]_i_11 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][17] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[17] ),
        .I5(\bmem_reg_n_0_[4][29] ),
        .O(\hostWgTrigGateDelayTime[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[19]_i_12 
       (.I0(\bmem_reg_n_0_[4][29] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[17] ),
        .I5(\bmem_reg_n_0_[9][17] ),
        .O(\hostWgTrigGateDelayTime[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[19]_i_13 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][16] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[16] ),
        .I5(\bmem_reg_n_0_[4][28] ),
        .O(\hostWgTrigGateDelayTime[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[19]_i_14 
       (.I0(\bmem_reg_n_0_[4][28] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[16] ),
        .I5(\bmem_reg_n_0_[9][16] ),
        .O(\hostWgTrigGateDelayTime[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[19]_i_15 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][15] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[15] ),
        .I5(\bmem_reg_n_0_[4][27] ),
        .O(\hostWgTrigGateDelayTime[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[19]_i_16 
       (.I0(\bmem_reg_n_0_[4][27] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[15] ),
        .I5(\bmem_reg_n_0_[9][15] ),
        .O(\hostWgTrigGateDelayTime[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h40CC000070FF0000)) 
    \hostWgTrigGateDelayTime[19]_i_17 
       (.I0(\bmem_reg_n_0_[4][30] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_29_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[18] ),
        .I5(\bmem_reg_n_0_[9][18] ),
        .O(\hostWgTrigGateDelayTime[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2222000022F20000)) 
    \hostWgTrigGateDelayTime[19]_i_18 
       (.I0(\hostWgTrigGateDelayTime[19]_i_27_n_0 ),
        .I1(\bmem_reg_n_0_[9][18] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I4(\hostVideoGateDelayTime_reg_n_0_[18] ),
        .I5(\bmem_reg_n_0_[4][30] ),
        .O(\hostWgTrigGateDelayTime[19]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hostWgTrigGateDelayTime[19]_i_19 
       (.I0(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .O(\hostWgTrigGateDelayTime[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[19]_i_20 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][19] ),
        .I2(\bmem_reg_n_0_[4][31] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[19] ),
        .O(\hostWgTrigGateDelayTime[19]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[19]_i_21 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[19] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[19] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[19]_i_22 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][18] ),
        .I2(\bmem_reg_n_0_[4][30] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[18] ),
        .O(\hostWgTrigGateDelayTime[19]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFDB)) 
    \hostWgTrigGateDelayTime[19]_i_23 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I3(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \hostWgTrigGateDelayTime[19]_i_24 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .O(\hostWgTrigGateDelayTime[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[19]_i_25 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][17] ),
        .I2(\bmem_reg_n_0_[4][29] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[17] ),
        .O(\hostWgTrigGateDelayTime[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFF2700D8FF27FF27)) 
    \hostWgTrigGateDelayTime[19]_i_26 
       (.I0(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I1(\bmem_reg_n_0_[9][16] ),
        .I2(\bmem_reg_n_0_[4][28] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[16] ),
        .O(\hostWgTrigGateDelayTime[19]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFFE7)) 
    \hostWgTrigGateDelayTime[19]_i_27 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \hostWgTrigGateDelayTime[19]_i_28 
       (.I0(\hostVideoGateDelayTime[19]_i_2_n_0 ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .O(\hostWgTrigGateDelayTime[19]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hostWgTrigGateDelayTime[19]_i_29 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .O(\hostWgTrigGateDelayTime[19]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \hostWgTrigGateDelayTime[19]_i_3 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[17] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_11_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_12_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \hostWgTrigGateDelayTime[19]_i_4 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[16] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_13_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_14_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \hostWgTrigGateDelayTime[19]_i_5 
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[15] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_16_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEE01110111FEEE)) 
    \hostWgTrigGateDelayTime[19]_i_6 
       (.I0(\hostWgTrigGateDelayTime[19]_i_17_n_0 ),
        .I1(\hostWgTrigGateDelayTime[19]_i_18_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[18] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_19_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_20_n_0 ),
        .I5(\hostWgTrigGateDelayTime[19]_i_21_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[19]_i_7 
       (.I0(\hostWgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\hostWgTrigGateDelayTime[19]_i_22_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[18] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[18] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[19]_i_8 
       (.I0(\hostWgTrigGateDelayTime[19]_i_4_n_0 ),
        .I1(\hostWgTrigGateDelayTime[19]_i_25_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[17] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[17] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \hostWgTrigGateDelayTime[19]_i_9 
       (.I0(\hostWgTrigGateDelayTime[19]_i_5_n_0 ),
        .I1(\hostWgTrigGateDelayTime[19]_i_26_n_0 ),
        .I2(\hostVideoGateDelayTime_reg_n_0_[16] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I4(\hostWgTrigGateDelayTime_reg_n_0_[16] ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h07F7888707F77787)) 
    \hostWgTrigGateDelayTime[3]_i_10 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[3] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[3] ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\bmem_reg_n_0_[9][3] ),
        .O(\hostWgTrigGateDelayTime[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h07F7888707F77787)) 
    \hostWgTrigGateDelayTime[3]_i_11 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[2] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[2] ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\bmem_reg_n_0_[9][2] ),
        .O(\hostWgTrigGateDelayTime[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h07F7888707F77787)) 
    \hostWgTrigGateDelayTime[3]_i_12 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[1] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[1] ),
        .I3(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\bmem_reg_n_0_[9][1] ),
        .O(\hostWgTrigGateDelayTime[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF080808FF08FF08)) 
    \hostWgTrigGateDelayTime[3]_i_2 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[2] ),
        .I2(\bmem_reg_n_0_[9][2] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[2] ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .O(\hostWgTrigGateDelayTime[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF080808FF08FF08)) 
    \hostWgTrigGateDelayTime[3]_i_3 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[1] ),
        .I2(\bmem_reg_n_0_[9][1] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[1] ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .O(\hostWgTrigGateDelayTime[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF72)) 
    \hostWgTrigGateDelayTime[3]_i_4 
       (.I0(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I1(\bmem_reg_n_0_[9][0] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[0] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I4(\hostWgTrigGateDelayTime[3]_i_9_n_0 ),
        .I5(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hostWgTrigGateDelayTime[3]_i_5 
       (.I0(\hostWgTrigGateDelayTime[3]_i_2_n_0 ),
        .I1(\hostWgTrigGateDelayTime[3]_i_10_n_0 ),
        .O(\hostWgTrigGateDelayTime[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hostWgTrigGateDelayTime[3]_i_6 
       (.I0(\hostWgTrigGateDelayTime[3]_i_3_n_0 ),
        .I1(\hostWgTrigGateDelayTime[3]_i_11_n_0 ),
        .O(\hostWgTrigGateDelayTime[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hostWgTrigGateDelayTime[3]_i_7 
       (.I0(\hostWgTrigGateDelayTime[3]_i_4_n_0 ),
        .I1(\hostWgTrigGateDelayTime[3]_i_12_n_0 ),
        .O(\hostWgTrigGateDelayTime[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEE11E11EEE1EEE1)) 
    \hostWgTrigGateDelayTime[3]_i_8 
       (.I0(\hostWgTrigGateDelayTime[19]_i_10_n_0 ),
        .I1(\hostWgTrigGateDelayTime[3]_i_9_n_0 ),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[0] ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\bmem_reg_n_0_[9][0] ),
        .O(\hostWgTrigGateDelayTime[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hostWgTrigGateDelayTime[3]_i_9 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[0] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_28_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[0] ),
        .O(\hostWgTrigGateDelayTime[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[7]_i_10 
       (.I0(\bmem_reg_n_0_[4][10] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][18] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[7]_i_11 
       (.I0(\bmem_reg_n_0_[4][9] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][17] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \hostWgTrigGateDelayTime[7]_i_12 
       (.I0(\bmem_reg_n_0_[4][8] ),
        .I1(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\bmem_reg_n_0_[4][16] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[7]_i_13 
       (.I0(\bmem_reg_n_0_[9][7] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][19] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][11] ),
        .O(p_3_out__0[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[7]_i_14 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[7] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[7] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[7]_i_15 
       (.I0(\bmem_reg_n_0_[9][6] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][18] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][10] ),
        .O(p_3_out__0[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[7]_i_16 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[6] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[6] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[7]_i_17 
       (.I0(\bmem_reg_n_0_[9][5] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][17] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][9] ),
        .O(p_3_out__0[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[7]_i_18 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[5] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[5] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \hostWgTrigGateDelayTime[7]_i_19 
       (.I0(\bmem_reg_n_0_[9][4] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I3(\bmem_reg_n_0_[4][16] ),
        .I4(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I5(\bmem_reg_n_0_[4][8] ),
        .O(p_3_out__0[4]));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[7]_i_2 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[6] ),
        .I2(\bmem_reg_n_0_[9][6] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[6] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_10_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \hostWgTrigGateDelayTime[7]_i_20 
       (.I0(\hostVideoGateDelayTime_reg_n_0_[4] ),
        .I1(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[4] ),
        .I3(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[7]_i_3 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[5] ),
        .I2(\bmem_reg_n_0_[9][5] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[5] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_11_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \hostWgTrigGateDelayTime[7]_i_4 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[4] ),
        .I2(\bmem_reg_n_0_[9][4] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[4] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_12_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF080808FF08FF08)) 
    \hostWgTrigGateDelayTime[7]_i_5 
       (.I0(\hostWgTrigGateDelayTime[19]_i_23_n_0 ),
        .I1(\hostVideoGateDelayTime_reg_n_0_[3] ),
        .I2(\bmem_reg_n_0_[9][3] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[3] ),
        .I4(\hostWgTrigGateDelayTime[19]_i_24_n_0 ),
        .I5(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[7]_i_6 
       (.I0(\hostWgTrigGateDelayTime[7]_i_2_n_0 ),
        .I1(p_3_out__0[7]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[7] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_14_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[7]_i_7 
       (.I0(\hostWgTrigGateDelayTime[7]_i_3_n_0 ),
        .I1(p_3_out__0[6]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[6] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_16_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[7]_i_8 
       (.I0(\hostWgTrigGateDelayTime[7]_i_4_n_0 ),
        .I1(p_3_out__0[5]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[5] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_18_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \hostWgTrigGateDelayTime[7]_i_9 
       (.I0(\hostWgTrigGateDelayTime[7]_i_5_n_0 ),
        .I1(p_3_out__0[4]),
        .I2(\hostWgTrigGateDelayTime[11]_i_15_n_0 ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[4] ),
        .I4(\hostWgTrigGateDelayTime[7]_i_20_n_0 ),
        .O(\hostWgTrigGateDelayTime[7]_i_9_n_0 ));
  FDRE \hostWgTrigGateDelayTime_reg[0] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[3]_i_1_n_7 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[10] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[11]_i_1_n_5 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[11] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[11]_i_1_n_4 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateDelayTime_reg[11]_i_1 
       (.CI(\hostWgTrigGateDelayTime_reg[7]_i_1_n_0 ),
        .CO({\hostWgTrigGateDelayTime_reg[11]_i_1_n_0 ,\hostWgTrigGateDelayTime_reg[11]_i_1_n_1 ,\hostWgTrigGateDelayTime_reg[11]_i_1_n_2 ,\hostWgTrigGateDelayTime_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\hostWgTrigGateDelayTime[11]_i_2_n_0 ,\hostWgTrigGateDelayTime[11]_i_3_n_0 ,\hostWgTrigGateDelayTime[11]_i_4_n_0 ,\hostWgTrigGateDelayTime[11]_i_5_n_0 }),
        .O({\hostWgTrigGateDelayTime_reg[11]_i_1_n_4 ,\hostWgTrigGateDelayTime_reg[11]_i_1_n_5 ,\hostWgTrigGateDelayTime_reg[11]_i_1_n_6 ,\hostWgTrigGateDelayTime_reg[11]_i_1_n_7 }),
        .S({\hostWgTrigGateDelayTime[11]_i_6_n_0 ,\hostWgTrigGateDelayTime[11]_i_7_n_0 ,\hostWgTrigGateDelayTime[11]_i_8_n_0 ,\hostWgTrigGateDelayTime[11]_i_9_n_0 }));
  FDRE \hostWgTrigGateDelayTime_reg[12] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[15]_i_1_n_7 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[13] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[15]_i_1_n_6 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[14] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[15]_i_1_n_5 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[15] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[15]_i_1_n_4 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateDelayTime_reg[15]_i_1 
       (.CI(\hostWgTrigGateDelayTime_reg[11]_i_1_n_0 ),
        .CO({\hostWgTrigGateDelayTime_reg[15]_i_1_n_0 ,\hostWgTrigGateDelayTime_reg[15]_i_1_n_1 ,\hostWgTrigGateDelayTime_reg[15]_i_1_n_2 ,\hostWgTrigGateDelayTime_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\hostWgTrigGateDelayTime[15]_i_2_n_0 ,\hostWgTrigGateDelayTime[15]_i_3_n_0 ,\hostWgTrigGateDelayTime[15]_i_4_n_0 ,\hostWgTrigGateDelayTime[15]_i_5_n_0 }),
        .O({\hostWgTrigGateDelayTime_reg[15]_i_1_n_4 ,\hostWgTrigGateDelayTime_reg[15]_i_1_n_5 ,\hostWgTrigGateDelayTime_reg[15]_i_1_n_6 ,\hostWgTrigGateDelayTime_reg[15]_i_1_n_7 }),
        .S({\hostWgTrigGateDelayTime[15]_i_6_n_0 ,\hostWgTrigGateDelayTime[15]_i_7_n_0 ,\hostWgTrigGateDelayTime[15]_i_8_n_0 ,\hostWgTrigGateDelayTime[15]_i_9_n_0 }));
  FDRE \hostWgTrigGateDelayTime_reg[16] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[19]_i_2_n_7 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[17] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[19]_i_2_n_6 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[18] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[19]_i_2_n_5 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[19] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[19]_i_2_n_4 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateDelayTime_reg[19]_i_2 
       (.CI(\hostWgTrigGateDelayTime_reg[15]_i_1_n_0 ),
        .CO({\NLW_hostWgTrigGateDelayTime_reg[19]_i_2_CO_UNCONNECTED [3],\hostWgTrigGateDelayTime_reg[19]_i_2_n_1 ,\hostWgTrigGateDelayTime_reg[19]_i_2_n_2 ,\hostWgTrigGateDelayTime_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\hostWgTrigGateDelayTime[19]_i_3_n_0 ,\hostWgTrigGateDelayTime[19]_i_4_n_0 ,\hostWgTrigGateDelayTime[19]_i_5_n_0 }),
        .O({\hostWgTrigGateDelayTime_reg[19]_i_2_n_4 ,\hostWgTrigGateDelayTime_reg[19]_i_2_n_5 ,\hostWgTrigGateDelayTime_reg[19]_i_2_n_6 ,\hostWgTrigGateDelayTime_reg[19]_i_2_n_7 }),
        .S({\hostWgTrigGateDelayTime[19]_i_6_n_0 ,\hostWgTrigGateDelayTime[19]_i_7_n_0 ,\hostWgTrigGateDelayTime[19]_i_8_n_0 ,\hostWgTrigGateDelayTime[19]_i_9_n_0 }));
  FDRE \hostWgTrigGateDelayTime_reg[1] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[3]_i_1_n_6 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[2] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[3]_i_1_n_5 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[3] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[3]_i_1_n_4 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateDelayTime_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\hostWgTrigGateDelayTime_reg[3]_i_1_n_0 ,\hostWgTrigGateDelayTime_reg[3]_i_1_n_1 ,\hostWgTrigGateDelayTime_reg[3]_i_1_n_2 ,\hostWgTrigGateDelayTime_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\hostWgTrigGateDelayTime[3]_i_2_n_0 ,\hostWgTrigGateDelayTime[3]_i_3_n_0 ,\hostWgTrigGateDelayTime[3]_i_4_n_0 ,1'b0}),
        .O({\hostWgTrigGateDelayTime_reg[3]_i_1_n_4 ,\hostWgTrigGateDelayTime_reg[3]_i_1_n_5 ,\hostWgTrigGateDelayTime_reg[3]_i_1_n_6 ,\hostWgTrigGateDelayTime_reg[3]_i_1_n_7 }),
        .S({\hostWgTrigGateDelayTime[3]_i_5_n_0 ,\hostWgTrigGateDelayTime[3]_i_6_n_0 ,\hostWgTrigGateDelayTime[3]_i_7_n_0 ,\hostWgTrigGateDelayTime[3]_i_8_n_0 }));
  FDRE \hostWgTrigGateDelayTime_reg[4] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[7]_i_1_n_7 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[5] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[7]_i_1_n_6 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[6] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[7]_i_1_n_5 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[7] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[7]_i_1_n_4 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateDelayTime_reg[7]_i_1 
       (.CI(\hostWgTrigGateDelayTime_reg[3]_i_1_n_0 ),
        .CO({\hostWgTrigGateDelayTime_reg[7]_i_1_n_0 ,\hostWgTrigGateDelayTime_reg[7]_i_1_n_1 ,\hostWgTrigGateDelayTime_reg[7]_i_1_n_2 ,\hostWgTrigGateDelayTime_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\hostWgTrigGateDelayTime[7]_i_2_n_0 ,\hostWgTrigGateDelayTime[7]_i_3_n_0 ,\hostWgTrigGateDelayTime[7]_i_4_n_0 ,\hostWgTrigGateDelayTime[7]_i_5_n_0 }),
        .O({\hostWgTrigGateDelayTime_reg[7]_i_1_n_4 ,\hostWgTrigGateDelayTime_reg[7]_i_1_n_5 ,\hostWgTrigGateDelayTime_reg[7]_i_1_n_6 ,\hostWgTrigGateDelayTime_reg[7]_i_1_n_7 }),
        .S({\hostWgTrigGateDelayTime[7]_i_6_n_0 ,\hostWgTrigGateDelayTime[7]_i_7_n_0 ,\hostWgTrigGateDelayTime[7]_i_8_n_0 ,\hostWgTrigGateDelayTime[7]_i_9_n_0 }));
  FDRE \hostWgTrigGateDelayTime_reg[8] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[11]_i_1_n_7 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \hostWgTrigGateDelayTime_reg[9] 
       (.C(clk160m),
        .CE(hostWgTrigGateDelayTime),
        .D(\hostWgTrigGateDelayTime_reg[11]_i_1_n_6 ),
        .Q(\hostWgTrigGateDelayTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_1 
       (.I0(\hostWgTrigGateWidthTimeCnt[0]_i_3_n_0 ),
        .I1(\hostWgTrigGateWidthTimeCnt[0]_i_4_n_0 ),
        .I2(wgActTimeCnt_reg[1]),
        .I3(wgActTimeCnt_reg[0]),
        .I4(wgActTimeCnt_reg[3]),
        .I5(wgActTimeCnt_reg[2]),
        .O(hostWgTrigGateWidthTimeCnt));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_3 
       (.I0(\hostWgTrigGateWidthTimeCnt[0]_i_6_n_0 ),
        .I1(wgActTimeCnt_reg[9]),
        .I2(wgActTimeCnt_reg[8]),
        .I3(wgActTimeCnt_reg[11]),
        .I4(wgActTimeCnt_reg[10]),
        .I5(\hostWgTrigGateWidthTimeCnt[0]_i_7_n_0 ),
        .O(\hostWgTrigGateWidthTimeCnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_4 
       (.I0(wgActTimeCnt_reg[5]),
        .I1(wgActTimeCnt_reg[4]),
        .I2(wgActTimeCnt_reg[7]),
        .I3(wgActTimeCnt_reg[6]),
        .O(\hostWgTrigGateWidthTimeCnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_5 
       (.I0(hostWgTrigGateWidthTimeCnt_reg[0]),
        .O(\hostWgTrigGateWidthTimeCnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_6 
       (.I0(wgActTimeCnt_reg[13]),
        .I1(wgActTimeCnt_reg[12]),
        .I2(wgActTimeCnt_reg[15]),
        .I3(wgActTimeCnt_reg[14]),
        .O(\hostWgTrigGateWidthTimeCnt[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_7 
       (.I0(wgActTimeCnt_reg[18]),
        .I1(wgActTimeCnt_reg[19]),
        .I2(wgActTimeCnt_reg[16]),
        .I3(wgActTimeCnt_reg[17]),
        .I4(\hostWgTrigGateWidthTimeCnt[0]_i_8_n_0 ),
        .O(\hostWgTrigGateWidthTimeCnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hostWgTrigGateWidthTimeCnt[0]_i_8 
       (.I0(wgActTimeCnt_reg[21]),
        .I1(wgActTimeCnt_reg[20]),
        .I2(wgActTimeCnt_reg[23]),
        .I3(wgActTimeCnt_reg[22]),
        .O(\hostWgTrigGateWidthTimeCnt[0]_i_8_n_0 ));
  FDSE \hostWgTrigGateWidthTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_7 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[0]),
        .S(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateWidthTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_0 ,\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_1 ,\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_2 ,\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_4 ,\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_5 ,\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_6 ,\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_7 }),
        .S({hostWgTrigGateWidthTimeCnt_reg[3:1],\hostWgTrigGateWidthTimeCnt[0]_i_5_n_0 }));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_5 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[10]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_4 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[11]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_7 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[12]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateWidthTimeCnt_reg[12]_i_1 
       (.CI(\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_0 ,\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_1 ,\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_2 ,\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_4 ,\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_5 ,\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_6 ,\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_7 }),
        .S(hostWgTrigGateWidthTimeCnt_reg[15:12]));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_6 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[13]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_5 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[14]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_4 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[15]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_7 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[16]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateWidthTimeCnt_reg[16]_i_1 
       (.CI(\hostWgTrigGateWidthTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_hostWgTrigGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED [3],\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_1 ,\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_2 ,\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_4 ,\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_5 ,\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_6 ,\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_7 }),
        .S(hostWgTrigGateWidthTimeCnt_reg[19:16]));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_6 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[17]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_5 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[18]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[16]_i_1_n_4 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[19]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_6 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[1]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_5 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[2]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_4 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[3]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_7 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[4]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateWidthTimeCnt_reg[4]_i_1 
       (.CI(\hostWgTrigGateWidthTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_0 ,\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_1 ,\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_2 ,\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_4 ,\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_5 ,\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_6 ,\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_7 }),
        .S(hostWgTrigGateWidthTimeCnt_reg[7:4]));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_6 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[5]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_5 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[6]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_4 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[7]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_7 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[8]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hostWgTrigGateWidthTimeCnt_reg[8]_i_1 
       (.CI(\hostWgTrigGateWidthTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_0 ,\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_1 ,\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_2 ,\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_4 ,\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_5 ,\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_6 ,\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_7 }),
        .S(hostWgTrigGateWidthTimeCnt_reg[11:8]));
  FDRE \hostWgTrigGateWidthTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(hostWgTrigGateWidthTimeCnt),
        .D(\hostWgTrigGateWidthTimeCnt_reg[8]_i_1_n_6 ),
        .Q(hostWgTrigGateWidthTimeCnt_reg[9]),
        .R(\hostVideoGatePulseWidth[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0EAC0EAAAAA0000)) 
    hostWgTrigGate_f_i_1
       (.I0(hostWgTrigGate_f_reg_n_0),
        .I1(hostWgTrigGate_f0),
        .I2(hostWgTrigGate_f_i_3_n_0),
        .I3(hostWgTrigGate_f_i_4_n_0),
        .I4(hostInhibit_f_reg_n_0),
        .I5(hostWgTrigGateWidthTimeCnt),
        .O(hostWgTrigGate_f_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    hostWgTrigGate_f_i_10
       (.I0(hostWgTrigGateWidthTimeCnt_reg[4]),
        .I1(hostWgTrigGateWidthTimeCnt_reg[5]),
        .I2(hostWgTrigGateWidthTimeCnt_reg[2]),
        .I3(hostWgTrigGateWidthTimeCnt_reg[3]),
        .I4(hostWgTrigGateWidthTimeCnt_reg[7]),
        .I5(hostWgTrigGateWidthTimeCnt_reg[6]),
        .O(hostWgTrigGate_f_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    hostWgTrigGate_f_i_11
       (.I0(hostWgTrigGateWidthTimeCnt_reg[16]),
        .I1(hostWgTrigGateWidthTimeCnt_reg[17]),
        .I2(hostWgTrigGateWidthTimeCnt_reg[14]),
        .I3(hostWgTrigGateWidthTimeCnt_reg[15]),
        .I4(hostWgTrigGateWidthTimeCnt_reg[19]),
        .I5(hostWgTrigGateWidthTimeCnt_reg[18]),
        .O(hostWgTrigGate_f_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostWgTrigGate_f_i_12
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[11] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[10] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[9] ),
        .O(hostWgTrigGate_f_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostWgTrigGate_f_i_13
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[8] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[8] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[7] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[7] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[6] ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[6] ),
        .O(hostWgTrigGate_f_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostWgTrigGate_f_i_14
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[5] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[5] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[4] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I4(p_0_in0),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[3] ),
        .O(hostWgTrigGate_f_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostWgTrigGate_f_i_15
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[2] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[1] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[0] ),
        .O(hostWgTrigGate_f_i_15_n_0));
  LUT6 #(
    .INIT(64'h000001FF0000FFFF)) 
    hostWgTrigGate_f_i_3
       (.I0(\hostVideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I5(\hostVideoGateDelayTimeCnt_reg_n_0_[12] ),
        .O(hostWgTrigGate_f_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    hostWgTrigGate_f_i_4
       (.I0(hostWgTrigGate_f_i_9_n_0),
        .I1(hostWgTrigGate_f_i_10_n_0),
        .I2(hostWgTrigGate_f_i_11_n_0),
        .I3(hostWgTrigGateWidthTimeCnt_reg[0]),
        .I4(hostWgTrigGateWidthTimeCnt_reg[1]),
        .O(hostWgTrigGate_f_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    hostWgTrigGate_f_i_6
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[18] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[19] ),
        .O(hostWgTrigGate_f_i_6_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    hostWgTrigGate_f_i_7
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[17] ),
        .I1(\hostWgTrigGateDelayTime_reg_n_0_[16] ),
        .I2(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I3(\hostWgTrigGateDelayTime_reg_n_0_[15] ),
        .O(hostWgTrigGate_f_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hostWgTrigGate_f_i_8
       (.I0(\hostWgTrigGateDelayTime_reg_n_0_[14] ),
        .I1(\hostVideoGateDelayTimeCnt_reg_n_0_[19] ),
        .I2(\hostWgTrigGateDelayTime_reg_n_0_[13] ),
        .I3(\hostVideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I4(\hostVideoGateDelayTimeCnt_reg_n_0_[12] ),
        .I5(\hostWgTrigGateDelayTime_reg_n_0_[12] ),
        .O(hostWgTrigGate_f_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    hostWgTrigGate_f_i_9
       (.I0(hostWgTrigGateWidthTimeCnt_reg[10]),
        .I1(hostWgTrigGateWidthTimeCnt_reg[11]),
        .I2(hostWgTrigGateWidthTimeCnt_reg[8]),
        .I3(hostWgTrigGateWidthTimeCnt_reg[9]),
        .I4(hostWgTrigGateWidthTimeCnt_reg[13]),
        .I5(hostWgTrigGateWidthTimeCnt_reg[12]),
        .O(hostWgTrigGate_f_i_9_n_0));
  FDRE hostWgTrigGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(hostWgTrigGate_f_i_1_n_0),
        .Q(hostWgTrigGate_f_reg_n_0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hostWgTrigGate_f_reg_i_2
       (.CI(hostWgTrigGate_f_reg_i_5_n_0),
        .CO({NLW_hostWgTrigGate_f_reg_i_2_CO_UNCONNECTED[3],hostWgTrigGate_f0,hostWgTrigGate_f_reg_i_2_n_2,hostWgTrigGate_f_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hostWgTrigGate_f_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,hostWgTrigGate_f_i_6_n_0,hostWgTrigGate_f_i_7_n_0,hostWgTrigGate_f_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hostWgTrigGate_f_reg_i_5
       (.CI(1'b0),
        .CO({hostWgTrigGate_f_reg_i_5_n_0,hostWgTrigGate_f_reg_i_5_n_1,hostWgTrigGate_f_reg_i_5_n_2,hostWgTrigGate_f_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hostWgTrigGate_f_reg_i_5_O_UNCONNECTED[3:0]),
        .S({hostWgTrigGate_f_i_12_n_0,hostWgTrigGate_f_i_13_n_0,hostWgTrigGate_f_i_14_n_0,hostWgTrigGate_f_i_15_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[0]_INST_0_i_6 
       (.I0(p_19_in),
        .I1(hdfioA[8]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[0]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfoA[0]),
        .O(\laCh[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[1]_INST_0_i_4 
       (.I0(fibRxA[0]),
        .I1(rfOutA[0]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[9]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfioA[1]),
        .O(\laCh[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[1]_INST_0_i_6 
       (.I0(p_20_in),
        .I1(hdfioA[9]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[1]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfoA[1]),
        .O(\laCh[1]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \laCh[2]_INST_0_i_3 
       (.I0(hostS1RxIn_f),
        .I1(\bmem_reg_n_0_[5][17] ),
        .I2(wgDataBit_f),
        .I3(\bmem_reg_n_0_[5][16] ),
        .I4(hostWgTrigGate_f_reg_n_0),
        .O(\laCh[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[2]_INST_0_i_6 
       (.I0(p_21_in),
        .I1(hdfioA[10]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[2]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfoA[2]),
        .O(\laCh[2]_INST_0_i_6_n_0 ));
  MUXF8 \laCh[3]_INST_0 
       (.I0(\laCh[3]_INST_0_i_1_n_0 ),
        .I1(\laCh[3]_INST_0_i_2_n_0 ),
        .O(laCh[3]),
        .S(\bmem_reg_n_0_[5][19] ));
  MUXF7 \laCh[3]_INST_0_i_1 
       (.I0(\laCh[3]_INST_0_i_3_n_0 ),
        .I1(\laCh[3]_INST_0_i_4_n_0 ),
        .O(\laCh[3]_INST_0_i_1_n_0 ),
        .S(\bmem_reg_n_0_[5][18] ));
  MUXF7 \laCh[3]_INST_0_i_2 
       (.I0(\laCh[3]_INST_0_i_5_n_0 ),
        .I1(\laCh[3]_INST_0_i_6_n_0 ),
        .O(\laCh[3]_INST_0_i_2_n_0 ),
        .S(\bmem_reg_n_0_[5][18] ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \laCh[3]_INST_0_i_3 
       (.I0(hostS2RxIn_f),
        .I1(\bmem_reg_n_0_[5][17] ),
        .I2(wgClk_f),
        .I3(\bmem_reg_n_0_[5][16] ),
        .I4(s1WgTrigGate_f_reg_n_0),
        .O(\laCh[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[3]_INST_0_i_4 
       (.I0(fibRxA[1]),
        .I1(rfInA[2]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[11]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfioA[3]),
        .O(\laCh[3]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \laCh[3]_INST_0_i_5 
       (.I0(inpChk2),
        .I1(\bmem_reg_n_0_[5][17] ),
        .I2(rxSysData1_in_f),
        .I3(\bmem_reg_n_0_[5][16] ),
        .I4(fibRxB3),
        .O(\laCh[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[3]_INST_0_i_6 
       (.I0(\mem_reg_n_0_[17][11] ),
        .I1(hdfioA[11]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[3]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfoA[3]),
        .O(\laCh[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \laCh[5]_INST_0_i_4 
       (.I0(fibRxA[2]),
        .I1(rfInA[3]),
        .I2(\bmem_reg_n_0_[5][17] ),
        .I3(hdfioA[13]),
        .I4(\bmem_reg_n_0_[5][16] ),
        .I5(hdfioA[5]),
        .O(\laCh[5]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \laCh[6]_INST_0_i_4 
       (.I0(\testBuf_reg_n_0_[0] ),
        .I1(\bmem_reg_n_0_[5][17] ),
        .I2(hdfioA[6]),
        .I3(\bmem_reg_n_0_[5][16] ),
        .I4(hdfoA[6]),
        .O(\laCh[6]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \laCh[7]_INST_0_i_1 
       (.I0(s1WgTrigGate_f_reg_n_0),
        .I1(\bmem_reg_n_0_[5][17] ),
        .I2(hdfioA[7]),
        .I3(\bmem_reg_n_0_[5][16] ),
        .I4(hdfoA[7]),
        .O(\laCh[7]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_10 
       (.I0(localPreDataGateTimeCnt_reg[23]),
        .I1(\localWgPriTime_reg_n_0_[23] ),
        .I2(localPreDataGateTimeCnt_reg[22]),
        .I3(\localWgPriTime_reg_n_0_[22] ),
        .O(\localPreDataGateTimeCnt[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_11 
       (.I0(localPreDataGateTimeCnt_reg[21]),
        .I1(\localWgPriTime_reg_n_0_[21] ),
        .I2(localPreDataGateTimeCnt_reg[20]),
        .I3(\localWgPriTime_reg_n_0_[20] ),
        .O(\localPreDataGateTimeCnt[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_12 
       (.I0(localPreDataGateTimeCnt_reg[19]),
        .I1(\localWgPriTime_reg_n_0_[19] ),
        .I2(localPreDataGateTimeCnt_reg[18]),
        .I3(\localWgPriTime_reg_n_0_[18] ),
        .O(\localPreDataGateTimeCnt[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_13 
       (.I0(localPreDataGateTimeCnt_reg[17]),
        .I1(\localWgPriTime_reg_n_0_[17] ),
        .I2(localPreDataGateTimeCnt_reg[16]),
        .I3(\localWgPriTime_reg_n_0_[16] ),
        .O(\localPreDataGateTimeCnt[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_14 
       (.I0(\localWgPriTime_reg_n_0_[23] ),
        .I1(localPreDataGateTimeCnt_reg[23]),
        .I2(\localWgPriTime_reg_n_0_[22] ),
        .I3(localPreDataGateTimeCnt_reg[22]),
        .O(\localPreDataGateTimeCnt[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_15 
       (.I0(\localWgPriTime_reg_n_0_[21] ),
        .I1(localPreDataGateTimeCnt_reg[21]),
        .I2(\localWgPriTime_reg_n_0_[20] ),
        .I3(localPreDataGateTimeCnt_reg[20]),
        .O(\localPreDataGateTimeCnt[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_16 
       (.I0(\localWgPriTime_reg_n_0_[19] ),
        .I1(localPreDataGateTimeCnt_reg[19]),
        .I2(\localWgPriTime_reg_n_0_[18] ),
        .I3(localPreDataGateTimeCnt_reg[18]),
        .O(\localPreDataGateTimeCnt[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_17 
       (.I0(\localWgPriTime_reg_n_0_[17] ),
        .I1(localPreDataGateTimeCnt_reg[17]),
        .I2(\localWgPriTime_reg_n_0_[16] ),
        .I3(localPreDataGateTimeCnt_reg[16]),
        .O(\localPreDataGateTimeCnt[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_19 
       (.I0(localPreDataGateTimeCnt_reg[15]),
        .I1(\localWgPriTime_reg_n_0_[15] ),
        .I2(localPreDataGateTimeCnt_reg[14]),
        .I3(\localWgPriTime_reg_n_0_[14] ),
        .O(\localPreDataGateTimeCnt[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_20 
       (.I0(localPreDataGateTimeCnt_reg[13]),
        .I1(\localWgPriTime_reg_n_0_[13] ),
        .I2(localPreDataGateTimeCnt_reg[12]),
        .I3(\localWgPriTime_reg_n_0_[12] ),
        .O(\localPreDataGateTimeCnt[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_21 
       (.I0(localPreDataGateTimeCnt_reg[11]),
        .I1(\localWgPriTime_reg_n_0_[11] ),
        .I2(localPreDataGateTimeCnt_reg[10]),
        .I3(\localWgPriTime_reg_n_0_[10] ),
        .O(\localPreDataGateTimeCnt[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_22 
       (.I0(localPreDataGateTimeCnt_reg[9]),
        .I1(\localWgPriTime_reg_n_0_[9] ),
        .I2(localPreDataGateTimeCnt_reg[8]),
        .I3(\localWgPriTime_reg_n_0_[8] ),
        .O(\localPreDataGateTimeCnt[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_23 
       (.I0(\localWgPriTime_reg_n_0_[15] ),
        .I1(localPreDataGateTimeCnt_reg[15]),
        .I2(\localWgPriTime_reg_n_0_[14] ),
        .I3(localPreDataGateTimeCnt_reg[14]),
        .O(\localPreDataGateTimeCnt[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_24 
       (.I0(\localWgPriTime_reg_n_0_[13] ),
        .I1(localPreDataGateTimeCnt_reg[13]),
        .I2(\localWgPriTime_reg_n_0_[12] ),
        .I3(localPreDataGateTimeCnt_reg[12]),
        .O(\localPreDataGateTimeCnt[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_25 
       (.I0(\localWgPriTime_reg_n_0_[11] ),
        .I1(localPreDataGateTimeCnt_reg[11]),
        .I2(\localWgPriTime_reg_n_0_[10] ),
        .I3(localPreDataGateTimeCnt_reg[10]),
        .O(\localPreDataGateTimeCnt[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_26 
       (.I0(\localWgPriTime_reg_n_0_[9] ),
        .I1(localPreDataGateTimeCnt_reg[9]),
        .I2(\localWgPriTime_reg_n_0_[8] ),
        .I3(localPreDataGateTimeCnt_reg[8]),
        .O(\localPreDataGateTimeCnt[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_27 
       (.I0(localPreDataGateTimeCnt_reg[7]),
        .I1(\localWgPriTime_reg_n_0_[7] ),
        .I2(localPreDataGateTimeCnt_reg[6]),
        .I3(\localWgPriTime_reg_n_0_[6] ),
        .O(\localPreDataGateTimeCnt[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_28 
       (.I0(localPreDataGateTimeCnt_reg[5]),
        .I1(\localWgPriTime_reg_n_0_[5] ),
        .I2(localPreDataGateTimeCnt_reg[4]),
        .I3(\localWgPriTime_reg_n_0_[4] ),
        .O(\localPreDataGateTimeCnt[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \localPreDataGateTimeCnt[0]_i_29 
       (.I0(localPreDataGateTimeCnt_reg[2]),
        .I1(localPreDataGateTimeCnt_reg[3]),
        .O(\localPreDataGateTimeCnt[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \localPreDataGateTimeCnt[0]_i_30 
       (.I0(localPreDataGateTimeCnt_reg[1]),
        .I1(localPreDataGateTimeCnt_reg[0]),
        .O(\localPreDataGateTimeCnt[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_31 
       (.I0(\localWgPriTime_reg_n_0_[7] ),
        .I1(localPreDataGateTimeCnt_reg[7]),
        .I2(\localWgPriTime_reg_n_0_[6] ),
        .I3(localPreDataGateTimeCnt_reg[6]),
        .O(\localPreDataGateTimeCnt[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_32 
       (.I0(\localWgPriTime_reg_n_0_[5] ),
        .I1(localPreDataGateTimeCnt_reg[5]),
        .I2(\localWgPriTime_reg_n_0_[4] ),
        .I3(localPreDataGateTimeCnt_reg[4]),
        .O(\localPreDataGateTimeCnt[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \localPreDataGateTimeCnt[0]_i_33 
       (.I0(localPreDataGateTimeCnt_reg[3]),
        .I1(localPreDataGateTimeCnt_reg[2]),
        .O(\localPreDataGateTimeCnt[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \localPreDataGateTimeCnt[0]_i_34 
       (.I0(localPreDataGateTimeCnt_reg[0]),
        .I1(localPreDataGateTimeCnt_reg[1]),
        .O(\localPreDataGateTimeCnt[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_4 
       (.I0(localPreDataGateTimeCnt_reg[27]),
        .I1(\localWgPriTime_reg_n_0_[27] ),
        .I2(localPreDataGateTimeCnt_reg[26]),
        .I3(\localWgPriTime_reg_n_0_[26] ),
        .O(\localPreDataGateTimeCnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localPreDataGateTimeCnt[0]_i_5 
       (.I0(localPreDataGateTimeCnt_reg[25]),
        .I1(\localWgPriTime_reg_n_0_[25] ),
        .I2(localPreDataGateTimeCnt_reg[24]),
        .I3(\localWgPriTime_reg_n_0_[24] ),
        .O(\localPreDataGateTimeCnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_6 
       (.I0(\localWgPriTime_reg_n_0_[27] ),
        .I1(localPreDataGateTimeCnt_reg[27]),
        .I2(\localWgPriTime_reg_n_0_[26] ),
        .I3(localPreDataGateTimeCnt_reg[26]),
        .O(\localPreDataGateTimeCnt[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localPreDataGateTimeCnt[0]_i_7 
       (.I0(\localWgPriTime_reg_n_0_[25] ),
        .I1(localPreDataGateTimeCnt_reg[25]),
        .I2(\localWgPriTime_reg_n_0_[24] ),
        .I3(localPreDataGateTimeCnt_reg[24]),
        .O(\localPreDataGateTimeCnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localPreDataGateTimeCnt[0]_i_8 
       (.I0(localPreDataGateTimeCnt_reg[0]),
        .O(\localPreDataGateTimeCnt[0]_i_8_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[0]_i_2_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[0]),
        .S(clear));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[0]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\NLW_localPreDataGateTimeCnt_reg[0]_i_1_CO_UNCONNECTED [3:2],clear,\localPreDataGateTimeCnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\localPreDataGateTimeCnt[0]_i_4_n_0 ,\localPreDataGateTimeCnt[0]_i_5_n_0 }),
        .O(\NLW_localPreDataGateTimeCnt_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\localPreDataGateTimeCnt[0]_i_6_n_0 ,\localPreDataGateTimeCnt[0]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\localPreDataGateTimeCnt_reg[0]_i_18_n_0 ,\localPreDataGateTimeCnt_reg[0]_i_18_n_1 ,\localPreDataGateTimeCnt_reg[0]_i_18_n_2 ,\localPreDataGateTimeCnt_reg[0]_i_18_n_3 }),
        .CYINIT(1'b1),
        .DI({\localPreDataGateTimeCnt[0]_i_27_n_0 ,\localPreDataGateTimeCnt[0]_i_28_n_0 ,\localPreDataGateTimeCnt[0]_i_29_n_0 ,\localPreDataGateTimeCnt[0]_i_30_n_0 }),
        .O(\NLW_localPreDataGateTimeCnt_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\localPreDataGateTimeCnt[0]_i_31_n_0 ,\localPreDataGateTimeCnt[0]_i_32_n_0 ,\localPreDataGateTimeCnt[0]_i_33_n_0 ,\localPreDataGateTimeCnt[0]_i_34_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\localPreDataGateTimeCnt_reg[0]_i_2_n_0 ,\localPreDataGateTimeCnt_reg[0]_i_2_n_1 ,\localPreDataGateTimeCnt_reg[0]_i_2_n_2 ,\localPreDataGateTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\localPreDataGateTimeCnt_reg[0]_i_2_n_4 ,\localPreDataGateTimeCnt_reg[0]_i_2_n_5 ,\localPreDataGateTimeCnt_reg[0]_i_2_n_6 ,\localPreDataGateTimeCnt_reg[0]_i_2_n_7 }),
        .S({localPreDataGateTimeCnt_reg[3:1],\localPreDataGateTimeCnt[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[0]_i_3 
       (.CI(\localPreDataGateTimeCnt_reg[0]_i_9_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[0]_i_3_n_0 ,\localPreDataGateTimeCnt_reg[0]_i_3_n_1 ,\localPreDataGateTimeCnt_reg[0]_i_3_n_2 ,\localPreDataGateTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\localPreDataGateTimeCnt[0]_i_10_n_0 ,\localPreDataGateTimeCnt[0]_i_11_n_0 ,\localPreDataGateTimeCnt[0]_i_12_n_0 ,\localPreDataGateTimeCnt[0]_i_13_n_0 }),
        .O(\NLW_localPreDataGateTimeCnt_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\localPreDataGateTimeCnt[0]_i_14_n_0 ,\localPreDataGateTimeCnt[0]_i_15_n_0 ,\localPreDataGateTimeCnt[0]_i_16_n_0 ,\localPreDataGateTimeCnt[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[0]_i_9 
       (.CI(\localPreDataGateTimeCnt_reg[0]_i_18_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[0]_i_9_n_0 ,\localPreDataGateTimeCnt_reg[0]_i_9_n_1 ,\localPreDataGateTimeCnt_reg[0]_i_9_n_2 ,\localPreDataGateTimeCnt_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\localPreDataGateTimeCnt[0]_i_19_n_0 ,\localPreDataGateTimeCnt[0]_i_20_n_0 ,\localPreDataGateTimeCnt[0]_i_21_n_0 ,\localPreDataGateTimeCnt[0]_i_22_n_0 }),
        .O(\NLW_localPreDataGateTimeCnt_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\localPreDataGateTimeCnt[0]_i_23_n_0 ,\localPreDataGateTimeCnt[0]_i_24_n_0 ,\localPreDataGateTimeCnt[0]_i_25_n_0 ,\localPreDataGateTimeCnt[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[8]_i_1_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[8]_i_1_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[12]_i_1_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[12]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[12]_i_1_n_0 ,\localPreDataGateTimeCnt_reg[12]_i_1_n_1 ,\localPreDataGateTimeCnt_reg[12]_i_1_n_2 ,\localPreDataGateTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\localPreDataGateTimeCnt_reg[12]_i_1_n_4 ,\localPreDataGateTimeCnt_reg[12]_i_1_n_5 ,\localPreDataGateTimeCnt_reg[12]_i_1_n_6 ,\localPreDataGateTimeCnt_reg[12]_i_1_n_7 }),
        .S(localPreDataGateTimeCnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[12]_i_1_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[12]_i_1_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[12]_i_1_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[16]_i_1_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[16]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[16]_i_1_n_0 ,\localPreDataGateTimeCnt_reg[16]_i_1_n_1 ,\localPreDataGateTimeCnt_reg[16]_i_1_n_2 ,\localPreDataGateTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\localPreDataGateTimeCnt_reg[16]_i_1_n_4 ,\localPreDataGateTimeCnt_reg[16]_i_1_n_5 ,\localPreDataGateTimeCnt_reg[16]_i_1_n_6 ,\localPreDataGateTimeCnt_reg[16]_i_1_n_7 }),
        .S(localPreDataGateTimeCnt_reg[19:16]));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[16]_i_1_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[16]_i_1_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[16]_i_1_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[0]_i_2_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[20] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[20]_i_1_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[20]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[20]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[16]_i_1_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[20]_i_1_n_0 ,\localPreDataGateTimeCnt_reg[20]_i_1_n_1 ,\localPreDataGateTimeCnt_reg[20]_i_1_n_2 ,\localPreDataGateTimeCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\localPreDataGateTimeCnt_reg[20]_i_1_n_4 ,\localPreDataGateTimeCnt_reg[20]_i_1_n_5 ,\localPreDataGateTimeCnt_reg[20]_i_1_n_6 ,\localPreDataGateTimeCnt_reg[20]_i_1_n_7 }),
        .S(localPreDataGateTimeCnt_reg[23:20]));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[21] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[20]_i_1_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[22] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[20]_i_1_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[23] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[20]_i_1_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[23]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[24] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[24]_i_1_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[24]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[24]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[20]_i_1_n_0 ),
        .CO({\NLW_localPreDataGateTimeCnt_reg[24]_i_1_CO_UNCONNECTED [3],\localPreDataGateTimeCnt_reg[24]_i_1_n_1 ,\localPreDataGateTimeCnt_reg[24]_i_1_n_2 ,\localPreDataGateTimeCnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\localPreDataGateTimeCnt_reg[24]_i_1_n_4 ,\localPreDataGateTimeCnt_reg[24]_i_1_n_5 ,\localPreDataGateTimeCnt_reg[24]_i_1_n_6 ,\localPreDataGateTimeCnt_reg[24]_i_1_n_7 }),
        .S(localPreDataGateTimeCnt_reg[27:24]));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[25] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[24]_i_1_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[25]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[26] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[24]_i_1_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[26]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \localPreDataGateTimeCnt_reg[27] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[24]_i_1_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[27]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[0]_i_2_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[0]_i_2_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[4]_i_1_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[4]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[4]_i_1_n_0 ,\localPreDataGateTimeCnt_reg[4]_i_1_n_1 ,\localPreDataGateTimeCnt_reg[4]_i_1_n_2 ,\localPreDataGateTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\localPreDataGateTimeCnt_reg[4]_i_1_n_4 ,\localPreDataGateTimeCnt_reg[4]_i_1_n_5 ,\localPreDataGateTimeCnt_reg[4]_i_1_n_6 ,\localPreDataGateTimeCnt_reg[4]_i_1_n_7 }),
        .S(localPreDataGateTimeCnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[4]_i_1_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[4]_i_1_n_5 ),
        .Q(localPreDataGateTimeCnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[4]_i_1_n_4 ),
        .Q(localPreDataGateTimeCnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[8]_i_1_n_7 ),
        .Q(localPreDataGateTimeCnt_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \localPreDataGateTimeCnt_reg[8]_i_1 
       (.CI(\localPreDataGateTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\localPreDataGateTimeCnt_reg[8]_i_1_n_0 ,\localPreDataGateTimeCnt_reg[8]_i_1_n_1 ,\localPreDataGateTimeCnt_reg[8]_i_1_n_2 ,\localPreDataGateTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\localPreDataGateTimeCnt_reg[8]_i_1_n_4 ,\localPreDataGateTimeCnt_reg[8]_i_1_n_5 ,\localPreDataGateTimeCnt_reg[8]_i_1_n_6 ,\localPreDataGateTimeCnt_reg[8]_i_1_n_7 }),
        .S(localPreDataGateTimeCnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \localPreDataGateTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localPreDataGateTimeCnt_reg[8]_i_1_n_6 ),
        .Q(localPreDataGateTimeCnt_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h3B)) 
    localPreDataGate_f_i_1
       (.I0(localPreDataGate_f_reg_n_0),
        .I1(localPreDataGate_f1),
        .I2(p_0_in19_in),
        .O(localPreDataGate_f_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    localPreDataGate_f_i_10
       (.I0(localPreDataGateTimeCnt_reg[17]),
        .I1(localPreDataGateTimeCnt_reg[16]),
        .O(localPreDataGate_f_i_10_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_12
       (.I0(localPreDataGateTimeCnt_reg[15]),
        .I1(p_0_in[15]),
        .I2(p_0_in[14]),
        .I3(localPreDataGateTimeCnt_reg[14]),
        .O(localPreDataGate_f_i_12_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_13
       (.I0(localPreDataGateTimeCnt_reg[13]),
        .I1(p_0_in[13]),
        .I2(p_0_in[12]),
        .I3(localPreDataGateTimeCnt_reg[12]),
        .O(localPreDataGate_f_i_13_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_14
       (.I0(localPreDataGateTimeCnt_reg[11]),
        .I1(p_0_in[11]),
        .I2(p_0_in[10]),
        .I3(localPreDataGateTimeCnt_reg[10]),
        .O(localPreDataGate_f_i_14_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_15
       (.I0(localPreDataGateTimeCnt_reg[9]),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(localPreDataGateTimeCnt_reg[8]),
        .O(localPreDataGate_f_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_16
       (.I0(p_0_in[15]),
        .I1(localPreDataGateTimeCnt_reg[15]),
        .I2(p_0_in[14]),
        .I3(localPreDataGateTimeCnt_reg[14]),
        .O(localPreDataGate_f_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_17
       (.I0(p_0_in[13]),
        .I1(localPreDataGateTimeCnt_reg[13]),
        .I2(p_0_in[12]),
        .I3(localPreDataGateTimeCnt_reg[12]),
        .O(localPreDataGate_f_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_18
       (.I0(p_0_in[11]),
        .I1(localPreDataGateTimeCnt_reg[11]),
        .I2(p_0_in[10]),
        .I3(localPreDataGateTimeCnt_reg[10]),
        .O(localPreDataGate_f_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_19
       (.I0(p_0_in[9]),
        .I1(localPreDataGateTimeCnt_reg[9]),
        .I2(p_0_in[8]),
        .I3(localPreDataGateTimeCnt_reg[8]),
        .O(localPreDataGate_f_i_19_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_20
       (.I0(localPreDataGateTimeCnt_reg[7]),
        .I1(p_0_in[7]),
        .I2(p_0_in[6]),
        .I3(localPreDataGateTimeCnt_reg[6]),
        .O(localPreDataGate_f_i_20_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_21
       (.I0(localPreDataGateTimeCnt_reg[5]),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(localPreDataGateTimeCnt_reg[4]),
        .O(localPreDataGate_f_i_21_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_22
       (.I0(localPreDataGateTimeCnt_reg[3]),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(localPreDataGateTimeCnt_reg[2]),
        .O(localPreDataGate_f_i_22_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    localPreDataGate_f_i_23
       (.I0(localPreDataGateTimeCnt_reg[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(localPreDataGateTimeCnt_reg[0]),
        .O(localPreDataGate_f_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_24
       (.I0(p_0_in[7]),
        .I1(localPreDataGateTimeCnt_reg[7]),
        .I2(p_0_in[6]),
        .I3(localPreDataGateTimeCnt_reg[6]),
        .O(localPreDataGate_f_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_25
       (.I0(p_0_in[5]),
        .I1(localPreDataGateTimeCnt_reg[5]),
        .I2(p_0_in[4]),
        .I3(localPreDataGateTimeCnt_reg[4]),
        .O(localPreDataGate_f_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_26
       (.I0(p_0_in[3]),
        .I1(localPreDataGateTimeCnt_reg[3]),
        .I2(p_0_in[2]),
        .I3(localPreDataGateTimeCnt_reg[2]),
        .O(localPreDataGate_f_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    localPreDataGate_f_i_27
       (.I0(p_0_in[1]),
        .I1(localPreDataGateTimeCnt_reg[1]),
        .I2(p_0_in[0]),
        .I3(localPreDataGateTimeCnt_reg[0]),
        .O(localPreDataGate_f_i_27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    localPreDataGate_f_i_4
       (.I0(localPreDataGateTimeCnt_reg[27]),
        .I1(localPreDataGateTimeCnt_reg[26]),
        .O(localPreDataGate_f_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    localPreDataGate_f_i_5
       (.I0(localPreDataGateTimeCnt_reg[25]),
        .I1(localPreDataGateTimeCnt_reg[24]),
        .O(localPreDataGate_f_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    localPreDataGate_f_i_7
       (.I0(localPreDataGateTimeCnt_reg[23]),
        .I1(localPreDataGateTimeCnt_reg[22]),
        .O(localPreDataGate_f_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    localPreDataGate_f_i_8
       (.I0(localPreDataGateTimeCnt_reg[20]),
        .I1(localPreDataGateTimeCnt_reg[21]),
        .O(localPreDataGate_f_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    localPreDataGate_f_i_9
       (.I0(localPreDataGateTimeCnt_reg[19]),
        .I1(localPreDataGateTimeCnt_reg[18]),
        .O(localPreDataGate_f_i_9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    localPreDataGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(localPreDataGate_f_i_1_n_0),
        .Q(localPreDataGate_f_reg_n_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 localPreDataGate_f_reg_i_11
       (.CI(1'b0),
        .CO({localPreDataGate_f_reg_i_11_n_0,localPreDataGate_f_reg_i_11_n_1,localPreDataGate_f_reg_i_11_n_2,localPreDataGate_f_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({localPreDataGate_f_i_20_n_0,localPreDataGate_f_i_21_n_0,localPreDataGate_f_i_22_n_0,localPreDataGate_f_i_23_n_0}),
        .O(NLW_localPreDataGate_f_reg_i_11_O_UNCONNECTED[3:0]),
        .S({localPreDataGate_f_i_24_n_0,localPreDataGate_f_i_25_n_0,localPreDataGate_f_i_26_n_0,localPreDataGate_f_i_27_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 localPreDataGate_f_reg_i_2
       (.CI(localPreDataGate_f_reg_i_3_n_0),
        .CO({NLW_localPreDataGate_f_reg_i_2_CO_UNCONNECTED[3:2],localPreDataGate_f1,localPreDataGate_f_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_localPreDataGate_f_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,localPreDataGate_f_i_4_n_0,localPreDataGate_f_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 localPreDataGate_f_reg_i_3
       (.CI(localPreDataGate_f_reg_i_6_n_0),
        .CO({localPreDataGate_f_reg_i_3_n_0,localPreDataGate_f_reg_i_3_n_1,localPreDataGate_f_reg_i_3_n_2,localPreDataGate_f_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_localPreDataGate_f_reg_i_3_O_UNCONNECTED[3:0]),
        .S({localPreDataGate_f_i_7_n_0,localPreDataGate_f_i_8_n_0,localPreDataGate_f_i_9_n_0,localPreDataGate_f_i_10_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 localPreDataGate_f_reg_i_6
       (.CI(localPreDataGate_f_reg_i_11_n_0),
        .CO({localPreDataGate_f_reg_i_6_n_0,localPreDataGate_f_reg_i_6_n_1,localPreDataGate_f_reg_i_6_n_2,localPreDataGate_f_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({localPreDataGate_f_i_12_n_0,localPreDataGate_f_i_13_n_0,localPreDataGate_f_i_14_n_0,localPreDataGate_f_i_15_n_0}),
        .O(NLW_localPreDataGate_f_reg_i_6_O_UNCONNECTED[3:0]),
        .S({localPreDataGate_f_i_16_n_0,localPreDataGate_f_i_17_n_0,localPreDataGate_f_i_18_n_0,localPreDataGate_f_i_19_n_0}));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[10]_i_1 
       (.I0(\localWgPriTime[10]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[10]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_2 
       (.I0(\localWgPriTime_reg[10]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[10]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[10]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[10]_i_7_n_0 ),
        .O(\localWgPriTime[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_20 
       (.I0(\bmem_reg[91]_9 [6]),
        .I1(\bmem_reg[90]_11 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[89]_13 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [6]),
        .O(\localWgPriTime[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_21 
       (.I0(\bmem_reg[95]_1 [6]),
        .I1(\bmem_reg[94]_3 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[93]_5 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[92]_7 [6]),
        .O(\localWgPriTime[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_22 
       (.I0(\bmem_reg[83]_25 [6]),
        .I1(\bmem_reg[82]_27 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[81]_29 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [6]),
        .O(\localWgPriTime[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_23 
       (.I0(\bmem_reg[87]_17 [6]),
        .I1(\bmem_reg[86]_19 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[85]_21 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[84]_23 [6]),
        .O(\localWgPriTime[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_24 
       (.I0(\bmem_reg_n_0_[75][6] ),
        .I1(\bmem_reg_n_0_[74][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[73]_41 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [6]),
        .O(\localWgPriTime[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_25 
       (.I0(\bmem_reg[79]_33 [6]),
        .I1(\bmem_reg[78]_35 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[77]_37 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[76]_39 [6]),
        .O(\localWgPriTime[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_26 
       (.I0(\bmem_reg_n_0_[67][6] ),
        .I1(\bmem_reg_n_0_[66][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[65]_51 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [6]),
        .O(\localWgPriTime[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_27 
       (.I0(\bmem_reg[71]_45 [6]),
        .I1(\bmem_reg[70]_47 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[69][6] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[68]_49 [6]),
        .O(\localWgPriTime[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_28 
       (.I0(\bmem_reg[51]_79 [6]),
        .I1(\bmem_reg[50]_81 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[49]_83 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [6]),
        .O(\localWgPriTime[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_29 
       (.I0(\bmem_reg[55]_71 [6]),
        .I1(\bmem_reg[54]_73 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[53]_75 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[52]_77 [6]),
        .O(\localWgPriTime[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_3 
       (.I0(\localWgPriTime_reg[10]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[10]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[10]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[10]_i_11_n_0 ),
        .O(\localWgPriTime[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_30 
       (.I0(\bmem_reg[59]_63 [6]),
        .I1(\bmem_reg[58]_65 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[57]_67 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [6]),
        .O(\localWgPriTime[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_31 
       (.I0(\bmem_reg[63]_55 [6]),
        .I1(\bmem_reg[62]_57 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[61]_59 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[60]_61 [6]),
        .O(\localWgPriTime[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_32 
       (.I0(\bmem_reg[35]_111 [6]),
        .I1(\bmem_reg[34]_113 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[33]_115 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [6]),
        .O(\localWgPriTime[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_33 
       (.I0(\bmem_reg[39]_103 [6]),
        .I1(\bmem_reg[38]_105 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[37]_107 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[36]_109 [6]),
        .O(\localWgPriTime[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_34 
       (.I0(\bmem_reg[43]_95 [6]),
        .I1(\bmem_reg[42]_97 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[41]_99 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [6]),
        .O(\localWgPriTime[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_35 
       (.I0(\bmem_reg[47]_87 [6]),
        .I1(\bmem_reg[46]_89 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[45]_91 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[44]_93 [6]),
        .O(\localWgPriTime[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_36 
       (.I0(\bmem_reg_n_0_[19][6] ),
        .I1(\bmem_reg_n_0_[18][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[17][6] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][6] ),
        .O(\localWgPriTime[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_37 
       (.I0(\bmem_reg[23]_133 [6]),
        .I1(\bmem_reg[22]_135 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[21]_137 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[20]_139 [6]),
        .O(\localWgPriTime[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_38 
       (.I0(\bmem_reg[27]_125 [6]),
        .I1(\bmem_reg[26]_127 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[25]_129 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [6]),
        .O(\localWgPriTime[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_39 
       (.I0(memSaveBuf1[6]),
        .I1(\bmem_reg[30]_119 [6]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[29]_121 [6]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[28]_123 [6]),
        .O(\localWgPriTime[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_40 
       (.I0(\bmem_reg_n_0_[3][6] ),
        .I1(\bmem_reg_n_0_[2][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[1][6] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][6] ),
        .O(\localWgPriTime[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_41 
       (.I0(\bmem_reg[7]_143 [6]),
        .I1(\bmem_reg_n_0_[6][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[5][6] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[4][6] ),
        .O(\localWgPriTime[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_42 
       (.I0(\bmem_reg_n_0_[11][6] ),
        .I1(\bmem_reg_n_0_[10][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[9][6] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][6] ),
        .O(\localWgPriTime[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[10]_i_43 
       (.I0(\bmem_reg_n_0_[15][6] ),
        .I1(\bmem_reg_n_0_[14][6] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[13][6] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[12][6] ),
        .O(\localWgPriTime[10]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[11]_i_1 
       (.I0(\localWgPriTime[11]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[11]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_2 
       (.I0(\localWgPriTime_reg[11]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[11]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[11]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[11]_i_7_n_0 ),
        .O(\localWgPriTime[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_20 
       (.I0(\bmem_reg[91]_9 [7]),
        .I1(\bmem_reg[90]_11 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[89]_13 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [7]),
        .O(\localWgPriTime[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_21 
       (.I0(\bmem_reg[95]_1 [7]),
        .I1(\bmem_reg[94]_3 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[93]_5 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[92]_7 [7]),
        .O(\localWgPriTime[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_22 
       (.I0(\bmem_reg[83]_25 [7]),
        .I1(\bmem_reg[82]_27 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[81]_29 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [7]),
        .O(\localWgPriTime[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_23 
       (.I0(\bmem_reg[87]_17 [7]),
        .I1(\bmem_reg[86]_19 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[85]_21 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[84]_23 [7]),
        .O(\localWgPriTime[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_24 
       (.I0(\bmem_reg_n_0_[75][7] ),
        .I1(\bmem_reg_n_0_[74][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[73]_41 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [7]),
        .O(\localWgPriTime[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_25 
       (.I0(\bmem_reg[79]_33 [7]),
        .I1(\bmem_reg[78]_35 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[77]_37 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[76]_39 [7]),
        .O(\localWgPriTime[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_26 
       (.I0(\bmem_reg_n_0_[67][7] ),
        .I1(\bmem_reg_n_0_[66][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[65]_51 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [7]),
        .O(\localWgPriTime[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_27 
       (.I0(\bmem_reg[71]_45 [7]),
        .I1(\bmem_reg[70]_47 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[69][7] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[68]_49 [7]),
        .O(\localWgPriTime[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_28 
       (.I0(\bmem_reg[51]_79 [7]),
        .I1(\bmem_reg[50]_81 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[49]_83 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [7]),
        .O(\localWgPriTime[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_29 
       (.I0(\bmem_reg[55]_71 [7]),
        .I1(\bmem_reg[54]_73 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[53]_75 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[52]_77 [7]),
        .O(\localWgPriTime[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_3 
       (.I0(\localWgPriTime_reg[11]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[11]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[11]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[11]_i_11_n_0 ),
        .O(\localWgPriTime[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_30 
       (.I0(\bmem_reg[59]_63 [7]),
        .I1(\bmem_reg[58]_65 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[57]_67 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [7]),
        .O(\localWgPriTime[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_31 
       (.I0(\bmem_reg[63]_55 [7]),
        .I1(\bmem_reg[62]_57 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[61]_59 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[60]_61 [7]),
        .O(\localWgPriTime[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_32 
       (.I0(\bmem_reg[35]_111 [7]),
        .I1(\bmem_reg[34]_113 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[33]_115 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [7]),
        .O(\localWgPriTime[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_33 
       (.I0(\bmem_reg[39]_103 [7]),
        .I1(\bmem_reg[38]_105 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[37]_107 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[36]_109 [7]),
        .O(\localWgPriTime[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_34 
       (.I0(\bmem_reg[43]_95 [7]),
        .I1(\bmem_reg[42]_97 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[41]_99 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [7]),
        .O(\localWgPriTime[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_35 
       (.I0(\bmem_reg[47]_87 [7]),
        .I1(\bmem_reg[46]_89 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[45]_91 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[44]_93 [7]),
        .O(\localWgPriTime[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_36 
       (.I0(\bmem_reg_n_0_[19][7] ),
        .I1(\bmem_reg_n_0_[18][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[17][7] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][7] ),
        .O(\localWgPriTime[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_37 
       (.I0(\bmem_reg[23]_133 [7]),
        .I1(\bmem_reg[22]_135 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[21]_137 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[20]_139 [7]),
        .O(\localWgPriTime[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_38 
       (.I0(\bmem_reg[27]_125 [7]),
        .I1(\bmem_reg[26]_127 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[25]_129 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [7]),
        .O(\localWgPriTime[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_39 
       (.I0(memSaveBuf1[7]),
        .I1(\bmem_reg[30]_119 [7]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[29]_121 [7]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[28]_123 [7]),
        .O(\localWgPriTime[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_40 
       (.I0(\bmem_reg_n_0_[3][7] ),
        .I1(\bmem_reg_n_0_[2][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[1][7] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][7] ),
        .O(\localWgPriTime[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_41 
       (.I0(\bmem_reg[7]_143 [7]),
        .I1(\bmem_reg_n_0_[6][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[5][7] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[4][7] ),
        .O(\localWgPriTime[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_42 
       (.I0(\bmem_reg_n_0_[11][7] ),
        .I1(\bmem_reg_n_0_[10][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[9][7] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][7] ),
        .O(\localWgPriTime[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[11]_i_43 
       (.I0(\bmem_reg_n_0_[15][7] ),
        .I1(\bmem_reg_n_0_[14][7] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[13][7] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[12][7] ),
        .O(\localWgPriTime[11]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[12]_i_1 
       (.I0(\localWgPriTime[12]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[12]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_2 
       (.I0(\localWgPriTime_reg[12]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[12]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[12]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[12]_i_7_n_0 ),
        .O(\localWgPriTime[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_20 
       (.I0(\bmem_reg[91]_9 [8]),
        .I1(\bmem_reg[90]_11 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[89]_13 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [8]),
        .O(\localWgPriTime[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_21 
       (.I0(\bmem_reg[95]_1 [8]),
        .I1(\bmem_reg[94]_3 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[93]_5 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[92]_7 [8]),
        .O(\localWgPriTime[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_22 
       (.I0(\bmem_reg[83]_25 [8]),
        .I1(\bmem_reg[82]_27 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[81]_29 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [8]),
        .O(\localWgPriTime[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_23 
       (.I0(\bmem_reg[87]_17 [8]),
        .I1(\bmem_reg[86]_19 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[85]_21 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[84]_23 [8]),
        .O(\localWgPriTime[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_24 
       (.I0(\bmem_reg_n_0_[75][8] ),
        .I1(\bmem_reg_n_0_[74][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[73]_41 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [8]),
        .O(\localWgPriTime[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_25 
       (.I0(\bmem_reg[79]_33 [8]),
        .I1(\bmem_reg[78]_35 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[77]_37 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[76]_39 [8]),
        .O(\localWgPriTime[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_26 
       (.I0(\bmem_reg_n_0_[67][8] ),
        .I1(\bmem_reg_n_0_[66][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[65]_51 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [8]),
        .O(\localWgPriTime[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_27 
       (.I0(\bmem_reg[71]_45 [8]),
        .I1(\bmem_reg[70]_47 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[69][8] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[68]_49 [8]),
        .O(\localWgPriTime[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_28 
       (.I0(\bmem_reg[51]_79 [8]),
        .I1(\bmem_reg[50]_81 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[49]_83 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [8]),
        .O(\localWgPriTime[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_29 
       (.I0(\bmem_reg[55]_71 [8]),
        .I1(\bmem_reg[54]_73 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[53]_75 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[52]_77 [8]),
        .O(\localWgPriTime[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_3 
       (.I0(\localWgPriTime_reg[12]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[12]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[12]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[12]_i_11_n_0 ),
        .O(\localWgPriTime[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_30 
       (.I0(\bmem_reg[59]_63 [8]),
        .I1(\bmem_reg[58]_65 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[57]_67 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [8]),
        .O(\localWgPriTime[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_31 
       (.I0(\bmem_reg[63]_55 [8]),
        .I1(\bmem_reg[62]_57 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[61]_59 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[60]_61 [8]),
        .O(\localWgPriTime[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_32 
       (.I0(\bmem_reg[35]_111 [8]),
        .I1(\bmem_reg[34]_113 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[33]_115 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [8]),
        .O(\localWgPriTime[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_33 
       (.I0(\bmem_reg[39]_103 [8]),
        .I1(\bmem_reg[38]_105 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[37]_107 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[36]_109 [8]),
        .O(\localWgPriTime[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_34 
       (.I0(\bmem_reg[43]_95 [8]),
        .I1(\bmem_reg[42]_97 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[41]_99 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [8]),
        .O(\localWgPriTime[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_35 
       (.I0(\bmem_reg[47]_87 [8]),
        .I1(\bmem_reg[46]_89 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[45]_91 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[44]_93 [8]),
        .O(\localWgPriTime[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_36 
       (.I0(\bmem_reg_n_0_[19][8] ),
        .I1(\bmem_reg_n_0_[18][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[17][8] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][8] ),
        .O(\localWgPriTime[12]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_37 
       (.I0(\bmem_reg[23]_133 [8]),
        .I1(\bmem_reg[22]_135 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[21]_137 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[20]_139 [8]),
        .O(\localWgPriTime[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_38 
       (.I0(\bmem_reg[27]_125 [8]),
        .I1(\bmem_reg[26]_127 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[25]_129 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [8]),
        .O(\localWgPriTime[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_39 
       (.I0(memSaveBuf1[8]),
        .I1(\bmem_reg[30]_119 [8]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[29]_121 [8]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[28]_123 [8]),
        .O(\localWgPriTime[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_40 
       (.I0(\bmem_reg_n_0_[3][8] ),
        .I1(\bmem_reg_n_0_[2][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[1][8] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][8] ),
        .O(\localWgPriTime[12]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_41 
       (.I0(\bmem_reg[7]_143 [8]),
        .I1(\bmem_reg_n_0_[6][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[5][8] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[4][8] ),
        .O(\localWgPriTime[12]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_42 
       (.I0(\bmem_reg_n_0_[11][8] ),
        .I1(\bmem_reg_n_0_[10][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[9][8] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\rmem_reg[36]_170 [0]),
        .O(\localWgPriTime[12]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[12]_i_43 
       (.I0(\bmem_reg_n_0_[15][8] ),
        .I1(\bmem_reg_n_0_[14][8] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[13][8] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[12][8] ),
        .O(\localWgPriTime[12]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[13]_i_1 
       (.I0(\localWgPriTime[13]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[13]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_2 
       (.I0(\localWgPriTime_reg[13]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[13]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[13]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[13]_i_7_n_0 ),
        .O(\localWgPriTime[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_20 
       (.I0(\bmem_reg[91]_9 [9]),
        .I1(\bmem_reg[90]_11 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[89]_13 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [9]),
        .O(\localWgPriTime[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_21 
       (.I0(\bmem_reg[95]_1 [9]),
        .I1(\bmem_reg[94]_3 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[93]_5 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[92]_7 [9]),
        .O(\localWgPriTime[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_22 
       (.I0(\bmem_reg[83]_25 [9]),
        .I1(\bmem_reg[82]_27 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[81]_29 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [9]),
        .O(\localWgPriTime[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_23 
       (.I0(\bmem_reg[87]_17 [9]),
        .I1(\bmem_reg[86]_19 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[85]_21 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[84]_23 [9]),
        .O(\localWgPriTime[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_24 
       (.I0(\bmem_reg_n_0_[75][9] ),
        .I1(\bmem_reg_n_0_[74][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[73]_41 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [9]),
        .O(\localWgPriTime[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_25 
       (.I0(\bmem_reg[79]_33 [9]),
        .I1(\bmem_reg[78]_35 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[77]_37 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[76]_39 [9]),
        .O(\localWgPriTime[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_26 
       (.I0(\bmem_reg_n_0_[67][9] ),
        .I1(\bmem_reg_n_0_[66][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[65]_51 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [9]),
        .O(\localWgPriTime[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_27 
       (.I0(\bmem_reg[71]_45 [9]),
        .I1(\bmem_reg[70]_47 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[69][9] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[68]_49 [9]),
        .O(\localWgPriTime[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_28 
       (.I0(\bmem_reg[51]_79 [9]),
        .I1(\bmem_reg[50]_81 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[49]_83 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [9]),
        .O(\localWgPriTime[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_29 
       (.I0(\bmem_reg[55]_71 [9]),
        .I1(\bmem_reg[54]_73 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[53]_75 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[52]_77 [9]),
        .O(\localWgPriTime[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_3 
       (.I0(\localWgPriTime_reg[13]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[13]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[13]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[13]_i_11_n_0 ),
        .O(\localWgPriTime[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_30 
       (.I0(\bmem_reg[59]_63 [9]),
        .I1(\bmem_reg[58]_65 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[57]_67 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [9]),
        .O(\localWgPriTime[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_31 
       (.I0(\bmem_reg[63]_55 [9]),
        .I1(\bmem_reg[62]_57 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[61]_59 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[60]_61 [9]),
        .O(\localWgPriTime[13]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_32 
       (.I0(\bmem_reg[35]_111 [9]),
        .I1(\bmem_reg[34]_113 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[33]_115 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [9]),
        .O(\localWgPriTime[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_33 
       (.I0(\bmem_reg[39]_103 [9]),
        .I1(\bmem_reg[38]_105 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[37]_107 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[36]_109 [9]),
        .O(\localWgPriTime[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_34 
       (.I0(\bmem_reg[43]_95 [9]),
        .I1(\bmem_reg[42]_97 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[41]_99 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [9]),
        .O(\localWgPriTime[13]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_35 
       (.I0(\bmem_reg[47]_87 [9]),
        .I1(\bmem_reg[46]_89 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[45]_91 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[44]_93 [9]),
        .O(\localWgPriTime[13]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_36 
       (.I0(\bmem_reg_n_0_[19][9] ),
        .I1(\bmem_reg_n_0_[18][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[17][9] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][9] ),
        .O(\localWgPriTime[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_37 
       (.I0(\bmem_reg[23]_133 [9]),
        .I1(\bmem_reg[22]_135 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[21]_137 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[20]_139 [9]),
        .O(\localWgPriTime[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_38 
       (.I0(\bmem_reg[27]_125 [9]),
        .I1(\bmem_reg[26]_127 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[25]_129 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [9]),
        .O(\localWgPriTime[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_39 
       (.I0(memSaveBuf1[9]),
        .I1(\bmem_reg[30]_119 [9]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[29]_121 [9]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[28]_123 [9]),
        .O(\localWgPriTime[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_40 
       (.I0(\bmem_reg_n_0_[3][9] ),
        .I1(\bmem_reg_n_0_[2][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[1][9] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][9] ),
        .O(\localWgPriTime[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_41 
       (.I0(\bmem_reg[7]_143 [9]),
        .I1(\bmem_reg_n_0_[6][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[5][9] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[4][9] ),
        .O(\localWgPriTime[13]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_42 
       (.I0(\bmem_reg_n_0_[11][9] ),
        .I1(\bmem_reg_n_0_[10][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[9][9] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\rmem_reg[36]_170 [1]),
        .O(\localWgPriTime[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[13]_i_43 
       (.I0(\bmem_reg_n_0_[15][9] ),
        .I1(\bmem_reg_n_0_[14][9] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[12][9] ),
        .O(\localWgPriTime[13]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[14]_i_1 
       (.I0(\localWgPriTime[14]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[14]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_2 
       (.I0(\localWgPriTime_reg[14]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[14]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[14]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[14]_i_7_n_0 ),
        .O(\localWgPriTime[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_20 
       (.I0(\bmem_reg[91]_9 [10]),
        .I1(\bmem_reg[90]_11 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[89]_13 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [10]),
        .O(\localWgPriTime[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_21 
       (.I0(\bmem_reg[95]_1 [10]),
        .I1(\bmem_reg[94]_3 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[93]_5 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[92]_7 [10]),
        .O(\localWgPriTime[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_22 
       (.I0(\bmem_reg[83]_25 [10]),
        .I1(\bmem_reg[82]_27 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[81]_29 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [10]),
        .O(\localWgPriTime[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_23 
       (.I0(\bmem_reg[87]_17 [10]),
        .I1(\bmem_reg[86]_19 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[85]_21 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[84]_23 [10]),
        .O(\localWgPriTime[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_24 
       (.I0(\bmem_reg_n_0_[75][10] ),
        .I1(\bmem_reg_n_0_[74][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[73]_41 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [10]),
        .O(\localWgPriTime[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_25 
       (.I0(\bmem_reg[79]_33 [10]),
        .I1(\bmem_reg[78]_35 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[77]_37 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[76]_39 [10]),
        .O(\localWgPriTime[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_26 
       (.I0(\bmem_reg_n_0_[67][10] ),
        .I1(\bmem_reg_n_0_[66][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[65]_51 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [10]),
        .O(\localWgPriTime[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_27 
       (.I0(\bmem_reg[71]_45 [10]),
        .I1(\bmem_reg[70]_47 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[69][10] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[68]_49 [10]),
        .O(\localWgPriTime[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_28 
       (.I0(\bmem_reg[51]_79 [10]),
        .I1(\bmem_reg[50]_81 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[49]_83 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [10]),
        .O(\localWgPriTime[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_29 
       (.I0(\bmem_reg[55]_71 [10]),
        .I1(\bmem_reg[54]_73 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[53]_75 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[52]_77 [10]),
        .O(\localWgPriTime[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_3 
       (.I0(\localWgPriTime_reg[14]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[14]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[14]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[14]_i_11_n_0 ),
        .O(\localWgPriTime[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_30 
       (.I0(\bmem_reg[59]_63 [10]),
        .I1(\bmem_reg[58]_65 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[57]_67 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [10]),
        .O(\localWgPriTime[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_31 
       (.I0(\bmem_reg[63]_55 [10]),
        .I1(\bmem_reg[62]_57 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[61]_59 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[60]_61 [10]),
        .O(\localWgPriTime[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_32 
       (.I0(\bmem_reg[35]_111 [10]),
        .I1(\bmem_reg[34]_113 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[33]_115 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [10]),
        .O(\localWgPriTime[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_33 
       (.I0(\bmem_reg[39]_103 [10]),
        .I1(\bmem_reg[38]_105 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[37]_107 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[36]_109 [10]),
        .O(\localWgPriTime[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_34 
       (.I0(\bmem_reg[43]_95 [10]),
        .I1(\bmem_reg[42]_97 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[41]_99 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [10]),
        .O(\localWgPriTime[14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_35 
       (.I0(\bmem_reg[47]_87 [10]),
        .I1(\bmem_reg[46]_89 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[45]_91 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[44]_93 [10]),
        .O(\localWgPriTime[14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_36 
       (.I0(\bmem_reg_n_0_[19][10] ),
        .I1(\bmem_reg_n_0_[18][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[17][10] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][10] ),
        .O(\localWgPriTime[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_37 
       (.I0(\bmem_reg[23]_133 [10]),
        .I1(\bmem_reg[22]_135 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[21]_137 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[20]_139 [10]),
        .O(\localWgPriTime[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_38 
       (.I0(\bmem_reg[27]_125 [10]),
        .I1(\bmem_reg[26]_127 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[25]_129 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [10]),
        .O(\localWgPriTime[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_39 
       (.I0(memSaveBuf1[10]),
        .I1(\bmem_reg[30]_119 [10]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[29]_121 [10]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[28]_123 [10]),
        .O(\localWgPriTime[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_40 
       (.I0(\bmem_reg_n_0_[3][10] ),
        .I1(\bmem_reg_n_0_[2][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[1][10] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][10] ),
        .O(\localWgPriTime[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_41 
       (.I0(\bmem_reg[7]_143 [10]),
        .I1(\bmem_reg_n_0_[6][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[5][10] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[4][10] ),
        .O(\localWgPriTime[14]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_42 
       (.I0(\bmem_reg_n_0_[11][10] ),
        .I1(\bmem_reg_n_0_[10][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[9][10] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\rmem_reg[36]_170 [2]),
        .O(\localWgPriTime[14]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[14]_i_43 
       (.I0(\bmem_reg_n_0_[15][10] ),
        .I1(\bmem_reg_n_0_[14][10] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[13][10] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[12][10] ),
        .O(\localWgPriTime[14]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[15]_i_1 
       (.I0(\localWgPriTime[15]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[15]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_2 
       (.I0(\localWgPriTime_reg[15]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[15]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[15]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[15]_i_7_n_0 ),
        .O(\localWgPriTime[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_20 
       (.I0(\bmem_reg[91]_9 [11]),
        .I1(\bmem_reg[90]_11 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[89]_13 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [11]),
        .O(\localWgPriTime[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_21 
       (.I0(\bmem_reg[95]_1 [11]),
        .I1(\bmem_reg[94]_3 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[93]_5 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[92]_7 [11]),
        .O(\localWgPriTime[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_22 
       (.I0(\bmem_reg[83]_25 [11]),
        .I1(\bmem_reg[82]_27 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[81]_29 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [11]),
        .O(\localWgPriTime[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_23 
       (.I0(\bmem_reg[87]_17 [11]),
        .I1(\bmem_reg[86]_19 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[85]_21 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[84]_23 [11]),
        .O(\localWgPriTime[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_24 
       (.I0(\bmem_reg_n_0_[75][11] ),
        .I1(\bmem_reg_n_0_[74][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[73]_41 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [11]),
        .O(\localWgPriTime[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_25 
       (.I0(\bmem_reg[79]_33 [11]),
        .I1(\bmem_reg[78]_35 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[77]_37 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[76]_39 [11]),
        .O(\localWgPriTime[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_26 
       (.I0(\bmem_reg_n_0_[67][11] ),
        .I1(\bmem_reg_n_0_[66][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[65]_51 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [11]),
        .O(\localWgPriTime[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_27 
       (.I0(\bmem_reg[71]_45 [11]),
        .I1(\bmem_reg[70]_47 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[69][11] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[68]_49 [11]),
        .O(\localWgPriTime[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_28 
       (.I0(\bmem_reg[51]_79 [11]),
        .I1(\bmem_reg[50]_81 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[49]_83 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [11]),
        .O(\localWgPriTime[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_29 
       (.I0(\bmem_reg[55]_71 [11]),
        .I1(\bmem_reg[54]_73 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[53]_75 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[52]_77 [11]),
        .O(\localWgPriTime[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_3 
       (.I0(\localWgPriTime_reg[15]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[15]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[15]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[15]_i_11_n_0 ),
        .O(\localWgPriTime[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_30 
       (.I0(\bmem_reg[59]_63 [11]),
        .I1(\bmem_reg[58]_65 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[57]_67 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [11]),
        .O(\localWgPriTime[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_31 
       (.I0(\bmem_reg[63]_55 [11]),
        .I1(\bmem_reg[62]_57 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[61]_59 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[60]_61 [11]),
        .O(\localWgPriTime[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_32 
       (.I0(\bmem_reg[35]_111 [11]),
        .I1(\bmem_reg[34]_113 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[33]_115 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [11]),
        .O(\localWgPriTime[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_33 
       (.I0(\bmem_reg[39]_103 [11]),
        .I1(\bmem_reg[38]_105 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[37]_107 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[36]_109 [11]),
        .O(\localWgPriTime[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_34 
       (.I0(\bmem_reg[43]_95 [11]),
        .I1(\bmem_reg[42]_97 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[41]_99 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [11]),
        .O(\localWgPriTime[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_35 
       (.I0(\bmem_reg[47]_87 [11]),
        .I1(\bmem_reg[46]_89 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[45]_91 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[44]_93 [11]),
        .O(\localWgPriTime[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_36 
       (.I0(\bmem_reg_n_0_[19][11] ),
        .I1(\bmem_reg_n_0_[18][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[17][11] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][11] ),
        .O(\localWgPriTime[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_37 
       (.I0(\bmem_reg[23]_133 [11]),
        .I1(\bmem_reg[22]_135 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[21]_137 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[20]_139 [11]),
        .O(\localWgPriTime[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_38 
       (.I0(\bmem_reg[27]_125 [11]),
        .I1(\bmem_reg[26]_127 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[25]_129 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [11]),
        .O(\localWgPriTime[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_39 
       (.I0(memSaveBuf1[11]),
        .I1(\bmem_reg[30]_119 [11]),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg[29]_121 [11]),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg[28]_123 [11]),
        .O(\localWgPriTime[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_40 
       (.I0(\bmem_reg_n_0_[3][11] ),
        .I1(\bmem_reg_n_0_[2][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[1][11] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][11] ),
        .O(\localWgPriTime[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_41 
       (.I0(\bmem_reg[7]_143 [11]),
        .I1(\bmem_reg_n_0_[6][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[5][11] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[4][11] ),
        .O(\localWgPriTime[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_42 
       (.I0(\bmem_reg_n_0_[11][11] ),
        .I1(\bmem_reg_n_0_[10][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[9][11] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(Q),
        .O(\localWgPriTime[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[15]_i_43 
       (.I0(\bmem_reg_n_0_[15][11] ),
        .I1(\bmem_reg_n_0_[14][11] ),
        .I2(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[12][11] ),
        .O(\localWgPriTime[15]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[16]_i_1 
       (.I0(\localWgPriTime[16]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[16]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_2 
       (.I0(\localWgPriTime_reg[16]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[16]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[16]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[16]_i_7_n_0 ),
        .O(\localWgPriTime[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_20 
       (.I0(\bmem_reg[91]_9 [12]),
        .I1(\bmem_reg[90]_11 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[89]_13 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [12]),
        .O(\localWgPriTime[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_21 
       (.I0(\bmem_reg[95]_1 [12]),
        .I1(\bmem_reg[94]_3 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[93]_5 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[92]_7 [12]),
        .O(\localWgPriTime[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_22 
       (.I0(\bmem_reg[83]_25 [12]),
        .I1(\bmem_reg[82]_27 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[81]_29 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [12]),
        .O(\localWgPriTime[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_23 
       (.I0(\bmem_reg[87]_17 [12]),
        .I1(\bmem_reg[86]_19 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[85]_21 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[84]_23 [12]),
        .O(\localWgPriTime[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_24 
       (.I0(\bmem_reg_n_0_[75][12] ),
        .I1(\bmem_reg_n_0_[74][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[73]_41 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [12]),
        .O(\localWgPriTime[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_25 
       (.I0(\bmem_reg[79]_33 [12]),
        .I1(\bmem_reg[78]_35 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[77]_37 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[76]_39 [12]),
        .O(\localWgPriTime[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_26 
       (.I0(\bmem_reg_n_0_[67][12] ),
        .I1(\bmem_reg_n_0_[66][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[65]_51 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [12]),
        .O(\localWgPriTime[16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_27 
       (.I0(\bmem_reg[71]_45 [12]),
        .I1(\bmem_reg[70]_47 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[69][12] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[68]_49 [12]),
        .O(\localWgPriTime[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_28 
       (.I0(\bmem_reg[51]_79 [12]),
        .I1(\bmem_reg[50]_81 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[49]_83 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [12]),
        .O(\localWgPriTime[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_29 
       (.I0(\bmem_reg[55]_71 [12]),
        .I1(\bmem_reg[54]_73 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[53]_75 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[52]_77 [12]),
        .O(\localWgPriTime[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_3 
       (.I0(\localWgPriTime_reg[16]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[16]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[16]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[16]_i_11_n_0 ),
        .O(\localWgPriTime[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_30 
       (.I0(\bmem_reg[59]_63 [12]),
        .I1(\bmem_reg[58]_65 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[57]_67 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [12]),
        .O(\localWgPriTime[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_31 
       (.I0(\bmem_reg[63]_55 [12]),
        .I1(\bmem_reg[62]_57 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[61]_59 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[60]_61 [12]),
        .O(\localWgPriTime[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_32 
       (.I0(\bmem_reg[35]_111 [12]),
        .I1(\bmem_reg[34]_113 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[33]_115 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [12]),
        .O(\localWgPriTime[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_33 
       (.I0(\bmem_reg[39]_103 [12]),
        .I1(\bmem_reg[38]_105 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[37]_107 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[36]_109 [12]),
        .O(\localWgPriTime[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_34 
       (.I0(\bmem_reg[43]_95 [12]),
        .I1(\bmem_reg[42]_97 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[41]_99 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [12]),
        .O(\localWgPriTime[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_35 
       (.I0(\bmem_reg[47]_87 [12]),
        .I1(\bmem_reg[46]_89 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[45]_91 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[44]_93 [12]),
        .O(\localWgPriTime[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_36 
       (.I0(\bmem_reg_n_0_[19][12] ),
        .I1(\bmem_reg_n_0_[18][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[17][12] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][12] ),
        .O(\localWgPriTime[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_37 
       (.I0(\bmem_reg[23]_133 [12]),
        .I1(\bmem_reg[22]_135 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[21]_137 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[20]_139 [12]),
        .O(\localWgPriTime[16]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_38 
       (.I0(\bmem_reg[27]_125 [12]),
        .I1(\bmem_reg[26]_127 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[25]_129 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [12]),
        .O(\localWgPriTime[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_39 
       (.I0(memSaveBuf1[12]),
        .I1(\bmem_reg[30]_119 [12]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[29]_121 [12]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[28]_123 [12]),
        .O(\localWgPriTime[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_40 
       (.I0(\bmem_reg_n_0_[3][12] ),
        .I1(\bmem_reg_n_0_[2][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[1][12] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][12] ),
        .O(\localWgPriTime[16]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_41 
       (.I0(\bmem_reg[7]_143 [12]),
        .I1(\bmem_reg_n_0_[6][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[5][12] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[4][12] ),
        .O(\localWgPriTime[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_42 
       (.I0(\bmem_reg_n_0_[11][12] ),
        .I1(\bmem_reg_n_0_[10][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[9][12] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[8][12] ),
        .O(\localWgPriTime[16]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[16]_i_43 
       (.I0(\bmem_reg_n_0_[15][12] ),
        .I1(\bmem_reg_n_0_[14][12] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[13][12] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[12][12] ),
        .O(\localWgPriTime[16]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[17]_i_1 
       (.I0(\localWgPriTime[17]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[17]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_2 
       (.I0(\localWgPriTime_reg[17]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[17]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[17]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[17]_i_7_n_0 ),
        .O(\localWgPriTime[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_20 
       (.I0(\bmem_reg[91]_9 [13]),
        .I1(\bmem_reg[90]_11 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[89]_13 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [13]),
        .O(\localWgPriTime[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_21 
       (.I0(\bmem_reg[95]_1 [13]),
        .I1(\bmem_reg[94]_3 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[93]_5 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[92]_7 [13]),
        .O(\localWgPriTime[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_22 
       (.I0(\bmem_reg[83]_25 [13]),
        .I1(\bmem_reg[82]_27 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[81]_29 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [13]),
        .O(\localWgPriTime[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_23 
       (.I0(\bmem_reg[87]_17 [13]),
        .I1(\bmem_reg[86]_19 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[85]_21 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[84]_23 [13]),
        .O(\localWgPriTime[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_24 
       (.I0(\bmem_reg_n_0_[75][13] ),
        .I1(\bmem_reg_n_0_[74][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[73]_41 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [13]),
        .O(\localWgPriTime[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_25 
       (.I0(\bmem_reg[79]_33 [13]),
        .I1(\bmem_reg[78]_35 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[77]_37 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[76]_39 [13]),
        .O(\localWgPriTime[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_26 
       (.I0(\bmem_reg_n_0_[67][13] ),
        .I1(\bmem_reg_n_0_[66][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[65]_51 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [13]),
        .O(\localWgPriTime[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_27 
       (.I0(\bmem_reg[71]_45 [13]),
        .I1(\bmem_reg[70]_47 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[69][13] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[68]_49 [13]),
        .O(\localWgPriTime[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_28 
       (.I0(\bmem_reg[51]_79 [13]),
        .I1(\bmem_reg[50]_81 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[49]_83 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [13]),
        .O(\localWgPriTime[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_29 
       (.I0(\bmem_reg[55]_71 [13]),
        .I1(\bmem_reg[54]_73 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[53]_75 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[52]_77 [13]),
        .O(\localWgPriTime[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_3 
       (.I0(\localWgPriTime_reg[17]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[17]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[17]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[17]_i_11_n_0 ),
        .O(\localWgPriTime[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_30 
       (.I0(\bmem_reg[59]_63 [13]),
        .I1(\bmem_reg[58]_65 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[57]_67 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [13]),
        .O(\localWgPriTime[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_31 
       (.I0(\bmem_reg[63]_55 [13]),
        .I1(\bmem_reg[62]_57 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[61]_59 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[60]_61 [13]),
        .O(\localWgPriTime[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_32 
       (.I0(\bmem_reg[35]_111 [13]),
        .I1(\bmem_reg[34]_113 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[33]_115 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [13]),
        .O(\localWgPriTime[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_33 
       (.I0(\bmem_reg[39]_103 [13]),
        .I1(\bmem_reg[38]_105 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[37]_107 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[36]_109 [13]),
        .O(\localWgPriTime[17]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_34 
       (.I0(\bmem_reg[43]_95 [13]),
        .I1(\bmem_reg[42]_97 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[41]_99 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [13]),
        .O(\localWgPriTime[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_35 
       (.I0(\bmem_reg[47]_87 [13]),
        .I1(\bmem_reg[46]_89 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[45]_91 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[44]_93 [13]),
        .O(\localWgPriTime[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_36 
       (.I0(\bmem_reg_n_0_[19][13] ),
        .I1(\bmem_reg_n_0_[18][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[17][13] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][13] ),
        .O(\localWgPriTime[17]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_37 
       (.I0(\bmem_reg[23]_133 [13]),
        .I1(\bmem_reg[22]_135 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[21]_137 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[20]_139 [13]),
        .O(\localWgPriTime[17]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_38 
       (.I0(\bmem_reg[27]_125 [13]),
        .I1(\bmem_reg[26]_127 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[25]_129 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [13]),
        .O(\localWgPriTime[17]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_39 
       (.I0(memSaveBuf1[13]),
        .I1(\bmem_reg[30]_119 [13]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[29]_121 [13]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[28]_123 [13]),
        .O(\localWgPriTime[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_40 
       (.I0(\bmem_reg_n_0_[3][13] ),
        .I1(\bmem_reg_n_0_[2][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[1][13] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][13] ),
        .O(\localWgPriTime[17]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_41 
       (.I0(\bmem_reg[7]_143 [13]),
        .I1(\bmem_reg_n_0_[6][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[5][13] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[4][13] ),
        .O(\localWgPriTime[17]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_42 
       (.I0(\bmem_reg_n_0_[11][13] ),
        .I1(\bmem_reg_n_0_[10][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[9][13] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[8][13] ),
        .O(\localWgPriTime[17]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[17]_i_43 
       (.I0(\bmem_reg_n_0_[15][13] ),
        .I1(\bmem_reg_n_0_[14][13] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[13][13] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[12][13] ),
        .O(\localWgPriTime[17]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[18]_i_1 
       (.I0(\localWgPriTime[18]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[18]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_2 
       (.I0(\localWgPriTime_reg[18]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[18]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[18]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[18]_i_7_n_0 ),
        .O(\localWgPriTime[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_20 
       (.I0(\bmem_reg[91]_9 [14]),
        .I1(\bmem_reg[90]_11 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[89]_13 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [14]),
        .O(\localWgPriTime[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_21 
       (.I0(\bmem_reg[95]_1 [14]),
        .I1(\bmem_reg[94]_3 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[93]_5 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[92]_7 [14]),
        .O(\localWgPriTime[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_22 
       (.I0(\bmem_reg[83]_25 [14]),
        .I1(\bmem_reg[82]_27 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[81]_29 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [14]),
        .O(\localWgPriTime[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_23 
       (.I0(\bmem_reg[87]_17 [14]),
        .I1(\bmem_reg[86]_19 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[85]_21 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[84]_23 [14]),
        .O(\localWgPriTime[18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_24 
       (.I0(\bmem_reg_n_0_[75][14] ),
        .I1(\bmem_reg_n_0_[74][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[73]_41 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [14]),
        .O(\localWgPriTime[18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_25 
       (.I0(\bmem_reg[79]_33 [14]),
        .I1(\bmem_reg[78]_35 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[77]_37 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[76]_39 [14]),
        .O(\localWgPriTime[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_26 
       (.I0(\bmem_reg_n_0_[67][14] ),
        .I1(\bmem_reg_n_0_[66][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[65]_51 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [14]),
        .O(\localWgPriTime[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_27 
       (.I0(\bmem_reg[71]_45 [14]),
        .I1(\bmem_reg[70]_47 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[69][14] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[68]_49 [14]),
        .O(\localWgPriTime[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_28 
       (.I0(\bmem_reg[51]_79 [14]),
        .I1(\bmem_reg[50]_81 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[49]_83 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [14]),
        .O(\localWgPriTime[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_29 
       (.I0(\bmem_reg[55]_71 [14]),
        .I1(\bmem_reg[54]_73 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[53]_75 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[52]_77 [14]),
        .O(\localWgPriTime[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_3 
       (.I0(\localWgPriTime_reg[18]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[18]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[18]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[18]_i_11_n_0 ),
        .O(\localWgPriTime[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_30 
       (.I0(\bmem_reg[59]_63 [14]),
        .I1(\bmem_reg[58]_65 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[57]_67 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [14]),
        .O(\localWgPriTime[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_31 
       (.I0(\bmem_reg[63]_55 [14]),
        .I1(\bmem_reg[62]_57 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[61]_59 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[60]_61 [14]),
        .O(\localWgPriTime[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_32 
       (.I0(\bmem_reg[35]_111 [14]),
        .I1(\bmem_reg[34]_113 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[33]_115 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [14]),
        .O(\localWgPriTime[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_33 
       (.I0(\bmem_reg[39]_103 [14]),
        .I1(\bmem_reg[38]_105 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[37]_107 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[36]_109 [14]),
        .O(\localWgPriTime[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_34 
       (.I0(\bmem_reg[43]_95 [14]),
        .I1(\bmem_reg[42]_97 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[41]_99 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [14]),
        .O(\localWgPriTime[18]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_35 
       (.I0(\bmem_reg[47]_87 [14]),
        .I1(\bmem_reg[46]_89 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[45]_91 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[44]_93 [14]),
        .O(\localWgPriTime[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_36 
       (.I0(\bmem_reg_n_0_[19][14] ),
        .I1(\bmem_reg_n_0_[18][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[17][14] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][14] ),
        .O(\localWgPriTime[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_37 
       (.I0(\bmem_reg[23]_133 [14]),
        .I1(\bmem_reg[22]_135 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[21]_137 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[20]_139 [14]),
        .O(\localWgPriTime[18]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_38 
       (.I0(\bmem_reg[27]_125 [14]),
        .I1(\bmem_reg[26]_127 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[25]_129 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [14]),
        .O(\localWgPriTime[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_39 
       (.I0(memSaveBuf1[14]),
        .I1(\bmem_reg[30]_119 [14]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[29]_121 [14]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[28]_123 [14]),
        .O(\localWgPriTime[18]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_40 
       (.I0(\bmem_reg_n_0_[3][14] ),
        .I1(\bmem_reg_n_0_[2][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[1][14] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][14] ),
        .O(\localWgPriTime[18]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_41 
       (.I0(\bmem_reg[7]_143 [14]),
        .I1(\bmem_reg_n_0_[6][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[5][14] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[4][14] ),
        .O(\localWgPriTime[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_42 
       (.I0(\bmem_reg_n_0_[11][14] ),
        .I1(\bmem_reg_n_0_[10][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[9][14] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[8][14] ),
        .O(\localWgPriTime[18]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[18]_i_43 
       (.I0(\bmem_reg_n_0_[15][14] ),
        .I1(\bmem_reg_n_0_[14][14] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[13][14] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[12][14] ),
        .O(\localWgPriTime[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[19]_i_1 
       (.I0(\localWgPriTime[19]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[19]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_2 
       (.I0(\localWgPriTime_reg[19]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[19]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[19]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[19]_i_7_n_0 ),
        .O(\localWgPriTime[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_20 
       (.I0(\bmem_reg[91]_9 [15]),
        .I1(\bmem_reg[90]_11 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[89]_13 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [15]),
        .O(\localWgPriTime[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_21 
       (.I0(\bmem_reg[95]_1 [15]),
        .I1(\bmem_reg[94]_3 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[93]_5 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[92]_7 [15]),
        .O(\localWgPriTime[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_22 
       (.I0(\bmem_reg[83]_25 [15]),
        .I1(\bmem_reg[82]_27 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[81]_29 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [15]),
        .O(\localWgPriTime[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_23 
       (.I0(\bmem_reg[87]_17 [15]),
        .I1(\bmem_reg[86]_19 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[85]_21 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[84]_23 [15]),
        .O(\localWgPriTime[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_24 
       (.I0(\bmem_reg_n_0_[75][15] ),
        .I1(\bmem_reg_n_0_[74][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[73]_41 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [15]),
        .O(\localWgPriTime[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_25 
       (.I0(\bmem_reg[79]_33 [15]),
        .I1(\bmem_reg[78]_35 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[77]_37 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[76]_39 [15]),
        .O(\localWgPriTime[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_26 
       (.I0(\bmem_reg_n_0_[67][15] ),
        .I1(\bmem_reg_n_0_[66][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[65]_51 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [15]),
        .O(\localWgPriTime[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_27 
       (.I0(\bmem_reg[71]_45 [15]),
        .I1(\bmem_reg[70]_47 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[69][15] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[68]_49 [15]),
        .O(\localWgPriTime[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_28 
       (.I0(\bmem_reg[51]_79 [15]),
        .I1(\bmem_reg[50]_81 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[49]_83 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [15]),
        .O(\localWgPriTime[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_29 
       (.I0(\bmem_reg[55]_71 [15]),
        .I1(\bmem_reg[54]_73 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[53]_75 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[52]_77 [15]),
        .O(\localWgPriTime[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_3 
       (.I0(\localWgPriTime_reg[19]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[19]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[19]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[19]_i_11_n_0 ),
        .O(\localWgPriTime[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_30 
       (.I0(\bmem_reg[59]_63 [15]),
        .I1(\bmem_reg[58]_65 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[57]_67 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [15]),
        .O(\localWgPriTime[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_31 
       (.I0(\bmem_reg[63]_55 [15]),
        .I1(\bmem_reg[62]_57 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[61]_59 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[60]_61 [15]),
        .O(\localWgPriTime[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_32 
       (.I0(\bmem_reg[35]_111 [15]),
        .I1(\bmem_reg[34]_113 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[33]_115 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [15]),
        .O(\localWgPriTime[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_33 
       (.I0(\bmem_reg[39]_103 [15]),
        .I1(\bmem_reg[38]_105 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[37]_107 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[36]_109 [15]),
        .O(\localWgPriTime[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_34 
       (.I0(\bmem_reg[43]_95 [15]),
        .I1(\bmem_reg[42]_97 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[41]_99 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [15]),
        .O(\localWgPriTime[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_35 
       (.I0(\bmem_reg[47]_87 [15]),
        .I1(\bmem_reg[46]_89 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[45]_91 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[44]_93 [15]),
        .O(\localWgPriTime[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_36 
       (.I0(\bmem_reg_n_0_[19][15] ),
        .I1(\bmem_reg_n_0_[18][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[17][15] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][15] ),
        .O(\localWgPriTime[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_37 
       (.I0(\bmem_reg[23]_133 [15]),
        .I1(\bmem_reg[22]_135 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[21]_137 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[20]_139 [15]),
        .O(\localWgPriTime[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_38 
       (.I0(\bmem_reg[27]_125 [15]),
        .I1(\bmem_reg[26]_127 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[25]_129 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [15]),
        .O(\localWgPriTime[19]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_39 
       (.I0(memSaveBuf1[15]),
        .I1(\bmem_reg[30]_119 [15]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[29]_121 [15]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[28]_123 [15]),
        .O(\localWgPriTime[19]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_40 
       (.I0(\bmem_reg_n_0_[3][15] ),
        .I1(\bmem_reg_n_0_[2][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[1][15] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][15] ),
        .O(\localWgPriTime[19]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_41 
       (.I0(\bmem_reg[7]_143 [15]),
        .I1(\bmem_reg_n_0_[6][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[5][15] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[4][15] ),
        .O(\localWgPriTime[19]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_42 
       (.I0(\bmem_reg_n_0_[11][15] ),
        .I1(\bmem_reg_n_0_[10][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[9][15] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[8][15] ),
        .O(\localWgPriTime[19]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[19]_i_43 
       (.I0(\bmem_reg_n_0_[15][15] ),
        .I1(\bmem_reg_n_0_[14][15] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[13][15] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[12][15] ),
        .O(\localWgPriTime[19]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[20]_i_1 
       (.I0(\localWgPriTime[20]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[20]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_2 
       (.I0(\localWgPriTime_reg[20]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[20]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[20]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[20]_i_7_n_0 ),
        .O(\localWgPriTime[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_20 
       (.I0(\bmem_reg[91]_9 [16]),
        .I1(\bmem_reg[90]_11 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[89]_13 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [16]),
        .O(\localWgPriTime[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_21 
       (.I0(\bmem_reg[95]_1 [16]),
        .I1(\bmem_reg[94]_3 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[93]_5 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[92]_7 [16]),
        .O(\localWgPriTime[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_22 
       (.I0(\bmem_reg[83]_25 [16]),
        .I1(\bmem_reg[82]_27 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[81]_29 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [16]),
        .O(\localWgPriTime[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_23 
       (.I0(\bmem_reg[87]_17 [16]),
        .I1(\bmem_reg[86]_19 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[85]_21 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[84]_23 [16]),
        .O(\localWgPriTime[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_24 
       (.I0(\bmem_reg_n_0_[75][16] ),
        .I1(\bmem_reg_n_0_[74][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[73]_41 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [16]),
        .O(\localWgPriTime[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_25 
       (.I0(\bmem_reg[79]_33 [16]),
        .I1(\bmem_reg[78]_35 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[77]_37 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[76]_39 [16]),
        .O(\localWgPriTime[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_26 
       (.I0(\bmem_reg_n_0_[67][16] ),
        .I1(\bmem_reg_n_0_[66][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[65]_51 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [16]),
        .O(\localWgPriTime[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_27 
       (.I0(\bmem_reg[71]_45 [16]),
        .I1(\bmem_reg[70]_47 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[69][16] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[68]_49 [16]),
        .O(\localWgPriTime[20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_28 
       (.I0(\bmem_reg[51]_79 [16]),
        .I1(\bmem_reg[50]_81 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[49]_83 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [16]),
        .O(\localWgPriTime[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_29 
       (.I0(\bmem_reg[55]_71 [16]),
        .I1(\bmem_reg[54]_73 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[53]_75 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[52]_77 [16]),
        .O(\localWgPriTime[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_3 
       (.I0(\localWgPriTime_reg[20]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[20]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[20]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[20]_i_11_n_0 ),
        .O(\localWgPriTime[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_30 
       (.I0(\bmem_reg[59]_63 [16]),
        .I1(\bmem_reg[58]_65 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[57]_67 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [16]),
        .O(\localWgPriTime[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_31 
       (.I0(\bmem_reg[63]_55 [16]),
        .I1(\bmem_reg[62]_57 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[61]_59 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[60]_61 [16]),
        .O(\localWgPriTime[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_32 
       (.I0(\bmem_reg[35]_111 [16]),
        .I1(\bmem_reg[34]_113 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[33]_115 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [16]),
        .O(\localWgPriTime[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_33 
       (.I0(\bmem_reg[39]_103 [16]),
        .I1(\bmem_reg[38]_105 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[37]_107 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[36]_109 [16]),
        .O(\localWgPriTime[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_34 
       (.I0(\bmem_reg[43]_95 [16]),
        .I1(\bmem_reg[42]_97 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[41]_99 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [16]),
        .O(\localWgPriTime[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_35 
       (.I0(\bmem_reg[47]_87 [16]),
        .I1(\bmem_reg[46]_89 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[45]_91 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[44]_93 [16]),
        .O(\localWgPriTime[20]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_36 
       (.I0(\bmem_reg_n_0_[19][16] ),
        .I1(\bmem_reg_n_0_[18][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[17][16] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][16] ),
        .O(\localWgPriTime[20]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_37 
       (.I0(\bmem_reg[23]_133 [16]),
        .I1(\bmem_reg[22]_135 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[21]_137 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[20]_139 [16]),
        .O(\localWgPriTime[20]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_38 
       (.I0(\bmem_reg[27]_125 [16]),
        .I1(\bmem_reg[26]_127 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[25]_129 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [16]),
        .O(\localWgPriTime[20]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_39 
       (.I0(memSaveBuf1[16]),
        .I1(\bmem_reg[30]_119 [16]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[29]_121 [16]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[28]_123 [16]),
        .O(\localWgPriTime[20]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_40 
       (.I0(\bmem_reg_n_0_[3][16] ),
        .I1(\bmem_reg_n_0_[2][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[1][16] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][16] ),
        .O(\localWgPriTime[20]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_41 
       (.I0(\bmem_reg[7]_143 [16]),
        .I1(\bmem_reg_n_0_[6][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[5][16] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[4][16] ),
        .O(\localWgPriTime[20]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_42 
       (.I0(\bmem_reg_n_0_[11][16] ),
        .I1(\bmem_reg_n_0_[10][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[9][16] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(p_0_in[0]),
        .O(\localWgPriTime[20]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[20]_i_43 
       (.I0(\bmem_reg_n_0_[15][16] ),
        .I1(\bmem_reg_n_0_[14][16] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[13][16] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[12][16] ),
        .O(\localWgPriTime[20]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[21]_i_1 
       (.I0(\localWgPriTime[21]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[21]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_2 
       (.I0(\localWgPriTime_reg[21]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[21]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[21]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[21]_i_7_n_0 ),
        .O(\localWgPriTime[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_20 
       (.I0(\bmem_reg[91]_9 [17]),
        .I1(\bmem_reg[90]_11 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[89]_13 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [17]),
        .O(\localWgPriTime[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_21 
       (.I0(\bmem_reg[95]_1 [17]),
        .I1(\bmem_reg[94]_3 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[93]_5 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[92]_7 [17]),
        .O(\localWgPriTime[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_22 
       (.I0(\bmem_reg[83]_25 [17]),
        .I1(\bmem_reg[82]_27 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[81]_29 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [17]),
        .O(\localWgPriTime[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_23 
       (.I0(\bmem_reg[87]_17 [17]),
        .I1(\bmem_reg[86]_19 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[85]_21 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[84]_23 [17]),
        .O(\localWgPriTime[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_24 
       (.I0(\bmem_reg_n_0_[75][17] ),
        .I1(\bmem_reg_n_0_[74][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[73]_41 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [17]),
        .O(\localWgPriTime[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_25 
       (.I0(\bmem_reg[79]_33 [17]),
        .I1(\bmem_reg[78]_35 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[77]_37 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[76]_39 [17]),
        .O(\localWgPriTime[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_26 
       (.I0(\bmem_reg_n_0_[67][17] ),
        .I1(\bmem_reg_n_0_[66][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[65]_51 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [17]),
        .O(\localWgPriTime[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_27 
       (.I0(\bmem_reg[71]_45 [17]),
        .I1(\bmem_reg[70]_47 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[69][17] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[68]_49 [17]),
        .O(\localWgPriTime[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_28 
       (.I0(\bmem_reg[51]_79 [17]),
        .I1(\bmem_reg[50]_81 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[49]_83 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [17]),
        .O(\localWgPriTime[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_29 
       (.I0(\bmem_reg[55]_71 [17]),
        .I1(\bmem_reg[54]_73 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[53]_75 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[52]_77 [17]),
        .O(\localWgPriTime[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_3 
       (.I0(\localWgPriTime_reg[21]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[21]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[21]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[21]_i_11_n_0 ),
        .O(\localWgPriTime[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_30 
       (.I0(\bmem_reg[59]_63 [17]),
        .I1(\bmem_reg[58]_65 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[57]_67 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [17]),
        .O(\localWgPriTime[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_31 
       (.I0(\bmem_reg[63]_55 [17]),
        .I1(\bmem_reg[62]_57 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[61]_59 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[60]_61 [17]),
        .O(\localWgPriTime[21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_32 
       (.I0(\bmem_reg[35]_111 [17]),
        .I1(\bmem_reg[34]_113 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[33]_115 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [17]),
        .O(\localWgPriTime[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_33 
       (.I0(\bmem_reg[39]_103 [17]),
        .I1(\bmem_reg[38]_105 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[37]_107 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[36]_109 [17]),
        .O(\localWgPriTime[21]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_34 
       (.I0(\bmem_reg[43]_95 [17]),
        .I1(\bmem_reg[42]_97 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[41]_99 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [17]),
        .O(\localWgPriTime[21]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_35 
       (.I0(\bmem_reg[47]_87 [17]),
        .I1(\bmem_reg[46]_89 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[45]_91 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[44]_93 [17]),
        .O(\localWgPriTime[21]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_36 
       (.I0(\bmem_reg_n_0_[19][17] ),
        .I1(\bmem_reg_n_0_[18][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[17][17] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][17] ),
        .O(\localWgPriTime[21]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_37 
       (.I0(\bmem_reg[23]_133 [17]),
        .I1(\bmem_reg[22]_135 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[21]_137 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[20]_139 [17]),
        .O(\localWgPriTime[21]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_38 
       (.I0(\bmem_reg[27]_125 [17]),
        .I1(\bmem_reg[26]_127 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[25]_129 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [17]),
        .O(\localWgPriTime[21]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_39 
       (.I0(memSaveBuf1[17]),
        .I1(\bmem_reg[30]_119 [17]),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg[29]_121 [17]),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg[28]_123 [17]),
        .O(\localWgPriTime[21]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_40 
       (.I0(\bmem_reg_n_0_[3][17] ),
        .I1(\bmem_reg_n_0_[2][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[1][17] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][17] ),
        .O(\localWgPriTime[21]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_41 
       (.I0(\bmem_reg[7]_143 [17]),
        .I1(\bmem_reg_n_0_[6][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[5][17] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[4][17] ),
        .O(\localWgPriTime[21]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_42 
       (.I0(\bmem_reg_n_0_[11][17] ),
        .I1(\bmem_reg_n_0_[10][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[9][17] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(p_0_in[1]),
        .O(\localWgPriTime[21]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[21]_i_43 
       (.I0(\bmem_reg_n_0_[15][17] ),
        .I1(\bmem_reg_n_0_[14][17] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[13][17] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[12][17] ),
        .O(\localWgPriTime[21]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[22]_i_1 
       (.I0(\localWgPriTime[22]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[22]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_2 
       (.I0(\localWgPriTime_reg[22]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[22]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[22]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[22]_i_7_n_0 ),
        .O(\localWgPriTime[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_20 
       (.I0(\bmem_reg[91]_9 [18]),
        .I1(\bmem_reg[90]_11 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[89]_13 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[88]_15 [18]),
        .O(\localWgPriTime[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_21 
       (.I0(\bmem_reg[95]_1 [18]),
        .I1(\bmem_reg[94]_3 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[93]_5 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[92]_7 [18]),
        .O(\localWgPriTime[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_22 
       (.I0(\bmem_reg[83]_25 [18]),
        .I1(\bmem_reg[82]_27 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[81]_29 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[80]_31 [18]),
        .O(\localWgPriTime[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_23 
       (.I0(\bmem_reg[87]_17 [18]),
        .I1(\bmem_reg[86]_19 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[85]_21 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[84]_23 [18]),
        .O(\localWgPriTime[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_24 
       (.I0(\bmem_reg_n_0_[75][18] ),
        .I1(\bmem_reg_n_0_[74][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[73]_41 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[72]_43 [18]),
        .O(\localWgPriTime[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_25 
       (.I0(\bmem_reg[79]_33 [18]),
        .I1(\bmem_reg[78]_35 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[77]_37 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[76]_39 [18]),
        .O(\localWgPriTime[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_26 
       (.I0(\bmem_reg_n_0_[67][18] ),
        .I1(\bmem_reg_n_0_[66][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[65]_51 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[64]_53 [18]),
        .O(\localWgPriTime[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_27 
       (.I0(\bmem_reg[71]_45 [18]),
        .I1(\bmem_reg[70]_47 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[69][18] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[68]_49 [18]),
        .O(\localWgPriTime[22]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_28 
       (.I0(\bmem_reg[51]_79 [18]),
        .I1(\bmem_reg[50]_81 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[49]_83 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[48]_85 [18]),
        .O(\localWgPriTime[22]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_29 
       (.I0(\bmem_reg[55]_71 [18]),
        .I1(\bmem_reg[54]_73 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[53]_75 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[52]_77 [18]),
        .O(\localWgPriTime[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_3 
       (.I0(\localWgPriTime_reg[22]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[22]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[22]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[22]_i_11_n_0 ),
        .O(\localWgPriTime[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_30 
       (.I0(\bmem_reg[59]_63 [18]),
        .I1(\bmem_reg[58]_65 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[57]_67 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[56]_69 [18]),
        .O(\localWgPriTime[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_31 
       (.I0(\bmem_reg[63]_55 [18]),
        .I1(\bmem_reg[62]_57 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[61]_59 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[60]_61 [18]),
        .O(\localWgPriTime[22]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_32 
       (.I0(\bmem_reg[35]_111 [18]),
        .I1(\bmem_reg[34]_113 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[33]_115 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[32]_117 [18]),
        .O(\localWgPriTime[22]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_33 
       (.I0(\bmem_reg[39]_103 [18]),
        .I1(\bmem_reg[38]_105 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[37]_107 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[36]_109 [18]),
        .O(\localWgPriTime[22]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_34 
       (.I0(\bmem_reg[43]_95 [18]),
        .I1(\bmem_reg[42]_97 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[41]_99 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[40]_101 [18]),
        .O(\localWgPriTime[22]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_35 
       (.I0(\bmem_reg[47]_87 [18]),
        .I1(\bmem_reg[46]_89 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[45]_91 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[44]_93 [18]),
        .O(\localWgPriTime[22]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_36 
       (.I0(\bmem_reg_n_0_[19][18] ),
        .I1(\bmem_reg_n_0_[18][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[17][18] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[16][18] ),
        .O(\localWgPriTime[22]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_37 
       (.I0(\bmem_reg[23]_133 [18]),
        .I1(\bmem_reg[22]_135 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[21]_137 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[20]_139 [18]),
        .O(\localWgPriTime[22]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_38 
       (.I0(\bmem_reg[27]_125 [18]),
        .I1(\bmem_reg[26]_127 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[25]_129 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[24]_131 [18]),
        .O(\localWgPriTime[22]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_39 
       (.I0(memSaveBuf1[18]),
        .I1(\bmem_reg[30]_119 [18]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[29]_121 [18]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[28]_123 [18]),
        .O(\localWgPriTime[22]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_40 
       (.I0(\bmem_reg_n_0_[3][18] ),
        .I1(\bmem_reg_n_0_[2][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[1][18] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[0][18] ),
        .O(\localWgPriTime[22]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_41 
       (.I0(\bmem_reg[7]_143 [18]),
        .I1(\bmem_reg_n_0_[6][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[5][18] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[4][18] ),
        .O(\localWgPriTime[22]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_42 
       (.I0(\bmem_reg_n_0_[11][18] ),
        .I1(\bmem_reg_n_0_[10][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[9][18] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(p_0_in[2]),
        .O(\localWgPriTime[22]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[22]_i_43 
       (.I0(\bmem_reg_n_0_[15][18] ),
        .I1(\bmem_reg_n_0_[14][18] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[13][18] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[12][18] ),
        .O(\localWgPriTime[22]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[23]_i_1 
       (.I0(\localWgPriTime[23]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[23]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_2 
       (.I0(\localWgPriTime_reg[23]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[23]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[23]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[23]_i_7_n_0 ),
        .O(\localWgPriTime[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_20 
       (.I0(\bmem_reg[91]_9 [19]),
        .I1(\bmem_reg[90]_11 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[89]_13 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[88]_15 [19]),
        .O(\localWgPriTime[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_21 
       (.I0(\bmem_reg[95]_1 [19]),
        .I1(\bmem_reg[94]_3 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[93]_5 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[92]_7 [19]),
        .O(\localWgPriTime[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_22 
       (.I0(\bmem_reg[83]_25 [19]),
        .I1(\bmem_reg[82]_27 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[81]_29 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[80]_31 [19]),
        .O(\localWgPriTime[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_23 
       (.I0(\bmem_reg[87]_17 [19]),
        .I1(\bmem_reg[86]_19 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[85]_21 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[84]_23 [19]),
        .O(\localWgPriTime[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_24 
       (.I0(\bmem_reg_n_0_[75][19] ),
        .I1(\bmem_reg_n_0_[74][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[73]_41 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[72]_43 [19]),
        .O(\localWgPriTime[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_25 
       (.I0(\bmem_reg[79]_33 [19]),
        .I1(\bmem_reg[78]_35 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[77]_37 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[76]_39 [19]),
        .O(\localWgPriTime[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_26 
       (.I0(\bmem_reg_n_0_[67][19] ),
        .I1(\bmem_reg_n_0_[66][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[65]_51 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[64]_53 [19]),
        .O(\localWgPriTime[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_27 
       (.I0(\bmem_reg[71]_45 [19]),
        .I1(\bmem_reg[70]_47 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[69][19] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[68]_49 [19]),
        .O(\localWgPriTime[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_28 
       (.I0(\bmem_reg[51]_79 [19]),
        .I1(\bmem_reg[50]_81 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[49]_83 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[48]_85 [19]),
        .O(\localWgPriTime[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_29 
       (.I0(\bmem_reg[55]_71 [19]),
        .I1(\bmem_reg[54]_73 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[53]_75 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[52]_77 [19]),
        .O(\localWgPriTime[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_3 
       (.I0(\localWgPriTime_reg[23]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[23]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[23]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[23]_i_11_n_0 ),
        .O(\localWgPriTime[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_30 
       (.I0(\bmem_reg[59]_63 [19]),
        .I1(\bmem_reg[58]_65 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[57]_67 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[56]_69 [19]),
        .O(\localWgPriTime[23]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_31 
       (.I0(\bmem_reg[63]_55 [19]),
        .I1(\bmem_reg[62]_57 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[61]_59 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[60]_61 [19]),
        .O(\localWgPriTime[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_32 
       (.I0(\bmem_reg[35]_111 [19]),
        .I1(\bmem_reg[34]_113 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[33]_115 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[32]_117 [19]),
        .O(\localWgPriTime[23]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_33 
       (.I0(\bmem_reg[39]_103 [19]),
        .I1(\bmem_reg[38]_105 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[37]_107 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[36]_109 [19]),
        .O(\localWgPriTime[23]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_34 
       (.I0(\bmem_reg[43]_95 [19]),
        .I1(\bmem_reg[42]_97 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[41]_99 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[40]_101 [19]),
        .O(\localWgPriTime[23]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_35 
       (.I0(\bmem_reg[47]_87 [19]),
        .I1(\bmem_reg[46]_89 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[45]_91 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[44]_93 [19]),
        .O(\localWgPriTime[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_36 
       (.I0(\bmem_reg_n_0_[19][19] ),
        .I1(\bmem_reg_n_0_[18][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[17][19] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[16][19] ),
        .O(\localWgPriTime[23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_37 
       (.I0(\bmem_reg[23]_133 [19]),
        .I1(\bmem_reg[22]_135 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[21]_137 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[20]_139 [19]),
        .O(\localWgPriTime[23]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_38 
       (.I0(\bmem_reg[27]_125 [19]),
        .I1(\bmem_reg[26]_127 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[25]_129 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[24]_131 [19]),
        .O(\localWgPriTime[23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_39 
       (.I0(memSaveBuf1[19]),
        .I1(\bmem_reg[30]_119 [19]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[29]_121 [19]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[28]_123 [19]),
        .O(\localWgPriTime[23]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_40 
       (.I0(\bmem_reg_n_0_[3][19] ),
        .I1(\bmem_reg_n_0_[2][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[1][19] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[0][19] ),
        .O(\localWgPriTime[23]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_41 
       (.I0(\bmem_reg[7]_143 [19]),
        .I1(\bmem_reg_n_0_[6][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[5][19] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[4][19] ),
        .O(\localWgPriTime[23]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_42 
       (.I0(\bmem_reg_n_0_[11][19] ),
        .I1(\bmem_reg_n_0_[10][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[9][19] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(p_0_in[3]),
        .O(\localWgPriTime[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[23]_i_43 
       (.I0(\bmem_reg_n_0_[15][19] ),
        .I1(\bmem_reg_n_0_[14][19] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[13][19] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[12][19] ),
        .O(\localWgPriTime[23]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[24]_i_1 
       (.I0(\localWgPriTime[24]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[24]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_2 
       (.I0(\localWgPriTime_reg[24]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[24]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[24]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[24]_i_7_n_0 ),
        .O(\localWgPriTime[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_20 
       (.I0(\bmem_reg[91]_9 [20]),
        .I1(\bmem_reg[90]_11 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[89]_13 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[88]_15 [20]),
        .O(\localWgPriTime[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_21 
       (.I0(\bmem_reg[95]_1 [20]),
        .I1(\bmem_reg[94]_3 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[93]_5 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[92]_7 [20]),
        .O(\localWgPriTime[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_22 
       (.I0(\bmem_reg[83]_25 [20]),
        .I1(\bmem_reg[82]_27 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[81]_29 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[80]_31 [20]),
        .O(\localWgPriTime[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_23 
       (.I0(\bmem_reg[87]_17 [20]),
        .I1(\bmem_reg[86]_19 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[85]_21 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[84]_23 [20]),
        .O(\localWgPriTime[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_24 
       (.I0(\bmem_reg_n_0_[75][20] ),
        .I1(\bmem_reg_n_0_[74][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[73]_41 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[72]_43 [20]),
        .O(\localWgPriTime[24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_25 
       (.I0(\bmem_reg[79]_33 [20]),
        .I1(\bmem_reg[78]_35 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[77]_37 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[76]_39 [20]),
        .O(\localWgPriTime[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_26 
       (.I0(\bmem_reg_n_0_[67][20] ),
        .I1(\bmem_reg_n_0_[66][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[65]_51 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[64]_53 [20]),
        .O(\localWgPriTime[24]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_27 
       (.I0(\bmem_reg[71]_45 [20]),
        .I1(\bmem_reg[70]_47 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[69][20] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[68]_49 [20]),
        .O(\localWgPriTime[24]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_28 
       (.I0(\bmem_reg[51]_79 [20]),
        .I1(\bmem_reg[50]_81 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[49]_83 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[48]_85 [20]),
        .O(\localWgPriTime[24]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_29 
       (.I0(\bmem_reg[55]_71 [20]),
        .I1(\bmem_reg[54]_73 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[53]_75 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[52]_77 [20]),
        .O(\localWgPriTime[24]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_3 
       (.I0(\localWgPriTime_reg[24]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[24]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[24]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[24]_i_11_n_0 ),
        .O(\localWgPriTime[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_30 
       (.I0(\bmem_reg[59]_63 [20]),
        .I1(\bmem_reg[58]_65 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[57]_67 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[56]_69 [20]),
        .O(\localWgPriTime[24]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_31 
       (.I0(\bmem_reg[63]_55 [20]),
        .I1(\bmem_reg[62]_57 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[61]_59 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[60]_61 [20]),
        .O(\localWgPriTime[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_32 
       (.I0(\bmem_reg[35]_111 [20]),
        .I1(\bmem_reg[34]_113 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[33]_115 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[32]_117 [20]),
        .O(\localWgPriTime[24]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_33 
       (.I0(\bmem_reg[39]_103 [20]),
        .I1(\bmem_reg[38]_105 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[37]_107 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[36]_109 [20]),
        .O(\localWgPriTime[24]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_34 
       (.I0(\bmem_reg[43]_95 [20]),
        .I1(\bmem_reg[42]_97 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[41]_99 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[40]_101 [20]),
        .O(\localWgPriTime[24]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_35 
       (.I0(\bmem_reg[47]_87 [20]),
        .I1(\bmem_reg[46]_89 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[45]_91 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[44]_93 [20]),
        .O(\localWgPriTime[24]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_36 
       (.I0(\bmem_reg_n_0_[19][20] ),
        .I1(\bmem_reg_n_0_[18][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[17][20] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[16][20] ),
        .O(\localWgPriTime[24]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_37 
       (.I0(\bmem_reg[23]_133 [20]),
        .I1(\bmem_reg[22]_135 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[21]_137 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[20]_139 [20]),
        .O(\localWgPriTime[24]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_38 
       (.I0(\bmem_reg[27]_125 [20]),
        .I1(\bmem_reg[26]_127 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[25]_129 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[24]_131 [20]),
        .O(\localWgPriTime[24]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_39 
       (.I0(memSaveBuf1[20]),
        .I1(\bmem_reg[30]_119 [20]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[29]_121 [20]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[28]_123 [20]),
        .O(\localWgPriTime[24]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_40 
       (.I0(\bmem_reg_n_0_[3][20] ),
        .I1(\bmem_reg_n_0_[2][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[1][20] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[0][20] ),
        .O(\localWgPriTime[24]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_41 
       (.I0(\bmem_reg[7]_143 [20]),
        .I1(\bmem_reg_n_0_[6][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[5][20] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[4][20] ),
        .O(\localWgPriTime[24]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_42 
       (.I0(\bmem_reg_n_0_[11][20] ),
        .I1(\bmem_reg_n_0_[10][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[9][20] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(p_0_in[4]),
        .O(\localWgPriTime[24]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[24]_i_43 
       (.I0(\bmem_reg_n_0_[15][20] ),
        .I1(\bmem_reg_n_0_[14][20] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[13][20] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[12][20] ),
        .O(\localWgPriTime[24]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[25]_i_1 
       (.I0(\localWgPriTime[25]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[25]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_2 
       (.I0(\localWgPriTime_reg[25]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[25]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[25]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[25]_i_7_n_0 ),
        .O(\localWgPriTime[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_20 
       (.I0(\bmem_reg[91]_9 [21]),
        .I1(\bmem_reg[90]_11 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[89]_13 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[88]_15 [21]),
        .O(\localWgPriTime[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_21 
       (.I0(\bmem_reg[95]_1 [21]),
        .I1(\bmem_reg[94]_3 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[93]_5 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[92]_7 [21]),
        .O(\localWgPriTime[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_22 
       (.I0(\bmem_reg[83]_25 [21]),
        .I1(\bmem_reg[82]_27 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[81]_29 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[80]_31 [21]),
        .O(\localWgPriTime[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_23 
       (.I0(\bmem_reg[87]_17 [21]),
        .I1(\bmem_reg[86]_19 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[85]_21 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[84]_23 [21]),
        .O(\localWgPriTime[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_24 
       (.I0(\bmem_reg_n_0_[75][21] ),
        .I1(\bmem_reg_n_0_[74][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[73]_41 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[72]_43 [21]),
        .O(\localWgPriTime[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_25 
       (.I0(\bmem_reg[79]_33 [21]),
        .I1(\bmem_reg[78]_35 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[77]_37 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[76]_39 [21]),
        .O(\localWgPriTime[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_26 
       (.I0(\bmem_reg_n_0_[67][21] ),
        .I1(\bmem_reg_n_0_[66][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[65]_51 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[64]_53 [21]),
        .O(\localWgPriTime[25]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_27 
       (.I0(\bmem_reg[71]_45 [21]),
        .I1(\bmem_reg[70]_47 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[69][21] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[68]_49 [21]),
        .O(\localWgPriTime[25]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_28 
       (.I0(\bmem_reg[51]_79 [21]),
        .I1(\bmem_reg[50]_81 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[49]_83 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[48]_85 [21]),
        .O(\localWgPriTime[25]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_29 
       (.I0(\bmem_reg[55]_71 [21]),
        .I1(\bmem_reg[54]_73 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[53]_75 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[52]_77 [21]),
        .O(\localWgPriTime[25]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_3 
       (.I0(\localWgPriTime_reg[25]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[25]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[25]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[25]_i_11_n_0 ),
        .O(\localWgPriTime[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_30 
       (.I0(\bmem_reg[59]_63 [21]),
        .I1(\bmem_reg[58]_65 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[57]_67 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[56]_69 [21]),
        .O(\localWgPriTime[25]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_31 
       (.I0(\bmem_reg[63]_55 [21]),
        .I1(\bmem_reg[62]_57 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[61]_59 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[60]_61 [21]),
        .O(\localWgPriTime[25]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_32 
       (.I0(\bmem_reg[35]_111 [21]),
        .I1(\bmem_reg[34]_113 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[33]_115 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[32]_117 [21]),
        .O(\localWgPriTime[25]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_33 
       (.I0(\bmem_reg[39]_103 [21]),
        .I1(\bmem_reg[38]_105 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[37]_107 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[36]_109 [21]),
        .O(\localWgPriTime[25]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_34 
       (.I0(\bmem_reg[43]_95 [21]),
        .I1(\bmem_reg[42]_97 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[41]_99 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[40]_101 [21]),
        .O(\localWgPriTime[25]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_35 
       (.I0(\bmem_reg[47]_87 [21]),
        .I1(\bmem_reg[46]_89 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[45]_91 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[44]_93 [21]),
        .O(\localWgPriTime[25]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_36 
       (.I0(\bmem_reg_n_0_[19][21] ),
        .I1(\bmem_reg_n_0_[18][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[17][21] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[16][21] ),
        .O(\localWgPriTime[25]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_37 
       (.I0(\bmem_reg[23]_133 [21]),
        .I1(\bmem_reg[22]_135 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[21]_137 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[20]_139 [21]),
        .O(\localWgPriTime[25]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_38 
       (.I0(\bmem_reg[27]_125 [21]),
        .I1(\bmem_reg[26]_127 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[25]_129 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[24]_131 [21]),
        .O(\localWgPriTime[25]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_39 
       (.I0(memSaveBuf1[21]),
        .I1(\bmem_reg[30]_119 [21]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[29]_121 [21]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[28]_123 [21]),
        .O(\localWgPriTime[25]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_40 
       (.I0(\bmem_reg_n_0_[3][21] ),
        .I1(\bmem_reg_n_0_[2][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[1][21] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[0][21] ),
        .O(\localWgPriTime[25]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_41 
       (.I0(\bmem_reg[7]_143 [21]),
        .I1(\bmem_reg_n_0_[6][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[5][21] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[4][21] ),
        .O(\localWgPriTime[25]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_42 
       (.I0(\bmem_reg_n_0_[11][21] ),
        .I1(\bmem_reg_n_0_[10][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[9][21] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(p_0_in[5]),
        .O(\localWgPriTime[25]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[25]_i_43 
       (.I0(\bmem_reg_n_0_[15][21] ),
        .I1(\bmem_reg_n_0_[14][21] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[13][21] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[12][21] ),
        .O(\localWgPriTime[25]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[26]_i_1 
       (.I0(\localWgPriTime[26]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[26]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_2 
       (.I0(\localWgPriTime_reg[26]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[26]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[26]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[26]_i_7_n_0 ),
        .O(\localWgPriTime[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_20 
       (.I0(\bmem_reg[91]_9 [22]),
        .I1(\bmem_reg[90]_11 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[89]_13 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[88]_15 [22]),
        .O(\localWgPriTime[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_21 
       (.I0(\bmem_reg[95]_1 [22]),
        .I1(\bmem_reg[94]_3 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[93]_5 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[92]_7 [22]),
        .O(\localWgPriTime[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_22 
       (.I0(\bmem_reg[83]_25 [22]),
        .I1(\bmem_reg[82]_27 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[81]_29 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[80]_31 [22]),
        .O(\localWgPriTime[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_23 
       (.I0(\bmem_reg[87]_17 [22]),
        .I1(\bmem_reg[86]_19 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[85]_21 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[84]_23 [22]),
        .O(\localWgPriTime[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_24 
       (.I0(\bmem_reg_n_0_[75][22] ),
        .I1(\bmem_reg_n_0_[74][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[73]_41 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[72]_43 [22]),
        .O(\localWgPriTime[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_25 
       (.I0(\bmem_reg[79]_33 [22]),
        .I1(\bmem_reg[78]_35 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[77]_37 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[76]_39 [22]),
        .O(\localWgPriTime[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_26 
       (.I0(\bmem_reg_n_0_[67][22] ),
        .I1(\bmem_reg_n_0_[66][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[65]_51 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[64]_53 [22]),
        .O(\localWgPriTime[26]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_27 
       (.I0(\bmem_reg[71]_45 [22]),
        .I1(\bmem_reg[70]_47 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[69][22] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[68]_49 [22]),
        .O(\localWgPriTime[26]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_28 
       (.I0(\bmem_reg[51]_79 [22]),
        .I1(\bmem_reg[50]_81 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[49]_83 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[48]_85 [22]),
        .O(\localWgPriTime[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_29 
       (.I0(\bmem_reg[55]_71 [22]),
        .I1(\bmem_reg[54]_73 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[53]_75 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[52]_77 [22]),
        .O(\localWgPriTime[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_3 
       (.I0(\localWgPriTime_reg[26]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[26]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[26]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[26]_i_11_n_0 ),
        .O(\localWgPriTime[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_30 
       (.I0(\bmem_reg[59]_63 [22]),
        .I1(\bmem_reg[58]_65 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[57]_67 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[56]_69 [22]),
        .O(\localWgPriTime[26]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_31 
       (.I0(\bmem_reg[63]_55 [22]),
        .I1(\bmem_reg[62]_57 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[61]_59 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[60]_61 [22]),
        .O(\localWgPriTime[26]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_32 
       (.I0(\bmem_reg[35]_111 [22]),
        .I1(\bmem_reg[34]_113 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[33]_115 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[32]_117 [22]),
        .O(\localWgPriTime[26]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_33 
       (.I0(\bmem_reg[39]_103 [22]),
        .I1(\bmem_reg[38]_105 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[37]_107 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[36]_109 [22]),
        .O(\localWgPriTime[26]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_34 
       (.I0(\bmem_reg[43]_95 [22]),
        .I1(\bmem_reg[42]_97 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[41]_99 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[40]_101 [22]),
        .O(\localWgPriTime[26]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_35 
       (.I0(\bmem_reg[47]_87 [22]),
        .I1(\bmem_reg[46]_89 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[45]_91 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[44]_93 [22]),
        .O(\localWgPriTime[26]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_36 
       (.I0(\bmem_reg_n_0_[19][22] ),
        .I1(\bmem_reg_n_0_[18][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[17][22] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[16][22] ),
        .O(\localWgPriTime[26]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_37 
       (.I0(\bmem_reg[23]_133 [22]),
        .I1(\bmem_reg[22]_135 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[21]_137 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[20]_139 [22]),
        .O(\localWgPriTime[26]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_38 
       (.I0(\bmem_reg[27]_125 [22]),
        .I1(\bmem_reg[26]_127 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[25]_129 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[24]_131 [22]),
        .O(\localWgPriTime[26]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_39 
       (.I0(memSaveBuf1[22]),
        .I1(\bmem_reg[30]_119 [22]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[29]_121 [22]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[28]_123 [22]),
        .O(\localWgPriTime[26]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_40 
       (.I0(\bmem_reg_n_0_[3][22] ),
        .I1(\bmem_reg_n_0_[2][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[1][22] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[0][22] ),
        .O(\localWgPriTime[26]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_41 
       (.I0(\bmem_reg[7]_143 [22]),
        .I1(\bmem_reg_n_0_[6][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[5][22] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[4][22] ),
        .O(\localWgPriTime[26]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_42 
       (.I0(\bmem_reg_n_0_[11][22] ),
        .I1(\bmem_reg_n_0_[10][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[9][22] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(p_0_in[6]),
        .O(\localWgPriTime[26]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[26]_i_43 
       (.I0(\bmem_reg_n_0_[15][22] ),
        .I1(\bmem_reg_n_0_[14][22] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[13][22] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[12][22] ),
        .O(\localWgPriTime[26]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \localWgPriTime[27]_i_1 
       (.I0(\localWgPriTime[27]_i_3_n_0 ),
        .I1(\localWgPriTime[27]_i_4_n_0 ),
        .I2(\localWgPriTime[27]_i_5_n_0 ),
        .O(\localWgPriTime[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \localWgPriTime[27]_i_10 
       (.I0(localPreDataGateTimeCnt_reg[4]),
        .I1(\localWgPriTime_reg_n_0_[16] ),
        .I2(\localWgPriTime_reg_n_0_[15] ),
        .I3(\localWgPriTime_reg_n_0_[21] ),
        .I4(\localWgPriTime[27]_i_24_n_0 ),
        .O(\localWgPriTime[27]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \localWgPriTime[27]_i_11 
       (.I0(\localWgPriTime_reg_n_0_[22] ),
        .I1(localPreDataGateTimeCnt_reg[15]),
        .I2(\localWgPriTime_reg_n_0_[23] ),
        .I3(localPreDataGateTimeCnt_reg[14]),
        .O(\localWgPriTime[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \localWgPriTime[27]_i_12 
       (.I0(\localWgPriTime_reg_n_0_[12] ),
        .I1(\localWgPriTime_reg_n_0_[10] ),
        .I2(\localWgPriTime_reg_n_0_[7] ),
        .I3(\localWgPriTime_reg_n_0_[11] ),
        .I4(\localWgPriTime_reg_n_0_[8] ),
        .I5(\localWgPriTime_reg_n_0_[9] ),
        .O(\localWgPriTime[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \localWgPriTime[27]_i_13 
       (.I0(localPreDataGateTimeCnt_reg[5]),
        .I1(\localWgPriTime_reg_n_0_[20] ),
        .I2(localPreDataGateTimeCnt_reg[9]),
        .I3(localPreDataGateTimeCnt_reg[21]),
        .I4(\localWgPriTime[27]_i_25_n_0 ),
        .O(\localWgPriTime[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[27]_i_2 
       (.I0(\localWgPriTime[27]_i_6_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[27]_i_7_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \localWgPriTime[27]_i_22 
       (.I0(localPreDataGateTimeCnt_reg[16]),
        .I1(localPreDataGateTimeCnt_reg[17]),
        .O(\localWgPriTime[27]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \localWgPriTime[27]_i_23 
       (.I0(localPreDataGateTimeCnt_reg[2]),
        .I1(localPreDataGateTimeCnt_reg[3]),
        .O(\localWgPriTime[27]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \localWgPriTime[27]_i_24 
       (.I0(\localWgPriTime_reg_n_0_[25] ),
        .I1(\localWgPriTime_reg_n_0_[18] ),
        .I2(\localWgPriTime_reg_n_0_[26] ),
        .I3(\localWgPriTime_reg_n_0_[17] ),
        .O(\localWgPriTime[27]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \localWgPriTime[27]_i_25 
       (.I0(localPreDataGateTimeCnt_reg[12]),
        .I1(localPreDataGateTimeCnt_reg[6]),
        .I2(\localWgPriTime_reg_n_0_[27] ),
        .I3(\localWgPriTime_reg_n_0_[24] ),
        .O(\localWgPriTime[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \localWgPriTime[27]_i_3 
       (.I0(\localWgPriTime[27]_i_8_n_0 ),
        .I1(\localWgPriTime[27]_i_9_n_0 ),
        .I2(localPreDataGateTimeCnt_reg[27]),
        .I3(localPreDataGateTimeCnt_reg[26]),
        .I4(localPreDataGateTimeCnt_reg[13]),
        .I5(localPreDataGateTimeCnt_reg[7]),
        .O(\localWgPriTime[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_34 
       (.I0(\bmem_reg[91]_9 [23]),
        .I1(\bmem_reg[90]_11 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[89]_13 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[88]_15 [23]),
        .O(\localWgPriTime[27]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_35 
       (.I0(\bmem_reg[95]_1 [23]),
        .I1(\bmem_reg[94]_3 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[93]_5 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[92]_7 [23]),
        .O(\localWgPriTime[27]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_36 
       (.I0(\bmem_reg[83]_25 [23]),
        .I1(\bmem_reg[82]_27 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[81]_29 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[80]_31 [23]),
        .O(\localWgPriTime[27]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_37 
       (.I0(\bmem_reg[87]_17 [23]),
        .I1(\bmem_reg[86]_19 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[85]_21 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[84]_23 [23]),
        .O(\localWgPriTime[27]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_38 
       (.I0(\bmem_reg_n_0_[75][23] ),
        .I1(\bmem_reg_n_0_[74][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[73]_41 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[72]_43 [23]),
        .O(\localWgPriTime[27]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_39 
       (.I0(\bmem_reg[79]_33 [23]),
        .I1(\bmem_reg[78]_35 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[77]_37 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[76]_39 [23]),
        .O(\localWgPriTime[27]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \localWgPriTime[27]_i_4 
       (.I0(\localWgPriTime[27]_i_10_n_0 ),
        .I1(localWgPriTime0),
        .I2(\localWgPriTime_reg_n_0_[14] ),
        .I3(localPreDataGateTimeCnt_reg[10]),
        .I4(localPreDataGateTimeCnt_reg[8]),
        .I5(\localWgPriTime[27]_i_11_n_0 ),
        .O(\localWgPriTime[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_40 
       (.I0(\bmem_reg_n_0_[67][23] ),
        .I1(\bmem_reg_n_0_[66][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[65]_51 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[64]_53 [23]),
        .O(\localWgPriTime[27]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_41 
       (.I0(\bmem_reg[71]_45 [23]),
        .I1(\bmem_reg[70]_47 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[69][23] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[68]_49 [23]),
        .O(\localWgPriTime[27]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_42 
       (.I0(\bmem_reg[51]_79 [23]),
        .I1(\bmem_reg[50]_81 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[49]_83 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[48]_85 [23]),
        .O(\localWgPriTime[27]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_43 
       (.I0(\bmem_reg[55]_71 [23]),
        .I1(\bmem_reg[54]_73 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[53]_75 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[52]_77 [23]),
        .O(\localWgPriTime[27]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_44 
       (.I0(\bmem_reg[59]_63 [23]),
        .I1(\bmem_reg[58]_65 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[57]_67 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[56]_69 [23]),
        .O(\localWgPriTime[27]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_45 
       (.I0(\bmem_reg[63]_55 [23]),
        .I1(\bmem_reg[62]_57 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[61]_59 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[60]_61 [23]),
        .O(\localWgPriTime[27]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_46 
       (.I0(\bmem_reg[35]_111 [23]),
        .I1(\bmem_reg[34]_113 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[33]_115 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[32]_117 [23]),
        .O(\localWgPriTime[27]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_47 
       (.I0(\bmem_reg[39]_103 [23]),
        .I1(\bmem_reg[38]_105 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[37]_107 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[36]_109 [23]),
        .O(\localWgPriTime[27]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_48 
       (.I0(\bmem_reg[43]_95 [23]),
        .I1(\bmem_reg[42]_97 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[41]_99 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[40]_101 [23]),
        .O(\localWgPriTime[27]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_49 
       (.I0(\bmem_reg[47]_87 [23]),
        .I1(\bmem_reg[46]_89 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[45]_91 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[44]_93 [23]),
        .O(\localWgPriTime[27]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \localWgPriTime[27]_i_5 
       (.I0(\localWgPriTime[27]_i_12_n_0 ),
        .I1(\localWgPriTime_reg_n_0_[13] ),
        .I2(\localWgPriTime[27]_i_13_n_0 ),
        .I3(localPreDataGateTimeCnt_reg[20]),
        .I4(\localWgPriTime_reg_n_0_[19] ),
        .I5(localPreDataGateTimeCnt_reg[11]),
        .O(\localWgPriTime[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_50 
       (.I0(\bmem_reg_n_0_[19][23] ),
        .I1(\bmem_reg_n_0_[18][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[17][23] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[16][23] ),
        .O(\localWgPriTime[27]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_51 
       (.I0(\bmem_reg[23]_133 [23]),
        .I1(\bmem_reg[22]_135 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[21]_137 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[20]_139 [23]),
        .O(\localWgPriTime[27]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_52 
       (.I0(\bmem_reg[27]_125 [23]),
        .I1(\bmem_reg[26]_127 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[25]_129 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[24]_131 [23]),
        .O(\localWgPriTime[27]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_53 
       (.I0(memSaveBuf1[23]),
        .I1(\bmem_reg[30]_119 [23]),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg[29]_121 [23]),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg[28]_123 [23]),
        .O(\localWgPriTime[27]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_54 
       (.I0(\bmem_reg_n_0_[3][23] ),
        .I1(\bmem_reg_n_0_[2][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[1][23] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[0][23] ),
        .O(\localWgPriTime[27]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_55 
       (.I0(\bmem_reg[7]_143 [23]),
        .I1(\bmem_reg_n_0_[6][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[5][23] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[4][23] ),
        .O(\localWgPriTime[27]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_56 
       (.I0(\bmem_reg_n_0_[11][23] ),
        .I1(\bmem_reg_n_0_[10][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[9][23] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(p_0_in[7]),
        .O(\localWgPriTime[27]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_57 
       (.I0(\bmem_reg_n_0_[15][23] ),
        .I1(\bmem_reg_n_0_[14][23] ),
        .I2(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .I3(\bmem_reg_n_0_[13][23] ),
        .I4(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .I5(\bmem_reg_n_0_[12][23] ),
        .O(\localWgPriTime[27]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_6 
       (.I0(\localWgPriTime_reg[27]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[27]_i_15_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[27]_i_16_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[27]_i_17_n_0 ),
        .O(\localWgPriTime[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[27]_i_7 
       (.I0(\localWgPriTime_reg[27]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[27]_i_19_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[27]_i_20_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[27]_i_21_n_0 ),
        .O(\localWgPriTime[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \localWgPriTime[27]_i_8 
       (.I0(localPreDataGateTimeCnt_reg[24]),
        .I1(localPreDataGateTimeCnt_reg[25]),
        .I2(localPreDataGateTimeCnt_reg[1]),
        .I3(localPreDataGateTimeCnt_reg[0]),
        .I4(\localWgPriTime[27]_i_22_n_0 ),
        .I5(\localWgPriTime[27]_i_23_n_0 ),
        .O(\localWgPriTime[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \localWgPriTime[27]_i_9 
       (.I0(localPreDataGateTimeCnt_reg[23]),
        .I1(localPreDataGateTimeCnt_reg[22]),
        .I2(localPreDataGateTimeCnt_reg[19]),
        .I3(localPreDataGateTimeCnt_reg[18]),
        .O(\localWgPriTime[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[4]_i_1 
       (.I0(\localWgPriTime[4]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[4]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_2 
       (.I0(\localWgPriTime_reg[4]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[4]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[4]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[4]_i_7_n_0 ),
        .O(\localWgPriTime[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_20 
       (.I0(\bmem_reg[91]_9 [0]),
        .I1(\bmem_reg[90]_11 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[89]_13 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[88]_15 [0]),
        .O(\localWgPriTime[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_21 
       (.I0(\bmem_reg[95]_1 [0]),
        .I1(\bmem_reg[94]_3 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[93]_5 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[92]_7 [0]),
        .O(\localWgPriTime[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_22 
       (.I0(\bmem_reg[83]_25 [0]),
        .I1(\bmem_reg[82]_27 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[81]_29 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[80]_31 [0]),
        .O(\localWgPriTime[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_23 
       (.I0(\bmem_reg[87]_17 [0]),
        .I1(\bmem_reg[86]_19 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[85]_21 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[84]_23 [0]),
        .O(\localWgPriTime[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_24 
       (.I0(\bmem_reg_n_0_[75][0] ),
        .I1(\bmem_reg_n_0_[74][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[73]_41 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[72]_43 [0]),
        .O(\localWgPriTime[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_25 
       (.I0(\bmem_reg[79]_33 [0]),
        .I1(\bmem_reg[78]_35 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[77]_37 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[76]_39 [0]),
        .O(\localWgPriTime[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_26 
       (.I0(\bmem_reg_n_0_[67][0] ),
        .I1(\bmem_reg_n_0_[66][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[65]_51 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[64]_53 [0]),
        .O(\localWgPriTime[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_27 
       (.I0(\bmem_reg[71]_45 [0]),
        .I1(\bmem_reg[70]_47 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[69][0] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[68]_49 [0]),
        .O(\localWgPriTime[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_28 
       (.I0(\bmem_reg[51]_79 [0]),
        .I1(\bmem_reg[50]_81 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[49]_83 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[48]_85 [0]),
        .O(\localWgPriTime[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_29 
       (.I0(\bmem_reg[55]_71 [0]),
        .I1(\bmem_reg[54]_73 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[53]_75 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[52]_77 [0]),
        .O(\localWgPriTime[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_3 
       (.I0(\localWgPriTime_reg[4]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[4]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[4]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[4]_i_11_n_0 ),
        .O(\localWgPriTime[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_30 
       (.I0(\bmem_reg[59]_63 [0]),
        .I1(\bmem_reg[58]_65 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[57]_67 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[56]_69 [0]),
        .O(\localWgPriTime[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_31 
       (.I0(\bmem_reg[63]_55 [0]),
        .I1(\bmem_reg[62]_57 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[61]_59 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[60]_61 [0]),
        .O(\localWgPriTime[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_32 
       (.I0(\bmem_reg[35]_111 [0]),
        .I1(\bmem_reg[34]_113 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[33]_115 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[32]_117 [0]),
        .O(\localWgPriTime[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_33 
       (.I0(\bmem_reg[39]_103 [0]),
        .I1(\bmem_reg[38]_105 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[37]_107 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[36]_109 [0]),
        .O(\localWgPriTime[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_34 
       (.I0(\bmem_reg[43]_95 [0]),
        .I1(\bmem_reg[42]_97 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[41]_99 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[40]_101 [0]),
        .O(\localWgPriTime[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_35 
       (.I0(\bmem_reg[47]_87 [0]),
        .I1(\bmem_reg[46]_89 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[45]_91 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[44]_93 [0]),
        .O(\localWgPriTime[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_36 
       (.I0(\bmem_reg_n_0_[19][0] ),
        .I1(\bmem_reg_n_0_[18][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[17][0] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[16][0] ),
        .O(\localWgPriTime[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_37 
       (.I0(\bmem_reg[23]_133 [0]),
        .I1(\bmem_reg[22]_135 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[21]_137 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[20]_139 [0]),
        .O(\localWgPriTime[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_38 
       (.I0(\bmem_reg[27]_125 [0]),
        .I1(\bmem_reg[26]_127 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[25]_129 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[24]_131 [0]),
        .O(\localWgPriTime[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_39 
       (.I0(memSaveBuf1[0]),
        .I1(\bmem_reg[30]_119 [0]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[29]_121 [0]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[28]_123 [0]),
        .O(\localWgPriTime[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_40 
       (.I0(\bmem_reg_n_0_[3][0] ),
        .I1(\bmem_reg_n_0_[2][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[1][0] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[0][0] ),
        .O(\localWgPriTime[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_41 
       (.I0(\bmem_reg[7]_143 [0]),
        .I1(\bmem_reg_n_0_[6][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[5][0] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[4][0] ),
        .O(\localWgPriTime[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_42 
       (.I0(\bmem_reg_n_0_[11][0] ),
        .I1(\bmem_reg_n_0_[10][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[9][0] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[8][0] ),
        .O(\localWgPriTime[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[4]_i_43 
       (.I0(\bmem_reg_n_0_[15][0] ),
        .I1(\bmem_reg_n_0_[14][0] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[13][0] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[12][0] ),
        .O(\localWgPriTime[4]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[5]_i_1 
       (.I0(\localWgPriTime[5]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[5]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_2 
       (.I0(\localWgPriTime_reg[5]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[5]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[5]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[5]_i_7_n_0 ),
        .O(\localWgPriTime[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_20 
       (.I0(\bmem_reg[91]_9 [1]),
        .I1(\bmem_reg[90]_11 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[89]_13 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[88]_15 [1]),
        .O(\localWgPriTime[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_21 
       (.I0(\bmem_reg[95]_1 [1]),
        .I1(\bmem_reg[94]_3 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[93]_5 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[92]_7 [1]),
        .O(\localWgPriTime[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_22 
       (.I0(\bmem_reg[83]_25 [1]),
        .I1(\bmem_reg[82]_27 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[81]_29 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[80]_31 [1]),
        .O(\localWgPriTime[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_23 
       (.I0(\bmem_reg[87]_17 [1]),
        .I1(\bmem_reg[86]_19 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[85]_21 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[84]_23 [1]),
        .O(\localWgPriTime[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_24 
       (.I0(\bmem_reg_n_0_[75][1] ),
        .I1(\bmem_reg_n_0_[74][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[73]_41 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[72]_43 [1]),
        .O(\localWgPriTime[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_25 
       (.I0(\bmem_reg[79]_33 [1]),
        .I1(\bmem_reg[78]_35 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[77]_37 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[76]_39 [1]),
        .O(\localWgPriTime[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_26 
       (.I0(\bmem_reg_n_0_[67][1] ),
        .I1(\bmem_reg_n_0_[66][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[65]_51 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[64]_53 [1]),
        .O(\localWgPriTime[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_27 
       (.I0(\bmem_reg[71]_45 [1]),
        .I1(\bmem_reg[70]_47 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[69][1] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[68]_49 [1]),
        .O(\localWgPriTime[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_28 
       (.I0(\bmem_reg[51]_79 [1]),
        .I1(\bmem_reg[50]_81 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[49]_83 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[48]_85 [1]),
        .O(\localWgPriTime[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_29 
       (.I0(\bmem_reg[55]_71 [1]),
        .I1(\bmem_reg[54]_73 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[53]_75 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[52]_77 [1]),
        .O(\localWgPriTime[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_3 
       (.I0(\localWgPriTime_reg[5]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[5]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[5]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[5]_i_11_n_0 ),
        .O(\localWgPriTime[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_30 
       (.I0(\bmem_reg[59]_63 [1]),
        .I1(\bmem_reg[58]_65 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[57]_67 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[56]_69 [1]),
        .O(\localWgPriTime[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_31 
       (.I0(\bmem_reg[63]_55 [1]),
        .I1(\bmem_reg[62]_57 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[61]_59 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[60]_61 [1]),
        .O(\localWgPriTime[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_32 
       (.I0(\bmem_reg[35]_111 [1]),
        .I1(\bmem_reg[34]_113 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[33]_115 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[32]_117 [1]),
        .O(\localWgPriTime[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_33 
       (.I0(\bmem_reg[39]_103 [1]),
        .I1(\bmem_reg[38]_105 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[37]_107 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[36]_109 [1]),
        .O(\localWgPriTime[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_34 
       (.I0(\bmem_reg[43]_95 [1]),
        .I1(\bmem_reg[42]_97 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[41]_99 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[40]_101 [1]),
        .O(\localWgPriTime[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_35 
       (.I0(\bmem_reg[47]_87 [1]),
        .I1(\bmem_reg[46]_89 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[45]_91 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[44]_93 [1]),
        .O(\localWgPriTime[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_36 
       (.I0(\bmem_reg_n_0_[19][1] ),
        .I1(\bmem_reg_n_0_[18][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[17][1] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[16][1] ),
        .O(\localWgPriTime[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_37 
       (.I0(\bmem_reg[23]_133 [1]),
        .I1(\bmem_reg[22]_135 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[21]_137 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[20]_139 [1]),
        .O(\localWgPriTime[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_38 
       (.I0(\bmem_reg[27]_125 [1]),
        .I1(\bmem_reg[26]_127 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[25]_129 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[24]_131 [1]),
        .O(\localWgPriTime[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_39 
       (.I0(memSaveBuf1[1]),
        .I1(\bmem_reg[30]_119 [1]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[29]_121 [1]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[28]_123 [1]),
        .O(\localWgPriTime[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_40 
       (.I0(\bmem_reg_n_0_[3][1] ),
        .I1(\bmem_reg_n_0_[2][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[1][1] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[0][1] ),
        .O(\localWgPriTime[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_41 
       (.I0(\bmem_reg[7]_143 [1]),
        .I1(\bmem_reg_n_0_[6][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[5][1] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[4][1] ),
        .O(\localWgPriTime[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_42 
       (.I0(\bmem_reg_n_0_[11][1] ),
        .I1(\bmem_reg_n_0_[10][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[9][1] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[8][1] ),
        .O(\localWgPriTime[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[5]_i_43 
       (.I0(\bmem_reg_n_0_[15][1] ),
        .I1(\bmem_reg_n_0_[14][1] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(p_0_in19_in),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[12][1] ),
        .O(\localWgPriTime[5]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[6]_i_1 
       (.I0(\localWgPriTime[6]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[6]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_2 
       (.I0(\localWgPriTime_reg[6]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[6]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[6]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[6]_i_7_n_0 ),
        .O(\localWgPriTime[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_20 
       (.I0(\bmem_reg[91]_9 [2]),
        .I1(\bmem_reg[90]_11 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[89]_13 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[88]_15 [2]),
        .O(\localWgPriTime[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_21 
       (.I0(\bmem_reg[95]_1 [2]),
        .I1(\bmem_reg[94]_3 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[93]_5 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[92]_7 [2]),
        .O(\localWgPriTime[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_22 
       (.I0(\bmem_reg[83]_25 [2]),
        .I1(\bmem_reg[82]_27 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[81]_29 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[80]_31 [2]),
        .O(\localWgPriTime[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_23 
       (.I0(\bmem_reg[87]_17 [2]),
        .I1(\bmem_reg[86]_19 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[85]_21 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[84]_23 [2]),
        .O(\localWgPriTime[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_24 
       (.I0(\bmem_reg_n_0_[75][2] ),
        .I1(\bmem_reg_n_0_[74][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[73]_41 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[72]_43 [2]),
        .O(\localWgPriTime[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_25 
       (.I0(\bmem_reg[79]_33 [2]),
        .I1(\bmem_reg[78]_35 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[77]_37 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[76]_39 [2]),
        .O(\localWgPriTime[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_26 
       (.I0(\bmem_reg_n_0_[67][2] ),
        .I1(\bmem_reg_n_0_[66][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[65]_51 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[64]_53 [2]),
        .O(\localWgPriTime[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_27 
       (.I0(\bmem_reg[71]_45 [2]),
        .I1(\bmem_reg[70]_47 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[69][2] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[68]_49 [2]),
        .O(\localWgPriTime[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_28 
       (.I0(\bmem_reg[51]_79 [2]),
        .I1(\bmem_reg[50]_81 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[49]_83 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[48]_85 [2]),
        .O(\localWgPriTime[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_29 
       (.I0(\bmem_reg[55]_71 [2]),
        .I1(\bmem_reg[54]_73 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[53]_75 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[52]_77 [2]),
        .O(\localWgPriTime[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_3 
       (.I0(\localWgPriTime_reg[6]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[6]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[6]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[6]_i_11_n_0 ),
        .O(\localWgPriTime[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_30 
       (.I0(\bmem_reg[59]_63 [2]),
        .I1(\bmem_reg[58]_65 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[57]_67 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[56]_69 [2]),
        .O(\localWgPriTime[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_31 
       (.I0(\bmem_reg[63]_55 [2]),
        .I1(\bmem_reg[62]_57 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[61]_59 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[60]_61 [2]),
        .O(\localWgPriTime[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_32 
       (.I0(\bmem_reg[35]_111 [2]),
        .I1(\bmem_reg[34]_113 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[33]_115 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[32]_117 [2]),
        .O(\localWgPriTime[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_33 
       (.I0(\bmem_reg[39]_103 [2]),
        .I1(\bmem_reg[38]_105 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[37]_107 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[36]_109 [2]),
        .O(\localWgPriTime[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_34 
       (.I0(\bmem_reg[43]_95 [2]),
        .I1(\bmem_reg[42]_97 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[41]_99 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[40]_101 [2]),
        .O(\localWgPriTime[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_35 
       (.I0(\bmem_reg[47]_87 [2]),
        .I1(\bmem_reg[46]_89 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[45]_91 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[44]_93 [2]),
        .O(\localWgPriTime[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_36 
       (.I0(\bmem_reg_n_0_[19][2] ),
        .I1(\bmem_reg_n_0_[18][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[17][2] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[16][2] ),
        .O(\localWgPriTime[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_37 
       (.I0(\bmem_reg[23]_133 [2]),
        .I1(\bmem_reg[22]_135 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[21]_137 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[20]_139 [2]),
        .O(\localWgPriTime[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_38 
       (.I0(\bmem_reg[27]_125 [2]),
        .I1(\bmem_reg[26]_127 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[25]_129 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[24]_131 [2]),
        .O(\localWgPriTime[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_39 
       (.I0(memSaveBuf1[2]),
        .I1(\bmem_reg[30]_119 [2]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[29]_121 [2]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[28]_123 [2]),
        .O(\localWgPriTime[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_40 
       (.I0(\bmem_reg_n_0_[3][2] ),
        .I1(\bmem_reg_n_0_[2][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[1][2] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[0][2] ),
        .O(\localWgPriTime[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_41 
       (.I0(\bmem_reg[7]_143 [2]),
        .I1(\bmem_reg_n_0_[6][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[5][2] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[4][2] ),
        .O(\localWgPriTime[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_42 
       (.I0(\bmem_reg_n_0_[11][2] ),
        .I1(\bmem_reg_n_0_[10][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[9][2] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[8][2] ),
        .O(\localWgPriTime[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[6]_i_43 
       (.I0(\bmem_reg_n_0_[15][2] ),
        .I1(\bmem_reg_n_0_[14][2] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[13][2] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[12][2] ),
        .O(\localWgPriTime[6]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[7]_i_1 
       (.I0(\localWgPriTime[7]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[7]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_2 
       (.I0(\localWgPriTime_reg[7]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[7]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[7]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[7]_i_7_n_0 ),
        .O(\localWgPriTime[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_20 
       (.I0(\bmem_reg[91]_9 [3]),
        .I1(\bmem_reg[90]_11 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[89]_13 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[88]_15 [3]),
        .O(\localWgPriTime[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_21 
       (.I0(\bmem_reg[95]_1 [3]),
        .I1(\bmem_reg[94]_3 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[93]_5 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[92]_7 [3]),
        .O(\localWgPriTime[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_22 
       (.I0(\bmem_reg[83]_25 [3]),
        .I1(\bmem_reg[82]_27 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[81]_29 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[80]_31 [3]),
        .O(\localWgPriTime[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_23 
       (.I0(\bmem_reg[87]_17 [3]),
        .I1(\bmem_reg[86]_19 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[85]_21 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[84]_23 [3]),
        .O(\localWgPriTime[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_24 
       (.I0(\bmem_reg_n_0_[75][3] ),
        .I1(\bmem_reg_n_0_[74][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[73]_41 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[72]_43 [3]),
        .O(\localWgPriTime[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_25 
       (.I0(\bmem_reg[79]_33 [3]),
        .I1(\bmem_reg[78]_35 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[77]_37 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[76]_39 [3]),
        .O(\localWgPriTime[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_26 
       (.I0(\bmem_reg_n_0_[67][3] ),
        .I1(\bmem_reg_n_0_[66][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[65]_51 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[64]_53 [3]),
        .O(\localWgPriTime[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_27 
       (.I0(\bmem_reg[71]_45 [3]),
        .I1(\bmem_reg[70]_47 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[69][3] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[68]_49 [3]),
        .O(\localWgPriTime[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_28 
       (.I0(\bmem_reg[51]_79 [3]),
        .I1(\bmem_reg[50]_81 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[49]_83 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[48]_85 [3]),
        .O(\localWgPriTime[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_29 
       (.I0(\bmem_reg[55]_71 [3]),
        .I1(\bmem_reg[54]_73 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[53]_75 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[52]_77 [3]),
        .O(\localWgPriTime[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_3 
       (.I0(\localWgPriTime_reg[7]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[7]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[7]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[7]_i_11_n_0 ),
        .O(\localWgPriTime[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_30 
       (.I0(\bmem_reg[59]_63 [3]),
        .I1(\bmem_reg[58]_65 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[57]_67 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[56]_69 [3]),
        .O(\localWgPriTime[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_31 
       (.I0(\bmem_reg[63]_55 [3]),
        .I1(\bmem_reg[62]_57 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[61]_59 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[60]_61 [3]),
        .O(\localWgPriTime[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_32 
       (.I0(\bmem_reg[35]_111 [3]),
        .I1(\bmem_reg[34]_113 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[33]_115 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[32]_117 [3]),
        .O(\localWgPriTime[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_33 
       (.I0(\bmem_reg[39]_103 [3]),
        .I1(\bmem_reg[38]_105 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[37]_107 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[36]_109 [3]),
        .O(\localWgPriTime[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_34 
       (.I0(\bmem_reg[43]_95 [3]),
        .I1(\bmem_reg[42]_97 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[41]_99 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[40]_101 [3]),
        .O(\localWgPriTime[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_35 
       (.I0(\bmem_reg[47]_87 [3]),
        .I1(\bmem_reg[46]_89 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[45]_91 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[44]_93 [3]),
        .O(\localWgPriTime[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_36 
       (.I0(\bmem_reg_n_0_[19][3] ),
        .I1(\bmem_reg_n_0_[18][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[17][3] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[16][3] ),
        .O(\localWgPriTime[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_37 
       (.I0(\bmem_reg[23]_133 [3]),
        .I1(\bmem_reg[22]_135 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[21]_137 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[20]_139 [3]),
        .O(\localWgPriTime[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_38 
       (.I0(\bmem_reg[27]_125 [3]),
        .I1(\bmem_reg[26]_127 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[25]_129 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[24]_131 [3]),
        .O(\localWgPriTime[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_39 
       (.I0(memSaveBuf1[3]),
        .I1(\bmem_reg[30]_119 [3]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[29]_121 [3]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[28]_123 [3]),
        .O(\localWgPriTime[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_40 
       (.I0(\bmem_reg_n_0_[3][3] ),
        .I1(\bmem_reg_n_0_[2][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[1][3] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[0][3] ),
        .O(\localWgPriTime[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_41 
       (.I0(\bmem_reg[7]_143 [3]),
        .I1(\bmem_reg_n_0_[6][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[5][3] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[4][3] ),
        .O(\localWgPriTime[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_42 
       (.I0(\bmem_reg_n_0_[11][3] ),
        .I1(\bmem_reg_n_0_[10][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[9][3] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[8][3] ),
        .O(\localWgPriTime[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[7]_i_43 
       (.I0(\bmem_reg_n_0_[15][3] ),
        .I1(\bmem_reg_n_0_[14][3] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[13][3] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[12][3] ),
        .O(\localWgPriTime[7]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[8]_i_1 
       (.I0(\localWgPriTime[8]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[8]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_2 
       (.I0(\localWgPriTime_reg[8]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[8]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[8]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[8]_i_7_n_0 ),
        .O(\localWgPriTime[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_20 
       (.I0(\bmem_reg[91]_9 [4]),
        .I1(\bmem_reg[90]_11 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[89]_13 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[88]_15 [4]),
        .O(\localWgPriTime[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_21 
       (.I0(\bmem_reg[95]_1 [4]),
        .I1(\bmem_reg[94]_3 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[93]_5 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[92]_7 [4]),
        .O(\localWgPriTime[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_22 
       (.I0(\bmem_reg[83]_25 [4]),
        .I1(\bmem_reg[82]_27 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[81]_29 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[80]_31 [4]),
        .O(\localWgPriTime[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_23 
       (.I0(\bmem_reg[87]_17 [4]),
        .I1(\bmem_reg[86]_19 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[85]_21 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[84]_23 [4]),
        .O(\localWgPriTime[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_24 
       (.I0(\bmem_reg_n_0_[75][4] ),
        .I1(\bmem_reg_n_0_[74][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[73]_41 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[72]_43 [4]),
        .O(\localWgPriTime[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_25 
       (.I0(\bmem_reg[79]_33 [4]),
        .I1(\bmem_reg[78]_35 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[77]_37 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[76]_39 [4]),
        .O(\localWgPriTime[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_26 
       (.I0(\bmem_reg_n_0_[67][4] ),
        .I1(\bmem_reg_n_0_[66][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[65]_51 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[64]_53 [4]),
        .O(\localWgPriTime[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_27 
       (.I0(\bmem_reg[71]_45 [4]),
        .I1(\bmem_reg[70]_47 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[69][4] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[68]_49 [4]),
        .O(\localWgPriTime[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_28 
       (.I0(\bmem_reg[51]_79 [4]),
        .I1(\bmem_reg[50]_81 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[49]_83 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[48]_85 [4]),
        .O(\localWgPriTime[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_29 
       (.I0(\bmem_reg[55]_71 [4]),
        .I1(\bmem_reg[54]_73 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[53]_75 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[52]_77 [4]),
        .O(\localWgPriTime[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_3 
       (.I0(\localWgPriTime_reg[8]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[8]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[8]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[8]_i_11_n_0 ),
        .O(\localWgPriTime[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_30 
       (.I0(\bmem_reg[59]_63 [4]),
        .I1(\bmem_reg[58]_65 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[57]_67 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[56]_69 [4]),
        .O(\localWgPriTime[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_31 
       (.I0(\bmem_reg[63]_55 [4]),
        .I1(\bmem_reg[62]_57 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[61]_59 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[60]_61 [4]),
        .O(\localWgPriTime[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_32 
       (.I0(\bmem_reg[35]_111 [4]),
        .I1(\bmem_reg[34]_113 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[33]_115 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[32]_117 [4]),
        .O(\localWgPriTime[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_33 
       (.I0(\bmem_reg[39]_103 [4]),
        .I1(\bmem_reg[38]_105 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[37]_107 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[36]_109 [4]),
        .O(\localWgPriTime[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_34 
       (.I0(\bmem_reg[43]_95 [4]),
        .I1(\bmem_reg[42]_97 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[41]_99 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[40]_101 [4]),
        .O(\localWgPriTime[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_35 
       (.I0(\bmem_reg[47]_87 [4]),
        .I1(\bmem_reg[46]_89 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[45]_91 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[44]_93 [4]),
        .O(\localWgPriTime[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_36 
       (.I0(\bmem_reg_n_0_[19][4] ),
        .I1(\bmem_reg_n_0_[18][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[17][4] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[16][4] ),
        .O(\localWgPriTime[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_37 
       (.I0(\bmem_reg[23]_133 [4]),
        .I1(\bmem_reg[22]_135 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[21]_137 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[20]_139 [4]),
        .O(\localWgPriTime[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_38 
       (.I0(\bmem_reg[27]_125 [4]),
        .I1(\bmem_reg[26]_127 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[25]_129 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[24]_131 [4]),
        .O(\localWgPriTime[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_39 
       (.I0(memSaveBuf1[4]),
        .I1(\bmem_reg[30]_119 [4]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[29]_121 [4]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[28]_123 [4]),
        .O(\localWgPriTime[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_40 
       (.I0(\bmem_reg_n_0_[3][4] ),
        .I1(\bmem_reg_n_0_[2][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[1][4] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[0][4] ),
        .O(\localWgPriTime[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_41 
       (.I0(\bmem_reg[7]_143 [4]),
        .I1(\bmem_reg_n_0_[6][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[5][4] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[4][4] ),
        .O(\localWgPriTime[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_42 
       (.I0(\bmem_reg_n_0_[11][4] ),
        .I1(\bmem_reg_n_0_[10][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[9][4] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[8][4] ),
        .O(\localWgPriTime[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[8]_i_43 
       (.I0(\bmem_reg_n_0_[15][4] ),
        .I1(\bmem_reg_n_0_[14][4] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[13][4] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[12][4] ),
        .O(\localWgPriTime[8]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \localWgPriTime[9]_i_1 
       (.I0(\localWgPriTime[9]_i_2_n_0 ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime[9]_i_3_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[7] ),
        .O(bmem[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_2 
       (.I0(\localWgPriTime_reg[9]_i_4_n_0 ),
        .I1(\localWgPriTime_reg[9]_i_5_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[5] ),
        .I3(\localWgPriTime_reg[9]_i_6_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[4] ),
        .I5(\localWgPriTime_reg[9]_i_7_n_0 ),
        .O(\localWgPriTime[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_20 
       (.I0(\bmem_reg[91]_9 [5]),
        .I1(\bmem_reg[90]_11 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[89]_13 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[88]_15 [5]),
        .O(\localWgPriTime[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_21 
       (.I0(\bmem_reg[95]_1 [5]),
        .I1(\bmem_reg[94]_3 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[93]_5 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[92]_7 [5]),
        .O(\localWgPriTime[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_22 
       (.I0(\bmem_reg[83]_25 [5]),
        .I1(\bmem_reg[82]_27 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[81]_29 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[80]_31 [5]),
        .O(\localWgPriTime[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_23 
       (.I0(\bmem_reg[87]_17 [5]),
        .I1(\bmem_reg[86]_19 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[85]_21 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[84]_23 [5]),
        .O(\localWgPriTime[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_24 
       (.I0(\bmem_reg_n_0_[75][5] ),
        .I1(\bmem_reg_n_0_[74][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[73]_41 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[72]_43 [5]),
        .O(\localWgPriTime[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_25 
       (.I0(\bmem_reg[79]_33 [5]),
        .I1(\bmem_reg[78]_35 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[77]_37 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[76]_39 [5]),
        .O(\localWgPriTime[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_26 
       (.I0(\bmem_reg_n_0_[67][5] ),
        .I1(\bmem_reg_n_0_[66][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[65]_51 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[64]_53 [5]),
        .O(\localWgPriTime[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_27 
       (.I0(\bmem_reg[71]_45 [5]),
        .I1(\bmem_reg[70]_47 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[69][5] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[68]_49 [5]),
        .O(\localWgPriTime[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_28 
       (.I0(\bmem_reg[51]_79 [5]),
        .I1(\bmem_reg[50]_81 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[49]_83 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[48]_85 [5]),
        .O(\localWgPriTime[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_29 
       (.I0(\bmem_reg[55]_71 [5]),
        .I1(\bmem_reg[54]_73 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[53]_75 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[52]_77 [5]),
        .O(\localWgPriTime[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_3 
       (.I0(\localWgPriTime_reg[9]_i_8_n_0 ),
        .I1(\localWgPriTime_reg[9]_i_9_n_0 ),
        .I2(\localWgSampleAddr1_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg[9]_i_10_n_0 ),
        .I4(\localWgSampleAddr1_reg_n_0_[3] ),
        .I5(\localWgPriTime_reg[9]_i_11_n_0 ),
        .O(\localWgPriTime[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_30 
       (.I0(\bmem_reg[59]_63 [5]),
        .I1(\bmem_reg[58]_65 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[57]_67 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[56]_69 [5]),
        .O(\localWgPriTime[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_31 
       (.I0(\bmem_reg[63]_55 [5]),
        .I1(\bmem_reg[62]_57 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[61]_59 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[60]_61 [5]),
        .O(\localWgPriTime[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_32 
       (.I0(\bmem_reg[35]_111 [5]),
        .I1(\bmem_reg[34]_113 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[33]_115 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[32]_117 [5]),
        .O(\localWgPriTime[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_33 
       (.I0(\bmem_reg[39]_103 [5]),
        .I1(\bmem_reg[38]_105 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[37]_107 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[36]_109 [5]),
        .O(\localWgPriTime[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_34 
       (.I0(\bmem_reg[43]_95 [5]),
        .I1(\bmem_reg[42]_97 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[41]_99 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[40]_101 [5]),
        .O(\localWgPriTime[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_35 
       (.I0(\bmem_reg[47]_87 [5]),
        .I1(\bmem_reg[46]_89 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[45]_91 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[44]_93 [5]),
        .O(\localWgPriTime[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_36 
       (.I0(\bmem_reg_n_0_[19][5] ),
        .I1(\bmem_reg_n_0_[18][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[17][5] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[16][5] ),
        .O(\localWgPriTime[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_37 
       (.I0(\bmem_reg[23]_133 [5]),
        .I1(\bmem_reg[22]_135 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[21]_137 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[20]_139 [5]),
        .O(\localWgPriTime[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_38 
       (.I0(\bmem_reg[27]_125 [5]),
        .I1(\bmem_reg[26]_127 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[25]_129 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[24]_131 [5]),
        .O(\localWgPriTime[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_39 
       (.I0(memSaveBuf1[5]),
        .I1(\bmem_reg[30]_119 [5]),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg[29]_121 [5]),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg[28]_123 [5]),
        .O(\localWgPriTime[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_40 
       (.I0(\bmem_reg_n_0_[3][5] ),
        .I1(\bmem_reg_n_0_[2][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[1][5] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[0][5] ),
        .O(\localWgPriTime[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_41 
       (.I0(\bmem_reg[7]_143 [5]),
        .I1(\bmem_reg_n_0_[6][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[5][5] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[4][5] ),
        .O(\localWgPriTime[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_42 
       (.I0(\bmem_reg_n_0_[11][5] ),
        .I1(\bmem_reg_n_0_[10][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[9][5] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[8][5] ),
        .O(\localWgPriTime[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPriTime[9]_i_43 
       (.I0(\bmem_reg_n_0_[15][5] ),
        .I1(\bmem_reg_n_0_[14][5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[13][5] ),
        .I4(\localWgSampleAddr1_reg_n_0_[0] ),
        .I5(\bmem_reg_n_0_[12][5] ),
        .O(\localWgPriTime[9]_i_43_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[10] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[6]),
        .Q(\localWgPriTime_reg_n_0_[10] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[10]_i_10 
       (.I0(\localWgPriTime[10]_i_24_n_0 ),
        .I1(\localWgPriTime[10]_i_25_n_0 ),
        .O(\localWgPriTime_reg[10]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_11 
       (.I0(\localWgPriTime[10]_i_26_n_0 ),
        .I1(\localWgPriTime[10]_i_27_n_0 ),
        .O(\localWgPriTime_reg[10]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_12 
       (.I0(\localWgPriTime[10]_i_28_n_0 ),
        .I1(\localWgPriTime[10]_i_29_n_0 ),
        .O(\localWgPriTime_reg[10]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_13 
       (.I0(\localWgPriTime[10]_i_30_n_0 ),
        .I1(\localWgPriTime[10]_i_31_n_0 ),
        .O(\localWgPriTime_reg[10]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_14 
       (.I0(\localWgPriTime[10]_i_32_n_0 ),
        .I1(\localWgPriTime[10]_i_33_n_0 ),
        .O(\localWgPriTime_reg[10]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_15 
       (.I0(\localWgPriTime[10]_i_34_n_0 ),
        .I1(\localWgPriTime[10]_i_35_n_0 ),
        .O(\localWgPriTime_reg[10]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_16 
       (.I0(\localWgPriTime[10]_i_36_n_0 ),
        .I1(\localWgPriTime[10]_i_37_n_0 ),
        .O(\localWgPriTime_reg[10]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_17 
       (.I0(\localWgPriTime[10]_i_38_n_0 ),
        .I1(\localWgPriTime[10]_i_39_n_0 ),
        .O(\localWgPriTime_reg[10]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_18 
       (.I0(\localWgPriTime[10]_i_40_n_0 ),
        .I1(\localWgPriTime[10]_i_41_n_0 ),
        .O(\localWgPriTime_reg[10]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_19 
       (.I0(\localWgPriTime[10]_i_42_n_0 ),
        .I1(\localWgPriTime[10]_i_43_n_0 ),
        .O(\localWgPriTime_reg[10]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[10]_i_4 
       (.I0(\localWgPriTime_reg[10]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[10]_i_13_n_0 ),
        .O(\localWgPriTime_reg[10]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[10]_i_5 
       (.I0(\localWgPriTime_reg[10]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[10]_i_15_n_0 ),
        .O(\localWgPriTime_reg[10]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[10]_i_6 
       (.I0(\localWgPriTime_reg[10]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[10]_i_17_n_0 ),
        .O(\localWgPriTime_reg[10]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[10]_i_7 
       (.I0(\localWgPriTime_reg[10]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[10]_i_19_n_0 ),
        .O(\localWgPriTime_reg[10]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[10]_i_8 
       (.I0(\localWgPriTime[10]_i_20_n_0 ),
        .I1(\localWgPriTime[10]_i_21_n_0 ),
        .O(\localWgPriTime_reg[10]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[10]_i_9 
       (.I0(\localWgPriTime[10]_i_22_n_0 ),
        .I1(\localWgPriTime[10]_i_23_n_0 ),
        .O(\localWgPriTime_reg[10]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[11] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[7]),
        .Q(\localWgPriTime_reg_n_0_[11] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[11]_i_10 
       (.I0(\localWgPriTime[11]_i_24_n_0 ),
        .I1(\localWgPriTime[11]_i_25_n_0 ),
        .O(\localWgPriTime_reg[11]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_11 
       (.I0(\localWgPriTime[11]_i_26_n_0 ),
        .I1(\localWgPriTime[11]_i_27_n_0 ),
        .O(\localWgPriTime_reg[11]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_12 
       (.I0(\localWgPriTime[11]_i_28_n_0 ),
        .I1(\localWgPriTime[11]_i_29_n_0 ),
        .O(\localWgPriTime_reg[11]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_13 
       (.I0(\localWgPriTime[11]_i_30_n_0 ),
        .I1(\localWgPriTime[11]_i_31_n_0 ),
        .O(\localWgPriTime_reg[11]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_14 
       (.I0(\localWgPriTime[11]_i_32_n_0 ),
        .I1(\localWgPriTime[11]_i_33_n_0 ),
        .O(\localWgPriTime_reg[11]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_15 
       (.I0(\localWgPriTime[11]_i_34_n_0 ),
        .I1(\localWgPriTime[11]_i_35_n_0 ),
        .O(\localWgPriTime_reg[11]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_16 
       (.I0(\localWgPriTime[11]_i_36_n_0 ),
        .I1(\localWgPriTime[11]_i_37_n_0 ),
        .O(\localWgPriTime_reg[11]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_17 
       (.I0(\localWgPriTime[11]_i_38_n_0 ),
        .I1(\localWgPriTime[11]_i_39_n_0 ),
        .O(\localWgPriTime_reg[11]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_18 
       (.I0(\localWgPriTime[11]_i_40_n_0 ),
        .I1(\localWgPriTime[11]_i_41_n_0 ),
        .O(\localWgPriTime_reg[11]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_19 
       (.I0(\localWgPriTime[11]_i_42_n_0 ),
        .I1(\localWgPriTime[11]_i_43_n_0 ),
        .O(\localWgPriTime_reg[11]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[11]_i_4 
       (.I0(\localWgPriTime_reg[11]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[11]_i_13_n_0 ),
        .O(\localWgPriTime_reg[11]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[11]_i_5 
       (.I0(\localWgPriTime_reg[11]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[11]_i_15_n_0 ),
        .O(\localWgPriTime_reg[11]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[11]_i_6 
       (.I0(\localWgPriTime_reg[11]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[11]_i_17_n_0 ),
        .O(\localWgPriTime_reg[11]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[11]_i_7 
       (.I0(\localWgPriTime_reg[11]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[11]_i_19_n_0 ),
        .O(\localWgPriTime_reg[11]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[11]_i_8 
       (.I0(\localWgPriTime[11]_i_20_n_0 ),
        .I1(\localWgPriTime[11]_i_21_n_0 ),
        .O(\localWgPriTime_reg[11]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[11]_i_9 
       (.I0(\localWgPriTime[11]_i_22_n_0 ),
        .I1(\localWgPriTime[11]_i_23_n_0 ),
        .O(\localWgPriTime_reg[11]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[12] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[8]),
        .Q(\localWgPriTime_reg_n_0_[12] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[12]_i_10 
       (.I0(\localWgPriTime[12]_i_24_n_0 ),
        .I1(\localWgPriTime[12]_i_25_n_0 ),
        .O(\localWgPriTime_reg[12]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_11 
       (.I0(\localWgPriTime[12]_i_26_n_0 ),
        .I1(\localWgPriTime[12]_i_27_n_0 ),
        .O(\localWgPriTime_reg[12]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_12 
       (.I0(\localWgPriTime[12]_i_28_n_0 ),
        .I1(\localWgPriTime[12]_i_29_n_0 ),
        .O(\localWgPriTime_reg[12]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_13 
       (.I0(\localWgPriTime[12]_i_30_n_0 ),
        .I1(\localWgPriTime[12]_i_31_n_0 ),
        .O(\localWgPriTime_reg[12]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_14 
       (.I0(\localWgPriTime[12]_i_32_n_0 ),
        .I1(\localWgPriTime[12]_i_33_n_0 ),
        .O(\localWgPriTime_reg[12]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_15 
       (.I0(\localWgPriTime[12]_i_34_n_0 ),
        .I1(\localWgPriTime[12]_i_35_n_0 ),
        .O(\localWgPriTime_reg[12]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_16 
       (.I0(\localWgPriTime[12]_i_36_n_0 ),
        .I1(\localWgPriTime[12]_i_37_n_0 ),
        .O(\localWgPriTime_reg[12]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_17 
       (.I0(\localWgPriTime[12]_i_38_n_0 ),
        .I1(\localWgPriTime[12]_i_39_n_0 ),
        .O(\localWgPriTime_reg[12]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_18 
       (.I0(\localWgPriTime[12]_i_40_n_0 ),
        .I1(\localWgPriTime[12]_i_41_n_0 ),
        .O(\localWgPriTime_reg[12]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_19 
       (.I0(\localWgPriTime[12]_i_42_n_0 ),
        .I1(\localWgPriTime[12]_i_43_n_0 ),
        .O(\localWgPriTime_reg[12]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[12]_i_4 
       (.I0(\localWgPriTime_reg[12]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[12]_i_13_n_0 ),
        .O(\localWgPriTime_reg[12]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[12]_i_5 
       (.I0(\localWgPriTime_reg[12]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[12]_i_15_n_0 ),
        .O(\localWgPriTime_reg[12]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[12]_i_6 
       (.I0(\localWgPriTime_reg[12]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[12]_i_17_n_0 ),
        .O(\localWgPriTime_reg[12]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[12]_i_7 
       (.I0(\localWgPriTime_reg[12]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[12]_i_19_n_0 ),
        .O(\localWgPriTime_reg[12]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[12]_i_8 
       (.I0(\localWgPriTime[12]_i_20_n_0 ),
        .I1(\localWgPriTime[12]_i_21_n_0 ),
        .O(\localWgPriTime_reg[12]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[12]_i_9 
       (.I0(\localWgPriTime[12]_i_22_n_0 ),
        .I1(\localWgPriTime[12]_i_23_n_0 ),
        .O(\localWgPriTime_reg[12]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[13] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[9]),
        .Q(\localWgPriTime_reg_n_0_[13] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[13]_i_10 
       (.I0(\localWgPriTime[13]_i_24_n_0 ),
        .I1(\localWgPriTime[13]_i_25_n_0 ),
        .O(\localWgPriTime_reg[13]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_11 
       (.I0(\localWgPriTime[13]_i_26_n_0 ),
        .I1(\localWgPriTime[13]_i_27_n_0 ),
        .O(\localWgPriTime_reg[13]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_12 
       (.I0(\localWgPriTime[13]_i_28_n_0 ),
        .I1(\localWgPriTime[13]_i_29_n_0 ),
        .O(\localWgPriTime_reg[13]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_13 
       (.I0(\localWgPriTime[13]_i_30_n_0 ),
        .I1(\localWgPriTime[13]_i_31_n_0 ),
        .O(\localWgPriTime_reg[13]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_14 
       (.I0(\localWgPriTime[13]_i_32_n_0 ),
        .I1(\localWgPriTime[13]_i_33_n_0 ),
        .O(\localWgPriTime_reg[13]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_15 
       (.I0(\localWgPriTime[13]_i_34_n_0 ),
        .I1(\localWgPriTime[13]_i_35_n_0 ),
        .O(\localWgPriTime_reg[13]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_16 
       (.I0(\localWgPriTime[13]_i_36_n_0 ),
        .I1(\localWgPriTime[13]_i_37_n_0 ),
        .O(\localWgPriTime_reg[13]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_17 
       (.I0(\localWgPriTime[13]_i_38_n_0 ),
        .I1(\localWgPriTime[13]_i_39_n_0 ),
        .O(\localWgPriTime_reg[13]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_18 
       (.I0(\localWgPriTime[13]_i_40_n_0 ),
        .I1(\localWgPriTime[13]_i_41_n_0 ),
        .O(\localWgPriTime_reg[13]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_19 
       (.I0(\localWgPriTime[13]_i_42_n_0 ),
        .I1(\localWgPriTime[13]_i_43_n_0 ),
        .O(\localWgPriTime_reg[13]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[13]_i_4 
       (.I0(\localWgPriTime_reg[13]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[13]_i_13_n_0 ),
        .O(\localWgPriTime_reg[13]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[13]_i_5 
       (.I0(\localWgPriTime_reg[13]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[13]_i_15_n_0 ),
        .O(\localWgPriTime_reg[13]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[13]_i_6 
       (.I0(\localWgPriTime_reg[13]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[13]_i_17_n_0 ),
        .O(\localWgPriTime_reg[13]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[13]_i_7 
       (.I0(\localWgPriTime_reg[13]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[13]_i_19_n_0 ),
        .O(\localWgPriTime_reg[13]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[13]_i_8 
       (.I0(\localWgPriTime[13]_i_20_n_0 ),
        .I1(\localWgPriTime[13]_i_21_n_0 ),
        .O(\localWgPriTime_reg[13]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[13]_i_9 
       (.I0(\localWgPriTime[13]_i_22_n_0 ),
        .I1(\localWgPriTime[13]_i_23_n_0 ),
        .O(\localWgPriTime_reg[13]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[14] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[10]),
        .Q(\localWgPriTime_reg_n_0_[14] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[14]_i_10 
       (.I0(\localWgPriTime[14]_i_24_n_0 ),
        .I1(\localWgPriTime[14]_i_25_n_0 ),
        .O(\localWgPriTime_reg[14]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_11 
       (.I0(\localWgPriTime[14]_i_26_n_0 ),
        .I1(\localWgPriTime[14]_i_27_n_0 ),
        .O(\localWgPriTime_reg[14]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_12 
       (.I0(\localWgPriTime[14]_i_28_n_0 ),
        .I1(\localWgPriTime[14]_i_29_n_0 ),
        .O(\localWgPriTime_reg[14]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_13 
       (.I0(\localWgPriTime[14]_i_30_n_0 ),
        .I1(\localWgPriTime[14]_i_31_n_0 ),
        .O(\localWgPriTime_reg[14]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_14 
       (.I0(\localWgPriTime[14]_i_32_n_0 ),
        .I1(\localWgPriTime[14]_i_33_n_0 ),
        .O(\localWgPriTime_reg[14]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_15 
       (.I0(\localWgPriTime[14]_i_34_n_0 ),
        .I1(\localWgPriTime[14]_i_35_n_0 ),
        .O(\localWgPriTime_reg[14]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_16 
       (.I0(\localWgPriTime[14]_i_36_n_0 ),
        .I1(\localWgPriTime[14]_i_37_n_0 ),
        .O(\localWgPriTime_reg[14]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_17 
       (.I0(\localWgPriTime[14]_i_38_n_0 ),
        .I1(\localWgPriTime[14]_i_39_n_0 ),
        .O(\localWgPriTime_reg[14]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_18 
       (.I0(\localWgPriTime[14]_i_40_n_0 ),
        .I1(\localWgPriTime[14]_i_41_n_0 ),
        .O(\localWgPriTime_reg[14]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_19 
       (.I0(\localWgPriTime[14]_i_42_n_0 ),
        .I1(\localWgPriTime[14]_i_43_n_0 ),
        .O(\localWgPriTime_reg[14]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[14]_i_4 
       (.I0(\localWgPriTime_reg[14]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[14]_i_13_n_0 ),
        .O(\localWgPriTime_reg[14]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[14]_i_5 
       (.I0(\localWgPriTime_reg[14]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[14]_i_15_n_0 ),
        .O(\localWgPriTime_reg[14]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[14]_i_6 
       (.I0(\localWgPriTime_reg[14]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[14]_i_17_n_0 ),
        .O(\localWgPriTime_reg[14]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[14]_i_7 
       (.I0(\localWgPriTime_reg[14]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[14]_i_19_n_0 ),
        .O(\localWgPriTime_reg[14]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[14]_i_8 
       (.I0(\localWgPriTime[14]_i_20_n_0 ),
        .I1(\localWgPriTime[14]_i_21_n_0 ),
        .O(\localWgPriTime_reg[14]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[14]_i_9 
       (.I0(\localWgPriTime[14]_i_22_n_0 ),
        .I1(\localWgPriTime[14]_i_23_n_0 ),
        .O(\localWgPriTime_reg[14]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[15] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[11]),
        .Q(\localWgPriTime_reg_n_0_[15] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_10 
       (.I0(\localWgPriTime[15]_i_24_n_0 ),
        .I1(\localWgPriTime[15]_i_25_n_0 ),
        .O(\localWgPriTime_reg[15]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_11 
       (.I0(\localWgPriTime[15]_i_26_n_0 ),
        .I1(\localWgPriTime[15]_i_27_n_0 ),
        .O(\localWgPriTime_reg[15]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_12 
       (.I0(\localWgPriTime[15]_i_28_n_0 ),
        .I1(\localWgPriTime[15]_i_29_n_0 ),
        .O(\localWgPriTime_reg[15]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_13 
       (.I0(\localWgPriTime[15]_i_30_n_0 ),
        .I1(\localWgPriTime[15]_i_31_n_0 ),
        .O(\localWgPriTime_reg[15]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_14 
       (.I0(\localWgPriTime[15]_i_32_n_0 ),
        .I1(\localWgPriTime[15]_i_33_n_0 ),
        .O(\localWgPriTime_reg[15]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_15 
       (.I0(\localWgPriTime[15]_i_34_n_0 ),
        .I1(\localWgPriTime[15]_i_35_n_0 ),
        .O(\localWgPriTime_reg[15]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_16 
       (.I0(\localWgPriTime[15]_i_36_n_0 ),
        .I1(\localWgPriTime[15]_i_37_n_0 ),
        .O(\localWgPriTime_reg[15]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_17 
       (.I0(\localWgPriTime[15]_i_38_n_0 ),
        .I1(\localWgPriTime[15]_i_39_n_0 ),
        .O(\localWgPriTime_reg[15]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_18 
       (.I0(\localWgPriTime[15]_i_40_n_0 ),
        .I1(\localWgPriTime[15]_i_41_n_0 ),
        .O(\localWgPriTime_reg[15]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_19 
       (.I0(\localWgPriTime[15]_i_42_n_0 ),
        .I1(\localWgPriTime[15]_i_43_n_0 ),
        .O(\localWgPriTime_reg[15]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[15]_i_4 
       (.I0(\localWgPriTime_reg[15]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[15]_i_13_n_0 ),
        .O(\localWgPriTime_reg[15]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[15]_i_5 
       (.I0(\localWgPriTime_reg[15]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[15]_i_15_n_0 ),
        .O(\localWgPriTime_reg[15]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[15]_i_6 
       (.I0(\localWgPriTime_reg[15]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[15]_i_17_n_0 ),
        .O(\localWgPriTime_reg[15]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[15]_i_7 
       (.I0(\localWgPriTime_reg[15]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[15]_i_19_n_0 ),
        .O(\localWgPriTime_reg[15]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[15]_i_8 
       (.I0(\localWgPriTime[15]_i_20_n_0 ),
        .I1(\localWgPriTime[15]_i_21_n_0 ),
        .O(\localWgPriTime_reg[15]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[15]_i_9 
       (.I0(\localWgPriTime[15]_i_22_n_0 ),
        .I1(\localWgPriTime[15]_i_23_n_0 ),
        .O(\localWgPriTime_reg[15]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[16] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[12]),
        .Q(\localWgPriTime_reg_n_0_[16] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_10 
       (.I0(\localWgPriTime[16]_i_24_n_0 ),
        .I1(\localWgPriTime[16]_i_25_n_0 ),
        .O(\localWgPriTime_reg[16]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_11 
       (.I0(\localWgPriTime[16]_i_26_n_0 ),
        .I1(\localWgPriTime[16]_i_27_n_0 ),
        .O(\localWgPriTime_reg[16]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_12 
       (.I0(\localWgPriTime[16]_i_28_n_0 ),
        .I1(\localWgPriTime[16]_i_29_n_0 ),
        .O(\localWgPriTime_reg[16]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_13 
       (.I0(\localWgPriTime[16]_i_30_n_0 ),
        .I1(\localWgPriTime[16]_i_31_n_0 ),
        .O(\localWgPriTime_reg[16]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_14 
       (.I0(\localWgPriTime[16]_i_32_n_0 ),
        .I1(\localWgPriTime[16]_i_33_n_0 ),
        .O(\localWgPriTime_reg[16]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_15 
       (.I0(\localWgPriTime[16]_i_34_n_0 ),
        .I1(\localWgPriTime[16]_i_35_n_0 ),
        .O(\localWgPriTime_reg[16]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_16 
       (.I0(\localWgPriTime[16]_i_36_n_0 ),
        .I1(\localWgPriTime[16]_i_37_n_0 ),
        .O(\localWgPriTime_reg[16]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_17 
       (.I0(\localWgPriTime[16]_i_38_n_0 ),
        .I1(\localWgPriTime[16]_i_39_n_0 ),
        .O(\localWgPriTime_reg[16]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_18 
       (.I0(\localWgPriTime[16]_i_40_n_0 ),
        .I1(\localWgPriTime[16]_i_41_n_0 ),
        .O(\localWgPriTime_reg[16]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_19 
       (.I0(\localWgPriTime[16]_i_42_n_0 ),
        .I1(\localWgPriTime[16]_i_43_n_0 ),
        .O(\localWgPriTime_reg[16]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[16]_i_4 
       (.I0(\localWgPriTime_reg[16]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[16]_i_13_n_0 ),
        .O(\localWgPriTime_reg[16]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[16]_i_5 
       (.I0(\localWgPriTime_reg[16]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[16]_i_15_n_0 ),
        .O(\localWgPriTime_reg[16]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[16]_i_6 
       (.I0(\localWgPriTime_reg[16]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[16]_i_17_n_0 ),
        .O(\localWgPriTime_reg[16]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[16]_i_7 
       (.I0(\localWgPriTime_reg[16]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[16]_i_19_n_0 ),
        .O(\localWgPriTime_reg[16]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[16]_i_8 
       (.I0(\localWgPriTime[16]_i_20_n_0 ),
        .I1(\localWgPriTime[16]_i_21_n_0 ),
        .O(\localWgPriTime_reg[16]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[16]_i_9 
       (.I0(\localWgPriTime[16]_i_22_n_0 ),
        .I1(\localWgPriTime[16]_i_23_n_0 ),
        .O(\localWgPriTime_reg[16]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[17] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[13]),
        .Q(\localWgPriTime_reg_n_0_[17] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_10 
       (.I0(\localWgPriTime[17]_i_24_n_0 ),
        .I1(\localWgPriTime[17]_i_25_n_0 ),
        .O(\localWgPriTime_reg[17]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_11 
       (.I0(\localWgPriTime[17]_i_26_n_0 ),
        .I1(\localWgPriTime[17]_i_27_n_0 ),
        .O(\localWgPriTime_reg[17]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_12 
       (.I0(\localWgPriTime[17]_i_28_n_0 ),
        .I1(\localWgPriTime[17]_i_29_n_0 ),
        .O(\localWgPriTime_reg[17]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_13 
       (.I0(\localWgPriTime[17]_i_30_n_0 ),
        .I1(\localWgPriTime[17]_i_31_n_0 ),
        .O(\localWgPriTime_reg[17]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_14 
       (.I0(\localWgPriTime[17]_i_32_n_0 ),
        .I1(\localWgPriTime[17]_i_33_n_0 ),
        .O(\localWgPriTime_reg[17]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_15 
       (.I0(\localWgPriTime[17]_i_34_n_0 ),
        .I1(\localWgPriTime[17]_i_35_n_0 ),
        .O(\localWgPriTime_reg[17]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_16 
       (.I0(\localWgPriTime[17]_i_36_n_0 ),
        .I1(\localWgPriTime[17]_i_37_n_0 ),
        .O(\localWgPriTime_reg[17]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_17 
       (.I0(\localWgPriTime[17]_i_38_n_0 ),
        .I1(\localWgPriTime[17]_i_39_n_0 ),
        .O(\localWgPriTime_reg[17]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_18 
       (.I0(\localWgPriTime[17]_i_40_n_0 ),
        .I1(\localWgPriTime[17]_i_41_n_0 ),
        .O(\localWgPriTime_reg[17]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_19 
       (.I0(\localWgPriTime[17]_i_42_n_0 ),
        .I1(\localWgPriTime[17]_i_43_n_0 ),
        .O(\localWgPriTime_reg[17]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[17]_i_4 
       (.I0(\localWgPriTime_reg[17]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[17]_i_13_n_0 ),
        .O(\localWgPriTime_reg[17]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[17]_i_5 
       (.I0(\localWgPriTime_reg[17]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[17]_i_15_n_0 ),
        .O(\localWgPriTime_reg[17]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[17]_i_6 
       (.I0(\localWgPriTime_reg[17]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[17]_i_17_n_0 ),
        .O(\localWgPriTime_reg[17]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[17]_i_7 
       (.I0(\localWgPriTime_reg[17]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[17]_i_19_n_0 ),
        .O(\localWgPriTime_reg[17]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[17]_i_8 
       (.I0(\localWgPriTime[17]_i_20_n_0 ),
        .I1(\localWgPriTime[17]_i_21_n_0 ),
        .O(\localWgPriTime_reg[17]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[17]_i_9 
       (.I0(\localWgPriTime[17]_i_22_n_0 ),
        .I1(\localWgPriTime[17]_i_23_n_0 ),
        .O(\localWgPriTime_reg[17]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[18] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[14]),
        .Q(\localWgPriTime_reg_n_0_[18] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_10 
       (.I0(\localWgPriTime[18]_i_24_n_0 ),
        .I1(\localWgPriTime[18]_i_25_n_0 ),
        .O(\localWgPriTime_reg[18]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_11 
       (.I0(\localWgPriTime[18]_i_26_n_0 ),
        .I1(\localWgPriTime[18]_i_27_n_0 ),
        .O(\localWgPriTime_reg[18]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_12 
       (.I0(\localWgPriTime[18]_i_28_n_0 ),
        .I1(\localWgPriTime[18]_i_29_n_0 ),
        .O(\localWgPriTime_reg[18]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_13 
       (.I0(\localWgPriTime[18]_i_30_n_0 ),
        .I1(\localWgPriTime[18]_i_31_n_0 ),
        .O(\localWgPriTime_reg[18]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_14 
       (.I0(\localWgPriTime[18]_i_32_n_0 ),
        .I1(\localWgPriTime[18]_i_33_n_0 ),
        .O(\localWgPriTime_reg[18]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_15 
       (.I0(\localWgPriTime[18]_i_34_n_0 ),
        .I1(\localWgPriTime[18]_i_35_n_0 ),
        .O(\localWgPriTime_reg[18]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_16 
       (.I0(\localWgPriTime[18]_i_36_n_0 ),
        .I1(\localWgPriTime[18]_i_37_n_0 ),
        .O(\localWgPriTime_reg[18]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_17 
       (.I0(\localWgPriTime[18]_i_38_n_0 ),
        .I1(\localWgPriTime[18]_i_39_n_0 ),
        .O(\localWgPriTime_reg[18]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_18 
       (.I0(\localWgPriTime[18]_i_40_n_0 ),
        .I1(\localWgPriTime[18]_i_41_n_0 ),
        .O(\localWgPriTime_reg[18]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_19 
       (.I0(\localWgPriTime[18]_i_42_n_0 ),
        .I1(\localWgPriTime[18]_i_43_n_0 ),
        .O(\localWgPriTime_reg[18]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[18]_i_4 
       (.I0(\localWgPriTime_reg[18]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[18]_i_13_n_0 ),
        .O(\localWgPriTime_reg[18]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[18]_i_5 
       (.I0(\localWgPriTime_reg[18]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[18]_i_15_n_0 ),
        .O(\localWgPriTime_reg[18]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[18]_i_6 
       (.I0(\localWgPriTime_reg[18]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[18]_i_17_n_0 ),
        .O(\localWgPriTime_reg[18]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[18]_i_7 
       (.I0(\localWgPriTime_reg[18]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[18]_i_19_n_0 ),
        .O(\localWgPriTime_reg[18]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[18]_i_8 
       (.I0(\localWgPriTime[18]_i_20_n_0 ),
        .I1(\localWgPriTime[18]_i_21_n_0 ),
        .O(\localWgPriTime_reg[18]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[18]_i_9 
       (.I0(\localWgPriTime[18]_i_22_n_0 ),
        .I1(\localWgPriTime[18]_i_23_n_0 ),
        .O(\localWgPriTime_reg[18]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[19] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[15]),
        .Q(\localWgPriTime_reg_n_0_[19] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_10 
       (.I0(\localWgPriTime[19]_i_24_n_0 ),
        .I1(\localWgPriTime[19]_i_25_n_0 ),
        .O(\localWgPriTime_reg[19]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_11 
       (.I0(\localWgPriTime[19]_i_26_n_0 ),
        .I1(\localWgPriTime[19]_i_27_n_0 ),
        .O(\localWgPriTime_reg[19]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_12 
       (.I0(\localWgPriTime[19]_i_28_n_0 ),
        .I1(\localWgPriTime[19]_i_29_n_0 ),
        .O(\localWgPriTime_reg[19]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_13 
       (.I0(\localWgPriTime[19]_i_30_n_0 ),
        .I1(\localWgPriTime[19]_i_31_n_0 ),
        .O(\localWgPriTime_reg[19]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_14 
       (.I0(\localWgPriTime[19]_i_32_n_0 ),
        .I1(\localWgPriTime[19]_i_33_n_0 ),
        .O(\localWgPriTime_reg[19]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_15 
       (.I0(\localWgPriTime[19]_i_34_n_0 ),
        .I1(\localWgPriTime[19]_i_35_n_0 ),
        .O(\localWgPriTime_reg[19]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_16 
       (.I0(\localWgPriTime[19]_i_36_n_0 ),
        .I1(\localWgPriTime[19]_i_37_n_0 ),
        .O(\localWgPriTime_reg[19]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_17 
       (.I0(\localWgPriTime[19]_i_38_n_0 ),
        .I1(\localWgPriTime[19]_i_39_n_0 ),
        .O(\localWgPriTime_reg[19]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_18 
       (.I0(\localWgPriTime[19]_i_40_n_0 ),
        .I1(\localWgPriTime[19]_i_41_n_0 ),
        .O(\localWgPriTime_reg[19]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_19 
       (.I0(\localWgPriTime[19]_i_42_n_0 ),
        .I1(\localWgPriTime[19]_i_43_n_0 ),
        .O(\localWgPriTime_reg[19]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[19]_i_4 
       (.I0(\localWgPriTime_reg[19]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[19]_i_13_n_0 ),
        .O(\localWgPriTime_reg[19]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[19]_i_5 
       (.I0(\localWgPriTime_reg[19]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[19]_i_15_n_0 ),
        .O(\localWgPriTime_reg[19]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[19]_i_6 
       (.I0(\localWgPriTime_reg[19]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[19]_i_17_n_0 ),
        .O(\localWgPriTime_reg[19]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[19]_i_7 
       (.I0(\localWgPriTime_reg[19]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[19]_i_19_n_0 ),
        .O(\localWgPriTime_reg[19]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[19]_i_8 
       (.I0(\localWgPriTime[19]_i_20_n_0 ),
        .I1(\localWgPriTime[19]_i_21_n_0 ),
        .O(\localWgPriTime_reg[19]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[19]_i_9 
       (.I0(\localWgPriTime[19]_i_22_n_0 ),
        .I1(\localWgPriTime[19]_i_23_n_0 ),
        .O(\localWgPriTime_reg[19]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[20] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[16]),
        .Q(\localWgPriTime_reg_n_0_[20] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_10 
       (.I0(\localWgPriTime[20]_i_24_n_0 ),
        .I1(\localWgPriTime[20]_i_25_n_0 ),
        .O(\localWgPriTime_reg[20]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_11 
       (.I0(\localWgPriTime[20]_i_26_n_0 ),
        .I1(\localWgPriTime[20]_i_27_n_0 ),
        .O(\localWgPriTime_reg[20]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_12 
       (.I0(\localWgPriTime[20]_i_28_n_0 ),
        .I1(\localWgPriTime[20]_i_29_n_0 ),
        .O(\localWgPriTime_reg[20]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_13 
       (.I0(\localWgPriTime[20]_i_30_n_0 ),
        .I1(\localWgPriTime[20]_i_31_n_0 ),
        .O(\localWgPriTime_reg[20]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_14 
       (.I0(\localWgPriTime[20]_i_32_n_0 ),
        .I1(\localWgPriTime[20]_i_33_n_0 ),
        .O(\localWgPriTime_reg[20]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_15 
       (.I0(\localWgPriTime[20]_i_34_n_0 ),
        .I1(\localWgPriTime[20]_i_35_n_0 ),
        .O(\localWgPriTime_reg[20]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_16 
       (.I0(\localWgPriTime[20]_i_36_n_0 ),
        .I1(\localWgPriTime[20]_i_37_n_0 ),
        .O(\localWgPriTime_reg[20]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_17 
       (.I0(\localWgPriTime[20]_i_38_n_0 ),
        .I1(\localWgPriTime[20]_i_39_n_0 ),
        .O(\localWgPriTime_reg[20]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_18 
       (.I0(\localWgPriTime[20]_i_40_n_0 ),
        .I1(\localWgPriTime[20]_i_41_n_0 ),
        .O(\localWgPriTime_reg[20]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_19 
       (.I0(\localWgPriTime[20]_i_42_n_0 ),
        .I1(\localWgPriTime[20]_i_43_n_0 ),
        .O(\localWgPriTime_reg[20]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[20]_i_4 
       (.I0(\localWgPriTime_reg[20]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[20]_i_13_n_0 ),
        .O(\localWgPriTime_reg[20]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[20]_i_5 
       (.I0(\localWgPriTime_reg[20]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[20]_i_15_n_0 ),
        .O(\localWgPriTime_reg[20]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[20]_i_6 
       (.I0(\localWgPriTime_reg[20]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[20]_i_17_n_0 ),
        .O(\localWgPriTime_reg[20]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[20]_i_7 
       (.I0(\localWgPriTime_reg[20]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[20]_i_19_n_0 ),
        .O(\localWgPriTime_reg[20]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[20]_i_8 
       (.I0(\localWgPriTime[20]_i_20_n_0 ),
        .I1(\localWgPriTime[20]_i_21_n_0 ),
        .O(\localWgPriTime_reg[20]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[20]_i_9 
       (.I0(\localWgPriTime[20]_i_22_n_0 ),
        .I1(\localWgPriTime[20]_i_23_n_0 ),
        .O(\localWgPriTime_reg[20]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[21] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[17]),
        .Q(\localWgPriTime_reg_n_0_[21] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_10 
       (.I0(\localWgPriTime[21]_i_24_n_0 ),
        .I1(\localWgPriTime[21]_i_25_n_0 ),
        .O(\localWgPriTime_reg[21]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_11 
       (.I0(\localWgPriTime[21]_i_26_n_0 ),
        .I1(\localWgPriTime[21]_i_27_n_0 ),
        .O(\localWgPriTime_reg[21]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_12 
       (.I0(\localWgPriTime[21]_i_28_n_0 ),
        .I1(\localWgPriTime[21]_i_29_n_0 ),
        .O(\localWgPriTime_reg[21]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_13 
       (.I0(\localWgPriTime[21]_i_30_n_0 ),
        .I1(\localWgPriTime[21]_i_31_n_0 ),
        .O(\localWgPriTime_reg[21]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_14 
       (.I0(\localWgPriTime[21]_i_32_n_0 ),
        .I1(\localWgPriTime[21]_i_33_n_0 ),
        .O(\localWgPriTime_reg[21]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_15 
       (.I0(\localWgPriTime[21]_i_34_n_0 ),
        .I1(\localWgPriTime[21]_i_35_n_0 ),
        .O(\localWgPriTime_reg[21]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_16 
       (.I0(\localWgPriTime[21]_i_36_n_0 ),
        .I1(\localWgPriTime[21]_i_37_n_0 ),
        .O(\localWgPriTime_reg[21]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_17 
       (.I0(\localWgPriTime[21]_i_38_n_0 ),
        .I1(\localWgPriTime[21]_i_39_n_0 ),
        .O(\localWgPriTime_reg[21]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_18 
       (.I0(\localWgPriTime[21]_i_40_n_0 ),
        .I1(\localWgPriTime[21]_i_41_n_0 ),
        .O(\localWgPriTime_reg[21]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_19 
       (.I0(\localWgPriTime[21]_i_42_n_0 ),
        .I1(\localWgPriTime[21]_i_43_n_0 ),
        .O(\localWgPriTime_reg[21]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[21]_i_4 
       (.I0(\localWgPriTime_reg[21]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[21]_i_13_n_0 ),
        .O(\localWgPriTime_reg[21]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[21]_i_5 
       (.I0(\localWgPriTime_reg[21]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[21]_i_15_n_0 ),
        .O(\localWgPriTime_reg[21]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[21]_i_6 
       (.I0(\localWgPriTime_reg[21]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[21]_i_17_n_0 ),
        .O(\localWgPriTime_reg[21]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[21]_i_7 
       (.I0(\localWgPriTime_reg[21]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[21]_i_19_n_0 ),
        .O(\localWgPriTime_reg[21]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[21]_i_8 
       (.I0(\localWgPriTime[21]_i_20_n_0 ),
        .I1(\localWgPriTime[21]_i_21_n_0 ),
        .O(\localWgPriTime_reg[21]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[21]_i_9 
       (.I0(\localWgPriTime[21]_i_22_n_0 ),
        .I1(\localWgPriTime[21]_i_23_n_0 ),
        .O(\localWgPriTime_reg[21]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[22] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[18]),
        .Q(\localWgPriTime_reg_n_0_[22] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_10 
       (.I0(\localWgPriTime[22]_i_24_n_0 ),
        .I1(\localWgPriTime[22]_i_25_n_0 ),
        .O(\localWgPriTime_reg[22]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_11 
       (.I0(\localWgPriTime[22]_i_26_n_0 ),
        .I1(\localWgPriTime[22]_i_27_n_0 ),
        .O(\localWgPriTime_reg[22]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_12 
       (.I0(\localWgPriTime[22]_i_28_n_0 ),
        .I1(\localWgPriTime[22]_i_29_n_0 ),
        .O(\localWgPriTime_reg[22]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_13 
       (.I0(\localWgPriTime[22]_i_30_n_0 ),
        .I1(\localWgPriTime[22]_i_31_n_0 ),
        .O(\localWgPriTime_reg[22]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_14 
       (.I0(\localWgPriTime[22]_i_32_n_0 ),
        .I1(\localWgPriTime[22]_i_33_n_0 ),
        .O(\localWgPriTime_reg[22]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_15 
       (.I0(\localWgPriTime[22]_i_34_n_0 ),
        .I1(\localWgPriTime[22]_i_35_n_0 ),
        .O(\localWgPriTime_reg[22]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_16 
       (.I0(\localWgPriTime[22]_i_36_n_0 ),
        .I1(\localWgPriTime[22]_i_37_n_0 ),
        .O(\localWgPriTime_reg[22]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_17 
       (.I0(\localWgPriTime[22]_i_38_n_0 ),
        .I1(\localWgPriTime[22]_i_39_n_0 ),
        .O(\localWgPriTime_reg[22]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_18 
       (.I0(\localWgPriTime[22]_i_40_n_0 ),
        .I1(\localWgPriTime[22]_i_41_n_0 ),
        .O(\localWgPriTime_reg[22]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_19 
       (.I0(\localWgPriTime[22]_i_42_n_0 ),
        .I1(\localWgPriTime[22]_i_43_n_0 ),
        .O(\localWgPriTime_reg[22]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[22]_i_4 
       (.I0(\localWgPriTime_reg[22]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[22]_i_13_n_0 ),
        .O(\localWgPriTime_reg[22]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[22]_i_5 
       (.I0(\localWgPriTime_reg[22]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[22]_i_15_n_0 ),
        .O(\localWgPriTime_reg[22]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[22]_i_6 
       (.I0(\localWgPriTime_reg[22]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[22]_i_17_n_0 ),
        .O(\localWgPriTime_reg[22]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[22]_i_7 
       (.I0(\localWgPriTime_reg[22]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[22]_i_19_n_0 ),
        .O(\localWgPriTime_reg[22]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[22]_i_8 
       (.I0(\localWgPriTime[22]_i_20_n_0 ),
        .I1(\localWgPriTime[22]_i_21_n_0 ),
        .O(\localWgPriTime_reg[22]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[22]_i_9 
       (.I0(\localWgPriTime[22]_i_22_n_0 ),
        .I1(\localWgPriTime[22]_i_23_n_0 ),
        .O(\localWgPriTime_reg[22]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \localWgPriTime_reg[23] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[19]),
        .Q(\localWgPriTime_reg_n_0_[23] ),
        .S(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_10 
       (.I0(\localWgPriTime[23]_i_24_n_0 ),
        .I1(\localWgPriTime[23]_i_25_n_0 ),
        .O(\localWgPriTime_reg[23]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_11 
       (.I0(\localWgPriTime[23]_i_26_n_0 ),
        .I1(\localWgPriTime[23]_i_27_n_0 ),
        .O(\localWgPriTime_reg[23]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_12 
       (.I0(\localWgPriTime[23]_i_28_n_0 ),
        .I1(\localWgPriTime[23]_i_29_n_0 ),
        .O(\localWgPriTime_reg[23]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_13 
       (.I0(\localWgPriTime[23]_i_30_n_0 ),
        .I1(\localWgPriTime[23]_i_31_n_0 ),
        .O(\localWgPriTime_reg[23]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_14 
       (.I0(\localWgPriTime[23]_i_32_n_0 ),
        .I1(\localWgPriTime[23]_i_33_n_0 ),
        .O(\localWgPriTime_reg[23]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_15 
       (.I0(\localWgPriTime[23]_i_34_n_0 ),
        .I1(\localWgPriTime[23]_i_35_n_0 ),
        .O(\localWgPriTime_reg[23]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_16 
       (.I0(\localWgPriTime[23]_i_36_n_0 ),
        .I1(\localWgPriTime[23]_i_37_n_0 ),
        .O(\localWgPriTime_reg[23]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_17 
       (.I0(\localWgPriTime[23]_i_38_n_0 ),
        .I1(\localWgPriTime[23]_i_39_n_0 ),
        .O(\localWgPriTime_reg[23]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_18 
       (.I0(\localWgPriTime[23]_i_40_n_0 ),
        .I1(\localWgPriTime[23]_i_41_n_0 ),
        .O(\localWgPriTime_reg[23]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_19 
       (.I0(\localWgPriTime[23]_i_42_n_0 ),
        .I1(\localWgPriTime[23]_i_43_n_0 ),
        .O(\localWgPriTime_reg[23]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[23]_i_4 
       (.I0(\localWgPriTime_reg[23]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[23]_i_13_n_0 ),
        .O(\localWgPriTime_reg[23]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[23]_i_5 
       (.I0(\localWgPriTime_reg[23]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[23]_i_15_n_0 ),
        .O(\localWgPriTime_reg[23]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[23]_i_6 
       (.I0(\localWgPriTime_reg[23]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[23]_i_17_n_0 ),
        .O(\localWgPriTime_reg[23]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[23]_i_7 
       (.I0(\localWgPriTime_reg[23]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[23]_i_19_n_0 ),
        .O(\localWgPriTime_reg[23]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[23]_i_8 
       (.I0(\localWgPriTime[23]_i_20_n_0 ),
        .I1(\localWgPriTime[23]_i_21_n_0 ),
        .O(\localWgPriTime_reg[23]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[23]_i_9 
       (.I0(\localWgPriTime[23]_i_22_n_0 ),
        .I1(\localWgPriTime[23]_i_23_n_0 ),
        .O(\localWgPriTime_reg[23]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[24] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[20]),
        .Q(\localWgPriTime_reg_n_0_[24] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_10 
       (.I0(\localWgPriTime[24]_i_24_n_0 ),
        .I1(\localWgPriTime[24]_i_25_n_0 ),
        .O(\localWgPriTime_reg[24]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_11 
       (.I0(\localWgPriTime[24]_i_26_n_0 ),
        .I1(\localWgPriTime[24]_i_27_n_0 ),
        .O(\localWgPriTime_reg[24]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_12 
       (.I0(\localWgPriTime[24]_i_28_n_0 ),
        .I1(\localWgPriTime[24]_i_29_n_0 ),
        .O(\localWgPriTime_reg[24]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_13 
       (.I0(\localWgPriTime[24]_i_30_n_0 ),
        .I1(\localWgPriTime[24]_i_31_n_0 ),
        .O(\localWgPriTime_reg[24]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_14 
       (.I0(\localWgPriTime[24]_i_32_n_0 ),
        .I1(\localWgPriTime[24]_i_33_n_0 ),
        .O(\localWgPriTime_reg[24]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_15 
       (.I0(\localWgPriTime[24]_i_34_n_0 ),
        .I1(\localWgPriTime[24]_i_35_n_0 ),
        .O(\localWgPriTime_reg[24]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_16 
       (.I0(\localWgPriTime[24]_i_36_n_0 ),
        .I1(\localWgPriTime[24]_i_37_n_0 ),
        .O(\localWgPriTime_reg[24]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_17 
       (.I0(\localWgPriTime[24]_i_38_n_0 ),
        .I1(\localWgPriTime[24]_i_39_n_0 ),
        .O(\localWgPriTime_reg[24]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_18 
       (.I0(\localWgPriTime[24]_i_40_n_0 ),
        .I1(\localWgPriTime[24]_i_41_n_0 ),
        .O(\localWgPriTime_reg[24]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_19 
       (.I0(\localWgPriTime[24]_i_42_n_0 ),
        .I1(\localWgPriTime[24]_i_43_n_0 ),
        .O(\localWgPriTime_reg[24]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[24]_i_4 
       (.I0(\localWgPriTime_reg[24]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[24]_i_13_n_0 ),
        .O(\localWgPriTime_reg[24]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[24]_i_5 
       (.I0(\localWgPriTime_reg[24]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[24]_i_15_n_0 ),
        .O(\localWgPriTime_reg[24]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[24]_i_6 
       (.I0(\localWgPriTime_reg[24]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[24]_i_17_n_0 ),
        .O(\localWgPriTime_reg[24]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[24]_i_7 
       (.I0(\localWgPriTime_reg[24]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[24]_i_19_n_0 ),
        .O(\localWgPriTime_reg[24]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[24]_i_8 
       (.I0(\localWgPriTime[24]_i_20_n_0 ),
        .I1(\localWgPriTime[24]_i_21_n_0 ),
        .O(\localWgPriTime_reg[24]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[24]_i_9 
       (.I0(\localWgPriTime[24]_i_22_n_0 ),
        .I1(\localWgPriTime[24]_i_23_n_0 ),
        .O(\localWgPriTime_reg[24]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[25] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[21]),
        .Q(\localWgPriTime_reg_n_0_[25] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_10 
       (.I0(\localWgPriTime[25]_i_24_n_0 ),
        .I1(\localWgPriTime[25]_i_25_n_0 ),
        .O(\localWgPriTime_reg[25]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_11 
       (.I0(\localWgPriTime[25]_i_26_n_0 ),
        .I1(\localWgPriTime[25]_i_27_n_0 ),
        .O(\localWgPriTime_reg[25]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_12 
       (.I0(\localWgPriTime[25]_i_28_n_0 ),
        .I1(\localWgPriTime[25]_i_29_n_0 ),
        .O(\localWgPriTime_reg[25]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_13 
       (.I0(\localWgPriTime[25]_i_30_n_0 ),
        .I1(\localWgPriTime[25]_i_31_n_0 ),
        .O(\localWgPriTime_reg[25]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_14 
       (.I0(\localWgPriTime[25]_i_32_n_0 ),
        .I1(\localWgPriTime[25]_i_33_n_0 ),
        .O(\localWgPriTime_reg[25]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_15 
       (.I0(\localWgPriTime[25]_i_34_n_0 ),
        .I1(\localWgPriTime[25]_i_35_n_0 ),
        .O(\localWgPriTime_reg[25]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_16 
       (.I0(\localWgPriTime[25]_i_36_n_0 ),
        .I1(\localWgPriTime[25]_i_37_n_0 ),
        .O(\localWgPriTime_reg[25]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_17 
       (.I0(\localWgPriTime[25]_i_38_n_0 ),
        .I1(\localWgPriTime[25]_i_39_n_0 ),
        .O(\localWgPriTime_reg[25]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_18 
       (.I0(\localWgPriTime[25]_i_40_n_0 ),
        .I1(\localWgPriTime[25]_i_41_n_0 ),
        .O(\localWgPriTime_reg[25]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_19 
       (.I0(\localWgPriTime[25]_i_42_n_0 ),
        .I1(\localWgPriTime[25]_i_43_n_0 ),
        .O(\localWgPriTime_reg[25]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF8 \localWgPriTime_reg[25]_i_4 
       (.I0(\localWgPriTime_reg[25]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[25]_i_13_n_0 ),
        .O(\localWgPriTime_reg[25]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[25]_i_5 
       (.I0(\localWgPriTime_reg[25]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[25]_i_15_n_0 ),
        .O(\localWgPriTime_reg[25]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[25]_i_6 
       (.I0(\localWgPriTime_reg[25]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[25]_i_17_n_0 ),
        .O(\localWgPriTime_reg[25]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[25]_i_7 
       (.I0(\localWgPriTime_reg[25]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[25]_i_19_n_0 ),
        .O(\localWgPriTime_reg[25]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[25]_i_8 
       (.I0(\localWgPriTime[25]_i_20_n_0 ),
        .I1(\localWgPriTime[25]_i_21_n_0 ),
        .O(\localWgPriTime_reg[25]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  MUXF7 \localWgPriTime_reg[25]_i_9 
       (.I0(\localWgPriTime[25]_i_22_n_0 ),
        .I1(\localWgPriTime[25]_i_23_n_0 ),
        .O(\localWgPriTime_reg[25]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[26] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[22]),
        .Q(\localWgPriTime_reg_n_0_[26] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_10 
       (.I0(\localWgPriTime[26]_i_24_n_0 ),
        .I1(\localWgPriTime[26]_i_25_n_0 ),
        .O(\localWgPriTime_reg[26]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_11 
       (.I0(\localWgPriTime[26]_i_26_n_0 ),
        .I1(\localWgPriTime[26]_i_27_n_0 ),
        .O(\localWgPriTime_reg[26]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_12 
       (.I0(\localWgPriTime[26]_i_28_n_0 ),
        .I1(\localWgPriTime[26]_i_29_n_0 ),
        .O(\localWgPriTime_reg[26]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_13 
       (.I0(\localWgPriTime[26]_i_30_n_0 ),
        .I1(\localWgPriTime[26]_i_31_n_0 ),
        .O(\localWgPriTime_reg[26]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_14 
       (.I0(\localWgPriTime[26]_i_32_n_0 ),
        .I1(\localWgPriTime[26]_i_33_n_0 ),
        .O(\localWgPriTime_reg[26]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_15 
       (.I0(\localWgPriTime[26]_i_34_n_0 ),
        .I1(\localWgPriTime[26]_i_35_n_0 ),
        .O(\localWgPriTime_reg[26]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_16 
       (.I0(\localWgPriTime[26]_i_36_n_0 ),
        .I1(\localWgPriTime[26]_i_37_n_0 ),
        .O(\localWgPriTime_reg[26]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_17 
       (.I0(\localWgPriTime[26]_i_38_n_0 ),
        .I1(\localWgPriTime[26]_i_39_n_0 ),
        .O(\localWgPriTime_reg[26]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_18 
       (.I0(\localWgPriTime[26]_i_40_n_0 ),
        .I1(\localWgPriTime[26]_i_41_n_0 ),
        .O(\localWgPriTime_reg[26]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_19 
       (.I0(\localWgPriTime[26]_i_42_n_0 ),
        .I1(\localWgPriTime[26]_i_43_n_0 ),
        .O(\localWgPriTime_reg[26]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF8 \localWgPriTime_reg[26]_i_4 
       (.I0(\localWgPriTime_reg[26]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[26]_i_13_n_0 ),
        .O(\localWgPriTime_reg[26]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[26]_i_5 
       (.I0(\localWgPriTime_reg[26]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[26]_i_15_n_0 ),
        .O(\localWgPriTime_reg[26]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[26]_i_6 
       (.I0(\localWgPriTime_reg[26]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[26]_i_17_n_0 ),
        .O(\localWgPriTime_reg[26]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[26]_i_7 
       (.I0(\localWgPriTime_reg[26]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[26]_i_19_n_0 ),
        .O(\localWgPriTime_reg[26]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[26]_i_8 
       (.I0(\localWgPriTime[26]_i_20_n_0 ),
        .I1(\localWgPriTime[26]_i_21_n_0 ),
        .O(\localWgPriTime_reg[26]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[26]_i_9 
       (.I0(\localWgPriTime[26]_i_22_n_0 ),
        .I1(\localWgPriTime[26]_i_23_n_0 ),
        .O(\localWgPriTime_reg[26]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[27] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[23]),
        .Q(\localWgPriTime_reg_n_0_[27] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF8 \localWgPriTime_reg[27]_i_14 
       (.I0(\localWgPriTime_reg[27]_i_26_n_0 ),
        .I1(\localWgPriTime_reg[27]_i_27_n_0 ),
        .O(\localWgPriTime_reg[27]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[27]_i_15 
       (.I0(\localWgPriTime_reg[27]_i_28_n_0 ),
        .I1(\localWgPriTime_reg[27]_i_29_n_0 ),
        .O(\localWgPriTime_reg[27]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[27]_i_16 
       (.I0(\localWgPriTime_reg[27]_i_30_n_0 ),
        .I1(\localWgPriTime_reg[27]_i_31_n_0 ),
        .O(\localWgPriTime_reg[27]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[27]_i_17 
       (.I0(\localWgPriTime_reg[27]_i_32_n_0 ),
        .I1(\localWgPriTime_reg[27]_i_33_n_0 ),
        .O(\localWgPriTime_reg[27]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[27]_i_18 
       (.I0(\localWgPriTime[27]_i_34_n_0 ),
        .I1(\localWgPriTime[27]_i_35_n_0 ),
        .O(\localWgPriTime_reg[27]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_19 
       (.I0(\localWgPriTime[27]_i_36_n_0 ),
        .I1(\localWgPriTime[27]_i_37_n_0 ),
        .O(\localWgPriTime_reg[27]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_20 
       (.I0(\localWgPriTime[27]_i_38_n_0 ),
        .I1(\localWgPriTime[27]_i_39_n_0 ),
        .O(\localWgPriTime_reg[27]_i_20_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_21 
       (.I0(\localWgPriTime[27]_i_40_n_0 ),
        .I1(\localWgPriTime[27]_i_41_n_0 ),
        .O(\localWgPriTime_reg[27]_i_21_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_26 
       (.I0(\localWgPriTime[27]_i_42_n_0 ),
        .I1(\localWgPriTime[27]_i_43_n_0 ),
        .O(\localWgPriTime_reg[27]_i_26_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_27 
       (.I0(\localWgPriTime[27]_i_44_n_0 ),
        .I1(\localWgPriTime[27]_i_45_n_0 ),
        .O(\localWgPriTime_reg[27]_i_27_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_28 
       (.I0(\localWgPriTime[27]_i_46_n_0 ),
        .I1(\localWgPriTime[27]_i_47_n_0 ),
        .O(\localWgPriTime_reg[27]_i_28_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_29 
       (.I0(\localWgPriTime[27]_i_48_n_0 ),
        .I1(\localWgPriTime[27]_i_49_n_0 ),
        .O(\localWgPriTime_reg[27]_i_29_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_30 
       (.I0(\localWgPriTime[27]_i_50_n_0 ),
        .I1(\localWgPriTime[27]_i_51_n_0 ),
        .O(\localWgPriTime_reg[27]_i_30_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_31 
       (.I0(\localWgPriTime[27]_i_52_n_0 ),
        .I1(\localWgPriTime[27]_i_53_n_0 ),
        .O(\localWgPriTime_reg[27]_i_31_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_32 
       (.I0(\localWgPriTime[27]_i_54_n_0 ),
        .I1(\localWgPriTime[27]_i_55_n_0 ),
        .O(\localWgPriTime_reg[27]_i_32_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  MUXF7 \localWgPriTime_reg[27]_i_33 
       (.I0(\localWgPriTime[27]_i_56_n_0 ),
        .I1(\localWgPriTime[27]_i_57_n_0 ),
        .O(\localWgPriTime_reg[27]_i_33_n_0 ),
        .S(\localWgSampleAddr1_reg[2]_rep__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[4] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[0]),
        .Q(\localWgPriTime_reg_n_0_[4] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[4]_i_10 
       (.I0(\localWgPriTime[4]_i_24_n_0 ),
        .I1(\localWgPriTime[4]_i_25_n_0 ),
        .O(\localWgPriTime_reg[4]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_11 
       (.I0(\localWgPriTime[4]_i_26_n_0 ),
        .I1(\localWgPriTime[4]_i_27_n_0 ),
        .O(\localWgPriTime_reg[4]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_12 
       (.I0(\localWgPriTime[4]_i_28_n_0 ),
        .I1(\localWgPriTime[4]_i_29_n_0 ),
        .O(\localWgPriTime_reg[4]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_13 
       (.I0(\localWgPriTime[4]_i_30_n_0 ),
        .I1(\localWgPriTime[4]_i_31_n_0 ),
        .O(\localWgPriTime_reg[4]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_14 
       (.I0(\localWgPriTime[4]_i_32_n_0 ),
        .I1(\localWgPriTime[4]_i_33_n_0 ),
        .O(\localWgPriTime_reg[4]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_15 
       (.I0(\localWgPriTime[4]_i_34_n_0 ),
        .I1(\localWgPriTime[4]_i_35_n_0 ),
        .O(\localWgPriTime_reg[4]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_16 
       (.I0(\localWgPriTime[4]_i_36_n_0 ),
        .I1(\localWgPriTime[4]_i_37_n_0 ),
        .O(\localWgPriTime_reg[4]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_17 
       (.I0(\localWgPriTime[4]_i_38_n_0 ),
        .I1(\localWgPriTime[4]_i_39_n_0 ),
        .O(\localWgPriTime_reg[4]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_18 
       (.I0(\localWgPriTime[4]_i_40_n_0 ),
        .I1(\localWgPriTime[4]_i_41_n_0 ),
        .O(\localWgPriTime_reg[4]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_19 
       (.I0(\localWgPriTime[4]_i_42_n_0 ),
        .I1(\localWgPriTime[4]_i_43_n_0 ),
        .O(\localWgPriTime_reg[4]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[4]_i_4 
       (.I0(\localWgPriTime_reg[4]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[4]_i_13_n_0 ),
        .O(\localWgPriTime_reg[4]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[4]_i_5 
       (.I0(\localWgPriTime_reg[4]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[4]_i_15_n_0 ),
        .O(\localWgPriTime_reg[4]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[4]_i_6 
       (.I0(\localWgPriTime_reg[4]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[4]_i_17_n_0 ),
        .O(\localWgPriTime_reg[4]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[4]_i_7 
       (.I0(\localWgPriTime_reg[4]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[4]_i_19_n_0 ),
        .O(\localWgPriTime_reg[4]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[4]_i_8 
       (.I0(\localWgPriTime[4]_i_20_n_0 ),
        .I1(\localWgPriTime[4]_i_21_n_0 ),
        .O(\localWgPriTime_reg[4]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[4]_i_9 
       (.I0(\localWgPriTime[4]_i_22_n_0 ),
        .I1(\localWgPriTime[4]_i_23_n_0 ),
        .O(\localWgPriTime_reg[4]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[5] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[1]),
        .Q(\localWgPriTime_reg_n_0_[5] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[5]_i_10 
       (.I0(\localWgPriTime[5]_i_24_n_0 ),
        .I1(\localWgPriTime[5]_i_25_n_0 ),
        .O(\localWgPriTime_reg[5]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_11 
       (.I0(\localWgPriTime[5]_i_26_n_0 ),
        .I1(\localWgPriTime[5]_i_27_n_0 ),
        .O(\localWgPriTime_reg[5]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_12 
       (.I0(\localWgPriTime[5]_i_28_n_0 ),
        .I1(\localWgPriTime[5]_i_29_n_0 ),
        .O(\localWgPriTime_reg[5]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_13 
       (.I0(\localWgPriTime[5]_i_30_n_0 ),
        .I1(\localWgPriTime[5]_i_31_n_0 ),
        .O(\localWgPriTime_reg[5]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_14 
       (.I0(\localWgPriTime[5]_i_32_n_0 ),
        .I1(\localWgPriTime[5]_i_33_n_0 ),
        .O(\localWgPriTime_reg[5]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_15 
       (.I0(\localWgPriTime[5]_i_34_n_0 ),
        .I1(\localWgPriTime[5]_i_35_n_0 ),
        .O(\localWgPriTime_reg[5]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_16 
       (.I0(\localWgPriTime[5]_i_36_n_0 ),
        .I1(\localWgPriTime[5]_i_37_n_0 ),
        .O(\localWgPriTime_reg[5]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_17 
       (.I0(\localWgPriTime[5]_i_38_n_0 ),
        .I1(\localWgPriTime[5]_i_39_n_0 ),
        .O(\localWgPriTime_reg[5]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_18 
       (.I0(\localWgPriTime[5]_i_40_n_0 ),
        .I1(\localWgPriTime[5]_i_41_n_0 ),
        .O(\localWgPriTime_reg[5]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_19 
       (.I0(\localWgPriTime[5]_i_42_n_0 ),
        .I1(\localWgPriTime[5]_i_43_n_0 ),
        .O(\localWgPriTime_reg[5]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[5]_i_4 
       (.I0(\localWgPriTime_reg[5]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[5]_i_13_n_0 ),
        .O(\localWgPriTime_reg[5]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[5]_i_5 
       (.I0(\localWgPriTime_reg[5]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[5]_i_15_n_0 ),
        .O(\localWgPriTime_reg[5]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[5]_i_6 
       (.I0(\localWgPriTime_reg[5]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[5]_i_17_n_0 ),
        .O(\localWgPriTime_reg[5]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[5]_i_7 
       (.I0(\localWgPriTime_reg[5]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[5]_i_19_n_0 ),
        .O(\localWgPriTime_reg[5]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[5]_i_8 
       (.I0(\localWgPriTime[5]_i_20_n_0 ),
        .I1(\localWgPriTime[5]_i_21_n_0 ),
        .O(\localWgPriTime_reg[5]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[5]_i_9 
       (.I0(\localWgPriTime[5]_i_22_n_0 ),
        .I1(\localWgPriTime[5]_i_23_n_0 ),
        .O(\localWgPriTime_reg[5]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[6] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[2]),
        .Q(\localWgPriTime_reg_n_0_[6] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[6]_i_10 
       (.I0(\localWgPriTime[6]_i_24_n_0 ),
        .I1(\localWgPriTime[6]_i_25_n_0 ),
        .O(\localWgPriTime_reg[6]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_11 
       (.I0(\localWgPriTime[6]_i_26_n_0 ),
        .I1(\localWgPriTime[6]_i_27_n_0 ),
        .O(\localWgPriTime_reg[6]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_12 
       (.I0(\localWgPriTime[6]_i_28_n_0 ),
        .I1(\localWgPriTime[6]_i_29_n_0 ),
        .O(\localWgPriTime_reg[6]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_13 
       (.I0(\localWgPriTime[6]_i_30_n_0 ),
        .I1(\localWgPriTime[6]_i_31_n_0 ),
        .O(\localWgPriTime_reg[6]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_14 
       (.I0(\localWgPriTime[6]_i_32_n_0 ),
        .I1(\localWgPriTime[6]_i_33_n_0 ),
        .O(\localWgPriTime_reg[6]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_15 
       (.I0(\localWgPriTime[6]_i_34_n_0 ),
        .I1(\localWgPriTime[6]_i_35_n_0 ),
        .O(\localWgPriTime_reg[6]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_16 
       (.I0(\localWgPriTime[6]_i_36_n_0 ),
        .I1(\localWgPriTime[6]_i_37_n_0 ),
        .O(\localWgPriTime_reg[6]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_17 
       (.I0(\localWgPriTime[6]_i_38_n_0 ),
        .I1(\localWgPriTime[6]_i_39_n_0 ),
        .O(\localWgPriTime_reg[6]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_18 
       (.I0(\localWgPriTime[6]_i_40_n_0 ),
        .I1(\localWgPriTime[6]_i_41_n_0 ),
        .O(\localWgPriTime_reg[6]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_19 
       (.I0(\localWgPriTime[6]_i_42_n_0 ),
        .I1(\localWgPriTime[6]_i_43_n_0 ),
        .O(\localWgPriTime_reg[6]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[6]_i_4 
       (.I0(\localWgPriTime_reg[6]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[6]_i_13_n_0 ),
        .O(\localWgPriTime_reg[6]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[6]_i_5 
       (.I0(\localWgPriTime_reg[6]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[6]_i_15_n_0 ),
        .O(\localWgPriTime_reg[6]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[6]_i_6 
       (.I0(\localWgPriTime_reg[6]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[6]_i_17_n_0 ),
        .O(\localWgPriTime_reg[6]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[6]_i_7 
       (.I0(\localWgPriTime_reg[6]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[6]_i_19_n_0 ),
        .O(\localWgPriTime_reg[6]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[6]_i_8 
       (.I0(\localWgPriTime[6]_i_20_n_0 ),
        .I1(\localWgPriTime[6]_i_21_n_0 ),
        .O(\localWgPriTime_reg[6]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[6]_i_9 
       (.I0(\localWgPriTime[6]_i_22_n_0 ),
        .I1(\localWgPriTime[6]_i_23_n_0 ),
        .O(\localWgPriTime_reg[6]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[7] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[3]),
        .Q(\localWgPriTime_reg_n_0_[7] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[7]_i_10 
       (.I0(\localWgPriTime[7]_i_24_n_0 ),
        .I1(\localWgPriTime[7]_i_25_n_0 ),
        .O(\localWgPriTime_reg[7]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_11 
       (.I0(\localWgPriTime[7]_i_26_n_0 ),
        .I1(\localWgPriTime[7]_i_27_n_0 ),
        .O(\localWgPriTime_reg[7]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_12 
       (.I0(\localWgPriTime[7]_i_28_n_0 ),
        .I1(\localWgPriTime[7]_i_29_n_0 ),
        .O(\localWgPriTime_reg[7]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_13 
       (.I0(\localWgPriTime[7]_i_30_n_0 ),
        .I1(\localWgPriTime[7]_i_31_n_0 ),
        .O(\localWgPriTime_reg[7]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_14 
       (.I0(\localWgPriTime[7]_i_32_n_0 ),
        .I1(\localWgPriTime[7]_i_33_n_0 ),
        .O(\localWgPriTime_reg[7]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_15 
       (.I0(\localWgPriTime[7]_i_34_n_0 ),
        .I1(\localWgPriTime[7]_i_35_n_0 ),
        .O(\localWgPriTime_reg[7]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_16 
       (.I0(\localWgPriTime[7]_i_36_n_0 ),
        .I1(\localWgPriTime[7]_i_37_n_0 ),
        .O(\localWgPriTime_reg[7]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_17 
       (.I0(\localWgPriTime[7]_i_38_n_0 ),
        .I1(\localWgPriTime[7]_i_39_n_0 ),
        .O(\localWgPriTime_reg[7]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_18 
       (.I0(\localWgPriTime[7]_i_40_n_0 ),
        .I1(\localWgPriTime[7]_i_41_n_0 ),
        .O(\localWgPriTime_reg[7]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_19 
       (.I0(\localWgPriTime[7]_i_42_n_0 ),
        .I1(\localWgPriTime[7]_i_43_n_0 ),
        .O(\localWgPriTime_reg[7]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[7]_i_4 
       (.I0(\localWgPriTime_reg[7]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[7]_i_13_n_0 ),
        .O(\localWgPriTime_reg[7]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[7]_i_5 
       (.I0(\localWgPriTime_reg[7]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[7]_i_15_n_0 ),
        .O(\localWgPriTime_reg[7]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[7]_i_6 
       (.I0(\localWgPriTime_reg[7]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[7]_i_17_n_0 ),
        .O(\localWgPriTime_reg[7]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[7]_i_7 
       (.I0(\localWgPriTime_reg[7]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[7]_i_19_n_0 ),
        .O(\localWgPriTime_reg[7]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[7]_i_8 
       (.I0(\localWgPriTime[7]_i_20_n_0 ),
        .I1(\localWgPriTime[7]_i_21_n_0 ),
        .O(\localWgPriTime_reg[7]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[7]_i_9 
       (.I0(\localWgPriTime[7]_i_22_n_0 ),
        .I1(\localWgPriTime[7]_i_23_n_0 ),
        .O(\localWgPriTime_reg[7]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[8] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[4]),
        .Q(\localWgPriTime_reg_n_0_[8] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[8]_i_10 
       (.I0(\localWgPriTime[8]_i_24_n_0 ),
        .I1(\localWgPriTime[8]_i_25_n_0 ),
        .O(\localWgPriTime_reg[8]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_11 
       (.I0(\localWgPriTime[8]_i_26_n_0 ),
        .I1(\localWgPriTime[8]_i_27_n_0 ),
        .O(\localWgPriTime_reg[8]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_12 
       (.I0(\localWgPriTime[8]_i_28_n_0 ),
        .I1(\localWgPriTime[8]_i_29_n_0 ),
        .O(\localWgPriTime_reg[8]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_13 
       (.I0(\localWgPriTime[8]_i_30_n_0 ),
        .I1(\localWgPriTime[8]_i_31_n_0 ),
        .O(\localWgPriTime_reg[8]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_14 
       (.I0(\localWgPriTime[8]_i_32_n_0 ),
        .I1(\localWgPriTime[8]_i_33_n_0 ),
        .O(\localWgPriTime_reg[8]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_15 
       (.I0(\localWgPriTime[8]_i_34_n_0 ),
        .I1(\localWgPriTime[8]_i_35_n_0 ),
        .O(\localWgPriTime_reg[8]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_16 
       (.I0(\localWgPriTime[8]_i_36_n_0 ),
        .I1(\localWgPriTime[8]_i_37_n_0 ),
        .O(\localWgPriTime_reg[8]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_17 
       (.I0(\localWgPriTime[8]_i_38_n_0 ),
        .I1(\localWgPriTime[8]_i_39_n_0 ),
        .O(\localWgPriTime_reg[8]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_18 
       (.I0(\localWgPriTime[8]_i_40_n_0 ),
        .I1(\localWgPriTime[8]_i_41_n_0 ),
        .O(\localWgPriTime_reg[8]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_19 
       (.I0(\localWgPriTime[8]_i_42_n_0 ),
        .I1(\localWgPriTime[8]_i_43_n_0 ),
        .O(\localWgPriTime_reg[8]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[8]_i_4 
       (.I0(\localWgPriTime_reg[8]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[8]_i_13_n_0 ),
        .O(\localWgPriTime_reg[8]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[8]_i_5 
       (.I0(\localWgPriTime_reg[8]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[8]_i_15_n_0 ),
        .O(\localWgPriTime_reg[8]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[8]_i_6 
       (.I0(\localWgPriTime_reg[8]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[8]_i_17_n_0 ),
        .O(\localWgPriTime_reg[8]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[8]_i_7 
       (.I0(\localWgPriTime_reg[8]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[8]_i_19_n_0 ),
        .O(\localWgPriTime_reg[8]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[8]_i_8 
       (.I0(\localWgPriTime[8]_i_20_n_0 ),
        .I1(\localWgPriTime[8]_i_21_n_0 ),
        .O(\localWgPriTime_reg[8]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[8]_i_9 
       (.I0(\localWgPriTime[8]_i_22_n_0 ),
        .I1(\localWgPriTime[8]_i_23_n_0 ),
        .O(\localWgPriTime_reg[8]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgPriTime_reg[9] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(bmem[5]),
        .Q(\localWgPriTime_reg_n_0_[9] ),
        .R(\localWgPriTime[27]_i_1_n_0 ));
  MUXF7 \localWgPriTime_reg[9]_i_10 
       (.I0(\localWgPriTime[9]_i_24_n_0 ),
        .I1(\localWgPriTime[9]_i_25_n_0 ),
        .O(\localWgPriTime_reg[9]_i_10_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_11 
       (.I0(\localWgPriTime[9]_i_26_n_0 ),
        .I1(\localWgPriTime[9]_i_27_n_0 ),
        .O(\localWgPriTime_reg[9]_i_11_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_12 
       (.I0(\localWgPriTime[9]_i_28_n_0 ),
        .I1(\localWgPriTime[9]_i_29_n_0 ),
        .O(\localWgPriTime_reg[9]_i_12_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_13 
       (.I0(\localWgPriTime[9]_i_30_n_0 ),
        .I1(\localWgPriTime[9]_i_31_n_0 ),
        .O(\localWgPriTime_reg[9]_i_13_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_14 
       (.I0(\localWgPriTime[9]_i_32_n_0 ),
        .I1(\localWgPriTime[9]_i_33_n_0 ),
        .O(\localWgPriTime_reg[9]_i_14_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_15 
       (.I0(\localWgPriTime[9]_i_34_n_0 ),
        .I1(\localWgPriTime[9]_i_35_n_0 ),
        .O(\localWgPriTime_reg[9]_i_15_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_16 
       (.I0(\localWgPriTime[9]_i_36_n_0 ),
        .I1(\localWgPriTime[9]_i_37_n_0 ),
        .O(\localWgPriTime_reg[9]_i_16_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_17 
       (.I0(\localWgPriTime[9]_i_38_n_0 ),
        .I1(\localWgPriTime[9]_i_39_n_0 ),
        .O(\localWgPriTime_reg[9]_i_17_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_18 
       (.I0(\localWgPriTime[9]_i_40_n_0 ),
        .I1(\localWgPriTime[9]_i_41_n_0 ),
        .O(\localWgPriTime_reg[9]_i_18_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_19 
       (.I0(\localWgPriTime[9]_i_42_n_0 ),
        .I1(\localWgPriTime[9]_i_43_n_0 ),
        .O(\localWgPriTime_reg[9]_i_19_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF8 \localWgPriTime_reg[9]_i_4 
       (.I0(\localWgPriTime_reg[9]_i_12_n_0 ),
        .I1(\localWgPriTime_reg[9]_i_13_n_0 ),
        .O(\localWgPriTime_reg[9]_i_4_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[9]_i_5 
       (.I0(\localWgPriTime_reg[9]_i_14_n_0 ),
        .I1(\localWgPriTime_reg[9]_i_15_n_0 ),
        .O(\localWgPriTime_reg[9]_i_5_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[9]_i_6 
       (.I0(\localWgPriTime_reg[9]_i_16_n_0 ),
        .I1(\localWgPriTime_reg[9]_i_17_n_0 ),
        .O(\localWgPriTime_reg[9]_i_6_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF8 \localWgPriTime_reg[9]_i_7 
       (.I0(\localWgPriTime_reg[9]_i_18_n_0 ),
        .I1(\localWgPriTime_reg[9]_i_19_n_0 ),
        .O(\localWgPriTime_reg[9]_i_7_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[3] ));
  MUXF7 \localWgPriTime_reg[9]_i_8 
       (.I0(\localWgPriTime[9]_i_20_n_0 ),
        .I1(\localWgPriTime[9]_i_21_n_0 ),
        .O(\localWgPriTime_reg[9]_i_8_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  MUXF7 \localWgPriTime_reg[9]_i_9 
       (.I0(\localWgPriTime[9]_i_22_n_0 ),
        .I1(\localWgPriTime[9]_i_23_n_0 ),
        .O(\localWgPriTime_reg[9]_i_9_n_0 ),
        .S(\localWgSampleAddr1_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[0]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[0]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[0]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[0]_i_4_n_0 ),
        .O(\localWgPulseWidth[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_11 
       (.I0(\bmem_reg[70]_47 [0]),
        .I1(\bmem_reg[68]_49 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][0] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [0]),
        .O(\localWgPulseWidth[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_12 
       (.I0(\bmem_reg[78]_35 [0]),
        .I1(\bmem_reg[76]_39 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][0] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [0]),
        .O(\localWgPulseWidth[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_13 
       (.I0(\bmem_reg[86]_19 [0]),
        .I1(\bmem_reg[84]_23 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [0]),
        .O(\localWgPulseWidth[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_14 
       (.I0(\bmem_reg[94]_3 [0]),
        .I1(\bmem_reg[92]_7 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [0]),
        .O(\localWgPulseWidth[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_15 
       (.I0(\bmem_reg[38]_105 [0]),
        .I1(\bmem_reg[36]_109 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [0]),
        .O(\localWgPulseWidth[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_16 
       (.I0(\bmem_reg[46]_89 [0]),
        .I1(\bmem_reg[44]_93 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [0]),
        .O(\localWgPulseWidth[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_17 
       (.I0(\bmem_reg[54]_73 [0]),
        .I1(\bmem_reg[52]_77 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [0]),
        .O(\localWgPulseWidth[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_18 
       (.I0(\bmem_reg[62]_57 [0]),
        .I1(\bmem_reg[60]_61 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [0]),
        .O(\localWgPulseWidth[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_19 
       (.I0(\bmem_reg_n_0_[6][0] ),
        .I1(\bmem_reg_n_0_[4][0] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][0] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][0] ),
        .O(\localWgPulseWidth[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_20 
       (.I0(\bmem_reg_n_0_[14][0] ),
        .I1(\bmem_reg_n_0_[12][0] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][0] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[8][0] ),
        .O(\localWgPulseWidth[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_21 
       (.I0(\bmem_reg[22]_135 [0]),
        .I1(\bmem_reg[20]_139 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][0] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][0] ),
        .O(\localWgPulseWidth[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[0]_i_22 
       (.I0(\bmem_reg[30]_119 [0]),
        .I1(\bmem_reg[28]_123 [0]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [0]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [0]),
        .O(\localWgPulseWidth[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[10]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[10]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[10]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[10]_i_4_n_0 ),
        .O(\localWgPulseWidth[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_11 
       (.I0(\bmem_reg[70]_47 [10]),
        .I1(\bmem_reg[68]_49 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][10] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [10]),
        .O(\localWgPulseWidth[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_12 
       (.I0(\bmem_reg[78]_35 [10]),
        .I1(\bmem_reg[76]_39 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][10] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [10]),
        .O(\localWgPulseWidth[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_13 
       (.I0(\bmem_reg[86]_19 [10]),
        .I1(\bmem_reg[84]_23 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [10]),
        .O(\localWgPulseWidth[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_14 
       (.I0(\bmem_reg[94]_3 [10]),
        .I1(\bmem_reg[92]_7 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [10]),
        .O(\localWgPulseWidth[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_15 
       (.I0(\bmem_reg[38]_105 [10]),
        .I1(\bmem_reg[36]_109 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [10]),
        .O(\localWgPulseWidth[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_16 
       (.I0(\bmem_reg[46]_89 [10]),
        .I1(\bmem_reg[44]_93 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [10]),
        .O(\localWgPulseWidth[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_17 
       (.I0(\bmem_reg[54]_73 [10]),
        .I1(\bmem_reg[52]_77 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [10]),
        .O(\localWgPulseWidth[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_18 
       (.I0(\bmem_reg[62]_57 [10]),
        .I1(\bmem_reg[60]_61 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [10]),
        .O(\localWgPulseWidth[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_19 
       (.I0(\bmem_reg_n_0_[6][10] ),
        .I1(\bmem_reg_n_0_[4][10] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][10] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][10] ),
        .O(\localWgPulseWidth[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_20 
       (.I0(\bmem_reg_n_0_[14][10] ),
        .I1(\bmem_reg_n_0_[12][10] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][10] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\rmem_reg[36]_170 [2]),
        .O(\localWgPulseWidth[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_21 
       (.I0(\bmem_reg[22]_135 [10]),
        .I1(\bmem_reg[20]_139 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][10] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][10] ),
        .O(\localWgPulseWidth[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[10]_i_22 
       (.I0(\bmem_reg[30]_119 [10]),
        .I1(\bmem_reg[28]_123 [10]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [10]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [10]),
        .O(\localWgPulseWidth[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[11]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[11]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[11]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[11]_i_4_n_0 ),
        .O(\localWgPulseWidth[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_11 
       (.I0(\bmem_reg[70]_47 [11]),
        .I1(\bmem_reg[68]_49 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][11] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [11]),
        .O(\localWgPulseWidth[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_12 
       (.I0(\bmem_reg[78]_35 [11]),
        .I1(\bmem_reg[76]_39 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][11] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [11]),
        .O(\localWgPulseWidth[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_13 
       (.I0(\bmem_reg[86]_19 [11]),
        .I1(\bmem_reg[84]_23 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [11]),
        .O(\localWgPulseWidth[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_14 
       (.I0(\bmem_reg[94]_3 [11]),
        .I1(\bmem_reg[92]_7 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [11]),
        .O(\localWgPulseWidth[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_15 
       (.I0(\bmem_reg[38]_105 [11]),
        .I1(\bmem_reg[36]_109 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [11]),
        .O(\localWgPulseWidth[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_16 
       (.I0(\bmem_reg[46]_89 [11]),
        .I1(\bmem_reg[44]_93 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [11]),
        .O(\localWgPulseWidth[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_17 
       (.I0(\bmem_reg[54]_73 [11]),
        .I1(\bmem_reg[52]_77 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [11]),
        .O(\localWgPulseWidth[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_18 
       (.I0(\bmem_reg[62]_57 [11]),
        .I1(\bmem_reg[60]_61 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [11]),
        .O(\localWgPulseWidth[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_19 
       (.I0(\bmem_reg_n_0_[6][11] ),
        .I1(\bmem_reg_n_0_[4][11] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][11] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][11] ),
        .O(\localWgPulseWidth[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_20 
       (.I0(\bmem_reg_n_0_[14][11] ),
        .I1(\bmem_reg_n_0_[12][11] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][11] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(Q),
        .O(\localWgPulseWidth[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_21 
       (.I0(\bmem_reg[22]_135 [11]),
        .I1(\bmem_reg[20]_139 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][11] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][11] ),
        .O(\localWgPulseWidth[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[11]_i_22 
       (.I0(\bmem_reg[30]_119 [11]),
        .I1(\bmem_reg[28]_123 [11]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [11]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [11]),
        .O(\localWgPulseWidth[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[12]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[12]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[12]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[12]_i_4_n_0 ),
        .O(\localWgPulseWidth[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_11 
       (.I0(\bmem_reg[70]_47 [12]),
        .I1(\bmem_reg[68]_49 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][12] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [12]),
        .O(\localWgPulseWidth[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_12 
       (.I0(\bmem_reg[78]_35 [12]),
        .I1(\bmem_reg[76]_39 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][12] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [12]),
        .O(\localWgPulseWidth[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_13 
       (.I0(\bmem_reg[86]_19 [12]),
        .I1(\bmem_reg[84]_23 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [12]),
        .O(\localWgPulseWidth[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_14 
       (.I0(\bmem_reg[94]_3 [12]),
        .I1(\bmem_reg[92]_7 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [12]),
        .O(\localWgPulseWidth[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_15 
       (.I0(\bmem_reg[38]_105 [12]),
        .I1(\bmem_reg[36]_109 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [12]),
        .O(\localWgPulseWidth[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_16 
       (.I0(\bmem_reg[46]_89 [12]),
        .I1(\bmem_reg[44]_93 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [12]),
        .O(\localWgPulseWidth[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_17 
       (.I0(\bmem_reg[54]_73 [12]),
        .I1(\bmem_reg[52]_77 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [12]),
        .O(\localWgPulseWidth[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_18 
       (.I0(\bmem_reg[62]_57 [12]),
        .I1(\bmem_reg[60]_61 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [12]),
        .O(\localWgPulseWidth[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_19 
       (.I0(\bmem_reg_n_0_[6][12] ),
        .I1(\bmem_reg_n_0_[4][12] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][12] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][12] ),
        .O(\localWgPulseWidth[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_20 
       (.I0(\bmem_reg_n_0_[14][12] ),
        .I1(\bmem_reg_n_0_[12][12] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][12] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][12] ),
        .O(\localWgPulseWidth[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_21 
       (.I0(\bmem_reg[22]_135 [12]),
        .I1(\bmem_reg[20]_139 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][12] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][12] ),
        .O(\localWgPulseWidth[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[12]_i_22 
       (.I0(\bmem_reg[30]_119 [12]),
        .I1(\bmem_reg[28]_123 [12]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [12]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [12]),
        .O(\localWgPulseWidth[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[13]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[13]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[13]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[13]_i_4_n_0 ),
        .O(\localWgPulseWidth[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_11 
       (.I0(\bmem_reg[70]_47 [13]),
        .I1(\bmem_reg[68]_49 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][13] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [13]),
        .O(\localWgPulseWidth[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_12 
       (.I0(\bmem_reg[78]_35 [13]),
        .I1(\bmem_reg[76]_39 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][13] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [13]),
        .O(\localWgPulseWidth[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_13 
       (.I0(\bmem_reg[86]_19 [13]),
        .I1(\bmem_reg[84]_23 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [13]),
        .O(\localWgPulseWidth[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_14 
       (.I0(\bmem_reg[94]_3 [13]),
        .I1(\bmem_reg[92]_7 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [13]),
        .O(\localWgPulseWidth[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_15 
       (.I0(\bmem_reg[38]_105 [13]),
        .I1(\bmem_reg[36]_109 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [13]),
        .O(\localWgPulseWidth[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_16 
       (.I0(\bmem_reg[46]_89 [13]),
        .I1(\bmem_reg[44]_93 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [13]),
        .O(\localWgPulseWidth[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_17 
       (.I0(\bmem_reg[54]_73 [13]),
        .I1(\bmem_reg[52]_77 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [13]),
        .O(\localWgPulseWidth[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_18 
       (.I0(\bmem_reg[62]_57 [13]),
        .I1(\bmem_reg[60]_61 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [13]),
        .O(\localWgPulseWidth[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_19 
       (.I0(\bmem_reg_n_0_[6][13] ),
        .I1(\bmem_reg_n_0_[4][13] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][13] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][13] ),
        .O(\localWgPulseWidth[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_20 
       (.I0(\bmem_reg_n_0_[14][13] ),
        .I1(\bmem_reg_n_0_[12][13] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][13] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][13] ),
        .O(\localWgPulseWidth[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_21 
       (.I0(\bmem_reg[22]_135 [13]),
        .I1(\bmem_reg[20]_139 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][13] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][13] ),
        .O(\localWgPulseWidth[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[13]_i_22 
       (.I0(\bmem_reg[30]_119 [13]),
        .I1(\bmem_reg[28]_123 [13]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [13]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [13]),
        .O(\localWgPulseWidth[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[14]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[14]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[14]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[14]_i_4_n_0 ),
        .O(\localWgPulseWidth[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_11 
       (.I0(\bmem_reg[70]_47 [14]),
        .I1(\bmem_reg[68]_49 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][14] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [14]),
        .O(\localWgPulseWidth[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_12 
       (.I0(\bmem_reg[78]_35 [14]),
        .I1(\bmem_reg[76]_39 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][14] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [14]),
        .O(\localWgPulseWidth[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_13 
       (.I0(\bmem_reg[86]_19 [14]),
        .I1(\bmem_reg[84]_23 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [14]),
        .O(\localWgPulseWidth[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_14 
       (.I0(\bmem_reg[94]_3 [14]),
        .I1(\bmem_reg[92]_7 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [14]),
        .O(\localWgPulseWidth[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_15 
       (.I0(\bmem_reg[38]_105 [14]),
        .I1(\bmem_reg[36]_109 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [14]),
        .O(\localWgPulseWidth[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_16 
       (.I0(\bmem_reg[46]_89 [14]),
        .I1(\bmem_reg[44]_93 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [14]),
        .O(\localWgPulseWidth[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_17 
       (.I0(\bmem_reg[54]_73 [14]),
        .I1(\bmem_reg[52]_77 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [14]),
        .O(\localWgPulseWidth[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_18 
       (.I0(\bmem_reg[62]_57 [14]),
        .I1(\bmem_reg[60]_61 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [14]),
        .O(\localWgPulseWidth[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_19 
       (.I0(\bmem_reg_n_0_[6][14] ),
        .I1(\bmem_reg_n_0_[4][14] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][14] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][14] ),
        .O(\localWgPulseWidth[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_20 
       (.I0(\bmem_reg_n_0_[14][14] ),
        .I1(\bmem_reg_n_0_[12][14] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][14] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][14] ),
        .O(\localWgPulseWidth[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_21 
       (.I0(\bmem_reg[22]_135 [14]),
        .I1(\bmem_reg[20]_139 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][14] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][14] ),
        .O(\localWgPulseWidth[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[14]_i_22 
       (.I0(\bmem_reg[30]_119 [14]),
        .I1(\bmem_reg[28]_123 [14]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [14]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [14]),
        .O(\localWgPulseWidth[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[15]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[15]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[15]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[15]_i_4_n_0 ),
        .O(\localWgPulseWidth[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_11 
       (.I0(\bmem_reg[70]_47 [15]),
        .I1(\bmem_reg[68]_49 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][15] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [15]),
        .O(\localWgPulseWidth[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_12 
       (.I0(\bmem_reg[78]_35 [15]),
        .I1(\bmem_reg[76]_39 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][15] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [15]),
        .O(\localWgPulseWidth[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_13 
       (.I0(\bmem_reg[86]_19 [15]),
        .I1(\bmem_reg[84]_23 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [15]),
        .O(\localWgPulseWidth[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_14 
       (.I0(\bmem_reg[94]_3 [15]),
        .I1(\bmem_reg[92]_7 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [15]),
        .O(\localWgPulseWidth[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_15 
       (.I0(\bmem_reg[38]_105 [15]),
        .I1(\bmem_reg[36]_109 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [15]),
        .O(\localWgPulseWidth[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_16 
       (.I0(\bmem_reg[46]_89 [15]),
        .I1(\bmem_reg[44]_93 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [15]),
        .O(\localWgPulseWidth[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_17 
       (.I0(\bmem_reg[54]_73 [15]),
        .I1(\bmem_reg[52]_77 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [15]),
        .O(\localWgPulseWidth[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_18 
       (.I0(\bmem_reg[62]_57 [15]),
        .I1(\bmem_reg[60]_61 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [15]),
        .O(\localWgPulseWidth[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_19 
       (.I0(\bmem_reg_n_0_[6][15] ),
        .I1(\bmem_reg_n_0_[4][15] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][15] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][15] ),
        .O(\localWgPulseWidth[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_20 
       (.I0(\bmem_reg_n_0_[14][15] ),
        .I1(\bmem_reg_n_0_[12][15] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][15] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][15] ),
        .O(\localWgPulseWidth[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_21 
       (.I0(\bmem_reg[22]_135 [15]),
        .I1(\bmem_reg[20]_139 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][15] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][15] ),
        .O(\localWgPulseWidth[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[15]_i_22 
       (.I0(\bmem_reg[30]_119 [15]),
        .I1(\bmem_reg[28]_123 [15]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [15]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [15]),
        .O(\localWgPulseWidth[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[1]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[1]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[1]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[1]_i_4_n_0 ),
        .O(\localWgPulseWidth[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_11 
       (.I0(\bmem_reg[70]_47 [1]),
        .I1(\bmem_reg[68]_49 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][1] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [1]),
        .O(\localWgPulseWidth[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_12 
       (.I0(\bmem_reg[78]_35 [1]),
        .I1(\bmem_reg[76]_39 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][1] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [1]),
        .O(\localWgPulseWidth[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_13 
       (.I0(\bmem_reg[86]_19 [1]),
        .I1(\bmem_reg[84]_23 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [1]),
        .O(\localWgPulseWidth[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_14 
       (.I0(\bmem_reg[94]_3 [1]),
        .I1(\bmem_reg[92]_7 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [1]),
        .O(\localWgPulseWidth[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_15 
       (.I0(\bmem_reg[38]_105 [1]),
        .I1(\bmem_reg[36]_109 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [1]),
        .O(\localWgPulseWidth[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_16 
       (.I0(\bmem_reg[46]_89 [1]),
        .I1(\bmem_reg[44]_93 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [1]),
        .O(\localWgPulseWidth[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_17 
       (.I0(\bmem_reg[54]_73 [1]),
        .I1(\bmem_reg[52]_77 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [1]),
        .O(\localWgPulseWidth[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_18 
       (.I0(\bmem_reg[62]_57 [1]),
        .I1(\bmem_reg[60]_61 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [1]),
        .O(\localWgPulseWidth[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_19 
       (.I0(\bmem_reg_n_0_[6][1] ),
        .I1(\bmem_reg_n_0_[4][1] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][1] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][1] ),
        .O(\localWgPulseWidth[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_20 
       (.I0(\bmem_reg_n_0_[14][1] ),
        .I1(\bmem_reg_n_0_[12][1] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][1] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[8][1] ),
        .O(\localWgPulseWidth[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_21 
       (.I0(\bmem_reg[22]_135 [1]),
        .I1(\bmem_reg[20]_139 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][1] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][1] ),
        .O(\localWgPulseWidth[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[1]_i_22 
       (.I0(\bmem_reg[30]_119 [1]),
        .I1(\bmem_reg[28]_123 [1]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [1]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [1]),
        .O(\localWgPulseWidth[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[2]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[2]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[2]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[2]_i_4_n_0 ),
        .O(\localWgPulseWidth[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_11 
       (.I0(\bmem_reg[70]_47 [2]),
        .I1(\bmem_reg[68]_49 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][2] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [2]),
        .O(\localWgPulseWidth[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_12 
       (.I0(\bmem_reg[78]_35 [2]),
        .I1(\bmem_reg[76]_39 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][2] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [2]),
        .O(\localWgPulseWidth[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_13 
       (.I0(\bmem_reg[86]_19 [2]),
        .I1(\bmem_reg[84]_23 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [2]),
        .O(\localWgPulseWidth[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_14 
       (.I0(\bmem_reg[94]_3 [2]),
        .I1(\bmem_reg[92]_7 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [2]),
        .O(\localWgPulseWidth[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_15 
       (.I0(\bmem_reg[38]_105 [2]),
        .I1(\bmem_reg[36]_109 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [2]),
        .O(\localWgPulseWidth[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_16 
       (.I0(\bmem_reg[46]_89 [2]),
        .I1(\bmem_reg[44]_93 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [2]),
        .O(\localWgPulseWidth[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_17 
       (.I0(\bmem_reg[54]_73 [2]),
        .I1(\bmem_reg[52]_77 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [2]),
        .O(\localWgPulseWidth[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_18 
       (.I0(\bmem_reg[62]_57 [2]),
        .I1(\bmem_reg[60]_61 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [2]),
        .O(\localWgPulseWidth[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_19 
       (.I0(\bmem_reg_n_0_[6][2] ),
        .I1(\bmem_reg_n_0_[4][2] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][2] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][2] ),
        .O(\localWgPulseWidth[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_20 
       (.I0(\bmem_reg_n_0_[14][2] ),
        .I1(\bmem_reg_n_0_[12][2] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][2] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[8][2] ),
        .O(\localWgPulseWidth[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_21 
       (.I0(\bmem_reg[22]_135 [2]),
        .I1(\bmem_reg[20]_139 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][2] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][2] ),
        .O(\localWgPulseWidth[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[2]_i_22 
       (.I0(\bmem_reg[30]_119 [2]),
        .I1(\bmem_reg[28]_123 [2]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [2]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [2]),
        .O(\localWgPulseWidth[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[3]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[3]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[3]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[3]_i_4_n_0 ),
        .O(\localWgPulseWidth[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_11 
       (.I0(\bmem_reg[70]_47 [3]),
        .I1(\bmem_reg[68]_49 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][3] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [3]),
        .O(\localWgPulseWidth[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_12 
       (.I0(\bmem_reg[78]_35 [3]),
        .I1(\bmem_reg[76]_39 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][3] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [3]),
        .O(\localWgPulseWidth[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_13 
       (.I0(\bmem_reg[86]_19 [3]),
        .I1(\bmem_reg[84]_23 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [3]),
        .O(\localWgPulseWidth[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_14 
       (.I0(\bmem_reg[94]_3 [3]),
        .I1(\bmem_reg[92]_7 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [3]),
        .O(\localWgPulseWidth[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_15 
       (.I0(\bmem_reg[38]_105 [3]),
        .I1(\bmem_reg[36]_109 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [3]),
        .O(\localWgPulseWidth[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_16 
       (.I0(\bmem_reg[46]_89 [3]),
        .I1(\bmem_reg[44]_93 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [3]),
        .O(\localWgPulseWidth[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_17 
       (.I0(\bmem_reg[54]_73 [3]),
        .I1(\bmem_reg[52]_77 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [3]),
        .O(\localWgPulseWidth[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_18 
       (.I0(\bmem_reg[62]_57 [3]),
        .I1(\bmem_reg[60]_61 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [3]),
        .O(\localWgPulseWidth[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_19 
       (.I0(\bmem_reg_n_0_[6][3] ),
        .I1(\bmem_reg_n_0_[4][3] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][3] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][3] ),
        .O(\localWgPulseWidth[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_20 
       (.I0(\bmem_reg_n_0_[14][3] ),
        .I1(\bmem_reg_n_0_[12][3] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][3] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[8][3] ),
        .O(\localWgPulseWidth[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_21 
       (.I0(\bmem_reg[22]_135 [3]),
        .I1(\bmem_reg[20]_139 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][3] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][3] ),
        .O(\localWgPulseWidth[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[3]_i_22 
       (.I0(\bmem_reg[30]_119 [3]),
        .I1(\bmem_reg[28]_123 [3]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [3]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [3]),
        .O(\localWgPulseWidth[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[4]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[4]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[4]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[4]_i_4_n_0 ),
        .O(\localWgPulseWidth[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_11 
       (.I0(\bmem_reg[70]_47 [4]),
        .I1(\bmem_reg[68]_49 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][4] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [4]),
        .O(\localWgPulseWidth[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_12 
       (.I0(\bmem_reg[78]_35 [4]),
        .I1(\bmem_reg[76]_39 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][4] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [4]),
        .O(\localWgPulseWidth[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_13 
       (.I0(\bmem_reg[86]_19 [4]),
        .I1(\bmem_reg[84]_23 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [4]),
        .O(\localWgPulseWidth[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_14 
       (.I0(\bmem_reg[94]_3 [4]),
        .I1(\bmem_reg[92]_7 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [4]),
        .O(\localWgPulseWidth[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_15 
       (.I0(\bmem_reg[38]_105 [4]),
        .I1(\bmem_reg[36]_109 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [4]),
        .O(\localWgPulseWidth[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_16 
       (.I0(\bmem_reg[46]_89 [4]),
        .I1(\bmem_reg[44]_93 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [4]),
        .O(\localWgPulseWidth[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_17 
       (.I0(\bmem_reg[54]_73 [4]),
        .I1(\bmem_reg[52]_77 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [4]),
        .O(\localWgPulseWidth[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_18 
       (.I0(\bmem_reg[62]_57 [4]),
        .I1(\bmem_reg[60]_61 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [4]),
        .O(\localWgPulseWidth[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_19 
       (.I0(\bmem_reg_n_0_[6][4] ),
        .I1(\bmem_reg_n_0_[4][4] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][4] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][4] ),
        .O(\localWgPulseWidth[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_20 
       (.I0(\bmem_reg_n_0_[14][4] ),
        .I1(\bmem_reg_n_0_[12][4] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][4] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[8][4] ),
        .O(\localWgPulseWidth[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_21 
       (.I0(\bmem_reg[22]_135 [4]),
        .I1(\bmem_reg[20]_139 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][4] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][4] ),
        .O(\localWgPulseWidth[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[4]_i_22 
       (.I0(\bmem_reg[30]_119 [4]),
        .I1(\bmem_reg[28]_123 [4]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [4]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [4]),
        .O(\localWgPulseWidth[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[5]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[5]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[5]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[5]_i_4_n_0 ),
        .O(\localWgPulseWidth[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_11 
       (.I0(\bmem_reg[70]_47 [5]),
        .I1(\bmem_reg[68]_49 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][5] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [5]),
        .O(\localWgPulseWidth[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_12 
       (.I0(\bmem_reg[78]_35 [5]),
        .I1(\bmem_reg[76]_39 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][5] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [5]),
        .O(\localWgPulseWidth[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_13 
       (.I0(\bmem_reg[86]_19 [5]),
        .I1(\bmem_reg[84]_23 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [5]),
        .O(\localWgPulseWidth[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_14 
       (.I0(\bmem_reg[94]_3 [5]),
        .I1(\bmem_reg[92]_7 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [5]),
        .O(\localWgPulseWidth[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_15 
       (.I0(\bmem_reg[38]_105 [5]),
        .I1(\bmem_reg[36]_109 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [5]),
        .O(\localWgPulseWidth[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_16 
       (.I0(\bmem_reg[46]_89 [5]),
        .I1(\bmem_reg[44]_93 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [5]),
        .O(\localWgPulseWidth[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_17 
       (.I0(\bmem_reg[54]_73 [5]),
        .I1(\bmem_reg[52]_77 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [5]),
        .O(\localWgPulseWidth[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_18 
       (.I0(\bmem_reg[62]_57 [5]),
        .I1(\bmem_reg[60]_61 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [5]),
        .O(\localWgPulseWidth[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_19 
       (.I0(\bmem_reg_n_0_[6][5] ),
        .I1(\bmem_reg_n_0_[4][5] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][5] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][5] ),
        .O(\localWgPulseWidth[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_20 
       (.I0(\bmem_reg_n_0_[14][5] ),
        .I1(\bmem_reg_n_0_[12][5] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][5] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][5] ),
        .O(\localWgPulseWidth[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_21 
       (.I0(\bmem_reg[22]_135 [5]),
        .I1(\bmem_reg[20]_139 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][5] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][5] ),
        .O(\localWgPulseWidth[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[5]_i_22 
       (.I0(\bmem_reg[30]_119 [5]),
        .I1(\bmem_reg[28]_123 [5]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [5]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [5]),
        .O(\localWgPulseWidth[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[6]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[6]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[6]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[6]_i_4_n_0 ),
        .O(\localWgPulseWidth[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_11 
       (.I0(\bmem_reg[70]_47 [6]),
        .I1(\bmem_reg[68]_49 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][6] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [6]),
        .O(\localWgPulseWidth[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_12 
       (.I0(\bmem_reg[78]_35 [6]),
        .I1(\bmem_reg[76]_39 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][6] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [6]),
        .O(\localWgPulseWidth[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_13 
       (.I0(\bmem_reg[86]_19 [6]),
        .I1(\bmem_reg[84]_23 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [6]),
        .O(\localWgPulseWidth[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_14 
       (.I0(\bmem_reg[94]_3 [6]),
        .I1(\bmem_reg[92]_7 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [6]),
        .O(\localWgPulseWidth[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_15 
       (.I0(\bmem_reg[38]_105 [6]),
        .I1(\bmem_reg[36]_109 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [6]),
        .O(\localWgPulseWidth[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_16 
       (.I0(\bmem_reg[46]_89 [6]),
        .I1(\bmem_reg[44]_93 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [6]),
        .O(\localWgPulseWidth[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_17 
       (.I0(\bmem_reg[54]_73 [6]),
        .I1(\bmem_reg[52]_77 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [6]),
        .O(\localWgPulseWidth[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_18 
       (.I0(\bmem_reg[62]_57 [6]),
        .I1(\bmem_reg[60]_61 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [6]),
        .O(\localWgPulseWidth[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_19 
       (.I0(\bmem_reg_n_0_[6][6] ),
        .I1(\bmem_reg_n_0_[4][6] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][6] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][6] ),
        .O(\localWgPulseWidth[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_20 
       (.I0(\bmem_reg_n_0_[14][6] ),
        .I1(\bmem_reg_n_0_[12][6] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][6] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][6] ),
        .O(\localWgPulseWidth[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_21 
       (.I0(\bmem_reg[22]_135 [6]),
        .I1(\bmem_reg[20]_139 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][6] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][6] ),
        .O(\localWgPulseWidth[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[6]_i_22 
       (.I0(\bmem_reg[30]_119 [6]),
        .I1(\bmem_reg[28]_123 [6]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [6]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [6]),
        .O(\localWgPulseWidth[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[7]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[7]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[7]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[7]_i_4_n_0 ),
        .O(\localWgPulseWidth[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_11 
       (.I0(\bmem_reg[70]_47 [7]),
        .I1(\bmem_reg[68]_49 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][7] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [7]),
        .O(\localWgPulseWidth[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_12 
       (.I0(\bmem_reg[78]_35 [7]),
        .I1(\bmem_reg[76]_39 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][7] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [7]),
        .O(\localWgPulseWidth[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_13 
       (.I0(\bmem_reg[86]_19 [7]),
        .I1(\bmem_reg[84]_23 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [7]),
        .O(\localWgPulseWidth[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_14 
       (.I0(\bmem_reg[94]_3 [7]),
        .I1(\bmem_reg[92]_7 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [7]),
        .O(\localWgPulseWidth[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_15 
       (.I0(\bmem_reg[38]_105 [7]),
        .I1(\bmem_reg[36]_109 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [7]),
        .O(\localWgPulseWidth[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_16 
       (.I0(\bmem_reg[46]_89 [7]),
        .I1(\bmem_reg[44]_93 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [7]),
        .O(\localWgPulseWidth[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_17 
       (.I0(\bmem_reg[54]_73 [7]),
        .I1(\bmem_reg[52]_77 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [7]),
        .O(\localWgPulseWidth[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_18 
       (.I0(\bmem_reg[62]_57 [7]),
        .I1(\bmem_reg[60]_61 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [7]),
        .O(\localWgPulseWidth[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_19 
       (.I0(\bmem_reg_n_0_[6][7] ),
        .I1(\bmem_reg_n_0_[4][7] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][7] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][7] ),
        .O(\localWgPulseWidth[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_20 
       (.I0(\bmem_reg_n_0_[14][7] ),
        .I1(\bmem_reg_n_0_[12][7] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][7] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[8][7] ),
        .O(\localWgPulseWidth[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_21 
       (.I0(\bmem_reg[22]_135 [7]),
        .I1(\bmem_reg[20]_139 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][7] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][7] ),
        .O(\localWgPulseWidth[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[7]_i_22 
       (.I0(\bmem_reg[30]_119 [7]),
        .I1(\bmem_reg[28]_123 [7]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [7]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [7]),
        .O(\localWgPulseWidth[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[8]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[8]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[8]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[8]_i_4_n_0 ),
        .O(\localWgPulseWidth[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_11 
       (.I0(\bmem_reg[70]_47 [8]),
        .I1(\bmem_reg[68]_49 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][8] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [8]),
        .O(\localWgPulseWidth[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_12 
       (.I0(\bmem_reg[78]_35 [8]),
        .I1(\bmem_reg[76]_39 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][8] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [8]),
        .O(\localWgPulseWidth[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_13 
       (.I0(\bmem_reg[86]_19 [8]),
        .I1(\bmem_reg[84]_23 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [8]),
        .O(\localWgPulseWidth[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_14 
       (.I0(\bmem_reg[94]_3 [8]),
        .I1(\bmem_reg[92]_7 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [8]),
        .O(\localWgPulseWidth[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_15 
       (.I0(\bmem_reg[38]_105 [8]),
        .I1(\bmem_reg[36]_109 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [8]),
        .O(\localWgPulseWidth[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_16 
       (.I0(\bmem_reg[46]_89 [8]),
        .I1(\bmem_reg[44]_93 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [8]),
        .O(\localWgPulseWidth[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_17 
       (.I0(\bmem_reg[54]_73 [8]),
        .I1(\bmem_reg[52]_77 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [8]),
        .O(\localWgPulseWidth[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_18 
       (.I0(\bmem_reg[62]_57 [8]),
        .I1(\bmem_reg[60]_61 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [8]),
        .O(\localWgPulseWidth[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_19 
       (.I0(\bmem_reg_n_0_[6][8] ),
        .I1(\bmem_reg_n_0_[4][8] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][8] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][8] ),
        .O(\localWgPulseWidth[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_20 
       (.I0(\bmem_reg_n_0_[14][8] ),
        .I1(\bmem_reg_n_0_[12][8] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][8] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\rmem_reg[36]_170 [0]),
        .O(\localWgPulseWidth[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_21 
       (.I0(\bmem_reg[22]_135 [8]),
        .I1(\bmem_reg[20]_139 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][8] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][8] ),
        .O(\localWgPulseWidth[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[8]_i_22 
       (.I0(\bmem_reg[30]_119 [8]),
        .I1(\bmem_reg[28]_123 [8]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [8]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [8]),
        .O(\localWgPulseWidth[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgPulseWidth[9]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgPulseWidth_reg[9]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgPulseWidth_reg[9]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgPulseWidth_reg[9]_i_4_n_0 ),
        .O(\localWgPulseWidth[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_11 
       (.I0(\bmem_reg[70]_47 [9]),
        .I1(\bmem_reg[68]_49 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[66][9] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[64]_53 [9]),
        .O(\localWgPulseWidth[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_12 
       (.I0(\bmem_reg[78]_35 [9]),
        .I1(\bmem_reg[76]_39 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[74][9] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[72]_43 [9]),
        .O(\localWgPulseWidth[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_13 
       (.I0(\bmem_reg[86]_19 [9]),
        .I1(\bmem_reg[84]_23 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[82]_27 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[80]_31 [9]),
        .O(\localWgPulseWidth[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_14 
       (.I0(\bmem_reg[94]_3 [9]),
        .I1(\bmem_reg[92]_7 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[90]_11 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[88]_15 [9]),
        .O(\localWgPulseWidth[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_15 
       (.I0(\bmem_reg[38]_105 [9]),
        .I1(\bmem_reg[36]_109 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[34]_113 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[32]_117 [9]),
        .O(\localWgPulseWidth[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_16 
       (.I0(\bmem_reg[46]_89 [9]),
        .I1(\bmem_reg[44]_93 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[42]_97 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[40]_101 [9]),
        .O(\localWgPulseWidth[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_17 
       (.I0(\bmem_reg[54]_73 [9]),
        .I1(\bmem_reg[52]_77 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[50]_81 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[48]_85 [9]),
        .O(\localWgPulseWidth[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_18 
       (.I0(\bmem_reg[62]_57 [9]),
        .I1(\bmem_reg[60]_61 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[58]_65 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[56]_69 [9]),
        .O(\localWgPulseWidth[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_19 
       (.I0(\bmem_reg_n_0_[6][9] ),
        .I1(\bmem_reg_n_0_[4][9] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[2][9] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[0][9] ),
        .O(\localWgPulseWidth[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_20 
       (.I0(\bmem_reg_n_0_[14][9] ),
        .I1(\bmem_reg_n_0_[12][9] ),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[10][9] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\rmem_reg[36]_170 [1]),
        .O(\localWgPulseWidth[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_21 
       (.I0(\bmem_reg[22]_135 [9]),
        .I1(\bmem_reg[20]_139 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg_n_0_[18][9] ),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg_n_0_[16][9] ),
        .O(\localWgPulseWidth[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgPulseWidth[9]_i_22 
       (.I0(\bmem_reg[30]_119 [9]),
        .I1(\bmem_reg[28]_123 [9]),
        .I2(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .I3(\bmem_reg[26]_127 [9]),
        .I4(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .I5(\bmem_reg[24]_131 [9]),
        .O(\localWgPulseWidth[9]_i_22_n_0 ));
  FDRE \localWgPulseWidth_reg[0] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[0]_i_1_n_0 ),
        .Q(localWgPulseWidth[0]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[0]_i_10 
       (.I0(\localWgPulseWidth[0]_i_21_n_0 ),
        .I1(\localWgPulseWidth[0]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[0]_i_2 
       (.I0(\localWgPulseWidth_reg[0]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[0]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[0]_i_3 
       (.I0(\localWgPulseWidth_reg[0]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[0]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[0]_i_4 
       (.I0(\localWgPulseWidth_reg[0]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[0]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[0]_i_5 
       (.I0(\localWgPulseWidth[0]_i_11_n_0 ),
        .I1(\localWgPulseWidth[0]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[0]_i_6 
       (.I0(\localWgPulseWidth[0]_i_13_n_0 ),
        .I1(\localWgPulseWidth[0]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[0]_i_7 
       (.I0(\localWgPulseWidth[0]_i_15_n_0 ),
        .I1(\localWgPulseWidth[0]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[0]_i_8 
       (.I0(\localWgPulseWidth[0]_i_17_n_0 ),
        .I1(\localWgPulseWidth[0]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[0]_i_9 
       (.I0(\localWgPulseWidth[0]_i_19_n_0 ),
        .I1(\localWgPulseWidth[0]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[0]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[10] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[10]_i_1_n_0 ),
        .Q(localWgPulseWidth[10]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[10]_i_10 
       (.I0(\localWgPulseWidth[10]_i_21_n_0 ),
        .I1(\localWgPulseWidth[10]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[10]_i_2 
       (.I0(\localWgPulseWidth_reg[10]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[10]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[10]_i_3 
       (.I0(\localWgPulseWidth_reg[10]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[10]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[10]_i_4 
       (.I0(\localWgPulseWidth_reg[10]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[10]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[10]_i_5 
       (.I0(\localWgPulseWidth[10]_i_11_n_0 ),
        .I1(\localWgPulseWidth[10]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[10]_i_6 
       (.I0(\localWgPulseWidth[10]_i_13_n_0 ),
        .I1(\localWgPulseWidth[10]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[10]_i_7 
       (.I0(\localWgPulseWidth[10]_i_15_n_0 ),
        .I1(\localWgPulseWidth[10]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[10]_i_8 
       (.I0(\localWgPulseWidth[10]_i_17_n_0 ),
        .I1(\localWgPulseWidth[10]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[10]_i_9 
       (.I0(\localWgPulseWidth[10]_i_19_n_0 ),
        .I1(\localWgPulseWidth[10]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[10]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[11] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[11]_i_1_n_0 ),
        .Q(localWgPulseWidth[11]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[11]_i_10 
       (.I0(\localWgPulseWidth[11]_i_21_n_0 ),
        .I1(\localWgPulseWidth[11]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[11]_i_2 
       (.I0(\localWgPulseWidth_reg[11]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[11]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[11]_i_3 
       (.I0(\localWgPulseWidth_reg[11]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[11]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[11]_i_4 
       (.I0(\localWgPulseWidth_reg[11]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[11]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[11]_i_5 
       (.I0(\localWgPulseWidth[11]_i_11_n_0 ),
        .I1(\localWgPulseWidth[11]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[11]_i_6 
       (.I0(\localWgPulseWidth[11]_i_13_n_0 ),
        .I1(\localWgPulseWidth[11]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[11]_i_7 
       (.I0(\localWgPulseWidth[11]_i_15_n_0 ),
        .I1(\localWgPulseWidth[11]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[11]_i_8 
       (.I0(\localWgPulseWidth[11]_i_17_n_0 ),
        .I1(\localWgPulseWidth[11]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[11]_i_9 
       (.I0(\localWgPulseWidth[11]_i_19_n_0 ),
        .I1(\localWgPulseWidth[11]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[11]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[12] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[12]_i_1_n_0 ),
        .Q(localWgPulseWidth[12]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[12]_i_10 
       (.I0(\localWgPulseWidth[12]_i_21_n_0 ),
        .I1(\localWgPulseWidth[12]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[12]_i_2 
       (.I0(\localWgPulseWidth_reg[12]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[12]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[12]_i_3 
       (.I0(\localWgPulseWidth_reg[12]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[12]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[12]_i_4 
       (.I0(\localWgPulseWidth_reg[12]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[12]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[12]_i_5 
       (.I0(\localWgPulseWidth[12]_i_11_n_0 ),
        .I1(\localWgPulseWidth[12]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[12]_i_6 
       (.I0(\localWgPulseWidth[12]_i_13_n_0 ),
        .I1(\localWgPulseWidth[12]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[12]_i_7 
       (.I0(\localWgPulseWidth[12]_i_15_n_0 ),
        .I1(\localWgPulseWidth[12]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[12]_i_8 
       (.I0(\localWgPulseWidth[12]_i_17_n_0 ),
        .I1(\localWgPulseWidth[12]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[12]_i_9 
       (.I0(\localWgPulseWidth[12]_i_19_n_0 ),
        .I1(\localWgPulseWidth[12]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[12]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[13] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[13]_i_1_n_0 ),
        .Q(localWgPulseWidth[13]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[13]_i_10 
       (.I0(\localWgPulseWidth[13]_i_21_n_0 ),
        .I1(\localWgPulseWidth[13]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[13]_i_2 
       (.I0(\localWgPulseWidth_reg[13]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[13]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[13]_i_3 
       (.I0(\localWgPulseWidth_reg[13]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[13]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[13]_i_4 
       (.I0(\localWgPulseWidth_reg[13]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[13]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[13]_i_5 
       (.I0(\localWgPulseWidth[13]_i_11_n_0 ),
        .I1(\localWgPulseWidth[13]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[13]_i_6 
       (.I0(\localWgPulseWidth[13]_i_13_n_0 ),
        .I1(\localWgPulseWidth[13]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[13]_i_7 
       (.I0(\localWgPulseWidth[13]_i_15_n_0 ),
        .I1(\localWgPulseWidth[13]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[13]_i_8 
       (.I0(\localWgPulseWidth[13]_i_17_n_0 ),
        .I1(\localWgPulseWidth[13]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[13]_i_9 
       (.I0(\localWgPulseWidth[13]_i_19_n_0 ),
        .I1(\localWgPulseWidth[13]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[13]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[14] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[14]_i_1_n_0 ),
        .Q(localWgPulseWidth[14]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[14]_i_10 
       (.I0(\localWgPulseWidth[14]_i_21_n_0 ),
        .I1(\localWgPulseWidth[14]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[14]_i_2 
       (.I0(\localWgPulseWidth_reg[14]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[14]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[14]_i_3 
       (.I0(\localWgPulseWidth_reg[14]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[14]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[14]_i_4 
       (.I0(\localWgPulseWidth_reg[14]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[14]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[14]_i_5 
       (.I0(\localWgPulseWidth[14]_i_11_n_0 ),
        .I1(\localWgPulseWidth[14]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[14]_i_6 
       (.I0(\localWgPulseWidth[14]_i_13_n_0 ),
        .I1(\localWgPulseWidth[14]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[14]_i_7 
       (.I0(\localWgPulseWidth[14]_i_15_n_0 ),
        .I1(\localWgPulseWidth[14]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[14]_i_8 
       (.I0(\localWgPulseWidth[14]_i_17_n_0 ),
        .I1(\localWgPulseWidth[14]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[14]_i_9 
       (.I0(\localWgPulseWidth[14]_i_19_n_0 ),
        .I1(\localWgPulseWidth[14]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[14]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[15] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[15]_i_1_n_0 ),
        .Q(localWgPulseWidth[15]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[15]_i_10 
       (.I0(\localWgPulseWidth[15]_i_21_n_0 ),
        .I1(\localWgPulseWidth[15]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[15]_i_2 
       (.I0(\localWgPulseWidth_reg[15]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[15]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[15]_i_3 
       (.I0(\localWgPulseWidth_reg[15]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[15]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[15]_i_4 
       (.I0(\localWgPulseWidth_reg[15]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[15]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[15]_i_5 
       (.I0(\localWgPulseWidth[15]_i_11_n_0 ),
        .I1(\localWgPulseWidth[15]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[15]_i_6 
       (.I0(\localWgPulseWidth[15]_i_13_n_0 ),
        .I1(\localWgPulseWidth[15]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[15]_i_7 
       (.I0(\localWgPulseWidth[15]_i_15_n_0 ),
        .I1(\localWgPulseWidth[15]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[15]_i_8 
       (.I0(\localWgPulseWidth[15]_i_17_n_0 ),
        .I1(\localWgPulseWidth[15]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[15]_i_9 
       (.I0(\localWgPulseWidth[15]_i_19_n_0 ),
        .I1(\localWgPulseWidth[15]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[15]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[1] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[1]_i_1_n_0 ),
        .Q(localWgPulseWidth[1]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[1]_i_10 
       (.I0(\localWgPulseWidth[1]_i_21_n_0 ),
        .I1(\localWgPulseWidth[1]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[1]_i_2 
       (.I0(\localWgPulseWidth_reg[1]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[1]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[1]_i_3 
       (.I0(\localWgPulseWidth_reg[1]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[1]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[1]_i_4 
       (.I0(\localWgPulseWidth_reg[1]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[1]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[1]_i_5 
       (.I0(\localWgPulseWidth[1]_i_11_n_0 ),
        .I1(\localWgPulseWidth[1]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[1]_i_6 
       (.I0(\localWgPulseWidth[1]_i_13_n_0 ),
        .I1(\localWgPulseWidth[1]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[1]_i_7 
       (.I0(\localWgPulseWidth[1]_i_15_n_0 ),
        .I1(\localWgPulseWidth[1]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[1]_i_8 
       (.I0(\localWgPulseWidth[1]_i_17_n_0 ),
        .I1(\localWgPulseWidth[1]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[1]_i_9 
       (.I0(\localWgPulseWidth[1]_i_19_n_0 ),
        .I1(\localWgPulseWidth[1]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[1]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[2] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[2]_i_1_n_0 ),
        .Q(localWgPulseWidth[2]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[2]_i_10 
       (.I0(\localWgPulseWidth[2]_i_21_n_0 ),
        .I1(\localWgPulseWidth[2]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[2]_i_2 
       (.I0(\localWgPulseWidth_reg[2]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[2]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[2]_i_3 
       (.I0(\localWgPulseWidth_reg[2]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[2]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[2]_i_4 
       (.I0(\localWgPulseWidth_reg[2]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[2]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[2]_i_5 
       (.I0(\localWgPulseWidth[2]_i_11_n_0 ),
        .I1(\localWgPulseWidth[2]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[2]_i_6 
       (.I0(\localWgPulseWidth[2]_i_13_n_0 ),
        .I1(\localWgPulseWidth[2]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[2]_i_7 
       (.I0(\localWgPulseWidth[2]_i_15_n_0 ),
        .I1(\localWgPulseWidth[2]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[2]_i_8 
       (.I0(\localWgPulseWidth[2]_i_17_n_0 ),
        .I1(\localWgPulseWidth[2]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[2]_i_9 
       (.I0(\localWgPulseWidth[2]_i_19_n_0 ),
        .I1(\localWgPulseWidth[2]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[2]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[3] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[3]_i_1_n_0 ),
        .Q(localWgPulseWidth[3]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[3]_i_10 
       (.I0(\localWgPulseWidth[3]_i_21_n_0 ),
        .I1(\localWgPulseWidth[3]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[3]_i_2 
       (.I0(\localWgPulseWidth_reg[3]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[3]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[3]_i_3 
       (.I0(\localWgPulseWidth_reg[3]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[3]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[3]_i_4 
       (.I0(\localWgPulseWidth_reg[3]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[3]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[3]_i_5 
       (.I0(\localWgPulseWidth[3]_i_11_n_0 ),
        .I1(\localWgPulseWidth[3]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[3]_i_6 
       (.I0(\localWgPulseWidth[3]_i_13_n_0 ),
        .I1(\localWgPulseWidth[3]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[3]_i_7 
       (.I0(\localWgPulseWidth[3]_i_15_n_0 ),
        .I1(\localWgPulseWidth[3]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[3]_i_8 
       (.I0(\localWgPulseWidth[3]_i_17_n_0 ),
        .I1(\localWgPulseWidth[3]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[3]_i_9 
       (.I0(\localWgPulseWidth[3]_i_19_n_0 ),
        .I1(\localWgPulseWidth[3]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[3]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[4] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[4]_i_1_n_0 ),
        .Q(localWgPulseWidth[4]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[4]_i_10 
       (.I0(\localWgPulseWidth[4]_i_21_n_0 ),
        .I1(\localWgPulseWidth[4]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[4]_i_2 
       (.I0(\localWgPulseWidth_reg[4]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[4]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[4]_i_3 
       (.I0(\localWgPulseWidth_reg[4]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[4]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[4]_i_4 
       (.I0(\localWgPulseWidth_reg[4]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[4]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[4]_i_5 
       (.I0(\localWgPulseWidth[4]_i_11_n_0 ),
        .I1(\localWgPulseWidth[4]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[4]_i_6 
       (.I0(\localWgPulseWidth[4]_i_13_n_0 ),
        .I1(\localWgPulseWidth[4]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[4]_i_7 
       (.I0(\localWgPulseWidth[4]_i_15_n_0 ),
        .I1(\localWgPulseWidth[4]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[4]_i_8 
       (.I0(\localWgPulseWidth[4]_i_17_n_0 ),
        .I1(\localWgPulseWidth[4]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[4]_i_9 
       (.I0(\localWgPulseWidth[4]_i_19_n_0 ),
        .I1(\localWgPulseWidth[4]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[4]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[5] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[5]_i_1_n_0 ),
        .Q(localWgPulseWidth[5]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[5]_i_10 
       (.I0(\localWgPulseWidth[5]_i_21_n_0 ),
        .I1(\localWgPulseWidth[5]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[5]_i_2 
       (.I0(\localWgPulseWidth_reg[5]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[5]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[5]_i_3 
       (.I0(\localWgPulseWidth_reg[5]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[5]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[5]_i_4 
       (.I0(\localWgPulseWidth_reg[5]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[5]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[5]_i_5 
       (.I0(\localWgPulseWidth[5]_i_11_n_0 ),
        .I1(\localWgPulseWidth[5]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[5]_i_6 
       (.I0(\localWgPulseWidth[5]_i_13_n_0 ),
        .I1(\localWgPulseWidth[5]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[5]_i_7 
       (.I0(\localWgPulseWidth[5]_i_15_n_0 ),
        .I1(\localWgPulseWidth[5]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[5]_i_8 
       (.I0(\localWgPulseWidth[5]_i_17_n_0 ),
        .I1(\localWgPulseWidth[5]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[5]_i_9 
       (.I0(\localWgPulseWidth[5]_i_19_n_0 ),
        .I1(\localWgPulseWidth[5]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[5]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[6] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[6]_i_1_n_0 ),
        .Q(localWgPulseWidth[6]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[6]_i_10 
       (.I0(\localWgPulseWidth[6]_i_21_n_0 ),
        .I1(\localWgPulseWidth[6]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[6]_i_2 
       (.I0(\localWgPulseWidth_reg[6]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[6]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[6]_i_3 
       (.I0(\localWgPulseWidth_reg[6]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[6]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[6]_i_4 
       (.I0(\localWgPulseWidth_reg[6]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[6]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[6]_i_5 
       (.I0(\localWgPulseWidth[6]_i_11_n_0 ),
        .I1(\localWgPulseWidth[6]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[6]_i_6 
       (.I0(\localWgPulseWidth[6]_i_13_n_0 ),
        .I1(\localWgPulseWidth[6]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[6]_i_7 
       (.I0(\localWgPulseWidth[6]_i_15_n_0 ),
        .I1(\localWgPulseWidth[6]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[6]_i_8 
       (.I0(\localWgPulseWidth[6]_i_17_n_0 ),
        .I1(\localWgPulseWidth[6]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[6]_i_9 
       (.I0(\localWgPulseWidth[6]_i_19_n_0 ),
        .I1(\localWgPulseWidth[6]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[6]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[7] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[7]_i_1_n_0 ),
        .Q(localWgPulseWidth[7]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[7]_i_10 
       (.I0(\localWgPulseWidth[7]_i_21_n_0 ),
        .I1(\localWgPulseWidth[7]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[7]_i_2 
       (.I0(\localWgPulseWidth_reg[7]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[7]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[7]_i_3 
       (.I0(\localWgPulseWidth_reg[7]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[7]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[7]_i_4 
       (.I0(\localWgPulseWidth_reg[7]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[7]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[7]_i_5 
       (.I0(\localWgPulseWidth[7]_i_11_n_0 ),
        .I1(\localWgPulseWidth[7]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[7]_i_6 
       (.I0(\localWgPulseWidth[7]_i_13_n_0 ),
        .I1(\localWgPulseWidth[7]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[7]_i_7 
       (.I0(\localWgPulseWidth[7]_i_15_n_0 ),
        .I1(\localWgPulseWidth[7]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[7]_i_8 
       (.I0(\localWgPulseWidth[7]_i_17_n_0 ),
        .I1(\localWgPulseWidth[7]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[7]_i_9 
       (.I0(\localWgPulseWidth[7]_i_19_n_0 ),
        .I1(\localWgPulseWidth[7]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[7]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[8] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[8]_i_1_n_0 ),
        .Q(localWgPulseWidth[8]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[8]_i_10 
       (.I0(\localWgPulseWidth[8]_i_21_n_0 ),
        .I1(\localWgPulseWidth[8]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[8]_i_2 
       (.I0(\localWgPulseWidth_reg[8]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[8]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[8]_i_3 
       (.I0(\localWgPulseWidth_reg[8]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[8]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[8]_i_4 
       (.I0(\localWgPulseWidth_reg[8]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[8]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[8]_i_5 
       (.I0(\localWgPulseWidth[8]_i_11_n_0 ),
        .I1(\localWgPulseWidth[8]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[8]_i_6 
       (.I0(\localWgPulseWidth[8]_i_13_n_0 ),
        .I1(\localWgPulseWidth[8]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[8]_i_7 
       (.I0(\localWgPulseWidth[8]_i_15_n_0 ),
        .I1(\localWgPulseWidth[8]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[8]_i_8 
       (.I0(\localWgPulseWidth[8]_i_17_n_0 ),
        .I1(\localWgPulseWidth[8]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[8]_i_9 
       (.I0(\localWgPulseWidth[8]_i_19_n_0 ),
        .I1(\localWgPulseWidth[8]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[8]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgPulseWidth_reg[9] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgPulseWidth[9]_i_1_n_0 ),
        .Q(localWgPulseWidth[9]),
        .R(1'b0));
  MUXF7 \localWgPulseWidth_reg[9]_i_10 
       (.I0(\localWgPulseWidth[9]_i_21_n_0 ),
        .I1(\localWgPulseWidth[9]_i_22_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgPulseWidth_reg[9]_i_2 
       (.I0(\localWgPulseWidth_reg[9]_i_5_n_0 ),
        .I1(\localWgPulseWidth_reg[9]_i_6_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[9]_i_3 
       (.I0(\localWgPulseWidth_reg[9]_i_7_n_0 ),
        .I1(\localWgPulseWidth_reg[9]_i_8_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgPulseWidth_reg[9]_i_4 
       (.I0(\localWgPulseWidth_reg[9]_i_9_n_0 ),
        .I1(\localWgPulseWidth_reg[9]_i_10_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgPulseWidth_reg[9]_i_5 
       (.I0(\localWgPulseWidth[9]_i_11_n_0 ),
        .I1(\localWgPulseWidth[9]_i_12_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[9]_i_6 
       (.I0(\localWgPulseWidth[9]_i_13_n_0 ),
        .I1(\localWgPulseWidth[9]_i_14_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[9]_i_7 
       (.I0(\localWgPulseWidth[9]_i_15_n_0 ),
        .I1(\localWgPulseWidth[9]_i_16_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[9]_i_8 
       (.I0(\localWgPulseWidth[9]_i_17_n_0 ),
        .I1(\localWgPulseWidth[9]_i_18_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgPulseWidth_reg[9]_i_9 
       (.I0(\localWgPulseWidth[9]_i_19_n_0 ),
        .I1(\localWgPulseWidth[9]_i_20_n_0 ),
        .O(\localWgPulseWidth_reg[9]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  LUT2 #(
    .INIT(4'h1)) 
    \localWgRepeatCnt[0]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt_reg[0]),
        .O(\localWgRepeatCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \localWgRepeatCnt[1]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt_reg[0]),
        .I2(localWgRepeatCnt_reg[1]),
        .O(\localWgRepeatCnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \localWgRepeatCnt[2]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt_reg[1]),
        .I2(localWgRepeatCnt_reg[0]),
        .I3(localWgRepeatCnt_reg[2]),
        .O(\localWgRepeatCnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \localWgRepeatCnt[3]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt_reg[2]),
        .I2(localWgRepeatCnt_reg[0]),
        .I3(localWgRepeatCnt_reg[1]),
        .I4(localWgRepeatCnt_reg[3]),
        .O(\localWgRepeatCnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \localWgRepeatCnt[4]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt_reg[0]),
        .I2(localWgRepeatCnt_reg[1]),
        .I3(localWgRepeatCnt_reg[2]),
        .I4(localWgRepeatCnt_reg[3]),
        .I5(localWgRepeatCnt_reg[4]),
        .O(\localWgRepeatCnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \localWgRepeatCnt[5]_i_1 
       (.I0(localWgRepeatCnt_reg[4]),
        .I1(localWgRepeatCnt_reg[3]),
        .I2(localWgRepeatCnt_reg[2]),
        .I3(localWgRepeatCnt_reg[1]),
        .I4(localWgRepeatCnt_reg[0]),
        .I5(localWgRepeatCnt_reg[5]),
        .O(p_0_in__3__0));
  LUT5 #(
    .INIT(32'h15554000)) 
    \localWgRepeatCnt[6]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(\localWgRepeatCnt[7]_i_7_n_0 ),
        .I2(localWgRepeatCnt_reg[4]),
        .I3(localWgRepeatCnt_reg[5]),
        .I4(localWgRepeatCnt_reg[6]),
        .O(\localWgRepeatCnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_10 
       (.I0(localWgRepeatCnt1[19]),
        .I1(localPreDataGateTimeCnt_reg[19]),
        .I2(localPreDataGateTimeCnt_reg[20]),
        .I3(localWgRepeatCnt1[20]),
        .I4(localPreDataGateTimeCnt_reg[18]),
        .I5(localWgRepeatCnt1[18]),
        .O(\localWgRepeatCnt[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_11 
       (.I0(localWgRepeatCnt1[17]),
        .I1(localPreDataGateTimeCnt_reg[17]),
        .I2(localPreDataGateTimeCnt_reg[15]),
        .I3(localWgRepeatCnt1[15]),
        .I4(localPreDataGateTimeCnt_reg[16]),
        .I5(localWgRepeatCnt1[16]),
        .O(\localWgRepeatCnt[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_12 
       (.I0(localWgRepeatCnt1[14]),
        .I1(localPreDataGateTimeCnt_reg[14]),
        .I2(localPreDataGateTimeCnt_reg[13]),
        .I3(localWgRepeatCnt1[13]),
        .I4(localPreDataGateTimeCnt_reg[12]),
        .I5(localWgRepeatCnt1[12]),
        .O(\localWgRepeatCnt[7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_14 
       (.I0(\localWgPriTime_reg_n_0_[27] ),
        .O(\localWgRepeatCnt[7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_15 
       (.I0(\localWgPriTime_reg_n_0_[26] ),
        .O(\localWgRepeatCnt[7]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_16 
       (.I0(\localWgPriTime_reg_n_0_[25] ),
        .O(\localWgRepeatCnt[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_17 
       (.I0(localWgRepeatCnt1[11]),
        .I1(localPreDataGateTimeCnt_reg[11]),
        .I2(localPreDataGateTimeCnt_reg[9]),
        .I3(localWgRepeatCnt1[9]),
        .I4(localPreDataGateTimeCnt_reg[10]),
        .I5(localWgRepeatCnt1[10]),
        .O(\localWgRepeatCnt[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_18 
       (.I0(localWgRepeatCnt1[8]),
        .I1(localPreDataGateTimeCnt_reg[8]),
        .I2(localPreDataGateTimeCnt_reg[6]),
        .I3(localWgRepeatCnt1[6]),
        .I4(localPreDataGateTimeCnt_reg[7]),
        .I5(localWgRepeatCnt1[7]),
        .O(\localWgRepeatCnt[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h60000060)) 
    \localWgRepeatCnt[7]_i_19 
       (.I0(localPreDataGateTimeCnt_reg[4]),
        .I1(\localWgPriTime_reg_n_0_[4] ),
        .I2(localPreDataGateTimeCnt_reg[3]),
        .I3(localWgRepeatCnt1[5]),
        .I4(localPreDataGateTimeCnt_reg[5]),
        .O(\localWgRepeatCnt[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \localWgRepeatCnt[7]_i_2 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(\localWgRepeatCnt[7]_i_7_n_0 ),
        .I2(localWgRepeatCnt_reg[6]),
        .I3(localWgRepeatCnt_reg[5]),
        .I4(localWgRepeatCnt_reg[4]),
        .I5(localWgRepeatCnt_reg[7]),
        .O(\localWgRepeatCnt[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \localWgRepeatCnt[7]_i_20 
       (.I0(localPreDataGateTimeCnt_reg[1]),
        .I1(localPreDataGateTimeCnt_reg[0]),
        .I2(localPreDataGateTimeCnt_reg[2]),
        .O(\localWgRepeatCnt[7]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_24 
       (.I0(\localWgPriTime_reg_n_0_[24] ),
        .O(\localWgRepeatCnt[7]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_25 
       (.I0(\localWgPriTime_reg_n_0_[23] ),
        .O(\localWgRepeatCnt[7]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_26 
       (.I0(\localWgPriTime_reg_n_0_[22] ),
        .O(\localWgRepeatCnt[7]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_27 
       (.I0(\localWgPriTime_reg_n_0_[21] ),
        .O(\localWgRepeatCnt[7]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_29 
       (.I0(\localWgPriTime_reg_n_0_[20] ),
        .O(\localWgRepeatCnt[7]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_30 
       (.I0(\localWgPriTime_reg_n_0_[19] ),
        .O(\localWgRepeatCnt[7]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_31 
       (.I0(\localWgPriTime_reg_n_0_[18] ),
        .O(\localWgRepeatCnt[7]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_32 
       (.I0(\localWgPriTime_reg_n_0_[17] ),
        .O(\localWgRepeatCnt[7]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_33 
       (.I0(\localWgPriTime_reg_n_0_[16] ),
        .O(\localWgRepeatCnt[7]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_34 
       (.I0(\localWgPriTime_reg_n_0_[15] ),
        .O(\localWgRepeatCnt[7]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_35 
       (.I0(\localWgPriTime_reg_n_0_[14] ),
        .O(\localWgRepeatCnt[7]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_36 
       (.I0(\localWgPriTime_reg_n_0_[13] ),
        .O(\localWgRepeatCnt[7]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_37 
       (.I0(\localWgPriTime_reg_n_0_[12] ),
        .O(\localWgRepeatCnt[7]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_38 
       (.I0(\localWgPriTime_reg_n_0_[11] ),
        .O(\localWgRepeatCnt[7]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_39 
       (.I0(\localWgPriTime_reg_n_0_[10] ),
        .O(\localWgRepeatCnt[7]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_40 
       (.I0(\localWgPriTime_reg_n_0_[9] ),
        .O(\localWgRepeatCnt[7]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_41 
       (.I0(\localWgPriTime_reg_n_0_[8] ),
        .O(\localWgRepeatCnt[7]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_42 
       (.I0(\localWgPriTime_reg_n_0_[7] ),
        .O(\localWgRepeatCnt[7]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_43 
       (.I0(\localWgPriTime_reg_n_0_[6] ),
        .O(\localWgRepeatCnt[7]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRepeatCnt[7]_i_44 
       (.I0(\localWgPriTime_reg_n_0_[5] ),
        .O(\localWgRepeatCnt[7]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \localWgRepeatCnt[7]_i_5 
       (.I0(\localWgRepeatCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt1[27]),
        .I2(localPreDataGateTimeCnt_reg[27]),
        .O(\localWgRepeatCnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_6 
       (.I0(localWgRepeatCnt1[26]),
        .I1(localPreDataGateTimeCnt_reg[26]),
        .I2(localPreDataGateTimeCnt_reg[25]),
        .I3(localWgRepeatCnt1[25]),
        .I4(localPreDataGateTimeCnt_reg[24]),
        .I5(localWgRepeatCnt1[24]),
        .O(\localWgRepeatCnt[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \localWgRepeatCnt[7]_i_7 
       (.I0(localWgRepeatCnt_reg[3]),
        .I1(localWgRepeatCnt_reg[2]),
        .I2(localWgRepeatCnt_reg[1]),
        .I3(localWgRepeatCnt_reg[0]),
        .O(\localWgRepeatCnt[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRepeatCnt[7]_i_9 
       (.I0(localPreDataGateTimeCnt_reg[23]),
        .I1(localWgRepeatCnt1[23]),
        .I2(localPreDataGateTimeCnt_reg[21]),
        .I3(localWgRepeatCnt1[21]),
        .I4(localWgRepeatCnt1[22]),
        .I5(localPreDataGateTimeCnt_reg[22]),
        .O(\localWgRepeatCnt[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[0] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[0]_i_1_n_0 ),
        .Q(localWgRepeatCnt_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[1] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[1]_i_1_n_0 ),
        .Q(localWgRepeatCnt_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[2] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[2]_i_1_n_0 ),
        .Q(localWgRepeatCnt_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[3] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[3]_i_1_n_0 ),
        .Q(localWgRepeatCnt_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[4] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[4]_i_1_n_0 ),
        .Q(localWgRepeatCnt_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[5] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(p_0_in__3__0),
        .Q(localWgRepeatCnt_reg[5]),
        .R(\localWgSampleCnt[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[6] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[6]_i_1_n_0 ),
        .Q(localWgRepeatCnt_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatCnt_reg[7] 
       (.C(clk160m),
        .CE(localWgRepeatCnt0),
        .D(\localWgRepeatCnt[7]_i_2_n_0 ),
        .Q(localWgRepeatCnt_reg[7]),
        .R(1'b0));
  CARRY4 \localWgRepeatCnt_reg[7]_i_1 
       (.CI(\localWgRepeatCnt_reg[7]_i_3_n_0 ),
        .CO({\NLW_localWgRepeatCnt_reg[7]_i_1_CO_UNCONNECTED [3],localWgRepeatCnt0,\localWgRepeatCnt_reg[7]_i_1_n_2 ,\localWgRepeatCnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgRepeatCnt_reg[7]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\localWgRepeatCnt_reg[7]_i_4_n_0 ,\localWgRepeatCnt[7]_i_5_n_0 ,\localWgRepeatCnt[7]_i_6_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_13 
       (.CI(\localWgRepeatCnt_reg[7]_i_21_n_0 ),
        .CO({\localWgRepeatCnt_reg[7]_i_13_n_0 ,\localWgRepeatCnt_reg[7]_i_13_n_1 ,\localWgRepeatCnt_reg[7]_i_13_n_2 ,\localWgRepeatCnt_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[24] ,\localWgPriTime_reg_n_0_[23] ,\localWgPriTime_reg_n_0_[22] ,\localWgPriTime_reg_n_0_[21] }),
        .O(localWgRepeatCnt1[24:21]),
        .S({\localWgRepeatCnt[7]_i_24_n_0 ,\localWgRepeatCnt[7]_i_25_n_0 ,\localWgRepeatCnt[7]_i_26_n_0 ,\localWgRepeatCnt[7]_i_27_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_21 
       (.CI(\localWgRepeatCnt_reg[7]_i_22_n_0 ),
        .CO({\localWgRepeatCnt_reg[7]_i_21_n_0 ,\localWgRepeatCnt_reg[7]_i_21_n_1 ,\localWgRepeatCnt_reg[7]_i_21_n_2 ,\localWgRepeatCnt_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[20] ,\localWgPriTime_reg_n_0_[19] ,\localWgPriTime_reg_n_0_[18] ,\localWgPriTime_reg_n_0_[17] }),
        .O(localWgRepeatCnt1[20:17]),
        .S({\localWgRepeatCnt[7]_i_29_n_0 ,\localWgRepeatCnt[7]_i_30_n_0 ,\localWgRepeatCnt[7]_i_31_n_0 ,\localWgRepeatCnt[7]_i_32_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_22 
       (.CI(\localWgRepeatCnt_reg[7]_i_23_n_0 ),
        .CO({\localWgRepeatCnt_reg[7]_i_22_n_0 ,\localWgRepeatCnt_reg[7]_i_22_n_1 ,\localWgRepeatCnt_reg[7]_i_22_n_2 ,\localWgRepeatCnt_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[16] ,\localWgPriTime_reg_n_0_[15] ,\localWgPriTime_reg_n_0_[14] ,\localWgPriTime_reg_n_0_[13] }),
        .O(localWgRepeatCnt1[16:13]),
        .S({\localWgRepeatCnt[7]_i_33_n_0 ,\localWgRepeatCnt[7]_i_34_n_0 ,\localWgRepeatCnt[7]_i_35_n_0 ,\localWgRepeatCnt[7]_i_36_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_23 
       (.CI(\localWgRepeatCnt_reg[7]_i_28_n_0 ),
        .CO({\localWgRepeatCnt_reg[7]_i_23_n_0 ,\localWgRepeatCnt_reg[7]_i_23_n_1 ,\localWgRepeatCnt_reg[7]_i_23_n_2 ,\localWgRepeatCnt_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[12] ,\localWgPriTime_reg_n_0_[11] ,\localWgPriTime_reg_n_0_[10] ,\localWgPriTime_reg_n_0_[9] }),
        .O(localWgRepeatCnt1[12:9]),
        .S({\localWgRepeatCnt[7]_i_37_n_0 ,\localWgRepeatCnt[7]_i_38_n_0 ,\localWgRepeatCnt[7]_i_39_n_0 ,\localWgRepeatCnt[7]_i_40_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_28 
       (.CI(1'b0),
        .CO({\localWgRepeatCnt_reg[7]_i_28_n_0 ,\localWgRepeatCnt_reg[7]_i_28_n_1 ,\localWgRepeatCnt_reg[7]_i_28_n_2 ,\localWgRepeatCnt_reg[7]_i_28_n_3 }),
        .CYINIT(\localWgPriTime_reg_n_0_[4] ),
        .DI({\localWgPriTime_reg_n_0_[8] ,\localWgPriTime_reg_n_0_[7] ,\localWgPriTime_reg_n_0_[6] ,\localWgPriTime_reg_n_0_[5] }),
        .O({localWgRepeatCnt1[8:6],\NLW_localWgRepeatCnt_reg[7]_i_28_O_UNCONNECTED [0]}),
        .S({\localWgRepeatCnt[7]_i_41_n_0 ,\localWgRepeatCnt[7]_i_42_n_0 ,\localWgRepeatCnt[7]_i_43_n_0 ,\localWgRepeatCnt[7]_i_44_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_3 
       (.CI(\localWgRepeatCnt_reg[7]_i_8_n_0 ),
        .CO({\localWgRepeatCnt_reg[7]_i_3_n_0 ,\localWgRepeatCnt_reg[7]_i_3_n_1 ,\localWgRepeatCnt_reg[7]_i_3_n_2 ,\localWgRepeatCnt_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgRepeatCnt_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\localWgRepeatCnt[7]_i_9_n_0 ,\localWgRepeatCnt[7]_i_10_n_0 ,\localWgRepeatCnt[7]_i_11_n_0 ,\localWgRepeatCnt[7]_i_12_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_4 
       (.CI(\localWgRepeatCnt_reg[7]_i_13_n_0 ),
        .CO({\localWgRepeatCnt_reg[7]_i_4_n_0 ,\NLW_localWgRepeatCnt_reg[7]_i_4_CO_UNCONNECTED [2],\localWgRepeatCnt_reg[7]_i_4_n_2 ,\localWgRepeatCnt_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\localWgPriTime_reg_n_0_[27] ,\localWgPriTime_reg_n_0_[26] ,\localWgPriTime_reg_n_0_[25] }),
        .O({\NLW_localWgRepeatCnt_reg[7]_i_4_O_UNCONNECTED [3],localWgRepeatCnt1[27:25]}),
        .S({1'b1,\localWgRepeatCnt[7]_i_14_n_0 ,\localWgRepeatCnt[7]_i_15_n_0 ,\localWgRepeatCnt[7]_i_16_n_0 }));
  CARRY4 \localWgRepeatCnt_reg[7]_i_8 
       (.CI(1'b0),
        .CO({\localWgRepeatCnt_reg[7]_i_8_n_0 ,\localWgRepeatCnt_reg[7]_i_8_n_1 ,\localWgRepeatCnt_reg[7]_i_8_n_2 ,\localWgRepeatCnt_reg[7]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgRepeatCnt_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\localWgRepeatCnt[7]_i_17_n_0 ,\localWgRepeatCnt[7]_i_18_n_0 ,\localWgRepeatCnt[7]_i_19_n_0 ,\localWgRepeatCnt[7]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[0]_i_1 
       (.I0(\localWgRepeatEnd_reg[0]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[0]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[0]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_11 
       (.I0(\bmem_reg_n_0_[6][24] ),
        .I1(\bmem_reg_n_0_[4][24] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][24] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][24] ),
        .O(\localWgRepeatEnd[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_12 
       (.I0(\bmem_reg_n_0_[14][24] ),
        .I1(\bmem_reg_n_0_[12][24] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][24] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[8]),
        .O(\localWgRepeatEnd[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_13 
       (.I0(\bmem_reg[22]_135 [24]),
        .I1(\bmem_reg[20]_139 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][24] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][24] ),
        .O(\localWgRepeatEnd[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_14 
       (.I0(\bmem_reg[30]_119 [24]),
        .I1(\bmem_reg[28]_123 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [24]),
        .O(\localWgRepeatEnd[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_15 
       (.I0(\bmem_reg[38]_105 [24]),
        .I1(\bmem_reg[36]_109 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [24]),
        .O(\localWgRepeatEnd[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_16 
       (.I0(\bmem_reg[46]_89 [24]),
        .I1(\bmem_reg[44]_93 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [24]),
        .O(\localWgRepeatEnd[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_17 
       (.I0(\bmem_reg[54]_73 [24]),
        .I1(\bmem_reg[52]_77 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [24]),
        .O(\localWgRepeatEnd[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_18 
       (.I0(\bmem_reg[62]_57 [24]),
        .I1(\bmem_reg[60]_61 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [24]),
        .O(\localWgRepeatEnd[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_19 
       (.I0(\bmem_reg[70]_47 [24]),
        .I1(\bmem_reg[68]_49 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][24] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [24]),
        .O(\localWgRepeatEnd[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_20 
       (.I0(\bmem_reg[78]_35 [24]),
        .I1(\bmem_reg[76]_39 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][24] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [24]),
        .O(\localWgRepeatEnd[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_21 
       (.I0(\bmem_reg[86]_19 [24]),
        .I1(\bmem_reg[84]_23 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [24]),
        .O(\localWgRepeatEnd[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[0]_i_22 
       (.I0(\bmem_reg[94]_3 [24]),
        .I1(\bmem_reg[92]_7 [24]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [24]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [24]),
        .O(\localWgRepeatEnd[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[1]_i_1 
       (.I0(\localWgRepeatEnd_reg[1]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[1]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[1]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_11 
       (.I0(\bmem_reg_n_0_[6][25] ),
        .I1(\bmem_reg_n_0_[4][25] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][25] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][25] ),
        .O(\localWgRepeatEnd[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_12 
       (.I0(\bmem_reg_n_0_[14][25] ),
        .I1(\bmem_reg_n_0_[12][25] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][25] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[9]),
        .O(\localWgRepeatEnd[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_13 
       (.I0(\bmem_reg[22]_135 [25]),
        .I1(\bmem_reg[20]_139 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][25] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][25] ),
        .O(\localWgRepeatEnd[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_14 
       (.I0(\bmem_reg[30]_119 [25]),
        .I1(\bmem_reg[28]_123 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [25]),
        .O(\localWgRepeatEnd[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_15 
       (.I0(\bmem_reg[38]_105 [25]),
        .I1(\bmem_reg[36]_109 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [25]),
        .O(\localWgRepeatEnd[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_16 
       (.I0(\bmem_reg[46]_89 [25]),
        .I1(\bmem_reg[44]_93 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [25]),
        .O(\localWgRepeatEnd[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_17 
       (.I0(\bmem_reg[54]_73 [25]),
        .I1(\bmem_reg[52]_77 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [25]),
        .O(\localWgRepeatEnd[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_18 
       (.I0(\bmem_reg[62]_57 [25]),
        .I1(\bmem_reg[60]_61 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [25]),
        .O(\localWgRepeatEnd[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_19 
       (.I0(\bmem_reg[70]_47 [25]),
        .I1(\bmem_reg[68]_49 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][25] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [25]),
        .O(\localWgRepeatEnd[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_20 
       (.I0(\bmem_reg[78]_35 [25]),
        .I1(\bmem_reg[76]_39 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][25] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [25]),
        .O(\localWgRepeatEnd[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_21 
       (.I0(\bmem_reg[86]_19 [25]),
        .I1(\bmem_reg[84]_23 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [25]),
        .O(\localWgRepeatEnd[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[1]_i_22 
       (.I0(\bmem_reg[94]_3 [25]),
        .I1(\bmem_reg[92]_7 [25]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [25]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [25]),
        .O(\localWgRepeatEnd[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[2]_i_1 
       (.I0(\localWgRepeatEnd_reg[2]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[2]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[2]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_11 
       (.I0(\bmem_reg_n_0_[6][26] ),
        .I1(\bmem_reg_n_0_[4][26] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][26] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][26] ),
        .O(\localWgRepeatEnd[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_12 
       (.I0(\bmem_reg_n_0_[14][26] ),
        .I1(\bmem_reg_n_0_[12][26] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][26] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[10]),
        .O(\localWgRepeatEnd[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_13 
       (.I0(\bmem_reg[22]_135 [26]),
        .I1(\bmem_reg[20]_139 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][26] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][26] ),
        .O(\localWgRepeatEnd[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_14 
       (.I0(\bmem_reg[30]_119 [26]),
        .I1(\bmem_reg[28]_123 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [26]),
        .O(\localWgRepeatEnd[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_15 
       (.I0(\bmem_reg[38]_105 [26]),
        .I1(\bmem_reg[36]_109 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [26]),
        .O(\localWgRepeatEnd[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_16 
       (.I0(\bmem_reg[46]_89 [26]),
        .I1(\bmem_reg[44]_93 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [26]),
        .O(\localWgRepeatEnd[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_17 
       (.I0(\bmem_reg[54]_73 [26]),
        .I1(\bmem_reg[52]_77 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [26]),
        .O(\localWgRepeatEnd[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_18 
       (.I0(\bmem_reg[62]_57 [26]),
        .I1(\bmem_reg[60]_61 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [26]),
        .O(\localWgRepeatEnd[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_19 
       (.I0(\bmem_reg[70]_47 [26]),
        .I1(\bmem_reg[68]_49 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][26] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [26]),
        .O(\localWgRepeatEnd[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_20 
       (.I0(\bmem_reg[78]_35 [26]),
        .I1(\bmem_reg[76]_39 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][26] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [26]),
        .O(\localWgRepeatEnd[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_21 
       (.I0(\bmem_reg[86]_19 [26]),
        .I1(\bmem_reg[84]_23 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [26]),
        .O(\localWgRepeatEnd[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[2]_i_22 
       (.I0(\bmem_reg[94]_3 [26]),
        .I1(\bmem_reg[92]_7 [26]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [26]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [26]),
        .O(\localWgRepeatEnd[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[3]_i_1 
       (.I0(\localWgRepeatEnd_reg[3]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[3]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[3]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_11 
       (.I0(\bmem_reg_n_0_[6][27] ),
        .I1(\bmem_reg_n_0_[4][27] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][27] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][27] ),
        .O(\localWgRepeatEnd[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_12 
       (.I0(\bmem_reg_n_0_[14][27] ),
        .I1(\bmem_reg_n_0_[12][27] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][27] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[11]),
        .O(\localWgRepeatEnd[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_13 
       (.I0(\bmem_reg[22]_135 [27]),
        .I1(\bmem_reg[20]_139 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][27] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][27] ),
        .O(\localWgRepeatEnd[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_14 
       (.I0(\bmem_reg[30]_119 [27]),
        .I1(\bmem_reg[28]_123 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [27]),
        .O(\localWgRepeatEnd[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_15 
       (.I0(\bmem_reg[38]_105 [27]),
        .I1(\bmem_reg[36]_109 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [27]),
        .O(\localWgRepeatEnd[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_16 
       (.I0(\bmem_reg[46]_89 [27]),
        .I1(\bmem_reg[44]_93 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [27]),
        .O(\localWgRepeatEnd[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_17 
       (.I0(\bmem_reg[54]_73 [27]),
        .I1(\bmem_reg[52]_77 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [27]),
        .O(\localWgRepeatEnd[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_18 
       (.I0(\bmem_reg[62]_57 [27]),
        .I1(\bmem_reg[60]_61 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [27]),
        .O(\localWgRepeatEnd[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_19 
       (.I0(\bmem_reg[70]_47 [27]),
        .I1(\bmem_reg[68]_49 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][27] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [27]),
        .O(\localWgRepeatEnd[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_20 
       (.I0(\bmem_reg[78]_35 [27]),
        .I1(\bmem_reg[76]_39 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][27] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [27]),
        .O(\localWgRepeatEnd[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_21 
       (.I0(\bmem_reg[86]_19 [27]),
        .I1(\bmem_reg[84]_23 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [27]),
        .O(\localWgRepeatEnd[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[3]_i_22 
       (.I0(\bmem_reg[94]_3 [27]),
        .I1(\bmem_reg[92]_7 [27]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [27]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [27]),
        .O(\localWgRepeatEnd[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[4]_i_1 
       (.I0(\localWgRepeatEnd_reg[4]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[4]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[4]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_11 
       (.I0(\bmem_reg_n_0_[6][28] ),
        .I1(\bmem_reg_n_0_[4][28] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][28] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][28] ),
        .O(\localWgRepeatEnd[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_12 
       (.I0(\bmem_reg_n_0_[14][28] ),
        .I1(\bmem_reg_n_0_[12][28] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][28] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[12]),
        .O(\localWgRepeatEnd[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_13 
       (.I0(\bmem_reg[22]_135 [28]),
        .I1(\bmem_reg[20]_139 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][28] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][28] ),
        .O(\localWgRepeatEnd[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_14 
       (.I0(\bmem_reg[30]_119 [28]),
        .I1(\bmem_reg[28]_123 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [28]),
        .O(\localWgRepeatEnd[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_15 
       (.I0(\bmem_reg[38]_105 [28]),
        .I1(\bmem_reg[36]_109 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [28]),
        .O(\localWgRepeatEnd[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_16 
       (.I0(\bmem_reg[46]_89 [28]),
        .I1(\bmem_reg[44]_93 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [28]),
        .O(\localWgRepeatEnd[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_17 
       (.I0(\bmem_reg[54]_73 [28]),
        .I1(\bmem_reg[52]_77 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [28]),
        .O(\localWgRepeatEnd[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_18 
       (.I0(\bmem_reg[62]_57 [28]),
        .I1(\bmem_reg[60]_61 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [28]),
        .O(\localWgRepeatEnd[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_19 
       (.I0(\bmem_reg[70]_47 [28]),
        .I1(\bmem_reg[68]_49 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][28] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [28]),
        .O(\localWgRepeatEnd[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_20 
       (.I0(\bmem_reg[78]_35 [28]),
        .I1(\bmem_reg[76]_39 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][28] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [28]),
        .O(\localWgRepeatEnd[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_21 
       (.I0(\bmem_reg[86]_19 [28]),
        .I1(\bmem_reg[84]_23 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [28]),
        .O(\localWgRepeatEnd[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[4]_i_22 
       (.I0(\bmem_reg[94]_3 [28]),
        .I1(\bmem_reg[92]_7 [28]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [28]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [28]),
        .O(\localWgRepeatEnd[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[5]_i_1 
       (.I0(\localWgRepeatEnd_reg[5]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[5]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[5]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_11 
       (.I0(\bmem_reg_n_0_[6][29] ),
        .I1(\bmem_reg_n_0_[4][29] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][29] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][29] ),
        .O(\localWgRepeatEnd[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_12 
       (.I0(\bmem_reg_n_0_[14][29] ),
        .I1(\bmem_reg_n_0_[12][29] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][29] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[13]),
        .O(\localWgRepeatEnd[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_13 
       (.I0(\bmem_reg[22]_135 [29]),
        .I1(\bmem_reg[20]_139 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][29] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][29] ),
        .O(\localWgRepeatEnd[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_14 
       (.I0(\bmem_reg[30]_119 [29]),
        .I1(\bmem_reg[28]_123 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [29]),
        .O(\localWgRepeatEnd[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_15 
       (.I0(\bmem_reg[38]_105 [29]),
        .I1(\bmem_reg[36]_109 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [29]),
        .O(\localWgRepeatEnd[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_16 
       (.I0(\bmem_reg[46]_89 [29]),
        .I1(\bmem_reg[44]_93 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [29]),
        .O(\localWgRepeatEnd[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_17 
       (.I0(\bmem_reg[54]_73 [29]),
        .I1(\bmem_reg[52]_77 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [29]),
        .O(\localWgRepeatEnd[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_18 
       (.I0(\bmem_reg[62]_57 [29]),
        .I1(\bmem_reg[60]_61 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [29]),
        .O(\localWgRepeatEnd[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_19 
       (.I0(\bmem_reg[70]_47 [29]),
        .I1(\bmem_reg[68]_49 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][29] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [29]),
        .O(\localWgRepeatEnd[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_20 
       (.I0(\bmem_reg[78]_35 [29]),
        .I1(\bmem_reg[76]_39 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][29] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [29]),
        .O(\localWgRepeatEnd[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_21 
       (.I0(\bmem_reg[86]_19 [29]),
        .I1(\bmem_reg[84]_23 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [29]),
        .O(\localWgRepeatEnd[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[5]_i_22 
       (.I0(\bmem_reg[94]_3 [29]),
        .I1(\bmem_reg[92]_7 [29]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [29]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [29]),
        .O(\localWgRepeatEnd[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[6]_i_1 
       (.I0(\localWgRepeatEnd_reg[6]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[6]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[6]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_11 
       (.I0(\bmem_reg_n_0_[6][30] ),
        .I1(\bmem_reg_n_0_[4][30] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][30] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][30] ),
        .O(\localWgRepeatEnd[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_12 
       (.I0(\bmem_reg_n_0_[14][30] ),
        .I1(\bmem_reg_n_0_[12][30] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][30] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[14]),
        .O(\localWgRepeatEnd[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_13 
       (.I0(\bmem_reg[22]_135 [30]),
        .I1(\bmem_reg[20]_139 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][30] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][30] ),
        .O(\localWgRepeatEnd[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_14 
       (.I0(\bmem_reg[30]_119 [30]),
        .I1(\bmem_reg[28]_123 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [30]),
        .O(\localWgRepeatEnd[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_15 
       (.I0(\bmem_reg[38]_105 [30]),
        .I1(\bmem_reg[36]_109 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [30]),
        .O(\localWgRepeatEnd[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_16 
       (.I0(\bmem_reg[46]_89 [30]),
        .I1(\bmem_reg[44]_93 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [30]),
        .O(\localWgRepeatEnd[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_17 
       (.I0(\bmem_reg[54]_73 [30]),
        .I1(\bmem_reg[52]_77 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [30]),
        .O(\localWgRepeatEnd[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_18 
       (.I0(\bmem_reg[62]_57 [30]),
        .I1(\bmem_reg[60]_61 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [30]),
        .O(\localWgRepeatEnd[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_19 
       (.I0(\bmem_reg[70]_47 [30]),
        .I1(\bmem_reg[68]_49 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][30] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [30]),
        .O(\localWgRepeatEnd[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_20 
       (.I0(\bmem_reg[78]_35 [30]),
        .I1(\bmem_reg[76]_39 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][30] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [30]),
        .O(\localWgRepeatEnd[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_21 
       (.I0(\bmem_reg[86]_19 [30]),
        .I1(\bmem_reg[84]_23 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [30]),
        .O(\localWgRepeatEnd[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[6]_i_22 
       (.I0(\bmem_reg[94]_3 [30]),
        .I1(\bmem_reg[92]_7 [30]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [30]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [30]),
        .O(\localWgRepeatEnd[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localWgRepeatEnd[7]_i_1 
       (.I0(\localWgRepeatEnd_reg[7]_i_2_n_0 ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgRepeatEnd_reg[7]_i_3_n_0 ),
        .I3(\localWgSampleAddr0_reg_n_0_[6] ),
        .I4(\localWgRepeatEnd_reg[7]_i_4_n_0 ),
        .I5(\localWgSampleAddr0_reg_n_0_[7] ),
        .O(\localWgRepeatEnd[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_11 
       (.I0(\bmem_reg_n_0_[6][31] ),
        .I1(\bmem_reg_n_0_[4][31] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[2][31] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[0][31] ),
        .O(\localWgRepeatEnd[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_12 
       (.I0(\bmem_reg_n_0_[14][31] ),
        .I1(\bmem_reg_n_0_[12][31] ),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[10][31] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(p_0_in[15]),
        .O(\localWgRepeatEnd[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_13 
       (.I0(\bmem_reg[22]_135 [31]),
        .I1(\bmem_reg[20]_139 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[18][31] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg_n_0_[16][31] ),
        .O(\localWgRepeatEnd[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_14 
       (.I0(\bmem_reg[30]_119 [31]),
        .I1(\bmem_reg[28]_123 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[26]_127 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[24]_131 [31]),
        .O(\localWgRepeatEnd[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_15 
       (.I0(\bmem_reg[38]_105 [31]),
        .I1(\bmem_reg[36]_109 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[34]_113 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[32]_117 [31]),
        .O(\localWgRepeatEnd[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_16 
       (.I0(\bmem_reg[46]_89 [31]),
        .I1(\bmem_reg[44]_93 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[42]_97 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[40]_101 [31]),
        .O(\localWgRepeatEnd[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_17 
       (.I0(\bmem_reg[54]_73 [31]),
        .I1(\bmem_reg[52]_77 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[50]_81 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[48]_85 [31]),
        .O(\localWgRepeatEnd[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_18 
       (.I0(\bmem_reg[62]_57 [31]),
        .I1(\bmem_reg[60]_61 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[58]_65 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[56]_69 [31]),
        .O(\localWgRepeatEnd[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_19 
       (.I0(\bmem_reg[70]_47 [31]),
        .I1(\bmem_reg[68]_49 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[66][31] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[64]_53 [31]),
        .O(\localWgRepeatEnd[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_20 
       (.I0(\bmem_reg[78]_35 [31]),
        .I1(\bmem_reg[76]_39 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg_n_0_[74][31] ),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[72]_43 [31]),
        .O(\localWgRepeatEnd[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_21 
       (.I0(\bmem_reg[86]_19 [31]),
        .I1(\bmem_reg[84]_23 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[82]_27 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[80]_31 [31]),
        .O(\localWgRepeatEnd[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRepeatEnd[7]_i_22 
       (.I0(\bmem_reg[94]_3 [31]),
        .I1(\bmem_reg[92]_7 [31]),
        .I2(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .I3(\bmem_reg[90]_11 [31]),
        .I4(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .I5(\bmem_reg[88]_15 [31]),
        .O(\localWgRepeatEnd[7]_i_22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[0] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[0]_i_1_n_0 ),
        .Q(localWgRepeatEnd[0]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[0]_i_10 
       (.I0(\localWgRepeatEnd[0]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[0]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[0]_i_2 
       (.I0(\localWgRepeatEnd_reg[0]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[0]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[0]_i_3 
       (.I0(\localWgRepeatEnd_reg[0]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[0]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[0]_i_4 
       (.I0(\localWgRepeatEnd_reg[0]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[0]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[0]_i_5 
       (.I0(\localWgRepeatEnd[0]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[0]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[0]_i_6 
       (.I0(\localWgRepeatEnd[0]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[0]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[0]_i_7 
       (.I0(\localWgRepeatEnd[0]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[0]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[0]_i_8 
       (.I0(\localWgRepeatEnd[0]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[0]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[0]_i_9 
       (.I0(\localWgRepeatEnd[0]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[0]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[0]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[1] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[1]_i_1_n_0 ),
        .Q(localWgRepeatEnd[1]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[1]_i_10 
       (.I0(\localWgRepeatEnd[1]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[1]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[1]_i_2 
       (.I0(\localWgRepeatEnd_reg[1]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[1]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[1]_i_3 
       (.I0(\localWgRepeatEnd_reg[1]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[1]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[1]_i_4 
       (.I0(\localWgRepeatEnd_reg[1]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[1]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[1]_i_5 
       (.I0(\localWgRepeatEnd[1]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[1]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[1]_i_6 
       (.I0(\localWgRepeatEnd[1]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[1]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[1]_i_7 
       (.I0(\localWgRepeatEnd[1]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[1]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[1]_i_8 
       (.I0(\localWgRepeatEnd[1]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[1]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[1]_i_9 
       (.I0(\localWgRepeatEnd[1]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[1]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[1]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[2] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[2]_i_1_n_0 ),
        .Q(localWgRepeatEnd[2]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[2]_i_10 
       (.I0(\localWgRepeatEnd[2]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[2]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[2]_i_2 
       (.I0(\localWgRepeatEnd_reg[2]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[2]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[2]_i_3 
       (.I0(\localWgRepeatEnd_reg[2]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[2]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[2]_i_4 
       (.I0(\localWgRepeatEnd_reg[2]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[2]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[2]_i_5 
       (.I0(\localWgRepeatEnd[2]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[2]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[2]_i_6 
       (.I0(\localWgRepeatEnd[2]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[2]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[2]_i_7 
       (.I0(\localWgRepeatEnd[2]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[2]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[2]_i_8 
       (.I0(\localWgRepeatEnd[2]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[2]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[2]_i_9 
       (.I0(\localWgRepeatEnd[2]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[2]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[2]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[3] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[3]_i_1_n_0 ),
        .Q(localWgRepeatEnd[3]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[3]_i_10 
       (.I0(\localWgRepeatEnd[3]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[3]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[3]_i_2 
       (.I0(\localWgRepeatEnd_reg[3]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[3]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[3]_i_3 
       (.I0(\localWgRepeatEnd_reg[3]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[3]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[3]_i_4 
       (.I0(\localWgRepeatEnd_reg[3]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[3]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[3]_i_5 
       (.I0(\localWgRepeatEnd[3]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[3]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[3]_i_6 
       (.I0(\localWgRepeatEnd[3]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[3]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[3]_i_7 
       (.I0(\localWgRepeatEnd[3]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[3]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[3]_i_8 
       (.I0(\localWgRepeatEnd[3]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[3]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[3]_i_9 
       (.I0(\localWgRepeatEnd[3]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[3]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[3]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[4] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[4]_i_1_n_0 ),
        .Q(localWgRepeatEnd[4]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[4]_i_10 
       (.I0(\localWgRepeatEnd[4]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[4]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[4]_i_2 
       (.I0(\localWgRepeatEnd_reg[4]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[4]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[4]_i_3 
       (.I0(\localWgRepeatEnd_reg[4]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[4]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[4]_i_4 
       (.I0(\localWgRepeatEnd_reg[4]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[4]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[4]_i_5 
       (.I0(\localWgRepeatEnd[4]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[4]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[4]_i_6 
       (.I0(\localWgRepeatEnd[4]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[4]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[4]_i_7 
       (.I0(\localWgRepeatEnd[4]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[4]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[4]_i_8 
       (.I0(\localWgRepeatEnd[4]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[4]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[4]_i_9 
       (.I0(\localWgRepeatEnd[4]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[4]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[4]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[5] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[5]_i_1_n_0 ),
        .Q(localWgRepeatEnd[5]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[5]_i_10 
       (.I0(\localWgRepeatEnd[5]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[5]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[5]_i_2 
       (.I0(\localWgRepeatEnd_reg[5]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[5]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[5]_i_3 
       (.I0(\localWgRepeatEnd_reg[5]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[5]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[5]_i_4 
       (.I0(\localWgRepeatEnd_reg[5]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[5]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[5]_i_5 
       (.I0(\localWgRepeatEnd[5]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[5]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[5]_i_6 
       (.I0(\localWgRepeatEnd[5]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[5]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[5]_i_7 
       (.I0(\localWgRepeatEnd[5]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[5]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[5]_i_8 
       (.I0(\localWgRepeatEnd[5]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[5]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[5]_i_9 
       (.I0(\localWgRepeatEnd[5]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[5]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[5]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[6] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[6]_i_1_n_0 ),
        .Q(localWgRepeatEnd[6]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[6]_i_10 
       (.I0(\localWgRepeatEnd[6]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[6]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[6]_i_2 
       (.I0(\localWgRepeatEnd_reg[6]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[6]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[6]_i_3 
       (.I0(\localWgRepeatEnd_reg[6]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[6]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[6]_i_4 
       (.I0(\localWgRepeatEnd_reg[6]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[6]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[6]_i_5 
       (.I0(\localWgRepeatEnd[6]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[6]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[6]_i_6 
       (.I0(\localWgRepeatEnd[6]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[6]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[6]_i_7 
       (.I0(\localWgRepeatEnd[6]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[6]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[6]_i_8 
       (.I0(\localWgRepeatEnd[6]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[6]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[6]_i_9 
       (.I0(\localWgRepeatEnd[6]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[6]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[6]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgRepeatEnd_reg[7] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRepeatEnd[7]_i_1_n_0 ),
        .Q(localWgRepeatEnd[7]),
        .R(1'b0));
  MUXF7 \localWgRepeatEnd_reg[7]_i_10 
       (.I0(\localWgRepeatEnd[7]_i_21_n_0 ),
        .I1(\localWgRepeatEnd[7]_i_22_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRepeatEnd_reg[7]_i_2 
       (.I0(\localWgRepeatEnd_reg[7]_i_5_n_0 ),
        .I1(\localWgRepeatEnd_reg[7]_i_6_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[7]_i_3 
       (.I0(\localWgRepeatEnd_reg[7]_i_7_n_0 ),
        .I1(\localWgRepeatEnd_reg[7]_i_8_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRepeatEnd_reg[7]_i_4 
       (.I0(\localWgRepeatEnd_reg[7]_i_9_n_0 ),
        .I1(\localWgRepeatEnd_reg[7]_i_10_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRepeatEnd_reg[7]_i_5 
       (.I0(\localWgRepeatEnd[7]_i_11_n_0 ),
        .I1(\localWgRepeatEnd[7]_i_12_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[7]_i_6 
       (.I0(\localWgRepeatEnd[7]_i_13_n_0 ),
        .I1(\localWgRepeatEnd[7]_i_14_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[7]_i_7 
       (.I0(\localWgRepeatEnd[7]_i_15_n_0 ),
        .I1(\localWgRepeatEnd[7]_i_16_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[7]_i_8 
       (.I0(\localWgRepeatEnd[7]_i_17_n_0 ),
        .I1(\localWgRepeatEnd[7]_i_18_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRepeatEnd_reg[7]_i_9 
       (.I0(\localWgRepeatEnd[7]_i_19_n_0 ),
        .I1(\localWgRepeatEnd[7]_i_20_n_0 ),
        .O(\localWgRepeatEnd_reg[7]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgRfFreq[0]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgRfFreq_reg[0]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgRfFreq_reg[0]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgRfFreq_reg[0]_i_4_n_0 ),
        .O(\localWgRfFreq[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_11 
       (.I0(\bmem_reg[70]_47 [16]),
        .I1(\bmem_reg[68]_49 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][16] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [16]),
        .O(\localWgRfFreq[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_12 
       (.I0(\bmem_reg[78]_35 [16]),
        .I1(\bmem_reg[76]_39 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][16] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [16]),
        .O(\localWgRfFreq[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_13 
       (.I0(\bmem_reg[86]_19 [16]),
        .I1(\bmem_reg[84]_23 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [16]),
        .O(\localWgRfFreq[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_14 
       (.I0(\bmem_reg[94]_3 [16]),
        .I1(\bmem_reg[92]_7 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [16]),
        .O(\localWgRfFreq[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_15 
       (.I0(\bmem_reg[38]_105 [16]),
        .I1(\bmem_reg[36]_109 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [16]),
        .O(\localWgRfFreq[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_16 
       (.I0(\bmem_reg[46]_89 [16]),
        .I1(\bmem_reg[44]_93 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [16]),
        .O(\localWgRfFreq[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_17 
       (.I0(\bmem_reg[54]_73 [16]),
        .I1(\bmem_reg[52]_77 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [16]),
        .O(\localWgRfFreq[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_18 
       (.I0(\bmem_reg[62]_57 [16]),
        .I1(\bmem_reg[60]_61 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [16]),
        .O(\localWgRfFreq[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_19 
       (.I0(\bmem_reg_n_0_[6][16] ),
        .I1(\bmem_reg_n_0_[4][16] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][16] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][16] ),
        .O(\localWgRfFreq[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_20 
       (.I0(\bmem_reg_n_0_[14][16] ),
        .I1(\bmem_reg_n_0_[12][16] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][16] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(p_0_in[0]),
        .O(\localWgRfFreq[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_21 
       (.I0(\bmem_reg[22]_135 [16]),
        .I1(\bmem_reg[20]_139 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][16] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][16] ),
        .O(\localWgRfFreq[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[0]_i_22 
       (.I0(\bmem_reg[30]_119 [16]),
        .I1(\bmem_reg[28]_123 [16]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [16]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [16]),
        .O(\localWgRfFreq[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgRfFreq[1]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgRfFreq_reg[1]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgRfFreq_reg[1]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgRfFreq_reg[1]_i_4_n_0 ),
        .O(\localWgRfFreq[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_11 
       (.I0(\bmem_reg[70]_47 [17]),
        .I1(\bmem_reg[68]_49 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][17] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [17]),
        .O(\localWgRfFreq[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_12 
       (.I0(\bmem_reg[78]_35 [17]),
        .I1(\bmem_reg[76]_39 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][17] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [17]),
        .O(\localWgRfFreq[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_13 
       (.I0(\bmem_reg[86]_19 [17]),
        .I1(\bmem_reg[84]_23 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [17]),
        .O(\localWgRfFreq[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_14 
       (.I0(\bmem_reg[94]_3 [17]),
        .I1(\bmem_reg[92]_7 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [17]),
        .O(\localWgRfFreq[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_15 
       (.I0(\bmem_reg[38]_105 [17]),
        .I1(\bmem_reg[36]_109 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [17]),
        .O(\localWgRfFreq[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_16 
       (.I0(\bmem_reg[46]_89 [17]),
        .I1(\bmem_reg[44]_93 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [17]),
        .O(\localWgRfFreq[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_17 
       (.I0(\bmem_reg[54]_73 [17]),
        .I1(\bmem_reg[52]_77 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [17]),
        .O(\localWgRfFreq[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_18 
       (.I0(\bmem_reg[62]_57 [17]),
        .I1(\bmem_reg[60]_61 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [17]),
        .O(\localWgRfFreq[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_19 
       (.I0(\bmem_reg_n_0_[6][17] ),
        .I1(\bmem_reg_n_0_[4][17] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][17] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][17] ),
        .O(\localWgRfFreq[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_20 
       (.I0(\bmem_reg_n_0_[14][17] ),
        .I1(\bmem_reg_n_0_[12][17] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][17] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(\localWgRfFreq[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_21 
       (.I0(\bmem_reg[22]_135 [17]),
        .I1(\bmem_reg[20]_139 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][17] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][17] ),
        .O(\localWgRfFreq[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[1]_i_22 
       (.I0(\bmem_reg[30]_119 [17]),
        .I1(\bmem_reg[28]_123 [17]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [17]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [17]),
        .O(\localWgRfFreq[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgRfFreq[2]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgRfFreq_reg[2]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgRfFreq_reg[2]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgRfFreq_reg[2]_i_4_n_0 ),
        .O(\localWgRfFreq[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_11 
       (.I0(\bmem_reg[70]_47 [18]),
        .I1(\bmem_reg[68]_49 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][18] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [18]),
        .O(\localWgRfFreq[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_12 
       (.I0(\bmem_reg[78]_35 [18]),
        .I1(\bmem_reg[76]_39 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][18] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [18]),
        .O(\localWgRfFreq[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_13 
       (.I0(\bmem_reg[86]_19 [18]),
        .I1(\bmem_reg[84]_23 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [18]),
        .O(\localWgRfFreq[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_14 
       (.I0(\bmem_reg[94]_3 [18]),
        .I1(\bmem_reg[92]_7 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [18]),
        .O(\localWgRfFreq[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_15 
       (.I0(\bmem_reg[38]_105 [18]),
        .I1(\bmem_reg[36]_109 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [18]),
        .O(\localWgRfFreq[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_16 
       (.I0(\bmem_reg[46]_89 [18]),
        .I1(\bmem_reg[44]_93 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [18]),
        .O(\localWgRfFreq[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_17 
       (.I0(\bmem_reg[54]_73 [18]),
        .I1(\bmem_reg[52]_77 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [18]),
        .O(\localWgRfFreq[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_18 
       (.I0(\bmem_reg[62]_57 [18]),
        .I1(\bmem_reg[60]_61 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [18]),
        .O(\localWgRfFreq[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_19 
       (.I0(\bmem_reg_n_0_[6][18] ),
        .I1(\bmem_reg_n_0_[4][18] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][18] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][18] ),
        .O(\localWgRfFreq[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_20 
       (.I0(\bmem_reg_n_0_[14][18] ),
        .I1(\bmem_reg_n_0_[12][18] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][18] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(p_0_in[2]),
        .O(\localWgRfFreq[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_21 
       (.I0(\bmem_reg[22]_135 [18]),
        .I1(\bmem_reg[20]_139 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][18] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][18] ),
        .O(\localWgRfFreq[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[2]_i_22 
       (.I0(\bmem_reg[30]_119 [18]),
        .I1(\bmem_reg[28]_123 [18]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [18]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [18]),
        .O(\localWgRfFreq[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgRfFreq[3]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgRfFreq_reg[3]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgRfFreq_reg[3]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgRfFreq_reg[3]_i_4_n_0 ),
        .O(\localWgRfFreq[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_11 
       (.I0(\bmem_reg[70]_47 [19]),
        .I1(\bmem_reg[68]_49 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][19] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [19]),
        .O(\localWgRfFreq[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_12 
       (.I0(\bmem_reg[78]_35 [19]),
        .I1(\bmem_reg[76]_39 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][19] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [19]),
        .O(\localWgRfFreq[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_13 
       (.I0(\bmem_reg[86]_19 [19]),
        .I1(\bmem_reg[84]_23 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [19]),
        .O(\localWgRfFreq[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_14 
       (.I0(\bmem_reg[94]_3 [19]),
        .I1(\bmem_reg[92]_7 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [19]),
        .O(\localWgRfFreq[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_15 
       (.I0(\bmem_reg[38]_105 [19]),
        .I1(\bmem_reg[36]_109 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [19]),
        .O(\localWgRfFreq[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_16 
       (.I0(\bmem_reg[46]_89 [19]),
        .I1(\bmem_reg[44]_93 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [19]),
        .O(\localWgRfFreq[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_17 
       (.I0(\bmem_reg[54]_73 [19]),
        .I1(\bmem_reg[52]_77 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [19]),
        .O(\localWgRfFreq[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_18 
       (.I0(\bmem_reg[62]_57 [19]),
        .I1(\bmem_reg[60]_61 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [19]),
        .O(\localWgRfFreq[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_19 
       (.I0(\bmem_reg_n_0_[6][19] ),
        .I1(\bmem_reg_n_0_[4][19] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][19] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][19] ),
        .O(\localWgRfFreq[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_20 
       (.I0(\bmem_reg_n_0_[14][19] ),
        .I1(\bmem_reg_n_0_[12][19] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][19] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(p_0_in[3]),
        .O(\localWgRfFreq[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_21 
       (.I0(\bmem_reg[22]_135 [19]),
        .I1(\bmem_reg[20]_139 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][19] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][19] ),
        .O(\localWgRfFreq[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[3]_i_22 
       (.I0(\bmem_reg[30]_119 [19]),
        .I1(\bmem_reg[28]_123 [19]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [19]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [19]),
        .O(\localWgRfFreq[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgRfFreq[4]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgRfFreq_reg[4]_i_2_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgRfFreq_reg[4]_i_3_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgRfFreq_reg[4]_i_4_n_0 ),
        .O(\localWgRfFreq[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_11 
       (.I0(\bmem_reg[70]_47 [20]),
        .I1(\bmem_reg[68]_49 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][20] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [20]),
        .O(\localWgRfFreq[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_12 
       (.I0(\bmem_reg[78]_35 [20]),
        .I1(\bmem_reg[76]_39 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][20] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [20]),
        .O(\localWgRfFreq[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_13 
       (.I0(\bmem_reg[86]_19 [20]),
        .I1(\bmem_reg[84]_23 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [20]),
        .O(\localWgRfFreq[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_14 
       (.I0(\bmem_reg[94]_3 [20]),
        .I1(\bmem_reg[92]_7 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [20]),
        .O(\localWgRfFreq[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_15 
       (.I0(\bmem_reg[38]_105 [20]),
        .I1(\bmem_reg[36]_109 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [20]),
        .O(\localWgRfFreq[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_16 
       (.I0(\bmem_reg[46]_89 [20]),
        .I1(\bmem_reg[44]_93 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [20]),
        .O(\localWgRfFreq[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_17 
       (.I0(\bmem_reg[54]_73 [20]),
        .I1(\bmem_reg[52]_77 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [20]),
        .O(\localWgRfFreq[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_18 
       (.I0(\bmem_reg[62]_57 [20]),
        .I1(\bmem_reg[60]_61 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [20]),
        .O(\localWgRfFreq[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_19 
       (.I0(\bmem_reg_n_0_[6][20] ),
        .I1(\bmem_reg_n_0_[4][20] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][20] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][20] ),
        .O(\localWgRfFreq[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_20 
       (.I0(\bmem_reg_n_0_[14][20] ),
        .I1(\bmem_reg_n_0_[12][20] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][20] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(p_0_in[4]),
        .O(\localWgRfFreq[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_21 
       (.I0(\bmem_reg[22]_135 [20]),
        .I1(\bmem_reg[20]_139 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][20] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][20] ),
        .O(\localWgRfFreq[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[4]_i_22 
       (.I0(\bmem_reg[30]_119 [20]),
        .I1(\bmem_reg[28]_123 [20]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [20]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [20]),
        .O(\localWgRfFreq[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_11 
       (.I0(localWgPriTime1[23]),
        .I1(localPreDataGateTimeCnt_reg[23]),
        .I2(localPreDataGateTimeCnt_reg[21]),
        .I3(localWgPriTime1[21]),
        .I4(localPreDataGateTimeCnt_reg[22]),
        .I5(localWgPriTime1[22]),
        .O(\localWgRfFreq[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_12 
       (.I0(localWgPriTime1[19]),
        .I1(localPreDataGateTimeCnt_reg[19]),
        .I2(localPreDataGateTimeCnt_reg[20]),
        .I3(localWgPriTime1[20]),
        .I4(localPreDataGateTimeCnt_reg[18]),
        .I5(localWgPriTime1[18]),
        .O(\localWgRfFreq[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_13 
       (.I0(localWgPriTime1[17]),
        .I1(localPreDataGateTimeCnt_reg[17]),
        .I2(localPreDataGateTimeCnt_reg[16]),
        .I3(localWgPriTime1[16]),
        .I4(localPreDataGateTimeCnt_reg[15]),
        .I5(localWgPriTime1[15]),
        .O(\localWgRfFreq[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_14 
       (.I0(localPreDataGateTimeCnt_reg[14]),
        .I1(localWgPriTime1[14]),
        .I2(localPreDataGateTimeCnt_reg[12]),
        .I3(localWgPriTime1[12]),
        .I4(localWgPriTime1[13]),
        .I5(localPreDataGateTimeCnt_reg[13]),
        .O(\localWgRfFreq[5]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_16 
       (.I0(\localWgPriTime_reg_n_0_[27] ),
        .O(\localWgRfFreq[5]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_17 
       (.I0(\localWgPriTime_reg_n_0_[26] ),
        .O(\localWgRfFreq[5]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_18 
       (.I0(\localWgPriTime_reg_n_0_[25] ),
        .O(\localWgRfFreq[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0500454505004040)) 
    \localWgRfFreq[5]_i_2 
       (.I0(\localWgSampleAddr0_reg_n_0_[7] ),
        .I1(\localWgRfFreq_reg[5]_i_7_n_0 ),
        .I2(\localWgSampleAddr0_reg_n_0_[6] ),
        .I3(\localWgRfFreq_reg[5]_i_8_n_0 ),
        .I4(\localWgSampleAddr0_reg_n_0_[5] ),
        .I5(\localWgRfFreq_reg[5]_i_9_n_0 ),
        .O(\localWgRfFreq[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_25 
       (.I0(localWgPriTime1[11]),
        .I1(localPreDataGateTimeCnt_reg[11]),
        .I2(localPreDataGateTimeCnt_reg[9]),
        .I3(localWgPriTime1[9]),
        .I4(localPreDataGateTimeCnt_reg[10]),
        .I5(localWgPriTime1[10]),
        .O(\localWgRfFreq[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_26 
       (.I0(localWgPriTime1[8]),
        .I1(localPreDataGateTimeCnt_reg[8]),
        .I2(localPreDataGateTimeCnt_reg[6]),
        .I3(localWgPriTime1[6]),
        .I4(localPreDataGateTimeCnt_reg[7]),
        .I5(localWgPriTime1[7]),
        .O(\localWgRfFreq[5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h40080840)) 
    \localWgRfFreq[5]_i_27 
       (.I0(localPreDataGateTimeCnt_reg[4]),
        .I1(localPreDataGateTimeCnt_reg[3]),
        .I2(\localWgPriTime_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg_n_0_[5] ),
        .I4(localPreDataGateTimeCnt_reg[5]),
        .O(\localWgRfFreq[5]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \localWgRfFreq[5]_i_28 
       (.I0(localPreDataGateTimeCnt_reg[2]),
        .I1(localPreDataGateTimeCnt_reg[1]),
        .I2(localPreDataGateTimeCnt_reg[0]),
        .O(\localWgRfFreq[5]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_32 
       (.I0(\localWgPriTime_reg_n_0_[24] ),
        .O(\localWgRfFreq[5]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_33 
       (.I0(\localWgPriTime_reg_n_0_[23] ),
        .O(\localWgRfFreq[5]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_34 
       (.I0(\localWgPriTime_reg_n_0_[22] ),
        .O(\localWgRfFreq[5]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_35 
       (.I0(\localWgPriTime_reg_n_0_[21] ),
        .O(\localWgRfFreq[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_36 
       (.I0(\bmem_reg[70]_47 [21]),
        .I1(\bmem_reg[68]_49 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[66][21] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[64]_53 [21]),
        .O(\localWgRfFreq[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_37 
       (.I0(\bmem_reg[78]_35 [21]),
        .I1(\bmem_reg[76]_39 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[74][21] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[72]_43 [21]),
        .O(\localWgRfFreq[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_38 
       (.I0(\bmem_reg[86]_19 [21]),
        .I1(\bmem_reg[84]_23 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[82]_27 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[80]_31 [21]),
        .O(\localWgRfFreq[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_39 
       (.I0(\bmem_reg[94]_3 [21]),
        .I1(\bmem_reg[92]_7 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[90]_11 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[88]_15 [21]),
        .O(\localWgRfFreq[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_40 
       (.I0(\bmem_reg[38]_105 [21]),
        .I1(\bmem_reg[36]_109 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[34]_113 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[32]_117 [21]),
        .O(\localWgRfFreq[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_41 
       (.I0(\bmem_reg[46]_89 [21]),
        .I1(\bmem_reg[44]_93 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[42]_97 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[40]_101 [21]),
        .O(\localWgRfFreq[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_42 
       (.I0(\bmem_reg[54]_73 [21]),
        .I1(\bmem_reg[52]_77 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[50]_81 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[48]_85 [21]),
        .O(\localWgRfFreq[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_43 
       (.I0(\bmem_reg[62]_57 [21]),
        .I1(\bmem_reg[60]_61 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[58]_65 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[56]_69 [21]),
        .O(\localWgRfFreq[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_44 
       (.I0(\bmem_reg_n_0_[6][21] ),
        .I1(\bmem_reg_n_0_[4][21] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[2][21] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[0][21] ),
        .O(\localWgRfFreq[5]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_45 
       (.I0(\bmem_reg_n_0_[14][21] ),
        .I1(\bmem_reg_n_0_[12][21] ),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[10][21] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(p_0_in[5]),
        .O(\localWgRfFreq[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_46 
       (.I0(\bmem_reg[22]_135 [21]),
        .I1(\bmem_reg[20]_139 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[18][21] ),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg_n_0_[16][21] ),
        .O(\localWgRfFreq[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localWgRfFreq[5]_i_47 
       (.I0(\bmem_reg[30]_119 [21]),
        .I1(\bmem_reg[28]_123 [21]),
        .I2(\localWgSampleAddr0_reg_n_0_[2] ),
        .I3(\bmem_reg[26]_127 [21]),
        .I4(\localWgSampleAddr0_reg_n_0_[1] ),
        .I5(\bmem_reg[24]_131 [21]),
        .O(\localWgRfFreq[5]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_49 
       (.I0(\localWgPriTime_reg_n_0_[20] ),
        .O(\localWgRfFreq[5]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \localWgRfFreq[5]_i_5 
       (.I0(\localWgRfFreq_reg[5]_i_4_n_0 ),
        .I1(localWgPriTime1[27]),
        .I2(localPreDataGateTimeCnt_reg[27]),
        .O(\localWgRfFreq[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_50 
       (.I0(\localWgPriTime_reg_n_0_[19] ),
        .O(\localWgRfFreq[5]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_51 
       (.I0(\localWgPriTime_reg_n_0_[18] ),
        .O(\localWgRfFreq[5]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_52 
       (.I0(\localWgPriTime_reg_n_0_[17] ),
        .O(\localWgRfFreq[5]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_53 
       (.I0(\localWgPriTime_reg_n_0_[16] ),
        .O(\localWgRfFreq[5]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_54 
       (.I0(\localWgPriTime_reg_n_0_[15] ),
        .O(\localWgRfFreq[5]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_55 
       (.I0(\localWgPriTime_reg_n_0_[14] ),
        .O(\localWgRfFreq[5]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_56 
       (.I0(\localWgPriTime_reg_n_0_[13] ),
        .O(\localWgRfFreq[5]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_57 
       (.I0(\localWgPriTime_reg_n_0_[12] ),
        .O(\localWgRfFreq[5]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_58 
       (.I0(\localWgPriTime_reg_n_0_[11] ),
        .O(\localWgRfFreq[5]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_59 
       (.I0(\localWgPriTime_reg_n_0_[10] ),
        .O(\localWgRfFreq[5]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgRfFreq[5]_i_6 
       (.I0(localWgPriTime1[26]),
        .I1(localPreDataGateTimeCnt_reg[26]),
        .I2(localPreDataGateTimeCnt_reg[24]),
        .I3(localWgPriTime1[24]),
        .I4(localPreDataGateTimeCnt_reg[25]),
        .I5(localWgPriTime1[25]),
        .O(\localWgRfFreq[5]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_60 
       (.I0(\localWgPriTime_reg_n_0_[9] ),
        .O(\localWgRfFreq[5]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_61 
       (.I0(\localWgPriTime_reg_n_0_[8] ),
        .O(\localWgRfFreq[5]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_62 
       (.I0(\localWgPriTime_reg_n_0_[7] ),
        .O(\localWgRfFreq[5]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_63 
       (.I0(\localWgPriTime_reg_n_0_[6] ),
        .O(\localWgRfFreq[5]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgRfFreq[5]_i_64 
       (.I0(\localWgPriTime_reg_n_0_[5] ),
        .O(\localWgRfFreq[5]_i_64_n_0 ));
  FDRE \localWgRfFreq_reg[0] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRfFreq[0]_i_1_n_0 ),
        .Q(localWgRfFreq[0]),
        .R(1'b0));
  MUXF7 \localWgRfFreq_reg[0]_i_10 
       (.I0(\localWgRfFreq[0]_i_21_n_0 ),
        .I1(\localWgRfFreq[0]_i_22_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRfFreq_reg[0]_i_2 
       (.I0(\localWgRfFreq_reg[0]_i_5_n_0 ),
        .I1(\localWgRfFreq_reg[0]_i_6_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[0]_i_3 
       (.I0(\localWgRfFreq_reg[0]_i_7_n_0 ),
        .I1(\localWgRfFreq_reg[0]_i_8_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[0]_i_4 
       (.I0(\localWgRfFreq_reg[0]_i_9_n_0 ),
        .I1(\localWgRfFreq_reg[0]_i_10_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRfFreq_reg[0]_i_5 
       (.I0(\localWgRfFreq[0]_i_11_n_0 ),
        .I1(\localWgRfFreq[0]_i_12_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[0]_i_6 
       (.I0(\localWgRfFreq[0]_i_13_n_0 ),
        .I1(\localWgRfFreq[0]_i_14_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[0]_i_7 
       (.I0(\localWgRfFreq[0]_i_15_n_0 ),
        .I1(\localWgRfFreq[0]_i_16_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[0]_i_8 
       (.I0(\localWgRfFreq[0]_i_17_n_0 ),
        .I1(\localWgRfFreq[0]_i_18_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[0]_i_9 
       (.I0(\localWgRfFreq[0]_i_19_n_0 ),
        .I1(\localWgRfFreq[0]_i_20_n_0 ),
        .O(\localWgRfFreq_reg[0]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgRfFreq_reg[1] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRfFreq[1]_i_1_n_0 ),
        .Q(localWgRfFreq[1]),
        .R(1'b0));
  MUXF7 \localWgRfFreq_reg[1]_i_10 
       (.I0(\localWgRfFreq[1]_i_21_n_0 ),
        .I1(\localWgRfFreq[1]_i_22_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRfFreq_reg[1]_i_2 
       (.I0(\localWgRfFreq_reg[1]_i_5_n_0 ),
        .I1(\localWgRfFreq_reg[1]_i_6_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[1]_i_3 
       (.I0(\localWgRfFreq_reg[1]_i_7_n_0 ),
        .I1(\localWgRfFreq_reg[1]_i_8_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[1]_i_4 
       (.I0(\localWgRfFreq_reg[1]_i_9_n_0 ),
        .I1(\localWgRfFreq_reg[1]_i_10_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRfFreq_reg[1]_i_5 
       (.I0(\localWgRfFreq[1]_i_11_n_0 ),
        .I1(\localWgRfFreq[1]_i_12_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[1]_i_6 
       (.I0(\localWgRfFreq[1]_i_13_n_0 ),
        .I1(\localWgRfFreq[1]_i_14_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[1]_i_7 
       (.I0(\localWgRfFreq[1]_i_15_n_0 ),
        .I1(\localWgRfFreq[1]_i_16_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[1]_i_8 
       (.I0(\localWgRfFreq[1]_i_17_n_0 ),
        .I1(\localWgRfFreq[1]_i_18_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[1]_i_9 
       (.I0(\localWgRfFreq[1]_i_19_n_0 ),
        .I1(\localWgRfFreq[1]_i_20_n_0 ),
        .O(\localWgRfFreq_reg[1]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgRfFreq_reg[2] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRfFreq[2]_i_1_n_0 ),
        .Q(localWgRfFreq[2]),
        .R(1'b0));
  MUXF7 \localWgRfFreq_reg[2]_i_10 
       (.I0(\localWgRfFreq[2]_i_21_n_0 ),
        .I1(\localWgRfFreq[2]_i_22_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRfFreq_reg[2]_i_2 
       (.I0(\localWgRfFreq_reg[2]_i_5_n_0 ),
        .I1(\localWgRfFreq_reg[2]_i_6_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[2]_i_3 
       (.I0(\localWgRfFreq_reg[2]_i_7_n_0 ),
        .I1(\localWgRfFreq_reg[2]_i_8_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[2]_i_4 
       (.I0(\localWgRfFreq_reg[2]_i_9_n_0 ),
        .I1(\localWgRfFreq_reg[2]_i_10_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRfFreq_reg[2]_i_5 
       (.I0(\localWgRfFreq[2]_i_11_n_0 ),
        .I1(\localWgRfFreq[2]_i_12_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[2]_i_6 
       (.I0(\localWgRfFreq[2]_i_13_n_0 ),
        .I1(\localWgRfFreq[2]_i_14_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[2]_i_7 
       (.I0(\localWgRfFreq[2]_i_15_n_0 ),
        .I1(\localWgRfFreq[2]_i_16_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[2]_i_8 
       (.I0(\localWgRfFreq[2]_i_17_n_0 ),
        .I1(\localWgRfFreq[2]_i_18_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[2]_i_9 
       (.I0(\localWgRfFreq[2]_i_19_n_0 ),
        .I1(\localWgRfFreq[2]_i_20_n_0 ),
        .O(\localWgRfFreq_reg[2]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgRfFreq_reg[3] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRfFreq[3]_i_1_n_0 ),
        .Q(localWgRfFreq[3]),
        .R(1'b0));
  MUXF7 \localWgRfFreq_reg[3]_i_10 
       (.I0(\localWgRfFreq[3]_i_21_n_0 ),
        .I1(\localWgRfFreq[3]_i_22_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRfFreq_reg[3]_i_2 
       (.I0(\localWgRfFreq_reg[3]_i_5_n_0 ),
        .I1(\localWgRfFreq_reg[3]_i_6_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[3]_i_3 
       (.I0(\localWgRfFreq_reg[3]_i_7_n_0 ),
        .I1(\localWgRfFreq_reg[3]_i_8_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[3]_i_4 
       (.I0(\localWgRfFreq_reg[3]_i_9_n_0 ),
        .I1(\localWgRfFreq_reg[3]_i_10_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRfFreq_reg[3]_i_5 
       (.I0(\localWgRfFreq[3]_i_11_n_0 ),
        .I1(\localWgRfFreq[3]_i_12_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[3]_i_6 
       (.I0(\localWgRfFreq[3]_i_13_n_0 ),
        .I1(\localWgRfFreq[3]_i_14_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[3]_i_7 
       (.I0(\localWgRfFreq[3]_i_15_n_0 ),
        .I1(\localWgRfFreq[3]_i_16_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[3]_i_8 
       (.I0(\localWgRfFreq[3]_i_17_n_0 ),
        .I1(\localWgRfFreq[3]_i_18_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[3]_i_9 
       (.I0(\localWgRfFreq[3]_i_19_n_0 ),
        .I1(\localWgRfFreq[3]_i_20_n_0 ),
        .O(\localWgRfFreq_reg[3]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgRfFreq_reg[4] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRfFreq[4]_i_1_n_0 ),
        .Q(localWgRfFreq[4]),
        .R(1'b0));
  MUXF7 \localWgRfFreq_reg[4]_i_10 
       (.I0(\localWgRfFreq[4]_i_21_n_0 ),
        .I1(\localWgRfFreq[4]_i_22_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_10_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF8 \localWgRfFreq_reg[4]_i_2 
       (.I0(\localWgRfFreq_reg[4]_i_5_n_0 ),
        .I1(\localWgRfFreq_reg[4]_i_6_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_2_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[4]_i_3 
       (.I0(\localWgRfFreq_reg[4]_i_7_n_0 ),
        .I1(\localWgRfFreq_reg[4]_i_8_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_3_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[4]_i_4 
       (.I0(\localWgRfFreq_reg[4]_i_9_n_0 ),
        .I1(\localWgRfFreq_reg[4]_i_10_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_4_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF7 \localWgRfFreq_reg[4]_i_5 
       (.I0(\localWgRfFreq[4]_i_11_n_0 ),
        .I1(\localWgRfFreq[4]_i_12_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_5_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[4]_i_6 
       (.I0(\localWgRfFreq[4]_i_13_n_0 ),
        .I1(\localWgRfFreq[4]_i_14_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_6_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[4]_i_7 
       (.I0(\localWgRfFreq[4]_i_15_n_0 ),
        .I1(\localWgRfFreq[4]_i_16_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[4]_i_8 
       (.I0(\localWgRfFreq[4]_i_17_n_0 ),
        .I1(\localWgRfFreq[4]_i_18_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[4]_i_9 
       (.I0(\localWgRfFreq[4]_i_19_n_0 ),
        .I1(\localWgRfFreq[4]_i_20_n_0 ),
        .O(\localWgRfFreq_reg[4]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  FDRE \localWgRfFreq_reg[5] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\localWgRfFreq[5]_i_2_n_0 ),
        .Q(localWgRfFreq[5]),
        .R(1'b0));
  CARRY4 \localWgRfFreq_reg[5]_i_1 
       (.CI(\localWgRfFreq_reg[5]_i_3_n_0 ),
        .CO({\NLW_localWgRfFreq_reg[5]_i_1_CO_UNCONNECTED [3],localWgPriTime0,\localWgRfFreq_reg[5]_i_1_n_2 ,\localWgRfFreq_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgRfFreq_reg[5]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\localWgRfFreq_reg[5]_i_4_n_0 ,\localWgRfFreq[5]_i_5_n_0 ,\localWgRfFreq[5]_i_6_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_10 
       (.CI(1'b0),
        .CO({\localWgRfFreq_reg[5]_i_10_n_0 ,\localWgRfFreq_reg[5]_i_10_n_1 ,\localWgRfFreq_reg[5]_i_10_n_2 ,\localWgRfFreq_reg[5]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgRfFreq_reg[5]_i_10_O_UNCONNECTED [3:0]),
        .S({\localWgRfFreq[5]_i_25_n_0 ,\localWgRfFreq[5]_i_26_n_0 ,\localWgRfFreq[5]_i_27_n_0 ,\localWgRfFreq[5]_i_28_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_15 
       (.CI(\localWgRfFreq_reg[5]_i_29_n_0 ),
        .CO({\localWgRfFreq_reg[5]_i_15_n_0 ,\localWgRfFreq_reg[5]_i_15_n_1 ,\localWgRfFreq_reg[5]_i_15_n_2 ,\localWgRfFreq_reg[5]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[24] ,\localWgPriTime_reg_n_0_[23] ,\localWgPriTime_reg_n_0_[22] ,\localWgPriTime_reg_n_0_[21] }),
        .O(localWgPriTime1[24:21]),
        .S({\localWgRfFreq[5]_i_32_n_0 ,\localWgRfFreq[5]_i_33_n_0 ,\localWgRfFreq[5]_i_34_n_0 ,\localWgRfFreq[5]_i_35_n_0 }));
  MUXF7 \localWgRfFreq_reg[5]_i_19 
       (.I0(\localWgRfFreq[5]_i_36_n_0 ),
        .I1(\localWgRfFreq[5]_i_37_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_19_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[5]_i_20 
       (.I0(\localWgRfFreq[5]_i_38_n_0 ),
        .I1(\localWgRfFreq[5]_i_39_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_20_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[5]_i_21 
       (.I0(\localWgRfFreq[5]_i_40_n_0 ),
        .I1(\localWgRfFreq[5]_i_41_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_21_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[5]_i_22 
       (.I0(\localWgRfFreq[5]_i_42_n_0 ),
        .I1(\localWgRfFreq[5]_i_43_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_22_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[5]_i_23 
       (.I0(\localWgRfFreq[5]_i_44_n_0 ),
        .I1(\localWgRfFreq[5]_i_45_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_23_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  MUXF7 \localWgRfFreq_reg[5]_i_24 
       (.I0(\localWgRfFreq[5]_i_46_n_0 ),
        .I1(\localWgRfFreq[5]_i_47_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_24_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[3] ));
  CARRY4 \localWgRfFreq_reg[5]_i_29 
       (.CI(\localWgRfFreq_reg[5]_i_30_n_0 ),
        .CO({\localWgRfFreq_reg[5]_i_29_n_0 ,\localWgRfFreq_reg[5]_i_29_n_1 ,\localWgRfFreq_reg[5]_i_29_n_2 ,\localWgRfFreq_reg[5]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[20] ,\localWgPriTime_reg_n_0_[19] ,\localWgPriTime_reg_n_0_[18] ,\localWgPriTime_reg_n_0_[17] }),
        .O(localWgPriTime1[20:17]),
        .S({\localWgRfFreq[5]_i_49_n_0 ,\localWgRfFreq[5]_i_50_n_0 ,\localWgRfFreq[5]_i_51_n_0 ,\localWgRfFreq[5]_i_52_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_3 
       (.CI(\localWgRfFreq_reg[5]_i_10_n_0 ),
        .CO({\localWgRfFreq_reg[5]_i_3_n_0 ,\localWgRfFreq_reg[5]_i_3_n_1 ,\localWgRfFreq_reg[5]_i_3_n_2 ,\localWgRfFreq_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgRfFreq_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\localWgRfFreq[5]_i_11_n_0 ,\localWgRfFreq[5]_i_12_n_0 ,\localWgRfFreq[5]_i_13_n_0 ,\localWgRfFreq[5]_i_14_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_30 
       (.CI(\localWgRfFreq_reg[5]_i_31_n_0 ),
        .CO({\localWgRfFreq_reg[5]_i_30_n_0 ,\localWgRfFreq_reg[5]_i_30_n_1 ,\localWgRfFreq_reg[5]_i_30_n_2 ,\localWgRfFreq_reg[5]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[16] ,\localWgPriTime_reg_n_0_[15] ,\localWgPriTime_reg_n_0_[14] ,\localWgPriTime_reg_n_0_[13] }),
        .O(localWgPriTime1[16:13]),
        .S({\localWgRfFreq[5]_i_53_n_0 ,\localWgRfFreq[5]_i_54_n_0 ,\localWgRfFreq[5]_i_55_n_0 ,\localWgRfFreq[5]_i_56_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_31 
       (.CI(\localWgRfFreq_reg[5]_i_48_n_0 ),
        .CO({\localWgRfFreq_reg[5]_i_31_n_0 ,\localWgRfFreq_reg[5]_i_31_n_1 ,\localWgRfFreq_reg[5]_i_31_n_2 ,\localWgRfFreq_reg[5]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[12] ,\localWgPriTime_reg_n_0_[11] ,\localWgPriTime_reg_n_0_[10] ,\localWgPriTime_reg_n_0_[9] }),
        .O(localWgPriTime1[12:9]),
        .S({\localWgRfFreq[5]_i_57_n_0 ,\localWgRfFreq[5]_i_58_n_0 ,\localWgRfFreq[5]_i_59_n_0 ,\localWgRfFreq[5]_i_60_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_4 
       (.CI(\localWgRfFreq_reg[5]_i_15_n_0 ),
        .CO({\localWgRfFreq_reg[5]_i_4_n_0 ,\NLW_localWgRfFreq_reg[5]_i_4_CO_UNCONNECTED [2],\localWgRfFreq_reg[5]_i_4_n_2 ,\localWgRfFreq_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\localWgPriTime_reg_n_0_[27] ,\localWgPriTime_reg_n_0_[26] ,\localWgPriTime_reg_n_0_[25] }),
        .O({\NLW_localWgRfFreq_reg[5]_i_4_O_UNCONNECTED [3],localWgPriTime1[27:25]}),
        .S({1'b1,\localWgRfFreq[5]_i_16_n_0 ,\localWgRfFreq[5]_i_17_n_0 ,\localWgRfFreq[5]_i_18_n_0 }));
  CARRY4 \localWgRfFreq_reg[5]_i_48 
       (.CI(1'b0),
        .CO({\localWgRfFreq_reg[5]_i_48_n_0 ,\localWgRfFreq_reg[5]_i_48_n_1 ,\localWgRfFreq_reg[5]_i_48_n_2 ,\localWgRfFreq_reg[5]_i_48_n_3 }),
        .CYINIT(\localWgPriTime_reg_n_0_[4] ),
        .DI({\localWgPriTime_reg_n_0_[8] ,\localWgPriTime_reg_n_0_[7] ,\localWgPriTime_reg_n_0_[6] ,\localWgPriTime_reg_n_0_[5] }),
        .O({localWgPriTime1[8:6],localWgRepeatCnt1[5]}),
        .S({\localWgRfFreq[5]_i_61_n_0 ,\localWgRfFreq[5]_i_62_n_0 ,\localWgRfFreq[5]_i_63_n_0 ,\localWgRfFreq[5]_i_64_n_0 }));
  MUXF8 \localWgRfFreq_reg[5]_i_7 
       (.I0(\localWgRfFreq_reg[5]_i_19_n_0 ),
        .I1(\localWgRfFreq_reg[5]_i_20_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_7_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[5]_i_8 
       (.I0(\localWgRfFreq_reg[5]_i_21_n_0 ),
        .I1(\localWgRfFreq_reg[5]_i_22_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_8_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  MUXF8 \localWgRfFreq_reg[5]_i_9 
       (.I0(\localWgRfFreq_reg[5]_i_23_n_0 ),
        .I1(\localWgRfFreq_reg[5]_i_24_n_0 ),
        .O(\localWgRfFreq_reg[5]_i_9_n_0 ),
        .S(\localWgSampleAddr0_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[1]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr0[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[1]_rep__0_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr0[1]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[1]_rep_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr0[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[2]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[2] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[1]),
        .O(\localWgSampleAddr0[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[2]_rep__0_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[2] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[1]),
        .O(\localWgSampleAddr0[2]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[2]_rep_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[2] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[1]),
        .O(\localWgSampleAddr0[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[3]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[3] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[2]),
        .O(\localWgSampleAddr0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr0[4]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[4] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[3]),
        .O(\localWgSampleAddr0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \localWgSampleAddr0[5]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[5] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[4]),
        .O(\localWgSampleAddr0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \localWgSampleAddr0[6]_i_1 
       (.I0(\localWgSampleAddr0_reg_n_0_[5] ),
        .I1(\localWgSampleAddr0_reg_n_0_[6] ),
        .I2(localWgSampleAddr010_out),
        .I3(localWgSampleCnt_reg[5]),
        .O(\localWgSampleAddr0[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \localWgSampleAddr0[7]_i_1 
       (.I0(localWgSampleAddr010_out),
        .I1(localWgSampleAddr00),
        .O(localWgSampleAddr1));
  LUT3 #(
    .INIT(8'h82)) 
    \localWgSampleAddr0[7]_i_11 
       (.I0(\localWgSampleAddr0_reg[7]_i_10_n_0 ),
        .I1(localWgSampleAddr01[27]),
        .I2(localPreDataGateTimeCnt_reg[27]),
        .O(\localWgSampleAddr0[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_12 
       (.I0(localWgSampleAddr01[26]),
        .I1(localPreDataGateTimeCnt_reg[26]),
        .I2(localPreDataGateTimeCnt_reg[25]),
        .I3(localWgSampleAddr01[25]),
        .I4(localPreDataGateTimeCnt_reg[24]),
        .I5(localWgSampleAddr01[24]),
        .O(\localWgSampleAddr0[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_14 
       (.I0(localWgSampleAddr02[23]),
        .I1(localPreDataGateTimeCnt_reg[23]),
        .I2(localPreDataGateTimeCnt_reg[21]),
        .I3(localWgSampleAddr02[21]),
        .I4(localPreDataGateTimeCnt_reg[22]),
        .I5(localWgSampleAddr02[22]),
        .O(\localWgSampleAddr0[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_15 
       (.I0(localWgSampleAddr02[19]),
        .I1(localPreDataGateTimeCnt_reg[19]),
        .I2(localPreDataGateTimeCnt_reg[20]),
        .I3(localWgSampleAddr02[20]),
        .I4(localPreDataGateTimeCnt_reg[18]),
        .I5(localWgSampleAddr02[18]),
        .O(\localWgSampleAddr0[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_16 
       (.I0(localWgSampleAddr02[17]),
        .I1(localPreDataGateTimeCnt_reg[17]),
        .I2(localPreDataGateTimeCnt_reg[15]),
        .I3(localWgSampleAddr02[15]),
        .I4(localPreDataGateTimeCnt_reg[16]),
        .I5(localWgSampleAddr02[16]),
        .O(\localWgSampleAddr0[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_17 
       (.I0(localWgSampleAddr02[14]),
        .I1(localPreDataGateTimeCnt_reg[14]),
        .I2(localPreDataGateTimeCnt_reg[12]),
        .I3(localWgSampleAddr02[12]),
        .I4(localPreDataGateTimeCnt_reg[13]),
        .I5(localWgSampleAddr02[13]),
        .O(\localWgSampleAddr0[7]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_19 
       (.I0(\localWgPriTime_reg_n_0_[27] ),
        .O(\localWgSampleAddr0[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \localWgSampleAddr0[7]_i_2 
       (.I0(\localWgSampleAddr0_reg_n_0_[6] ),
        .I1(\localWgSampleAddr0_reg_n_0_[5] ),
        .I2(\localWgSampleAddr0_reg_n_0_[7] ),
        .I3(localWgSampleAddr010_out),
        .I4(localWgSampleCnt_reg[6]),
        .O(\localWgSampleAddr0[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_20 
       (.I0(\localWgPriTime_reg_n_0_[26] ),
        .O(\localWgSampleAddr0[7]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_21 
       (.I0(\localWgPriTime_reg_n_0_[25] ),
        .O(\localWgSampleAddr0[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_23 
       (.I0(localWgSampleAddr01[23]),
        .I1(localPreDataGateTimeCnt_reg[23]),
        .I2(localPreDataGateTimeCnt_reg[21]),
        .I3(localWgSampleAddr01[21]),
        .I4(localPreDataGateTimeCnt_reg[22]),
        .I5(localWgSampleAddr01[22]),
        .O(\localWgSampleAddr0[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_24 
       (.I0(localPreDataGateTimeCnt_reg[18]),
        .I1(localWgSampleAddr01[18]),
        .I2(localPreDataGateTimeCnt_reg[19]),
        .I3(localWgSampleAddr01[19]),
        .I4(localWgSampleAddr01[20]),
        .I5(localPreDataGateTimeCnt_reg[20]),
        .O(\localWgSampleAddr0[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_25 
       (.I0(localPreDataGateTimeCnt_reg[17]),
        .I1(localWgSampleAddr01[17]),
        .I2(localPreDataGateTimeCnt_reg[15]),
        .I3(localWgSampleAddr01[15]),
        .I4(localWgSampleAddr01[16]),
        .I5(localPreDataGateTimeCnt_reg[16]),
        .O(\localWgSampleAddr0[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_26 
       (.I0(localWgSampleAddr01[14]),
        .I1(localPreDataGateTimeCnt_reg[14]),
        .I2(localPreDataGateTimeCnt_reg[12]),
        .I3(localWgSampleAddr01[12]),
        .I4(localPreDataGateTimeCnt_reg[13]),
        .I5(localWgSampleAddr01[13]),
        .O(\localWgSampleAddr0[7]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_28 
       (.I0(\localWgPriTime_reg_n_0_[27] ),
        .O(\localWgSampleAddr0[7]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_29 
       (.I0(\localWgPriTime_reg_n_0_[26] ),
        .O(\localWgSampleAddr0[7]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_30 
       (.I0(\localWgPriTime_reg_n_0_[25] ),
        .O(\localWgSampleAddr0[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_31 
       (.I0(localWgSampleAddr02[11]),
        .I1(localPreDataGateTimeCnt_reg[11]),
        .I2(localPreDataGateTimeCnt_reg[10]),
        .I3(localWgSampleAddr02[10]),
        .I4(localPreDataGateTimeCnt_reg[9]),
        .I5(localWgSampleAddr02[9]),
        .O(\localWgSampleAddr0[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_32 
       (.I0(localWgSampleAddr02[8]),
        .I1(localPreDataGateTimeCnt_reg[8]),
        .I2(localPreDataGateTimeCnt_reg[6]),
        .I3(localWgSampleAddr02[6]),
        .I4(localPreDataGateTimeCnt_reg[7]),
        .I5(localWgSampleAddr02[7]),
        .O(\localWgSampleAddr0[7]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h40080840)) 
    \localWgSampleAddr0[7]_i_33 
       (.I0(localPreDataGateTimeCnt_reg[4]),
        .I1(localPreDataGateTimeCnt_reg[3]),
        .I2(\localWgPriTime_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg_n_0_[5] ),
        .I4(localPreDataGateTimeCnt_reg[5]),
        .O(\localWgSampleAddr0[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \localWgSampleAddr0[7]_i_34 
       (.I0(localPreDataGateTimeCnt_reg[1]),
        .I1(localPreDataGateTimeCnt_reg[0]),
        .I2(localPreDataGateTimeCnt_reg[2]),
        .O(\localWgSampleAddr0[7]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_38 
       (.I0(\localWgPriTime_reg_n_0_[24] ),
        .O(\localWgSampleAddr0[7]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_39 
       (.I0(\localWgPriTime_reg_n_0_[23] ),
        .O(\localWgSampleAddr0[7]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_40 
       (.I0(\localWgPriTime_reg_n_0_[22] ),
        .O(\localWgSampleAddr0[7]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_41 
       (.I0(\localWgPriTime_reg_n_0_[21] ),
        .O(\localWgSampleAddr0[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_42 
       (.I0(localWgSampleAddr01[11]),
        .I1(localPreDataGateTimeCnt_reg[11]),
        .I2(localPreDataGateTimeCnt_reg[10]),
        .I3(localWgSampleAddr01[10]),
        .I4(localPreDataGateTimeCnt_reg[9]),
        .I5(localWgSampleAddr01[9]),
        .O(\localWgSampleAddr0[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_43 
       (.I0(localWgSampleAddr01[8]),
        .I1(localPreDataGateTimeCnt_reg[8]),
        .I2(localPreDataGateTimeCnt_reg[7]),
        .I3(localWgSampleAddr01[7]),
        .I4(localPreDataGateTimeCnt_reg[6]),
        .I5(localWgSampleAddr01[6]),
        .O(\localWgSampleAddr0[7]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h40080840)) 
    \localWgSampleAddr0[7]_i_44 
       (.I0(localPreDataGateTimeCnt_reg[4]),
        .I1(localPreDataGateTimeCnt_reg[3]),
        .I2(\localWgPriTime_reg_n_0_[4] ),
        .I3(\localWgPriTime_reg_n_0_[5] ),
        .I4(localPreDataGateTimeCnt_reg[5]),
        .O(\localWgSampleAddr0[7]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \localWgSampleAddr0[7]_i_45 
       (.I0(localPreDataGateTimeCnt_reg[2]),
        .I1(localPreDataGateTimeCnt_reg[1]),
        .I2(localPreDataGateTimeCnt_reg[0]),
        .O(\localWgSampleAddr0[7]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_49 
       (.I0(\localWgPriTime_reg_n_0_[24] ),
        .O(\localWgSampleAddr0[7]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_50 
       (.I0(\localWgPriTime_reg_n_0_[23] ),
        .O(\localWgSampleAddr0[7]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_51 
       (.I0(\localWgPriTime_reg_n_0_[22] ),
        .O(\localWgSampleAddr0[7]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_52 
       (.I0(\localWgPriTime_reg_n_0_[21] ),
        .O(\localWgSampleAddr0[7]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_54 
       (.I0(\localWgPriTime_reg_n_0_[20] ),
        .O(\localWgSampleAddr0[7]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_55 
       (.I0(\localWgPriTime_reg_n_0_[19] ),
        .O(\localWgSampleAddr0[7]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_56 
       (.I0(\localWgPriTime_reg_n_0_[18] ),
        .O(\localWgSampleAddr0[7]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_57 
       (.I0(\localWgPriTime_reg_n_0_[17] ),
        .O(\localWgSampleAddr0[7]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_58 
       (.I0(\localWgPriTime_reg_n_0_[16] ),
        .O(\localWgSampleAddr0[7]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_59 
       (.I0(\localWgPriTime_reg_n_0_[15] ),
        .O(\localWgSampleAddr0[7]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_60 
       (.I0(\localWgPriTime_reg_n_0_[14] ),
        .O(\localWgSampleAddr0[7]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_61 
       (.I0(\localWgPriTime_reg_n_0_[13] ),
        .O(\localWgSampleAddr0[7]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_62 
       (.I0(\localWgPriTime_reg_n_0_[12] ),
        .O(\localWgSampleAddr0[7]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_63 
       (.I0(\localWgPriTime_reg_n_0_[11] ),
        .O(\localWgSampleAddr0[7]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_64 
       (.I0(\localWgPriTime_reg_n_0_[10] ),
        .O(\localWgSampleAddr0[7]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_65 
       (.I0(\localWgPriTime_reg_n_0_[9] ),
        .O(\localWgSampleAddr0[7]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_67 
       (.I0(\localWgPriTime_reg_n_0_[20] ),
        .O(\localWgSampleAddr0[7]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_68 
       (.I0(\localWgPriTime_reg_n_0_[19] ),
        .O(\localWgSampleAddr0[7]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_69 
       (.I0(\localWgPriTime_reg_n_0_[18] ),
        .O(\localWgSampleAddr0[7]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \localWgSampleAddr0[7]_i_7 
       (.I0(\localWgSampleAddr0_reg[7]_i_6_n_0 ),
        .I1(localWgSampleAddr02[27]),
        .I2(localPreDataGateTimeCnt_reg[27]),
        .O(\localWgSampleAddr0[7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_70 
       (.I0(\localWgPriTime_reg_n_0_[17] ),
        .O(\localWgSampleAddr0[7]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_71 
       (.I0(\localWgPriTime_reg_n_0_[16] ),
        .O(\localWgSampleAddr0[7]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_72 
       (.I0(\localWgPriTime_reg_n_0_[15] ),
        .O(\localWgSampleAddr0[7]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_73 
       (.I0(\localWgPriTime_reg_n_0_[14] ),
        .O(\localWgSampleAddr0[7]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_74 
       (.I0(\localWgPriTime_reg_n_0_[13] ),
        .O(\localWgSampleAddr0[7]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_75 
       (.I0(\localWgPriTime_reg_n_0_[12] ),
        .O(\localWgSampleAddr0[7]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_76 
       (.I0(\localWgPriTime_reg_n_0_[11] ),
        .O(\localWgSampleAddr0[7]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_77 
       (.I0(\localWgPriTime_reg_n_0_[10] ),
        .O(\localWgSampleAddr0[7]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_78 
       (.I0(\localWgPriTime_reg_n_0_[9] ),
        .O(\localWgSampleAddr0[7]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_79 
       (.I0(\localWgPriTime_reg_n_0_[8] ),
        .O(\localWgSampleAddr0[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \localWgSampleAddr0[7]_i_8 
       (.I0(localPreDataGateTimeCnt_reg[26]),
        .I1(localWgSampleAddr02[26]),
        .I2(localPreDataGateTimeCnt_reg[24]),
        .I3(localWgSampleAddr02[24]),
        .I4(localWgSampleAddr02[25]),
        .I5(localPreDataGateTimeCnt_reg[25]),
        .O(\localWgSampleAddr0[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_80 
       (.I0(\localWgPriTime_reg_n_0_[7] ),
        .O(\localWgSampleAddr0[7]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_81 
       (.I0(\localWgPriTime_reg_n_0_[6] ),
        .O(\localWgSampleAddr0[7]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_82 
       (.I0(\localWgPriTime_reg_n_0_[5] ),
        .O(\localWgSampleAddr0[7]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_83 
       (.I0(\localWgPriTime_reg_n_0_[8] ),
        .O(\localWgSampleAddr0[7]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_84 
       (.I0(\localWgPriTime_reg_n_0_[7] ),
        .O(\localWgSampleAddr0[7]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_85 
       (.I0(\localWgPriTime_reg_n_0_[6] ),
        .O(\localWgSampleAddr0[7]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleAddr0[7]_i_86 
       (.I0(\localWgPriTime_reg_n_0_[5] ),
        .O(\localWgSampleAddr0[7]_i_86_n_0 ));
  (* ORIG_CELL_NAME = "localWgSampleAddr0_reg[1]" *) 
  FDRE \localWgSampleAddr0_reg[1] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[1]_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[1] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr0_reg[1]" *) 
  FDRE \localWgSampleAddr0_reg[1]_rep 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[1]_rep_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr0_reg[1]" *) 
  FDRE \localWgSampleAddr0_reg[1]_rep__0 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[1]_rep__0_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr0_reg[2]" *) 
  FDRE \localWgSampleAddr0_reg[2] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[2]_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[2] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr0_reg[2]" *) 
  FDRE \localWgSampleAddr0_reg[2]_rep 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[2]_rep_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr0_reg[2]" *) 
  FDRE \localWgSampleAddr0_reg[2]_rep__0 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[2]_rep__0_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  FDRE \localWgSampleAddr0_reg[3] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[3]_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \localWgSampleAddr0_reg[4] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[4]_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \localWgSampleAddr0_reg[5] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[5]_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \localWgSampleAddr0_reg[6] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[6]_i_1_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \localWgSampleAddr0_reg[7] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr0[7]_i_2_n_0 ),
        .Q(\localWgSampleAddr0_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \localWgSampleAddr0_reg[7]_i_10 
       (.CI(\localWgSampleAddr0_reg[7]_i_27_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_10_n_0 ,\NLW_localWgSampleAddr0_reg[7]_i_10_CO_UNCONNECTED [2],\localWgSampleAddr0_reg[7]_i_10_n_2 ,\localWgSampleAddr0_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\localWgPriTime_reg_n_0_[27] ,\localWgPriTime_reg_n_0_[26] ,\localWgPriTime_reg_n_0_[25] }),
        .O({\NLW_localWgSampleAddr0_reg[7]_i_10_O_UNCONNECTED [3],localWgSampleAddr01[27:25]}),
        .S({1'b1,\localWgSampleAddr0[7]_i_28_n_0 ,\localWgSampleAddr0[7]_i_29_n_0 ,\localWgSampleAddr0[7]_i_30_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\localWgSampleAddr0_reg[7]_i_13_n_0 ,\localWgSampleAddr0_reg[7]_i_13_n_1 ,\localWgSampleAddr0_reg[7]_i_13_n_2 ,\localWgSampleAddr0_reg[7]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgSampleAddr0_reg[7]_i_13_O_UNCONNECTED [3:0]),
        .S({\localWgSampleAddr0[7]_i_31_n_0 ,\localWgSampleAddr0[7]_i_32_n_0 ,\localWgSampleAddr0[7]_i_33_n_0 ,\localWgSampleAddr0[7]_i_34_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_18 
       (.CI(\localWgSampleAddr0_reg[7]_i_35_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_18_n_0 ,\localWgSampleAddr0_reg[7]_i_18_n_1 ,\localWgSampleAddr0_reg[7]_i_18_n_2 ,\localWgSampleAddr0_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[24] ,\localWgPriTime_reg_n_0_[23] ,\localWgPriTime_reg_n_0_[22] ,\localWgPriTime_reg_n_0_[21] }),
        .O(localWgSampleAddr02[24:21]),
        .S({\localWgSampleAddr0[7]_i_38_n_0 ,\localWgSampleAddr0[7]_i_39_n_0 ,\localWgSampleAddr0[7]_i_40_n_0 ,\localWgSampleAddr0[7]_i_41_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_22 
       (.CI(1'b0),
        .CO({\localWgSampleAddr0_reg[7]_i_22_n_0 ,\localWgSampleAddr0_reg[7]_i_22_n_1 ,\localWgSampleAddr0_reg[7]_i_22_n_2 ,\localWgSampleAddr0_reg[7]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgSampleAddr0_reg[7]_i_22_O_UNCONNECTED [3:0]),
        .S({\localWgSampleAddr0[7]_i_42_n_0 ,\localWgSampleAddr0[7]_i_43_n_0 ,\localWgSampleAddr0[7]_i_44_n_0 ,\localWgSampleAddr0[7]_i_45_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_27 
       (.CI(\localWgSampleAddr0_reg[7]_i_46_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_27_n_0 ,\localWgSampleAddr0_reg[7]_i_27_n_1 ,\localWgSampleAddr0_reg[7]_i_27_n_2 ,\localWgSampleAddr0_reg[7]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[24] ,\localWgPriTime_reg_n_0_[23] ,\localWgPriTime_reg_n_0_[22] ,\localWgPriTime_reg_n_0_[21] }),
        .O(localWgSampleAddr01[24:21]),
        .S({\localWgSampleAddr0[7]_i_49_n_0 ,\localWgSampleAddr0[7]_i_50_n_0 ,\localWgSampleAddr0[7]_i_51_n_0 ,\localWgSampleAddr0[7]_i_52_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_3 
       (.CI(\localWgSampleAddr0_reg[7]_i_5_n_0 ),
        .CO({\NLW_localWgSampleAddr0_reg[7]_i_3_CO_UNCONNECTED [3],localWgSampleAddr010_out,\localWgSampleAddr0_reg[7]_i_3_n_2 ,\localWgSampleAddr0_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgSampleAddr0_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\localWgSampleAddr0_reg[7]_i_6_n_0 ,\localWgSampleAddr0[7]_i_7_n_0 ,\localWgSampleAddr0[7]_i_8_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_35 
       (.CI(\localWgSampleAddr0_reg[7]_i_36_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_35_n_0 ,\localWgSampleAddr0_reg[7]_i_35_n_1 ,\localWgSampleAddr0_reg[7]_i_35_n_2 ,\localWgSampleAddr0_reg[7]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[20] ,\localWgPriTime_reg_n_0_[19] ,\localWgPriTime_reg_n_0_[18] ,\localWgPriTime_reg_n_0_[17] }),
        .O(localWgSampleAddr02[20:17]),
        .S({\localWgSampleAddr0[7]_i_54_n_0 ,\localWgSampleAddr0[7]_i_55_n_0 ,\localWgSampleAddr0[7]_i_56_n_0 ,\localWgSampleAddr0[7]_i_57_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_36 
       (.CI(\localWgSampleAddr0_reg[7]_i_37_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_36_n_0 ,\localWgSampleAddr0_reg[7]_i_36_n_1 ,\localWgSampleAddr0_reg[7]_i_36_n_2 ,\localWgSampleAddr0_reg[7]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[16] ,\localWgPriTime_reg_n_0_[15] ,\localWgPriTime_reg_n_0_[14] ,\localWgPriTime_reg_n_0_[13] }),
        .O(localWgSampleAddr02[16:13]),
        .S({\localWgSampleAddr0[7]_i_58_n_0 ,\localWgSampleAddr0[7]_i_59_n_0 ,\localWgSampleAddr0[7]_i_60_n_0 ,\localWgSampleAddr0[7]_i_61_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_37 
       (.CI(\localWgSampleAddr0_reg[7]_i_53_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_37_n_0 ,\localWgSampleAddr0_reg[7]_i_37_n_1 ,\localWgSampleAddr0_reg[7]_i_37_n_2 ,\localWgSampleAddr0_reg[7]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[12] ,\localWgPriTime_reg_n_0_[11] ,\localWgPriTime_reg_n_0_[10] ,\localWgPriTime_reg_n_0_[9] }),
        .O(localWgSampleAddr02[12:9]),
        .S({\localWgSampleAddr0[7]_i_62_n_0 ,\localWgSampleAddr0[7]_i_63_n_0 ,\localWgSampleAddr0[7]_i_64_n_0 ,\localWgSampleAddr0[7]_i_65_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_4 
       (.CI(\localWgSampleAddr0_reg[7]_i_9_n_0 ),
        .CO({\NLW_localWgSampleAddr0_reg[7]_i_4_CO_UNCONNECTED [3],localWgSampleAddr00,\localWgSampleAddr0_reg[7]_i_4_n_2 ,\localWgSampleAddr0_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgSampleAddr0_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\localWgSampleAddr0_reg[7]_i_10_n_0 ,\localWgSampleAddr0[7]_i_11_n_0 ,\localWgSampleAddr0[7]_i_12_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_46 
       (.CI(\localWgSampleAddr0_reg[7]_i_47_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_46_n_0 ,\localWgSampleAddr0_reg[7]_i_46_n_1 ,\localWgSampleAddr0_reg[7]_i_46_n_2 ,\localWgSampleAddr0_reg[7]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[20] ,\localWgPriTime_reg_n_0_[19] ,\localWgPriTime_reg_n_0_[18] ,\localWgPriTime_reg_n_0_[17] }),
        .O(localWgSampleAddr01[20:17]),
        .S({\localWgSampleAddr0[7]_i_67_n_0 ,\localWgSampleAddr0[7]_i_68_n_0 ,\localWgSampleAddr0[7]_i_69_n_0 ,\localWgSampleAddr0[7]_i_70_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_47 
       (.CI(\localWgSampleAddr0_reg[7]_i_48_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_47_n_0 ,\localWgSampleAddr0_reg[7]_i_47_n_1 ,\localWgSampleAddr0_reg[7]_i_47_n_2 ,\localWgSampleAddr0_reg[7]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[16] ,\localWgPriTime_reg_n_0_[15] ,\localWgPriTime_reg_n_0_[14] ,\localWgPriTime_reg_n_0_[13] }),
        .O(localWgSampleAddr01[16:13]),
        .S({\localWgSampleAddr0[7]_i_71_n_0 ,\localWgSampleAddr0[7]_i_72_n_0 ,\localWgSampleAddr0[7]_i_73_n_0 ,\localWgSampleAddr0[7]_i_74_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_48 
       (.CI(\localWgSampleAddr0_reg[7]_i_66_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_48_n_0 ,\localWgSampleAddr0_reg[7]_i_48_n_1 ,\localWgSampleAddr0_reg[7]_i_48_n_2 ,\localWgSampleAddr0_reg[7]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\localWgPriTime_reg_n_0_[12] ,\localWgPriTime_reg_n_0_[11] ,\localWgPriTime_reg_n_0_[10] ,\localWgPriTime_reg_n_0_[9] }),
        .O(localWgSampleAddr01[12:9]),
        .S({\localWgSampleAddr0[7]_i_75_n_0 ,\localWgSampleAddr0[7]_i_76_n_0 ,\localWgSampleAddr0[7]_i_77_n_0 ,\localWgSampleAddr0[7]_i_78_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_5 
       (.CI(\localWgSampleAddr0_reg[7]_i_13_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_5_n_0 ,\localWgSampleAddr0_reg[7]_i_5_n_1 ,\localWgSampleAddr0_reg[7]_i_5_n_2 ,\localWgSampleAddr0_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgSampleAddr0_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\localWgSampleAddr0[7]_i_14_n_0 ,\localWgSampleAddr0[7]_i_15_n_0 ,\localWgSampleAddr0[7]_i_16_n_0 ,\localWgSampleAddr0[7]_i_17_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_53 
       (.CI(1'b0),
        .CO({\localWgSampleAddr0_reg[7]_i_53_n_0 ,\localWgSampleAddr0_reg[7]_i_53_n_1 ,\localWgSampleAddr0_reg[7]_i_53_n_2 ,\localWgSampleAddr0_reg[7]_i_53_n_3 }),
        .CYINIT(\localWgPriTime_reg_n_0_[4] ),
        .DI({\localWgPriTime_reg_n_0_[8] ,\localWgPriTime_reg_n_0_[7] ,\localWgPriTime_reg_n_0_[6] ,\localWgPriTime_reg_n_0_[5] }),
        .O({localWgSampleAddr02[8:6],\NLW_localWgSampleAddr0_reg[7]_i_53_O_UNCONNECTED [0]}),
        .S({\localWgSampleAddr0[7]_i_79_n_0 ,\localWgSampleAddr0[7]_i_80_n_0 ,\localWgSampleAddr0[7]_i_81_n_0 ,\localWgSampleAddr0[7]_i_82_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_6 
       (.CI(\localWgSampleAddr0_reg[7]_i_18_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_6_n_0 ,\NLW_localWgSampleAddr0_reg[7]_i_6_CO_UNCONNECTED [2],\localWgSampleAddr0_reg[7]_i_6_n_2 ,\localWgSampleAddr0_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\localWgPriTime_reg_n_0_[27] ,\localWgPriTime_reg_n_0_[26] ,\localWgPriTime_reg_n_0_[25] }),
        .O({\NLW_localWgSampleAddr0_reg[7]_i_6_O_UNCONNECTED [3],localWgSampleAddr02[27:25]}),
        .S({1'b1,\localWgSampleAddr0[7]_i_19_n_0 ,\localWgSampleAddr0[7]_i_20_n_0 ,\localWgSampleAddr0[7]_i_21_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_66 
       (.CI(1'b0),
        .CO({\localWgSampleAddr0_reg[7]_i_66_n_0 ,\localWgSampleAddr0_reg[7]_i_66_n_1 ,\localWgSampleAddr0_reg[7]_i_66_n_2 ,\localWgSampleAddr0_reg[7]_i_66_n_3 }),
        .CYINIT(\localWgPriTime_reg_n_0_[4] ),
        .DI({\localWgPriTime_reg_n_0_[8] ,\localWgPriTime_reg_n_0_[7] ,\localWgPriTime_reg_n_0_[6] ,\localWgPriTime_reg_n_0_[5] }),
        .O({localWgSampleAddr01[8:6],\NLW_localWgSampleAddr0_reg[7]_i_66_O_UNCONNECTED [0]}),
        .S({\localWgSampleAddr0[7]_i_83_n_0 ,\localWgSampleAddr0[7]_i_84_n_0 ,\localWgSampleAddr0[7]_i_85_n_0 ,\localWgSampleAddr0[7]_i_86_n_0 }));
  CARRY4 \localWgSampleAddr0_reg[7]_i_9 
       (.CI(\localWgSampleAddr0_reg[7]_i_22_n_0 ),
        .CO({\localWgSampleAddr0_reg[7]_i_9_n_0 ,\localWgSampleAddr0_reg[7]_i_9_n_1 ,\localWgSampleAddr0_reg[7]_i_9_n_2 ,\localWgSampleAddr0_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_localWgSampleAddr0_reg[7]_i_9_O_UNCONNECTED [3:0]),
        .S({\localWgSampleAddr0[7]_i_23_n_0 ,\localWgSampleAddr0[7]_i_24_n_0 ,\localWgSampleAddr0[7]_i_25_n_0 ,\localWgSampleAddr0[7]_i_26_n_0 }));
  LUT3 #(
    .INIT(8'hF4)) 
    \localWgSampleAddr1[0]_i_1 
       (.I0(localWgSampleAddr010_out),
        .I1(localWgSampleAddr00),
        .I2(\localWgSampleAddr1_reg_n_0_[0] ),
        .O(\localWgSampleAddr1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \localWgSampleAddr1[0]_rep__0_i_1 
       (.I0(localWgSampleAddr010_out),
        .I1(localWgSampleAddr00),
        .I2(\localWgSampleAddr1_reg_n_0_[0] ),
        .O(\localWgSampleAddr1[0]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \localWgSampleAddr1[0]_rep__1_i_1 
       (.I0(localWgSampleAddr010_out),
        .I1(localWgSampleAddr00),
        .I2(\localWgSampleAddr1_reg_n_0_[0] ),
        .O(\localWgSampleAddr1[0]_rep__1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \localWgSampleAddr1[0]_rep_i_1 
       (.I0(localWgSampleAddr010_out),
        .I1(localWgSampleAddr00),
        .I2(\localWgSampleAddr1_reg_n_0_[0] ),
        .O(\localWgSampleAddr1[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[1]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr1[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[1]_rep__0_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr1[1]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[1]_rep__1_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr1[1]_rep__1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[1]_rep_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[1] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[0]),
        .O(\localWgSampleAddr1[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[2]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[2] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[1]),
        .O(\localWgSampleAddr1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[2]_rep__0_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[2] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[1]),
        .O(\localWgSampleAddr1[2]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[2]_rep_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[2] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[1]),
        .O(\localWgSampleAddr1[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[3]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[3] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[2]),
        .O(\localWgSampleAddr1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localWgSampleAddr1[4]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[4] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[3]),
        .O(\localWgSampleAddr1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \localWgSampleAddr1[5]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[5] ),
        .I1(localWgSampleAddr010_out),
        .I2(localWgSampleCnt_reg[4]),
        .O(\localWgSampleAddr1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \localWgSampleAddr1[6]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[5] ),
        .I1(\localWgSampleAddr1_reg_n_0_[6] ),
        .I2(localWgSampleAddr010_out),
        .I3(localWgSampleCnt_reg[5]),
        .O(\localWgSampleAddr1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \localWgSampleAddr1[7]_i_1 
       (.I0(\localWgSampleAddr1_reg_n_0_[6] ),
        .I1(\localWgSampleAddr1_reg_n_0_[5] ),
        .I2(\localWgSampleAddr1_reg_n_0_[7] ),
        .I3(localWgSampleAddr010_out),
        .I4(localWgSampleCnt_reg[6]),
        .O(\localWgSampleAddr1[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[0]" *) 
  FDRE \localWgSampleAddr1_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localWgSampleAddr1[0]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[0]" *) 
  FDRE \localWgSampleAddr1_reg[0]_rep 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localWgSampleAddr1[0]_rep_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[0]" *) 
  FDRE \localWgSampleAddr1_reg[0]_rep__0 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localWgSampleAddr1[0]_rep__0_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[0]" *) 
  FDRE \localWgSampleAddr1_reg[0]_rep__1 
       (.C(clk160m),
        .CE(1'b1),
        .D(\localWgSampleAddr1[0]_rep__1_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[1]" *) 
  FDRE \localWgSampleAddr1_reg[1] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[1]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[1] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[1]" *) 
  FDRE \localWgSampleAddr1_reg[1]_rep 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[1]_rep_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[1]" *) 
  FDRE \localWgSampleAddr1_reg[1]_rep__0 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[1]_rep__0_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[1]" *) 
  FDRE \localWgSampleAddr1_reg[1]_rep__1 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[1]_rep__1_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[2]" *) 
  FDRE \localWgSampleAddr1_reg[2] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[2]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[2] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[2]" *) 
  FDRE \localWgSampleAddr1_reg[2]_rep 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[2]_rep_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "localWgSampleAddr1_reg[2]" *) 
  FDRE \localWgSampleAddr1_reg[2]_rep__0 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[2]_rep__0_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  FDRE \localWgSampleAddr1_reg[3] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[3]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \localWgSampleAddr1_reg[4] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[4]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \localWgSampleAddr1_reg[5] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[5]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \localWgSampleAddr1_reg[6] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[6]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \localWgSampleAddr1_reg[7] 
       (.C(clk160m),
        .CE(localWgSampleAddr1),
        .D(\localWgSampleAddr1[7]_i_1_n_0 ),
        .Q(\localWgSampleAddr1_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \localWgSampleCnt[0]_i_1 
       (.I0(localWgSampleCnt_reg[0]),
        .O(p_0_in__2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \localWgSampleCnt[1]_i_1 
       (.I0(localWgSampleCnt_reg[0]),
        .I1(localWgSampleCnt_reg[1]),
        .O(p_0_in__2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \localWgSampleCnt[2]_i_1 
       (.I0(localWgSampleCnt_reg[1]),
        .I1(localWgSampleCnt_reg[0]),
        .I2(localWgSampleCnt_reg[2]),
        .O(p_0_in__2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \localWgSampleCnt[3]_i_1 
       (.I0(localWgSampleCnt_reg[2]),
        .I1(localWgSampleCnt_reg[0]),
        .I2(localWgSampleCnt_reg[1]),
        .I3(localWgSampleCnt_reg[3]),
        .O(p_0_in__2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \localWgSampleCnt[4]_i_1 
       (.I0(localWgSampleCnt_reg[0]),
        .I1(localWgSampleCnt_reg[1]),
        .I2(localWgSampleCnt_reg[2]),
        .I3(localWgSampleCnt_reg[3]),
        .I4(localWgSampleCnt_reg[4]),
        .O(p_0_in__2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \localWgSampleCnt[5]_i_1 
       (.I0(localWgSampleCnt_reg[4]),
        .I1(localWgSampleCnt_reg[3]),
        .I2(localWgSampleCnt_reg[2]),
        .I3(localWgSampleCnt_reg[1]),
        .I4(localWgSampleCnt_reg[0]),
        .I5(localWgSampleCnt_reg[5]),
        .O(p_0_in__2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \localWgSampleCnt[6]_i_1 
       (.I0(\localWgSampleCnt[7]_i_6_n_0 ),
        .I1(localWgSampleCnt_reg[4]),
        .I2(localWgSampleCnt_reg[5]),
        .I3(localWgSampleCnt_reg[6]),
        .O(p_0_in__2__0[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \localWgSampleCnt[7]_i_1 
       (.I0(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .I1(localWgRepeatCnt0),
        .I2(\localWgSampleCnt_reg[7]_i_5_n_0 ),
        .O(localWgSampleCnt));
  LUT4 #(
    .INIT(16'h20BA)) 
    \localWgSampleCnt[7]_i_10 
       (.I0(localWgRepeatCnt_reg[1]),
        .I1(localWgRepeatEnd[0]),
        .I2(localWgRepeatCnt_reg[0]),
        .I3(localWgRepeatEnd[1]),
        .O(\localWgSampleCnt[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_11 
       (.I0(localWgRepeatEnd[7]),
        .I1(localWgRepeatCnt_reg[7]),
        .I2(localWgRepeatEnd[6]),
        .I3(localWgRepeatCnt_reg[6]),
        .O(\localWgSampleCnt[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_12 
       (.I0(localWgRepeatEnd[5]),
        .I1(localWgRepeatCnt_reg[5]),
        .I2(localWgRepeatEnd[4]),
        .I3(localWgRepeatCnt_reg[4]),
        .O(\localWgSampleCnt[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_13 
       (.I0(localWgRepeatEnd[3]),
        .I1(localWgRepeatCnt_reg[3]),
        .I2(localWgRepeatEnd[2]),
        .I3(localWgRepeatCnt_reg[2]),
        .O(\localWgSampleCnt[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_14 
       (.I0(localWgRepeatEnd[1]),
        .I1(localWgRepeatCnt_reg[1]),
        .I2(localWgRepeatEnd[0]),
        .I3(localWgRepeatCnt_reg[0]),
        .O(\localWgSampleCnt[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localWgSampleCnt[7]_i_15 
       (.I0(localWgSampleCnt_reg[7]),
        .I1(localWgSampleEnd[7]),
        .I2(localWgSampleCnt_reg[6]),
        .I3(localWgSampleEnd[6]),
        .O(\localWgSampleCnt[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localWgSampleCnt[7]_i_16 
       (.I0(localWgSampleCnt_reg[5]),
        .I1(localWgSampleEnd[5]),
        .I2(localWgSampleCnt_reg[4]),
        .I3(localWgSampleEnd[4]),
        .O(\localWgSampleCnt[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \localWgSampleCnt[7]_i_17 
       (.I0(localWgSampleCnt_reg[3]),
        .I1(localWgSampleEnd[2]),
        .I2(localWgSampleCnt_reg[2]),
        .I3(localWgSampleEnd[3]),
        .O(\localWgSampleCnt[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \localWgSampleCnt[7]_i_18 
       (.I0(localWgSampleCnt_reg[1]),
        .I1(localWgSampleEnd[0]),
        .I2(localWgSampleCnt_reg[0]),
        .I3(localWgSampleEnd[1]),
        .O(\localWgSampleCnt[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_19 
       (.I0(localWgSampleEnd[7]),
        .I1(localWgSampleCnt_reg[7]),
        .I2(localWgSampleEnd[6]),
        .I3(localWgSampleCnt_reg[6]),
        .O(\localWgSampleCnt[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \localWgSampleCnt[7]_i_2 
       (.I0(localWgRepeatCnt0),
        .I1(\localWgSampleCnt_reg[7]_i_4_n_0 ),
        .O(\localWgSampleCnt[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_20 
       (.I0(localWgSampleEnd[5]),
        .I1(localWgSampleCnt_reg[5]),
        .I2(localWgSampleEnd[4]),
        .I3(localWgSampleCnt_reg[4]),
        .O(\localWgSampleCnt[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_21 
       (.I0(localWgSampleEnd[3]),
        .I1(localWgSampleCnt_reg[3]),
        .I2(localWgSampleEnd[2]),
        .I3(localWgSampleCnt_reg[2]),
        .O(\localWgSampleCnt[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \localWgSampleCnt[7]_i_22 
       (.I0(localWgSampleEnd[1]),
        .I1(localWgSampleCnt_reg[1]),
        .I2(localWgSampleEnd[0]),
        .I3(localWgSampleCnt_reg[0]),
        .O(\localWgSampleCnt[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \localWgSampleCnt[7]_i_3 
       (.I0(\localWgSampleCnt[7]_i_6_n_0 ),
        .I1(localWgSampleCnt_reg[6]),
        .I2(localWgSampleCnt_reg[5]),
        .I3(localWgSampleCnt_reg[4]),
        .I4(localWgSampleCnt_reg[7]),
        .O(p_0_in__2__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \localWgSampleCnt[7]_i_6 
       (.I0(localWgSampleCnt_reg[3]),
        .I1(localWgSampleCnt_reg[2]),
        .I2(localWgSampleCnt_reg[1]),
        .I3(localWgSampleCnt_reg[0]),
        .O(\localWgSampleCnt[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localWgSampleCnt[7]_i_7 
       (.I0(localWgRepeatCnt_reg[7]),
        .I1(localWgRepeatEnd[7]),
        .I2(localWgRepeatCnt_reg[6]),
        .I3(localWgRepeatEnd[6]),
        .O(\localWgSampleCnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \localWgSampleCnt[7]_i_8 
       (.I0(localWgRepeatCnt_reg[5]),
        .I1(localWgRepeatEnd[5]),
        .I2(localWgRepeatCnt_reg[4]),
        .I3(localWgRepeatEnd[4]),
        .O(\localWgSampleCnt[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \localWgSampleCnt[7]_i_9 
       (.I0(localWgRepeatCnt_reg[3]),
        .I1(localWgRepeatEnd[2]),
        .I2(localWgRepeatCnt_reg[2]),
        .I3(localWgRepeatEnd[3]),
        .O(\localWgSampleCnt[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[0] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[0]),
        .Q(localWgSampleCnt_reg[0]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[1] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[1]),
        .Q(localWgSampleCnt_reg[1]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[2] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[2]),
        .Q(localWgSampleCnt_reg[2]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[3] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[3]),
        .Q(localWgSampleCnt_reg[3]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[4] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[4]),
        .Q(localWgSampleCnt_reg[4]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[5] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[5]),
        .Q(localWgSampleCnt_reg[5]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[6] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[6]),
        .Q(localWgSampleCnt_reg[6]),
        .R(localWgSampleCnt));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleCnt_reg[7] 
       (.C(clk160m),
        .CE(\localWgSampleCnt[7]_i_2_n_0 ),
        .D(p_0_in__2__0[7]),
        .Q(localWgSampleCnt_reg[7]),
        .R(localWgSampleCnt));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \localWgSampleCnt_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\localWgSampleCnt_reg[7]_i_4_n_0 ,\localWgSampleCnt_reg[7]_i_4_n_1 ,\localWgSampleCnt_reg[7]_i_4_n_2 ,\localWgSampleCnt_reg[7]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({\localWgSampleCnt[7]_i_7_n_0 ,\localWgSampleCnt[7]_i_8_n_0 ,\localWgSampleCnt[7]_i_9_n_0 ,\localWgSampleCnt[7]_i_10_n_0 }),
        .O(\NLW_localWgSampleCnt_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\localWgSampleCnt[7]_i_11_n_0 ,\localWgSampleCnt[7]_i_12_n_0 ,\localWgSampleCnt[7]_i_13_n_0 ,\localWgSampleCnt[7]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \localWgSampleCnt_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\localWgSampleCnt_reg[7]_i_5_n_0 ,\localWgSampleCnt_reg[7]_i_5_n_1 ,\localWgSampleCnt_reg[7]_i_5_n_2 ,\localWgSampleCnt_reg[7]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({\localWgSampleCnt[7]_i_15_n_0 ,\localWgSampleCnt[7]_i_16_n_0 ,\localWgSampleCnt[7]_i_17_n_0 ,\localWgSampleCnt[7]_i_18_n_0 }),
        .O(\NLW_localWgSampleCnt_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\localWgSampleCnt[7]_i_19_n_0 ,\localWgSampleCnt[7]_i_20_n_0 ,\localWgSampleCnt[7]_i_21_n_0 ,\localWgSampleCnt[7]_i_22_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[0] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][0] ),
        .Q(localWgSampleEnd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[1] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][1] ),
        .Q(localWgSampleEnd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[2] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][2] ),
        .Q(localWgSampleEnd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[3] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][3] ),
        .Q(localWgSampleEnd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[4] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][4] ),
        .Q(localWgSampleEnd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[5] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][5] ),
        .Q(localWgSampleEnd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[6] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][6] ),
        .Q(localWgSampleEnd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \localWgSampleEnd_reg[7] 
       (.C(clk160m),
        .CE(localWgPriTime0),
        .D(\bmem_reg_n_0_[8][7] ),
        .Q(localWgSampleEnd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[0] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][0] ),
        .Q(memSaveBuf1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[10] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][10] ),
        .Q(memSaveBuf1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[11] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][11] ),
        .Q(memSaveBuf1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[12] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][12] ),
        .Q(memSaveBuf1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[13] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][13] ),
        .Q(memSaveBuf1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[14] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][14] ),
        .Q(memSaveBuf1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[15] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][15] ),
        .Q(memSaveBuf1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[16] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][16] ),
        .Q(memSaveBuf1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[17] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][17] ),
        .Q(memSaveBuf1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[18] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][18] ),
        .Q(memSaveBuf1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[19] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][19] ),
        .Q(memSaveBuf1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[1] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][1] ),
        .Q(memSaveBuf1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[20] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][20] ),
        .Q(memSaveBuf1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[21] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][21] ),
        .Q(memSaveBuf1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[22] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][22] ),
        .Q(memSaveBuf1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[23] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][23] ),
        .Q(memSaveBuf1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[24] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][24] ),
        .Q(\memSaveBuf1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[25] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][25] ),
        .Q(\memSaveBuf1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[26] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][26] ),
        .Q(\memSaveBuf1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[27] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][27] ),
        .Q(\memSaveBuf1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[28] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][28] ),
        .Q(\memSaveBuf1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[29] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][29] ),
        .Q(\memSaveBuf1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[2] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][2] ),
        .Q(memSaveBuf1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[30] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][30] ),
        .Q(\memSaveBuf1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[31] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][31] ),
        .Q(\memSaveBuf1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[3] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][3] ),
        .Q(memSaveBuf1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[4] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][4] ),
        .Q(memSaveBuf1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[5] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][5] ),
        .Q(memSaveBuf1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[6] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][6] ),
        .Q(memSaveBuf1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[7] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][7] ),
        .Q(memSaveBuf1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[8] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][8] ),
        .Q(memSaveBuf1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memSaveBuf1_reg[9] 
       (.C(clk160m),
        .CE(memSaveBuf10),
        .D(\mem_reg_n_0_[31][9] ),
        .Q(memSaveBuf1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[0][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[0][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[0][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[0][31]_i_1 
       (.I0(ramWe[3]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[0][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[10][15]_i_1 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[1]),
        .O(\mem[10][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[10][23]_i_1 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[2]),
        .O(\mem[10][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[10][31]_i_1 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[3]),
        .O(\mem[10][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[10][7]_i_1 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[0]),
        .O(\mem[10][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[11][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[11]__0 ),
        .O(\mem[11][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[11][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[11]__0 ),
        .O(\mem[11][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[11][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[11]__0 ),
        .O(\mem[11][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \mem[11][31]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[11]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[11][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[11]__0 ),
        .O(\mem[11][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[12][15]_i_1 
       (.I0(ramAddr[3]),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(\mem[12][31]_i_2_n_0 ),
        .I5(p_22_out),
        .O(\mem[12][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[12][23]_i_1 
       (.I0(ramAddr[3]),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(\mem[12][31]_i_2_n_0 ),
        .I5(p_24_out),
        .O(\mem[12][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[12][31]_i_1 
       (.I0(ramAddr[3]),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(\mem[12][31]_i_2_n_0 ),
        .I5(p_26_out),
        .O(\mem[12][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem[12][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(ramAddr[6]),
        .O(\mem[12][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[12][7]_i_1 
       (.I0(ramAddr[3]),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(\mem[12][31]_i_2_n_0 ),
        .I5(p_20_out),
        .O(\mem[12][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[13][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[13]__0 ),
        .O(\mem[13][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[13][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[13]__0 ),
        .O(\mem[13][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \mem[13][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[13]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[13][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[13]__0 ),
        .O(\mem[13][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[14][15]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(\mem[14][31]_i_2_n_0 ),
        .I3(\mem[98][31]_i_2_n_0 ),
        .I4(ramAddr[0]),
        .I5(ramWe[1]),
        .O(\mem[14][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[14][23]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(\mem[14][31]_i_2_n_0 ),
        .I3(\mem[98][31]_i_2_n_0 ),
        .I4(ramAddr[0]),
        .I5(ramWe[2]),
        .O(\mem[14][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[14][31]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(\mem[14][31]_i_2_n_0 ),
        .I3(\mem[98][31]_i_2_n_0 ),
        .I4(ramAddr[0]),
        .I5(ramWe[3]),
        .O(\mem[14][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem[14][31]_i_2 
       (.I0(ramEn),
        .I1(ramAddr[5]),
        .O(\mem[14][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[14][7]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(\mem[14][31]_i_2_n_0 ),
        .I3(\mem[98][31]_i_2_n_0 ),
        .I4(ramAddr[0]),
        .I5(ramWe[0]),
        .O(\mem[14][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[15][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[15][23]_i_2_n_0 ),
        .I2(ramEn),
        .I3(ramAddr[5]),
        .I4(\mem[31][31]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem[15][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[15][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[15][23]_i_2_n_0 ),
        .I2(ramEn),
        .I3(ramAddr[5]),
        .I4(\mem[31][31]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem[15][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem[15][23]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[1]),
        .I2(ramAddr[0]),
        .O(\mem[15][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[15][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[15][23]_i_2_n_0 ),
        .I2(ramEn),
        .I3(ramAddr[5]),
        .I4(\mem[31][31]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem[15][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[16][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[16][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[16][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[16][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[16][31]_i_1 
       (.I0(ramWe[3]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[16][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[16][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem[16][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[17][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[17][7]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[17][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[17][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[17][7]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[17][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[17][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[17][7]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[17][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem[17][7]_i_2 
       (.I0(ramAddr[1]),
        .I1(ramAddr[0]),
        .I2(ramAddr[4]),
        .O(\mem[17][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mem[17][7]_i_3 
       (.I0(ramAddr[6]),
        .I1(ramAddr[10]),
        .I2(ramAddr[9]),
        .I3(ramAddr[8]),
        .I4(ramAddr[7]),
        .I5(ramAddr[3]),
        .O(\mem[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[18][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem[18][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[18][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem[18][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[18][31]_i_1 
       (.I0(ramWe[3]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem[18][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[18][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem[18][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[19][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[31][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[19][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[19][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[31][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[19][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[19][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[31][31]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[19][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[1][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[1][23]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[1][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[1][23]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[1][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem[1][23]_i_2 
       (.I0(ramAddr[1]),
        .I1(ramAddr[0]),
        .I2(ramAddr[4]),
        .O(\mem[1][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[1][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[1][23]_i_2_n_0 ),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramAddr[2]),
        .O(\mem[1][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[20][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[20]__0 ),
        .O(\mem[20][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[20][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[20]__0 ),
        .O(\mem[20][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[20][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[20]__0 ),
        .O(\mem[20][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem[20][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[0]),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[1]),
        .I4(ramAddr[5]),
        .I5(ramAddr[2]),
        .O(\mem_reg[20]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[20][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[20]__0 ),
        .O(\mem[20][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[21][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[21]__0 ),
        .O(\mem[21][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[21][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[21]__0 ),
        .O(\mem[21][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[21][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[1]),
        .I3(ramAddr[0]),
        .I4(ramAddr[4]),
        .I5(\mem[17][7]_i_3_n_0 ),
        .O(\mem_reg[21]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[21][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[21]__0 ),
        .O(\mem[21][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[22][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[22]__0 ),
        .O(\mem[22][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[22][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[22]__0 ),
        .O(\mem[22][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[22][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[22]__0 ),
        .O(\mem[22][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[22][31]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[5]),
        .I5(ramAddr[2]),
        .O(\mem_reg[22]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[22][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[22]__0 ),
        .O(\mem[22][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[23][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[23]__0 ),
        .O(\mem[23][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[23][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[23]__0 ),
        .O(\mem[23][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[23][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(ramAddr[0]),
        .I5(\mem[17][7]_i_3_n_0 ),
        .O(\mem_reg[23]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[23][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[23]__0 ),
        .O(\mem[23][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[24][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[24]__0 ),
        .O(\mem[24][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[24][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[24]__0 ),
        .O(\mem[24][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[24][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[24]__0 ),
        .O(\mem[24][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \mem[24][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[0]),
        .I2(ramAddr[1]),
        .I3(\mem[31][31]_i_3_n_0 ),
        .I4(ramAddr[2]),
        .I5(ramAddr[5]),
        .O(\mem_reg[24]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[24][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[24]__0 ),
        .O(\mem[24][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[25][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[25]__0 ),
        .O(\mem[25][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[25][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[25]__0 ),
        .O(\mem[25][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \mem[25][23]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[25]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[25][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[25]__0 ),
        .O(\mem[25][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[26][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[26]__0 ),
        .O(\mem[26][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[26][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[26]__0 ),
        .O(\mem[26][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[26][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[26]__0 ),
        .O(\mem[26][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mem[26][31]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[1]),
        .I2(ramAddr[4]),
        .I3(\mem[31][31]_i_3_n_0 ),
        .I4(ramAddr[2]),
        .I5(ramAddr[5]),
        .O(\mem_reg[26]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[26][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[26]__0 ),
        .O(\mem[26][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[27][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[27]__0 ),
        .O(\mem[27][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[27][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[27]__0 ),
        .O(\mem[27][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[27][23]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[27]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[27][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[27]__0 ),
        .O(\mem[27][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[28][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[28]__0 ),
        .O(\mem[28][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[28][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[28]__0 ),
        .O(\mem[28][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[28][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[28]__0 ),
        .O(\mem[28][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mem[28][31]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[28]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[28][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[28]__0 ),
        .O(\mem[28][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[29][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[29]__0 ),
        .O(\mem[29][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[29][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[29]__0 ),
        .O(\mem[29][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \mem[29][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[29]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[29][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[29]__0 ),
        .O(\mem[29][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[2][15]_i_1 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(\mem[66][31]_i_2_n_0 ),
        .I5(ramWe[1]),
        .O(\mem[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[2][23]_i_1 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(\mem[66][31]_i_2_n_0 ),
        .I5(ramWe[2]),
        .O(\mem[2][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[2][31]_i_1 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(\mem[66][31]_i_2_n_0 ),
        .I5(ramWe[3]),
        .O(\mem[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[2][7]_i_1 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(\mem[66][31]_i_2_n_0 ),
        .I5(ramWe[0]),
        .O(\mem[2][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[30][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[30]__0 ),
        .O(\mem[30][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[30][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[30]__0 ),
        .O(\mem[30][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[30][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[30]__0 ),
        .O(\mem[30][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \mem[30][31]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[30]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[30][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[30]__0 ),
        .O(\mem[30][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[31][15]_i_1 
       (.I0(\mem[31][31]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(\mem[31][31]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramWe[1]),
        .O(\mem[31][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[31][23]_i_1 
       (.I0(\mem[31][31]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(\mem[31][31]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramWe[2]),
        .O(\mem[31][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[31][31]_i_1 
       (.I0(\mem[31][31]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(\mem[31][31]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramWe[3]),
        .O(\mem[31][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem[31][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[1]),
        .I2(ramAddr[0]),
        .O(\mem[31][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem[31][31]_i_3 
       (.I0(ramAddr[6]),
        .I1(ramAddr[10]),
        .I2(ramAddr[9]),
        .I3(ramAddr[8]),
        .I4(ramAddr[7]),
        .I5(ramAddr[3]),
        .O(\mem[31][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[31][7]_i_1 
       (.I0(\mem[31][31]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(\mem[31][31]_i_3_n_0 ),
        .I3(ramAddr[5]),
        .I4(ramEn),
        .I5(ramWe[0]),
        .O(\mem[31][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[32][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[32]__0 ),
        .O(\mem[32][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[32][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[32]__0 ),
        .O(\mem[32][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[32][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[32]__0 ),
        .O(\mem[32][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mem[32][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[0]),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(ramAddr[5]),
        .O(\mem_reg[32]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[32][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[32]__0 ),
        .O(\mem[32][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[33][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[33]__0 ),
        .O(\mem[33][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[33][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[33]__0 ),
        .O(\mem[33][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[33][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[33]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[33][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[33]__0 ),
        .O(\mem[33][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[34][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[34]__0 ),
        .O(\mem[34][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[34][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[34]__0 ),
        .O(\mem[34][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[34][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[34]__0 ),
        .O(\mem[34][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem[34][31]_i_2 
       (.I0(ramAddr[1]),
        .I1(ramAddr[4]),
        .I2(ramAddr[5]),
        .I3(ramAddr[2]),
        .I4(ramAddr[0]),
        .I5(\mem[17][7]_i_3_n_0 ),
        .O(\mem_reg[34]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[34][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[34]__0 ),
        .O(\mem[34][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[35][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[35]__0 ),
        .O(\mem[35][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[35][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[35]__0 ),
        .O(\mem[35][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mem[35][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[35]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[35][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[35]__0 ),
        .O(\mem[35][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[36][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[36]__0 ),
        .O(\mem[36][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[36][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[36]__0 ),
        .O(\mem[36][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[36][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[36]__0 ),
        .O(\mem[36][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[36][31]_i_2 
       (.I0(ramAddr[5]),
        .I1(ramAddr[2]),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[17][7]_i_3_n_0 ),
        .I5(ramAddr[1]),
        .O(\mem_reg[36]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[36][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[36]__0 ),
        .O(\mem[36][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[37][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[37]__0 ),
        .O(\mem[37][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[37][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[37]__0 ),
        .O(\mem[37][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mem[37][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[37]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[37][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[37]__0 ),
        .O(\mem[37][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[38][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[38]__0 ),
        .O(\mem[38][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[38][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[38]__0 ),
        .O(\mem[38][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[38][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[38]__0 ),
        .O(\mem[38][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[38][31]_i_2 
       (.I0(ramAddr[1]),
        .I1(ramAddr[4]),
        .I2(ramAddr[2]),
        .I3(ramAddr[5]),
        .I4(ramAddr[0]),
        .I5(\mem[17][7]_i_3_n_0 ),
        .O(\mem_reg[38]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[38][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[38]__0 ),
        .O(\mem[38][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[39][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[39]__0 ),
        .O(\mem[39][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[39][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[39]__0 ),
        .O(\mem[39][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem[39][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[39]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[39][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[39]__0 ),
        .O(\mem[39][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[3][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[3][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[3][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \mem[3][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(ramEn),
        .I2(ramAddr[2]),
        .I3(ramAddr[1]),
        .I4(ramAddr[4]),
        .I5(ramAddr[0]),
        .O(\mem[3][23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[3][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[3][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[40][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[40]__0 ),
        .O(\mem[40][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[40][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[40]__0 ),
        .O(\mem[40][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[40][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[40]__0 ),
        .O(\mem[40][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \mem[40][31]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[3]),
        .I2(ramAddr[6]),
        .I3(ramAddr[5]),
        .I4(\mem[77][23]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem_reg[40]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[40][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[40]__0 ),
        .O(\mem[40][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[41][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[41]__0 ),
        .O(\mem[41][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[41][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[41]__0 ),
        .O(\mem[41][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mem[41][23]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[3]),
        .I2(ramAddr[6]),
        .I3(ramAddr[5]),
        .I4(\mem[77][23]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem_reg[41]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[41][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[41]__0 ),
        .O(\mem[41][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[42][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[42]__0 ),
        .O(\mem[42][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[42][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[42]__0 ),
        .O(\mem[42][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[42][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[42]__0 ),
        .O(\mem[42][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \mem[42][31]_i_2 
       (.I0(ramAddr[3]),
        .I1(ramAddr[6]),
        .I2(ramAddr[4]),
        .I3(ramAddr[5]),
        .I4(ramAddr[0]),
        .I5(\mem[90][31]_i_3_n_0 ),
        .O(\mem_reg[42]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[42][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[42]__0 ),
        .O(\mem[42][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[43][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[43]__0 ),
        .O(\mem[43][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[43][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[43]__0 ),
        .O(\mem[43][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[43][23]_i_2 
       (.I0(ramAddr[3]),
        .I1(ramAddr[6]),
        .I2(ramAddr[4]),
        .I3(ramAddr[5]),
        .I4(ramAddr[0]),
        .I5(\mem[90][31]_i_3_n_0 ),
        .O(\mem_reg[43]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[43][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[43]__0 ),
        .O(\mem[43][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[44][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[44]__0 ),
        .O(\mem[44][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[44][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[44]__0 ),
        .O(\mem[44][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[44][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[44]__0 ),
        .O(\mem[44][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[44][31]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[3]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[6]),
        .I5(\mem[77][23]_i_3_n_0 ),
        .O(\mem_reg[44]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[44][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[44]__0 ),
        .O(\mem[44][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[45][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[45]__0 ),
        .O(\mem[45][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[45][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[45]__0 ),
        .O(\mem[45][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[45][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[3]),
        .I2(ramAddr[0]),
        .I3(ramAddr[5]),
        .I4(ramAddr[6]),
        .I5(\mem[77][23]_i_3_n_0 ),
        .O(\mem_reg[45]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[45][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[45]__0 ),
        .O(\mem[45][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[46][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[46]__0 ),
        .O(\mem[46][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[46][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[46]__0 ),
        .O(\mem[46][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[46][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[46]__0 ),
        .O(\mem[46][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \mem[46][31]_i_2 
       (.I0(\mem[95][23]_i_4_n_0 ),
        .I1(ramAddr[4]),
        .I2(ramAddr[0]),
        .I3(ramAddr[6]),
        .I4(ramAddr[5]),
        .I5(\mem[87][23]_i_2_n_0 ),
        .O(\mem_reg[46]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[46][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[46]__0 ),
        .O(\mem[46][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[47][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[47]__0 ),
        .O(\mem[47][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[47][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[47]__0 ),
        .O(\mem[47][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem[47][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[47]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[47][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[47]__0 ),
        .O(\mem[47][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[48][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[48]__0 ),
        .O(\mem[48][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[48][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[48]__0 ),
        .O(\mem[48][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[48][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[48]__0 ),
        .O(\mem[48][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem[48][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[0]),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(ramAddr[5]),
        .O(\mem_reg[48]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[48][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[48]__0 ),
        .O(\mem[48][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[49][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[49]__0 ),
        .O(\mem[49][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[49][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[49]__0 ),
        .O(\mem[49][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mem[49][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[49]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[49][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[49]__0 ),
        .O(\mem[49][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[4][15]_i_1 
       (.I0(ramAddr[1]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(ramAddr[0]),
        .I3(ramAddr[4]),
        .I4(\mem[4][31]_i_2_n_0 ),
        .I5(ramWe[1]),
        .O(\mem[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[4][23]_i_1 
       (.I0(ramAddr[1]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(ramAddr[0]),
        .I3(ramAddr[4]),
        .I4(\mem[4][31]_i_2_n_0 ),
        .I5(ramWe[2]),
        .O(\mem[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[4][31]_i_1 
       (.I0(ramAddr[1]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(ramAddr[0]),
        .I3(ramAddr[4]),
        .I4(\mem[4][31]_i_2_n_0 ),
        .I5(ramWe[3]),
        .O(\mem[4][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem[4][31]_i_2 
       (.I0(ramAddr[5]),
        .I1(ramEn),
        .I2(ramAddr[2]),
        .O(\mem[4][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[4][7]_i_1 
       (.I0(ramAddr[1]),
        .I1(\mem[17][7]_i_3_n_0 ),
        .I2(ramAddr[0]),
        .I3(ramAddr[4]),
        .I4(\mem[4][31]_i_2_n_0 ),
        .I5(ramWe[0]),
        .O(\mem[4][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[50][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[50]__0 ),
        .O(p_5_out[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[50][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[50]__0 ),
        .O(p_5_out[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[50][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[50]__0 ),
        .O(p_5_out[31]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[50][31]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[2]),
        .I5(ramAddr[5]),
        .O(\mem_reg[50]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[50][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[50]__0 ),
        .O(p_5_out[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[51][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[51]__0 ),
        .O(\mem[51][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[51][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[51]__0 ),
        .O(\mem[51][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem[51][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[51]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[51][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[51]__0 ),
        .O(\mem[51][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[52][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[52]__0 ),
        .O(\mem[52][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[52][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[52]__0 ),
        .O(\mem[52][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[52][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[52]__0 ),
        .O(\mem[52][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mem[52][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[0]),
        .I2(\mem[17][7]_i_3_n_0 ),
        .I3(ramAddr[1]),
        .I4(ramAddr[5]),
        .I5(ramAddr[2]),
        .O(\mem_reg[52]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[52][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[52]__0 ),
        .O(\mem[52][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[53][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[53]__0 ),
        .O(\mem[53][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[53][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[53]__0 ),
        .O(\mem[53][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem[53][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[53]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[53][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[53]__0 ),
        .O(\mem[53][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[54][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[54]__0 ),
        .O(\mem[54][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[54][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[54]__0 ),
        .O(\mem[54][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[54][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[54]__0 ),
        .O(\mem[54][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[54][31]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[0]),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[5]),
        .I5(ramAddr[2]),
        .O(\mem_reg[54]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[54][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[54]__0 ),
        .O(\mem[54][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[55][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[55]__0 ),
        .O(\mem[55][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[55][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[55]__0 ),
        .O(\mem[55][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[55][23]_i_2 
       (.I0(\mem[17][7]_i_3_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[55]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[55][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[55]__0 ),
        .O(\mem[55][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[56][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[56]__0 ),
        .O(\mem[56][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[56][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[56]__0 ),
        .O(\mem[56][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[56][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[56]__0 ),
        .O(\mem[56][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[56][31]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[56]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[56][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[56]__0 ),
        .O(\mem[56][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[57][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[57]__0 ),
        .O(\mem[57][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[57][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[57]__0 ),
        .O(\mem[57][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \mem[57][23]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[57]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[57][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[57]__0 ),
        .O(\mem[57][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[58][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[58]__0 ),
        .O(\mem[58][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[58][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[58]__0 ),
        .O(\mem[58][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[58][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[58]__0 ),
        .O(\mem[58][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[58][31]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[58]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[58][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[58]__0 ),
        .O(\mem[58][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[59][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[59]__0 ),
        .O(\mem[59][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[59][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[59]__0 ),
        .O(\mem[59][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem[59][23]_i_2 
       (.I0(\mem[31][31]_i_3_n_0 ),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[59]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[59][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[59]__0 ),
        .O(\mem[59][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[5][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[5]__0 ),
        .O(\mem[5][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[5][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[5]__0 ),
        .O(\mem[5][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem[5][23]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[5]),
        .I2(ramAddr[2]),
        .I3(ramAddr[3]),
        .I4(ramAddr[6]),
        .I5(\mem[77][23]_i_3_n_0 ),
        .O(\mem_reg[5]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[5][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[5]__0 ),
        .O(\mem[5][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[60][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[60]__0 ),
        .O(\mem[60][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[60][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[60]__0 ),
        .O(\mem[60][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[60][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[60]__0 ),
        .O(\mem[60][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[60][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[0]),
        .I2(ramAddr[1]),
        .I3(ramAddr[5]),
        .I4(\mem[31][31]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem_reg[60]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[60][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[60]__0 ),
        .O(\mem[60][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[61][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[61]__0 ),
        .O(\mem[61][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[61][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[61]__0 ),
        .O(\mem[61][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem[61][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramAddr[1]),
        .O(\mem_reg[61]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[61][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[61]__0 ),
        .O(\mem[61][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[62][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[62]__0 ),
        .O(\mem[62][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[62][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[62]__0 ),
        .O(\mem[62][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[62][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[62]__0 ),
        .O(\mem[62][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem[62][31]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[1]),
        .I2(ramAddr[4]),
        .I3(ramAddr[5]),
        .I4(\mem[31][31]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem_reg[62]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[62][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[62]__0 ),
        .O(\mem[62][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[63][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[63]__0 ),
        .O(\mem[63][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[63][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[63]__0 ),
        .O(\mem[63][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[63][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(\mem[31][31]_i_3_n_0 ),
        .I2(ramAddr[2]),
        .I3(ramAddr[0]),
        .I4(ramAddr[1]),
        .I5(ramAddr[4]),
        .O(\mem_reg[63]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[63][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[63]__0 ),
        .O(\mem[63][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[64][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[64]__0 ),
        .O(\mem[64][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[64][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[64]__0 ),
        .O(\mem[64][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[64][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[64]__0 ),
        .O(\mem[64][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem[64][31]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[1]),
        .I2(ramAddr[5]),
        .I3(ramAddr[2]),
        .I4(ramAddr[4]),
        .I5(\mem[98][31]_i_3_n_0 ),
        .O(\mem_reg[64]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[64][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[64]__0 ),
        .O(\mem[64][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[65][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[65]__0 ),
        .O(\mem[65][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[65][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[65]__0 ),
        .O(\mem[65][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \mem[65][23]_i_2 
       (.I0(\mem[98][31]_i_3_n_0 ),
        .I1(ramAddr[1]),
        .I2(ramAddr[0]),
        .I3(ramAddr[4]),
        .I4(ramAddr[5]),
        .I5(ramAddr[2]),
        .O(\mem_reg[65]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[65][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[65]__0 ),
        .O(\mem[65][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[66][15]_i_1 
       (.I0(\mem[98][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[1]),
        .O(\mem[66][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[66][23]_i_1 
       (.I0(\mem[98][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[2]),
        .O(\mem[66][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[66][31]_i_1 
       (.I0(\mem[98][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[3]),
        .O(\mem[66][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem[66][31]_i_2 
       (.I0(ramAddr[5]),
        .I1(ramEn),
        .I2(ramAddr[2]),
        .O(\mem[66][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[66][7]_i_1 
       (.I0(\mem[98][31]_i_3_n_0 ),
        .I1(\mem[66][31]_i_2_n_0 ),
        .I2(ramAddr[1]),
        .I3(ramAddr[4]),
        .I4(ramAddr[0]),
        .I5(ramWe[0]),
        .O(\mem[66][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[67][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[98][31]_i_3_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[67][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[67][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[98][31]_i_3_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[67][23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[67][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[98][31]_i_3_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[67][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[68][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[68]__0 ),
        .O(\mem[68][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[68][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[68]__0 ),
        .O(\mem[68][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[68][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[68]__0 ),
        .O(\mem[68][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \mem[68][31]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[3]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[2]),
        .I5(\mem[77][23]_i_3_n_0 ),
        .O(\mem_reg[68]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[68][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[68]__0 ),
        .O(\mem[68][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[69][15]_i_1 
       (.I0(ramWe[1]),
        .I1(ramAddr[5]),
        .I2(ramEn),
        .I3(ramAddr[2]),
        .I4(\mem[98][31]_i_3_n_0 ),
        .I5(\mem[1][23]_i_2_n_0 ),
        .O(\mem[69][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[69][23]_i_1 
       (.I0(ramWe[2]),
        .I1(ramAddr[5]),
        .I2(ramEn),
        .I3(ramAddr[2]),
        .I4(\mem[98][31]_i_3_n_0 ),
        .I5(\mem[1][23]_i_2_n_0 ),
        .O(\mem[69][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[69][7]_i_1 
       (.I0(ramWe[0]),
        .I1(ramAddr[5]),
        .I2(ramEn),
        .I3(ramAddr[2]),
        .I4(\mem[98][31]_i_3_n_0 ),
        .I5(\mem[1][23]_i_2_n_0 ),
        .O(\mem[69][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[6][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[6]__0 ),
        .O(\mem[6][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[6][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[6]__0 ),
        .O(\mem[6][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[6][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[6]__0 ),
        .O(\mem[6][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem[6][31]_i_2 
       (.I0(ramAddr[1]),
        .I1(ramAddr[4]),
        .I2(ramAddr[2]),
        .I3(ramAddr[5]),
        .I4(ramAddr[0]),
        .I5(\mem[17][7]_i_3_n_0 ),
        .O(\mem_reg[6]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[6][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[6]__0 ),
        .O(\mem[6][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[70][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[70]__0 ),
        .O(\mem[70][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[70][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[70]__0 ),
        .O(\mem[70][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[70][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[70]__0 ),
        .O(\mem[70][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem[70][31]_i_2 
       (.I0(\mem[98][31]_i_3_n_0 ),
        .I1(ramAddr[4]),
        .I2(ramAddr[1]),
        .I3(ramAddr[0]),
        .I4(ramAddr[5]),
        .I5(ramAddr[2]),
        .O(\mem_reg[70]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[70][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[70]__0 ),
        .O(\mem[70][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[71][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[71]__0 ),
        .O(\mem[71][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[71][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[71]__0 ),
        .O(\mem[71][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[71][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(ramAddr[0]),
        .I5(\mem[98][31]_i_3_n_0 ),
        .O(\mem_reg[71]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[71][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[71]__0 ),
        .O(\mem[71][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[72][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[72]__0 ),
        .O(\mem[72][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[72][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[72]__0 ),
        .O(\mem[72][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[72][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[72]__0 ),
        .O(\mem[72][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \mem[72][31]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[3]),
        .I2(ramAddr[0]),
        .I3(ramAddr[5]),
        .I4(\mem[77][23]_i_3_n_0 ),
        .I5(ramAddr[2]),
        .O(\mem_reg[72]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[72][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[72]__0 ),
        .O(\mem[72][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[73][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[73]__0 ),
        .O(\mem[73][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[73][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[73]__0 ),
        .O(\mem[73][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \mem[73][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[1]),
        .I3(ramAddr[0]),
        .I4(ramAddr[4]),
        .I5(\mem[75][23]_i_2_n_0 ),
        .O(\mem_reg[73]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[73][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[73]__0 ),
        .O(\mem[73][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[74][15]_i_1 
       (.I0(\mem[66][31]_i_2_n_0 ),
        .I1(ramAddr[1]),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[75][23]_i_2_n_0 ),
        .I5(ramWe[1]),
        .O(\mem[74][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[74][23]_i_1 
       (.I0(\mem[66][31]_i_2_n_0 ),
        .I1(ramAddr[1]),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[75][23]_i_2_n_0 ),
        .I5(ramWe[2]),
        .O(\mem[74][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[74][31]_i_1 
       (.I0(\mem[66][31]_i_2_n_0 ),
        .I1(ramAddr[1]),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[75][23]_i_2_n_0 ),
        .I5(ramWe[3]),
        .O(\mem[74][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[74][7]_i_1 
       (.I0(\mem[66][31]_i_2_n_0 ),
        .I1(ramAddr[1]),
        .I2(ramAddr[4]),
        .I3(ramAddr[0]),
        .I4(\mem[75][23]_i_2_n_0 ),
        .I5(ramWe[0]),
        .O(\mem[74][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[75][15]_i_1 
       (.I0(ramWe[1]),
        .I1(\mem[75][23]_i_2_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[75][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[75][23]_i_1 
       (.I0(ramWe[2]),
        .I1(\mem[75][23]_i_2_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[75][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mem[75][23]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[10]),
        .I2(ramAddr[9]),
        .I3(ramAddr[8]),
        .I4(ramAddr[7]),
        .I5(ramAddr[3]),
        .O(\mem[75][23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem[75][7]_i_1 
       (.I0(ramWe[0]),
        .I1(\mem[75][23]_i_2_n_0 ),
        .I2(\mem[3][23]_i_2_n_0 ),
        .O(\mem[75][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[76][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[76]__0 ),
        .O(\mem[76][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[76][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[76]__0 ),
        .O(\mem[76][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[76][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[76]__0 ),
        .O(\mem[76][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem[76][31]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[3]),
        .I2(ramAddr[2]),
        .I3(ramAddr[5]),
        .I4(ramAddr[0]),
        .I5(\mem[77][23]_i_3_n_0 ),
        .O(\mem_reg[76]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[76][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[76]__0 ),
        .O(\mem[76][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[77][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[77]__0 ),
        .O(\mem[77][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[77][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[77]__0 ),
        .O(\mem[77][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[77][23]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[5]),
        .I2(ramAddr[0]),
        .I3(ramAddr[3]),
        .I4(ramAddr[2]),
        .I5(\mem[77][23]_i_3_n_0 ),
        .O(\mem_reg[77]__0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mem[77][23]_i_3 
       (.I0(ramAddr[1]),
        .I1(ramAddr[10]),
        .I2(ramAddr[9]),
        .I3(ramAddr[8]),
        .I4(ramAddr[7]),
        .I5(ramAddr[4]),
        .O(\mem[77][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[77][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[77]__0 ),
        .O(\mem[77][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[78][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[78]__0 ),
        .O(\mem[78][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[78][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[78]__0 ),
        .O(\mem[78][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[78][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[78]__0 ),
        .O(\mem[78][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[78][31]_i_2 
       (.I0(ramAddr[3]),
        .I1(ramAddr[2]),
        .I2(\mem[94][31]_i_4_n_0 ),
        .I3(ramAddr[6]),
        .I4(ramAddr[4]),
        .I5(\mem[87][23]_i_2_n_0 ),
        .O(\mem_reg[78]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[78][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[78]__0 ),
        .O(\mem[78][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[79][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[79]__0 ),
        .O(\mem[79][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[79][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[79]__0 ),
        .O(\mem[79][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \mem[79][23]_i_2 
       (.I0(ramAddr[5]),
        .I1(ramAddr[0]),
        .I2(\mem[95][23]_i_4_n_0 ),
        .I3(ramAddr[6]),
        .I4(ramAddr[4]),
        .I5(\mem[87][23]_i_2_n_0 ),
        .O(\mem_reg[79]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[79][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[79]__0 ),
        .O(\mem[79][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[7][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[7]__0 ),
        .O(\mem[7][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[7][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[7]__0 ),
        .O(\mem[7][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[7][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[7]__0 ),
        .O(\mem[7][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[7][31]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(ramAddr[0]),
        .I5(\mem[17][7]_i_3_n_0 ),
        .O(\mem_reg[7]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[7][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[7]__0 ),
        .O(\mem[7][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[80][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[80]__0 ),
        .O(\mem[80][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[80][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[80]__0 ),
        .O(\mem[80][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[80][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[80]__0 ),
        .O(\mem[80][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \mem[80][31]_i_2 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[94][31]_i_4_n_0 ),
        .I3(ramAddr[3]),
        .I4(ramAddr[6]),
        .I5(ramAddr[4]),
        .O(\mem_reg[80]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[80][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[80]__0 ),
        .O(\mem[80][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem[81][15]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_22_out),
        .O(\mem[81][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem[81][23]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_24_out),
        .O(\mem[81][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem[81][7]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_20_out),
        .O(\mem[81][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[82][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[82]__0 ),
        .O(\mem[82][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[82][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[82]__0 ),
        .O(\mem[82][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[82][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[82]__0 ),
        .O(\mem[82][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \mem[82][31]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[5]),
        .I2(ramAddr[3]),
        .I3(ramAddr[6]),
        .I4(ramAddr[4]),
        .I5(\mem[90][31]_i_3_n_0 ),
        .O(\mem_reg[82]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[82][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[82]__0 ),
        .O(\mem[82][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[83][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[83]__0 ),
        .O(\mem[83][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[83][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[83]__0 ),
        .O(\mem[83][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[83][23]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[5]),
        .I2(ramAddr[3]),
        .I3(ramAddr[6]),
        .I4(ramAddr[4]),
        .I5(\mem[90][31]_i_3_n_0 ),
        .O(\mem_reg[83]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[83][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[83]__0 ),
        .O(\mem[83][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[84][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[84]__0 ),
        .O(\mem[84][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[84][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[84]__0 ),
        .O(\mem[84][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[84][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[84]__0 ),
        .O(\mem[84][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[84][31]_i_2 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[94][31]_i_4_n_0 ),
        .I3(ramAddr[3]),
        .I4(ramAddr[6]),
        .I5(ramAddr[4]),
        .O(\mem_reg[84]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[84][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[84]__0 ),
        .O(\mem[84][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem[85][15]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_22_out),
        .O(\mem[85][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem[85][23]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_24_out),
        .O(\mem[85][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mem[85][23]_i_2 
       (.I0(ramAddr[7]),
        .I1(ramAddr[8]),
        .I2(ramAddr[9]),
        .I3(ramAddr[10]),
        .I4(ramAddr[1]),
        .O(\mem[85][23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem[85][7]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[85][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_20_out),
        .O(\mem[85][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[86][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[86]__0 ),
        .O(\mem[86][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[86][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[86]__0 ),
        .O(\mem[86][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[86][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[86]__0 ),
        .O(\mem[86][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[86][31]_i_2 
       (.I0(ramAddr[2]),
        .I1(\mem[87][23]_i_2_n_0 ),
        .I2(\mem[94][31]_i_4_n_0 ),
        .I3(ramAddr[3]),
        .I4(ramAddr[6]),
        .I5(ramAddr[4]),
        .O(\mem_reg[86]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[86][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[86]__0 ),
        .O(\mem[86][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem[87][15]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[87][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_22_out),
        .O(\mem[87][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem[87][23]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[87][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_24_out),
        .O(\mem[87][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \mem[87][23]_i_2 
       (.I0(ramAddr[7]),
        .I1(ramAddr[8]),
        .I2(ramAddr[9]),
        .I3(ramAddr[10]),
        .I4(ramAddr[1]),
        .O(\mem[87][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \mem[87][23]_i_3 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[3]),
        .I3(ramAddr[5]),
        .I4(ramAddr[0]),
        .O(\mem[87][23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem[87][7]_i_1 
       (.I0(ramAddr[2]),
        .I1(\mem[87][23]_i_2_n_0 ),
        .I2(\mem[87][23]_i_3_n_0 ),
        .I3(p_20_out),
        .O(\mem[87][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[88][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[88]__0 ),
        .O(\mem[88][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[88][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[88]__0 ),
        .O(\mem[88][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[88][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[88]__0 ),
        .O(\mem[88][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem[88][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[2]),
        .I3(ramAddr[3]),
        .I4(\mem[94][31]_i_4_n_0 ),
        .I5(\mem[85][23]_i_2_n_0 ),
        .O(\mem_reg[88]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[88][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[88]__0 ),
        .O(\mem[88][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[89][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[89]__0 ),
        .O(\mem[89][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[89][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[89]__0 ),
        .O(\mem[89][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \mem[89][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[1]),
        .I3(ramAddr[0]),
        .I4(ramAddr[4]),
        .I5(\mem[75][23]_i_2_n_0 ),
        .O(\mem_reg[89]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[89][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[89]__0 ),
        .O(\mem[89][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[8][15]_i_1 
       (.I0(\mem[8][31]_i_2_n_0 ),
        .I1(p_22_out),
        .O(\mem[8][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[8][23]_i_1 
       (.I0(\mem[8][31]_i_2_n_0 ),
        .I1(p_24_out),
        .O(\mem[8][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[8][31]_i_1 
       (.I0(\mem[8][31]_i_2_n_0 ),
        .I1(p_26_out),
        .O(\mem[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mem[8][31]_i_2 
       (.I0(ramAddr[0]),
        .I1(ramAddr[5]),
        .I2(\mem[77][23]_i_3_n_0 ),
        .I3(ramAddr[2]),
        .I4(ramAddr[6]),
        .I5(ramAddr[3]),
        .O(\mem[8][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[8][7]_i_1 
       (.I0(\mem[8][31]_i_2_n_0 ),
        .I1(p_20_out),
        .O(\mem[8][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[90][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[90]__0 ),
        .O(\mem[90][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[90][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[90]__0 ),
        .O(\mem[90][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[90][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[90]__0 ),
        .O(\mem[90][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[90][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(ramAddr[3]),
        .I5(\mem[90][31]_i_3_n_0 ),
        .O(\mem_reg[90]__0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem[90][31]_i_3 
       (.I0(ramAddr[1]),
        .I1(ramAddr[10]),
        .I2(ramAddr[9]),
        .I3(ramAddr[8]),
        .I4(ramAddr[7]),
        .I5(ramAddr[2]),
        .O(\mem[90][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[90][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[90]__0 ),
        .O(\mem[90][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[91][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[91]__0 ),
        .O(\mem[91][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[91][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[91]__0 ),
        .O(\mem[91][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mem[91][23]_i_2 
       (.I0(ramAddr[2]),
        .I1(ramAddr[5]),
        .I2(ramAddr[4]),
        .I3(ramAddr[1]),
        .I4(ramAddr[0]),
        .I5(\mem[75][23]_i_2_n_0 ),
        .O(\mem_reg[91]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[91][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[91]__0 ),
        .O(\mem[91][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[92][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[92]__0 ),
        .O(\mem[92][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[92][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[92]__0 ),
        .O(\mem[92][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[92][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[92]__0 ),
        .O(\mem[92][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[92][31]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[3]),
        .I3(ramAddr[2]),
        .I4(\mem[94][31]_i_4_n_0 ),
        .I5(\mem[85][23]_i_2_n_0 ),
        .O(\mem_reg[92]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[92][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[92]__0 ),
        .O(\mem[92][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[93][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[93]__0 ),
        .O(\mem[93][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[93][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[93]__0 ),
        .O(\mem[93][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem[93][23]_i_2 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(\mem[95][23]_i_4_n_0 ),
        .I5(\mem[85][23]_i_2_n_0 ),
        .O(\mem_reg[93]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[93][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[93]__0 ),
        .O(\mem[93][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[94][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[94]__0 ),
        .O(\mem[94][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[94][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[94]__0 ),
        .O(\mem[94][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[94][31]_i_1 
       (.I0(p_26_out),
        .I1(\mem_reg[94]__0 ),
        .O(\mem[94][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[94][31]_i_2 
       (.I0(ramEn),
        .I1(ramWe[3]),
        .O(p_26_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[94][31]_i_3 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[3]),
        .I3(ramAddr[2]),
        .I4(\mem[94][31]_i_4_n_0 ),
        .I5(\mem[87][23]_i_2_n_0 ),
        .O(\mem_reg[94]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mem[94][31]_i_4 
       (.I0(ramAddr[0]),
        .I1(ramAddr[5]),
        .O(\mem[94][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[94][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[94]__0 ),
        .O(\mem[94][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][15]_i_1 
       (.I0(p_22_out),
        .I1(\mem_reg[95]__0 ),
        .O(\mem[95][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][15]_i_2 
       (.I0(ramEn),
        .I1(ramWe[1]),
        .O(p_22_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][23]_i_1 
       (.I0(p_24_out),
        .I1(\mem_reg[95]__0 ),
        .O(\mem[95][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][23]_i_2 
       (.I0(ramEn),
        .I1(ramWe[2]),
        .O(p_24_out));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem[95][23]_i_3 
       (.I0(ramAddr[4]),
        .I1(ramAddr[6]),
        .I2(ramAddr[5]),
        .I3(ramAddr[0]),
        .I4(\mem[95][23]_i_4_n_0 ),
        .I5(\mem[87][23]_i_2_n_0 ),
        .O(\mem_reg[95]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][23]_i_4 
       (.I0(ramAddr[2]),
        .I1(ramAddr[3]),
        .O(\mem[95][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][7]_i_1 
       (.I0(p_20_out),
        .I1(\mem_reg[95]__0 ),
        .O(\mem[95][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[95][7]_i_2 
       (.I0(ramEn),
        .I1(ramWe[0]),
        .O(p_20_out));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[96][15]_i_1 
       (.I0(\mem[96][31]_i_2_n_0 ),
        .I1(p_22_out),
        .O(\mem[96][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[96][23]_i_1 
       (.I0(\mem[96][31]_i_2_n_0 ),
        .I1(p_24_out),
        .O(\mem[96][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[96][31]_i_1 
       (.I0(\mem[96][31]_i_2_n_0 ),
        .I1(p_26_out),
        .O(\mem[96][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \mem[96][31]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[3]),
        .I2(ramAddr[2]),
        .I3(\mem[77][23]_i_3_n_0 ),
        .I4(ramAddr[5]),
        .I5(ramAddr[0]),
        .O(\mem[96][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[96][7]_i_1 
       (.I0(\mem[96][31]_i_2_n_0 ),
        .I1(p_20_out),
        .O(\mem[96][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[97][15]_i_1 
       (.I0(\mem[97][31]_i_2_n_0 ),
        .I1(p_22_out),
        .O(p_5_out__1[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[97][23]_i_1 
       (.I0(\mem[97][31]_i_2_n_0 ),
        .I1(p_24_out),
        .O(p_5_out__1[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[97][31]_i_1 
       (.I0(\mem[97][31]_i_2_n_0 ),
        .I1(p_26_out),
        .O(p_5_out__1[31]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \mem[97][31]_i_2 
       (.I0(ramAddr[6]),
        .I1(ramAddr[3]),
        .I2(ramAddr[2]),
        .I3(\mem[77][23]_i_3_n_0 ),
        .I4(ramAddr[5]),
        .I5(ramAddr[0]),
        .O(\mem[97][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[97][7]_i_1 
       (.I0(\mem[97][31]_i_2_n_0 ),
        .I1(p_20_out),
        .O(p_5_out__1[7]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem[98][15]_i_1 
       (.I0(ramAddr[0]),
        .I1(\mem[98][31]_i_2_n_0 ),
        .I2(\mem[98][31]_i_3_n_0 ),
        .I3(\mem[98][31]_i_4_n_0 ),
        .I4(ramEn),
        .I5(ramWe[1]),
        .O(p_5_out__0[15]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem[98][23]_i_1 
       (.I0(ramAddr[0]),
        .I1(\mem[98][31]_i_2_n_0 ),
        .I2(\mem[98][31]_i_3_n_0 ),
        .I3(\mem[98][31]_i_4_n_0 ),
        .I4(ramEn),
        .I5(ramWe[2]),
        .O(p_5_out__0[23]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem[98][31]_i_1 
       (.I0(ramAddr[0]),
        .I1(\mem[98][31]_i_2_n_0 ),
        .I2(\mem[98][31]_i_3_n_0 ),
        .I3(\mem[98][31]_i_4_n_0 ),
        .I4(ramEn),
        .I5(ramWe[3]),
        .O(p_5_out__0[31]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem[98][31]_i_2 
       (.I0(ramAddr[1]),
        .I1(ramAddr[4]),
        .O(\mem[98][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem[98][31]_i_3 
       (.I0(ramAddr[6]),
        .I1(ramAddr[10]),
        .I2(ramAddr[9]),
        .I3(ramAddr[8]),
        .I4(ramAddr[7]),
        .I5(ramAddr[3]),
        .O(\mem[98][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem[98][31]_i_4 
       (.I0(ramAddr[5]),
        .I1(ramAddr[2]),
        .O(\mem[98][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mem[98][7]_i_1 
       (.I0(ramAddr[0]),
        .I1(\mem[98][31]_i_2_n_0 ),
        .I2(\mem[98][31]_i_3_n_0 ),
        .I3(\mem[98][31]_i_4_n_0 ),
        .I4(ramEn),
        .I5(ramWe[0]),
        .O(p_5_out__0[7]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mem[9][15]_i_1 
       (.I0(\mem[1][23]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramEn),
        .I3(ramAddr[5]),
        .I4(ramWe[1]),
        .I5(\mem[31][31]_i_3_n_0 ),
        .O(\mem[9][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mem[9][23]_i_1 
       (.I0(\mem[1][23]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramEn),
        .I3(ramAddr[5]),
        .I4(ramWe[2]),
        .I5(\mem[31][31]_i_3_n_0 ),
        .O(\mem[9][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mem[9][7]_i_1 
       (.I0(\mem[1][23]_i_2_n_0 ),
        .I1(ramAddr[2]),
        .I2(ramEn),
        .I3(ramAddr[5]),
        .I4(ramWe[0]),
        .I5(\mem[31][31]_i_3_n_0 ),
        .O(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][0] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][10] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][11] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][12] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][13] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][14] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][15] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][16] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][17] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][18] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][19] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][1] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][20] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][21] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][22] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][23] 
       (.C(ramClk),
        .CE(\mem[0][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][24] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][25] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][26] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][27] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][28] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][29] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][2] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][30] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][31] 
       (.C(ramClk),
        .CE(\mem[0][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][3] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][4] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][5] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][6] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][7] 
       (.C(ramClk),
        .CE(\mem[0][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][8] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][9] 
       (.C(ramClk),
        .CE(\mem[0][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][0] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[10][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][10] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[10][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][11] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[10][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][12] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[10][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][13] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[10][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][14] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[10][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][15] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[10][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][16] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[10][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][17] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[10][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][18] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[10][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][19] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[10][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][1] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[10][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][20] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[10][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][21] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[10][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][22] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[10][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][23] 
       (.C(ramClk),
        .CE(\mem[10][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[10][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][24] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[10][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][25] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[10][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][26] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[10][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][27] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[10][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][28] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[10][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][29] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[10][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][2] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[10][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][30] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[10][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][31] 
       (.C(ramClk),
        .CE(\mem[10][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[10][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][3] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[10][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][4] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[10][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][5] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[10][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][6] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[10][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][7] 
       (.C(ramClk),
        .CE(\mem[10][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[10][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[10][8] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[10][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][9] 
       (.C(ramClk),
        .CE(\mem[10][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[10][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][0] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[11]_141 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][10] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[11]_141 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][11] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[11]_141 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][12] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[11]_141 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][13] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[11]_141 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][14] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[11]_141 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][15] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[11]_141 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][16] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[11]_141 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][17] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[11]_141 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][18] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[11]_141 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][19] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[11]_141 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][1] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[11]_141 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][20] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[11]_141 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][21] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[11]_141 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][22] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[11]_141 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][23] 
       (.C(ramClk),
        .CE(\mem[11][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[11]_141 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][24] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[11]_141 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][25] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[11]_141 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][26] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[11]_141 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][27] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[11]_141 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][28] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[11]_141 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][29] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[11]_141 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][2] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[11]_141 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][30] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[11]_141 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][31] 
       (.C(ramClk),
        .CE(\mem[11][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[11]_141 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][3] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[11]_141 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][4] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[11]_141 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][5] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[11]_141 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][6] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[11]_141 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[11][7] 
       (.C(ramClk),
        .CE(\mem[11][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[11]_141 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][8] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[11]_141 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][9] 
       (.C(ramClk),
        .CE(\mem[11][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[11]_141 [9]),
        .R(1'b0));
  FDRE \mem_reg[12][0] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[12][0] ),
        .R(1'b0));
  FDRE \mem_reg[12][10] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[12][10] ),
        .R(1'b0));
  FDRE \mem_reg[12][11] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[12][11] ),
        .R(1'b0));
  FDRE \mem_reg[12][12] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[12][12] ),
        .R(1'b0));
  FDRE \mem_reg[12][13] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[12][13] ),
        .R(1'b0));
  FDRE \mem_reg[12][14] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[12][14] ),
        .R(1'b0));
  FDRE \mem_reg[12][15] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[12][15] ),
        .R(1'b0));
  FDRE \mem_reg[12][16] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[12][16] ),
        .R(1'b0));
  FDRE \mem_reg[12][17] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[12][17] ),
        .R(1'b0));
  FDRE \mem_reg[12][18] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[12][18] ),
        .R(1'b0));
  FDRE \mem_reg[12][19] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[12][19] ),
        .R(1'b0));
  FDRE \mem_reg[12][1] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[12][1] ),
        .R(1'b0));
  FDRE \mem_reg[12][20] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[12][20] ),
        .R(1'b0));
  FDRE \mem_reg[12][21] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[12][21] ),
        .R(1'b0));
  FDRE \mem_reg[12][22] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[12][22] ),
        .R(1'b0));
  FDRE \mem_reg[12][23] 
       (.C(ramClk),
        .CE(\mem[12][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[12][23] ),
        .R(1'b0));
  FDRE \mem_reg[12][24] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[12][24] ),
        .R(1'b0));
  FDRE \mem_reg[12][25] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[12][25] ),
        .R(1'b0));
  FDRE \mem_reg[12][26] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[12][26] ),
        .R(1'b0));
  FDRE \mem_reg[12][27] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[12][27] ),
        .R(1'b0));
  FDRE \mem_reg[12][28] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[12][28] ),
        .R(1'b0));
  FDRE \mem_reg[12][29] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[12][29] ),
        .R(1'b0));
  FDRE \mem_reg[12][2] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[12][2] ),
        .R(1'b0));
  FDRE \mem_reg[12][30] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[12][30] ),
        .R(1'b0));
  FDRE \mem_reg[12][31] 
       (.C(ramClk),
        .CE(\mem[12][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[12][31] ),
        .R(1'b0));
  FDRE \mem_reg[12][3] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[12][3] ),
        .R(1'b0));
  FDRE \mem_reg[12][4] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[12][4] ),
        .R(1'b0));
  FDRE \mem_reg[12][5] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[12][5] ),
        .R(1'b0));
  FDRE \mem_reg[12][6] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[12][6] ),
        .R(1'b0));
  FDRE \mem_reg[12][7] 
       (.C(ramClk),
        .CE(\mem[12][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[12][7] ),
        .R(1'b0));
  FDRE \mem_reg[12][8] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[12][8] ),
        .R(1'b0));
  FDRE \mem_reg[12][9] 
       (.C(ramClk),
        .CE(\mem[12][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[12][9] ),
        .R(1'b0));
  FDRE \mem_reg[13][0] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[13]_140 [0]),
        .R(1'b0));
  FDRE \mem_reg[13][10] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[13]_140 [10]),
        .R(1'b0));
  FDRE \mem_reg[13][11] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[13]_140 [11]),
        .R(1'b0));
  FDRE \mem_reg[13][12] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[13]_140 [12]),
        .R(1'b0));
  FDRE \mem_reg[13][13] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[13]_140 [13]),
        .R(1'b0));
  FDRE \mem_reg[13][14] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[13]_140 [14]),
        .R(1'b0));
  FDRE \mem_reg[13][15] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[13]_140 [15]),
        .R(1'b0));
  FDRE \mem_reg[13][16] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[13]_140 [16]),
        .R(1'b0));
  FDRE \mem_reg[13][17] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[13]_140 [17]),
        .R(1'b0));
  FDRE \mem_reg[13][18] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[13]_140 [18]),
        .R(1'b0));
  FDRE \mem_reg[13][19] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[13]_140 [19]),
        .R(1'b0));
  FDRE \mem_reg[13][1] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[13]_140 [1]),
        .R(1'b0));
  FDRE \mem_reg[13][20] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[13]_140 [20]),
        .R(1'b0));
  FDRE \mem_reg[13][21] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[13]_140 [21]),
        .R(1'b0));
  FDRE \mem_reg[13][22] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[13]_140 [22]),
        .R(1'b0));
  FDRE \mem_reg[13][23] 
       (.C(ramClk),
        .CE(\mem[13][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[13]_140 [23]),
        .R(1'b0));
  FDRE \mem_reg[13][2] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[13]_140 [2]),
        .R(1'b0));
  FDRE \mem_reg[13][3] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[13]_140 [3]),
        .R(1'b0));
  FDRE \mem_reg[13][4] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[13]_140 [4]),
        .R(1'b0));
  FDRE \mem_reg[13][5] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[13]_140 [5]),
        .R(1'b0));
  FDRE \mem_reg[13][6] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[13]_140 [6]),
        .R(1'b0));
  FDRE \mem_reg[13][7] 
       (.C(ramClk),
        .CE(\mem[13][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[13]_140 [7]),
        .R(1'b0));
  FDRE \mem_reg[13][8] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[13]_140 [8]),
        .R(1'b0));
  FDRE \mem_reg[13][9] 
       (.C(ramClk),
        .CE(\mem[13][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[13]_140 [9]),
        .R(1'b0));
  FDRE \mem_reg[14][0] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[14][0] ),
        .R(1'b0));
  FDRE \mem_reg[14][10] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[14][10] ),
        .R(1'b0));
  FDRE \mem_reg[14][11] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[14][11] ),
        .R(1'b0));
  FDRE \mem_reg[14][12] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[14][12] ),
        .R(1'b0));
  FDRE \mem_reg[14][13] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[14][13] ),
        .R(1'b0));
  FDRE \mem_reg[14][14] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[14][14] ),
        .R(1'b0));
  FDRE \mem_reg[14][15] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[14][15] ),
        .R(1'b0));
  FDRE \mem_reg[14][16] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[14][16] ),
        .R(1'b0));
  FDRE \mem_reg[14][17] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[14][17] ),
        .R(1'b0));
  FDRE \mem_reg[14][18] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[14][18] ),
        .R(1'b0));
  FDRE \mem_reg[14][19] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[14][19] ),
        .R(1'b0));
  FDRE \mem_reg[14][1] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[14][1] ),
        .R(1'b0));
  FDRE \mem_reg[14][20] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[14][20] ),
        .R(1'b0));
  FDRE \mem_reg[14][21] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[14][21] ),
        .R(1'b0));
  FDRE \mem_reg[14][22] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[14][22] ),
        .R(1'b0));
  FDRE \mem_reg[14][23] 
       (.C(ramClk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[14][23] ),
        .R(1'b0));
  FDRE \mem_reg[14][24] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[14][24] ),
        .R(1'b0));
  FDRE \mem_reg[14][25] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[14][25] ),
        .R(1'b0));
  FDRE \mem_reg[14][26] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[14][26] ),
        .R(1'b0));
  FDRE \mem_reg[14][27] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[14][27] ),
        .R(1'b0));
  FDRE \mem_reg[14][28] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[14][28] ),
        .R(1'b0));
  FDRE \mem_reg[14][29] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[14][29] ),
        .R(1'b0));
  FDRE \mem_reg[14][2] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[14][2] ),
        .R(1'b0));
  FDRE \mem_reg[14][30] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[14][30] ),
        .R(1'b0));
  FDRE \mem_reg[14][31] 
       (.C(ramClk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[14][31] ),
        .R(1'b0));
  FDRE \mem_reg[14][3] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[14][3] ),
        .R(1'b0));
  FDRE \mem_reg[14][4] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[14][4] ),
        .R(1'b0));
  FDRE \mem_reg[14][5] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[14][5] ),
        .R(1'b0));
  FDRE \mem_reg[14][6] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[14][6] ),
        .R(1'b0));
  FDRE \mem_reg[14][7] 
       (.C(ramClk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[14][7] ),
        .R(1'b0));
  FDRE \mem_reg[14][8] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[14][8] ),
        .R(1'b0));
  FDRE \mem_reg[14][9] 
       (.C(ramClk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[14][9] ),
        .R(1'b0));
  FDRE \mem_reg[15][0] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[15][0] ),
        .R(1'b0));
  FDRE \mem_reg[15][10] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[15][10] ),
        .R(1'b0));
  FDRE \mem_reg[15][11] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[15][11] ),
        .R(1'b0));
  FDRE \mem_reg[15][12] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[15][12] ),
        .R(1'b0));
  FDRE \mem_reg[15][13] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[15][13] ),
        .R(1'b0));
  FDRE \mem_reg[15][14] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[15][14] ),
        .R(1'b0));
  FDRE \mem_reg[15][15] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[15][15] ),
        .R(1'b0));
  FDRE \mem_reg[15][16] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[15][16] ),
        .R(1'b0));
  FDRE \mem_reg[15][17] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[15][17] ),
        .R(1'b0));
  FDRE \mem_reg[15][18] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[15][18] ),
        .R(1'b0));
  FDRE \mem_reg[15][19] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[15][19] ),
        .R(1'b0));
  FDRE \mem_reg[15][1] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[15][1] ),
        .R(1'b0));
  FDRE \mem_reg[15][20] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[15][20] ),
        .R(1'b0));
  FDRE \mem_reg[15][21] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[15][21] ),
        .R(1'b0));
  FDRE \mem_reg[15][22] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[15][22] ),
        .R(1'b0));
  FDRE \mem_reg[15][23] 
       (.C(ramClk),
        .CE(\mem[15][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[15][23] ),
        .R(1'b0));
  FDRE \mem_reg[15][2] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[15][2] ),
        .R(1'b0));
  FDRE \mem_reg[15][3] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[15][3] ),
        .R(1'b0));
  FDRE \mem_reg[15][4] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[15][4] ),
        .R(1'b0));
  FDRE \mem_reg[15][5] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[15][5] ),
        .R(1'b0));
  FDRE \mem_reg[15][6] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[15][6] ),
        .R(1'b0));
  FDRE \mem_reg[15][7] 
       (.C(ramClk),
        .CE(\mem[15][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[15][7] ),
        .R(1'b0));
  FDRE \mem_reg[15][8] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[15][8] ),
        .R(1'b0));
  FDRE \mem_reg[15][9] 
       (.C(ramClk),
        .CE(\mem[15][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[15][9] ),
        .R(1'b0));
  FDRE \mem_reg[16][0] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[16][0] ),
        .R(1'b0));
  FDRE \mem_reg[16][10] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[16][10] ),
        .R(1'b0));
  FDRE \mem_reg[16][11] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[16][11] ),
        .R(1'b0));
  FDRE \mem_reg[16][12] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[16][12] ),
        .R(1'b0));
  FDRE \mem_reg[16][13] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[16][13] ),
        .R(1'b0));
  FDRE \mem_reg[16][14] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[16][14] ),
        .R(1'b0));
  FDRE \mem_reg[16][15] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[16][15] ),
        .R(1'b0));
  FDRE \mem_reg[16][16] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[16][16] ),
        .R(1'b0));
  FDRE \mem_reg[16][17] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[16][17] ),
        .R(1'b0));
  FDRE \mem_reg[16][18] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[16][18] ),
        .R(1'b0));
  FDRE \mem_reg[16][19] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[16][19] ),
        .R(1'b0));
  FDRE \mem_reg[16][1] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[16][1] ),
        .R(1'b0));
  FDRE \mem_reg[16][20] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[16][20] ),
        .R(1'b0));
  FDRE \mem_reg[16][21] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[16][21] ),
        .R(1'b0));
  FDRE \mem_reg[16][22] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[16][22] ),
        .R(1'b0));
  FDRE \mem_reg[16][23] 
       (.C(ramClk),
        .CE(\mem[16][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[16][23] ),
        .R(1'b0));
  FDRE \mem_reg[16][24] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[16][24] ),
        .R(1'b0));
  FDRE \mem_reg[16][25] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[16][25] ),
        .R(1'b0));
  FDRE \mem_reg[16][26] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[16][26] ),
        .R(1'b0));
  FDRE \mem_reg[16][27] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[16][27] ),
        .R(1'b0));
  FDRE \mem_reg[16][28] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[16][28] ),
        .R(1'b0));
  FDRE \mem_reg[16][29] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[16][29] ),
        .R(1'b0));
  FDRE \mem_reg[16][2] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[16][2] ),
        .R(1'b0));
  FDRE \mem_reg[16][30] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[16][30] ),
        .R(1'b0));
  FDRE \mem_reg[16][31] 
       (.C(ramClk),
        .CE(\mem[16][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[16][31] ),
        .R(1'b0));
  FDRE \mem_reg[16][3] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[16][3] ),
        .R(1'b0));
  FDRE \mem_reg[16][4] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[16][4] ),
        .R(1'b0));
  FDRE \mem_reg[16][5] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[16][5] ),
        .R(1'b0));
  FDRE \mem_reg[16][6] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[16][6] ),
        .R(1'b0));
  FDRE \mem_reg[16][7] 
       (.C(ramClk),
        .CE(\mem[16][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[16][7] ),
        .R(1'b0));
  FDRE \mem_reg[16][8] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[16][8] ),
        .R(1'b0));
  FDRE \mem_reg[16][9] 
       (.C(ramClk),
        .CE(\mem[16][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[16][9] ),
        .R(1'b0));
  FDRE \mem_reg[17][0] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(hdfoA[0]),
        .R(1'b0));
  FDRE \mem_reg[17][10] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(p_21_in),
        .R(1'b0));
  FDRE \mem_reg[17][11] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[17][11] ),
        .R(1'b0));
  FDRE \mem_reg[17][12] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[17][12] ),
        .R(1'b0));
  FDRE \mem_reg[17][13] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[17][13] ),
        .R(1'b0));
  FDRE \mem_reg[17][14] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[17][14] ),
        .R(1'b0));
  FDRE \mem_reg[17][15] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[17][15] ),
        .R(1'b0));
  FDRE \mem_reg[17][16] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[17][16] ),
        .R(1'b0));
  FDRE \mem_reg[17][17] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[17][17] ),
        .R(1'b0));
  FDRE \mem_reg[17][18] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[17][18] ),
        .R(1'b0));
  FDRE \mem_reg[17][19] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[17][19] ),
        .R(1'b0));
  FDRE \mem_reg[17][1] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(hdfoA[1]),
        .R(1'b0));
  FDRE \mem_reg[17][20] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[17][20] ),
        .R(1'b0));
  FDRE \mem_reg[17][21] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[17][21] ),
        .R(1'b0));
  FDRE \mem_reg[17][22] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[17][22] ),
        .R(1'b0));
  FDRE \mem_reg[17][23] 
       (.C(ramClk),
        .CE(\mem[17][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[17][23] ),
        .R(1'b0));
  FDRE \mem_reg[17][2] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(hdfoA[2]),
        .R(1'b0));
  FDRE \mem_reg[17][3] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(hdfoA[3]),
        .R(1'b0));
  FDRE \mem_reg[17][4] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(hdfoA[4]),
        .R(1'b0));
  FDRE \mem_reg[17][5] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(hdfoA[5]),
        .R(1'b0));
  FDRE \mem_reg[17][6] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(hdfoA[6]),
        .R(1'b0));
  FDRE \mem_reg[17][7] 
       (.C(ramClk),
        .CE(\mem[17][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(hdfoA[7]),
        .R(1'b0));
  FDRE \mem_reg[17][8] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(p_19_in),
        .R(1'b0));
  FDRE \mem_reg[17][9] 
       (.C(ramClk),
        .CE(\mem[17][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(p_20_in),
        .R(1'b0));
  FDRE \mem_reg[18][0] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[18][0] ),
        .R(1'b0));
  FDRE \mem_reg[18][10] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[18][10] ),
        .R(1'b0));
  FDRE \mem_reg[18][11] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[18][11] ),
        .R(1'b0));
  FDRE \mem_reg[18][12] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[18][12] ),
        .R(1'b0));
  FDRE \mem_reg[18][13] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[18][13] ),
        .R(1'b0));
  FDRE \mem_reg[18][14] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[18][14] ),
        .R(1'b0));
  FDRE \mem_reg[18][15] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[18][15] ),
        .R(1'b0));
  FDRE \mem_reg[18][16] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[18][16] ),
        .R(1'b0));
  FDRE \mem_reg[18][17] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[18][17] ),
        .R(1'b0));
  FDRE \mem_reg[18][18] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[18][18] ),
        .R(1'b0));
  FDRE \mem_reg[18][19] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[18][19] ),
        .R(1'b0));
  FDRE \mem_reg[18][1] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[18][1] ),
        .R(1'b0));
  FDRE \mem_reg[18][20] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[18][20] ),
        .R(1'b0));
  FDRE \mem_reg[18][21] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[18][21] ),
        .R(1'b0));
  FDRE \mem_reg[18][22] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[18][22] ),
        .R(1'b0));
  FDRE \mem_reg[18][23] 
       (.C(ramClk),
        .CE(\mem[18][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[18][23] ),
        .R(1'b0));
  FDRE \mem_reg[18][24] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[18][24] ),
        .R(1'b0));
  FDRE \mem_reg[18][25] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[18][25] ),
        .R(1'b0));
  FDRE \mem_reg[18][26] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[18][26] ),
        .R(1'b0));
  FDRE \mem_reg[18][27] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[18][27] ),
        .R(1'b0));
  FDRE \mem_reg[18][28] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[18][28] ),
        .R(1'b0));
  FDRE \mem_reg[18][29] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[18][29] ),
        .R(1'b0));
  FDRE \mem_reg[18][2] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[18][2] ),
        .R(1'b0));
  FDRE \mem_reg[18][30] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[18][30] ),
        .R(1'b0));
  FDRE \mem_reg[18][31] 
       (.C(ramClk),
        .CE(\mem[18][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[18][31] ),
        .R(1'b0));
  FDRE \mem_reg[18][3] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[18][3] ),
        .R(1'b0));
  FDRE \mem_reg[18][4] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[18][4] ),
        .R(1'b0));
  FDRE \mem_reg[18][5] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[18][5] ),
        .R(1'b0));
  FDRE \mem_reg[18][6] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[18][6] ),
        .R(1'b0));
  FDRE \mem_reg[18][7] 
       (.C(ramClk),
        .CE(\mem[18][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[18][7] ),
        .R(1'b0));
  FDRE \mem_reg[18][8] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[18][8] ),
        .R(1'b0));
  FDRE \mem_reg[18][9] 
       (.C(ramClk),
        .CE(\mem[18][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[18][9] ),
        .R(1'b0));
  FDRE \mem_reg[19][0] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[19][0] ),
        .R(1'b0));
  FDRE \mem_reg[19][10] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[19][10] ),
        .R(1'b0));
  FDRE \mem_reg[19][11] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[19][11] ),
        .R(1'b0));
  FDRE \mem_reg[19][12] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[19][12] ),
        .R(1'b0));
  FDRE \mem_reg[19][13] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[19][13] ),
        .R(1'b0));
  FDRE \mem_reg[19][14] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[19][14] ),
        .R(1'b0));
  FDRE \mem_reg[19][15] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[19][15] ),
        .R(1'b0));
  FDRE \mem_reg[19][16] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[19][16] ),
        .R(1'b0));
  FDRE \mem_reg[19][17] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[19][17] ),
        .R(1'b0));
  FDRE \mem_reg[19][18] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[19][18] ),
        .R(1'b0));
  FDRE \mem_reg[19][19] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[19][19] ),
        .R(1'b0));
  FDRE \mem_reg[19][1] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[19][1] ),
        .R(1'b0));
  FDRE \mem_reg[19][20] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[19][20] ),
        .R(1'b0));
  FDRE \mem_reg[19][21] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[19][21] ),
        .R(1'b0));
  FDRE \mem_reg[19][22] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[19][22] ),
        .R(1'b0));
  FDRE \mem_reg[19][23] 
       (.C(ramClk),
        .CE(\mem[19][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[19][23] ),
        .R(1'b0));
  FDRE \mem_reg[19][2] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[19][2] ),
        .R(1'b0));
  FDRE \mem_reg[19][3] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[19][3] ),
        .R(1'b0));
  FDRE \mem_reg[19][4] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[19][4] ),
        .R(1'b0));
  FDRE \mem_reg[19][5] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[19][5] ),
        .R(1'b0));
  FDRE \mem_reg[19][6] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[19][6] ),
        .R(1'b0));
  FDRE \mem_reg[19][7] 
       (.C(ramClk),
        .CE(\mem[19][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[19][7] ),
        .R(1'b0));
  FDRE \mem_reg[19][8] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[19][8] ),
        .R(1'b0));
  FDRE \mem_reg[19][9] 
       (.C(ramClk),
        .CE(\mem[19][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[19][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][0] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][10] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][11] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][12] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][13] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][14] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][15] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][16] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][17] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][18] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][19] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][1] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][20] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][21] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][22] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][23] 
       (.C(ramClk),
        .CE(\mem[1][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][2] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][3] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][4] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][5] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][6] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][7] 
       (.C(ramClk),
        .CE(\mem[1][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][8] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][9] 
       (.C(ramClk),
        .CE(\mem[1][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \mem_reg[20][0] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[20]_138 [0]),
        .R(1'b0));
  FDRE \mem_reg[20][10] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[20]_138 [10]),
        .R(1'b0));
  FDRE \mem_reg[20][11] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[20]_138 [11]),
        .R(1'b0));
  FDRE \mem_reg[20][12] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[20]_138 [12]),
        .R(1'b0));
  FDRE \mem_reg[20][13] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[20]_138 [13]),
        .R(1'b0));
  FDRE \mem_reg[20][14] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[20]_138 [14]),
        .R(1'b0));
  FDRE \mem_reg[20][15] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[20]_138 [15]),
        .R(1'b0));
  FDRE \mem_reg[20][16] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[20]_138 [16]),
        .R(1'b0));
  FDRE \mem_reg[20][17] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[20]_138 [17]),
        .R(1'b0));
  FDRE \mem_reg[20][18] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[20]_138 [18]),
        .R(1'b0));
  FDRE \mem_reg[20][19] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[20]_138 [19]),
        .R(1'b0));
  FDRE \mem_reg[20][1] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[20]_138 [1]),
        .R(1'b0));
  FDRE \mem_reg[20][20] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[20]_138 [20]),
        .R(1'b0));
  FDRE \mem_reg[20][21] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[20]_138 [21]),
        .R(1'b0));
  FDRE \mem_reg[20][22] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[20]_138 [22]),
        .R(1'b0));
  FDRE \mem_reg[20][23] 
       (.C(ramClk),
        .CE(\mem[20][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[20]_138 [23]),
        .R(1'b0));
  FDRE \mem_reg[20][24] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[20]_138 [24]),
        .R(1'b0));
  FDRE \mem_reg[20][25] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[20]_138 [25]),
        .R(1'b0));
  FDRE \mem_reg[20][26] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[20]_138 [26]),
        .R(1'b0));
  FDRE \mem_reg[20][27] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[20]_138 [27]),
        .R(1'b0));
  FDRE \mem_reg[20][28] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[20]_138 [28]),
        .R(1'b0));
  FDRE \mem_reg[20][29] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[20]_138 [29]),
        .R(1'b0));
  FDRE \mem_reg[20][2] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[20]_138 [2]),
        .R(1'b0));
  FDRE \mem_reg[20][30] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[20]_138 [30]),
        .R(1'b0));
  FDRE \mem_reg[20][31] 
       (.C(ramClk),
        .CE(\mem[20][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[20]_138 [31]),
        .R(1'b0));
  FDRE \mem_reg[20][3] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[20]_138 [3]),
        .R(1'b0));
  FDRE \mem_reg[20][4] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[20]_138 [4]),
        .R(1'b0));
  FDRE \mem_reg[20][5] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[20]_138 [5]),
        .R(1'b0));
  FDRE \mem_reg[20][6] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[20]_138 [6]),
        .R(1'b0));
  FDRE \mem_reg[20][7] 
       (.C(ramClk),
        .CE(\mem[20][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[20]_138 [7]),
        .R(1'b0));
  FDRE \mem_reg[20][8] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[20]_138 [8]),
        .R(1'b0));
  FDRE \mem_reg[20][9] 
       (.C(ramClk),
        .CE(\mem[20][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[20]_138 [9]),
        .R(1'b0));
  FDRE \mem_reg[21][0] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[21]_136 [0]),
        .R(1'b0));
  FDRE \mem_reg[21][10] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[21]_136 [10]),
        .R(1'b0));
  FDRE \mem_reg[21][11] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[21]_136 [11]),
        .R(1'b0));
  FDRE \mem_reg[21][12] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[21]_136 [12]),
        .R(1'b0));
  FDRE \mem_reg[21][13] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[21]_136 [13]),
        .R(1'b0));
  FDRE \mem_reg[21][14] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[21]_136 [14]),
        .R(1'b0));
  FDRE \mem_reg[21][15] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[21]_136 [15]),
        .R(1'b0));
  FDRE \mem_reg[21][16] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[21]_136 [16]),
        .R(1'b0));
  FDRE \mem_reg[21][17] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[21]_136 [17]),
        .R(1'b0));
  FDRE \mem_reg[21][18] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[21]_136 [18]),
        .R(1'b0));
  FDRE \mem_reg[21][19] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[21]_136 [19]),
        .R(1'b0));
  FDRE \mem_reg[21][1] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[21]_136 [1]),
        .R(1'b0));
  FDRE \mem_reg[21][20] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[21]_136 [20]),
        .R(1'b0));
  FDRE \mem_reg[21][21] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[21]_136 [21]),
        .R(1'b0));
  FDRE \mem_reg[21][22] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[21]_136 [22]),
        .R(1'b0));
  FDRE \mem_reg[21][23] 
       (.C(ramClk),
        .CE(\mem[21][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[21]_136 [23]),
        .R(1'b0));
  FDRE \mem_reg[21][2] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[21]_136 [2]),
        .R(1'b0));
  FDRE \mem_reg[21][3] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[21]_136 [3]),
        .R(1'b0));
  FDRE \mem_reg[21][4] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[21]_136 [4]),
        .R(1'b0));
  FDRE \mem_reg[21][5] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[21]_136 [5]),
        .R(1'b0));
  FDRE \mem_reg[21][6] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[21]_136 [6]),
        .R(1'b0));
  FDRE \mem_reg[21][7] 
       (.C(ramClk),
        .CE(\mem[21][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[21]_136 [7]),
        .R(1'b0));
  FDRE \mem_reg[21][8] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[21]_136 [8]),
        .R(1'b0));
  FDRE \mem_reg[21][9] 
       (.C(ramClk),
        .CE(\mem[21][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[21]_136 [9]),
        .R(1'b0));
  FDRE \mem_reg[22][0] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[22]_134 [0]),
        .R(1'b0));
  FDRE \mem_reg[22][10] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[22]_134 [10]),
        .R(1'b0));
  FDRE \mem_reg[22][11] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[22]_134 [11]),
        .R(1'b0));
  FDRE \mem_reg[22][12] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[22]_134 [12]),
        .R(1'b0));
  FDRE \mem_reg[22][13] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[22]_134 [13]),
        .R(1'b0));
  FDRE \mem_reg[22][14] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[22]_134 [14]),
        .R(1'b0));
  FDRE \mem_reg[22][15] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[22]_134 [15]),
        .R(1'b0));
  FDRE \mem_reg[22][16] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[22]_134 [16]),
        .R(1'b0));
  FDRE \mem_reg[22][17] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[22]_134 [17]),
        .R(1'b0));
  FDRE \mem_reg[22][18] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[22]_134 [18]),
        .R(1'b0));
  FDRE \mem_reg[22][19] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[22]_134 [19]),
        .R(1'b0));
  FDRE \mem_reg[22][1] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[22]_134 [1]),
        .R(1'b0));
  FDRE \mem_reg[22][20] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[22]_134 [20]),
        .R(1'b0));
  FDRE \mem_reg[22][21] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[22]_134 [21]),
        .R(1'b0));
  FDRE \mem_reg[22][22] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[22]_134 [22]),
        .R(1'b0));
  FDRE \mem_reg[22][23] 
       (.C(ramClk),
        .CE(\mem[22][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[22]_134 [23]),
        .R(1'b0));
  FDRE \mem_reg[22][24] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[22]_134 [24]),
        .R(1'b0));
  FDRE \mem_reg[22][25] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[22]_134 [25]),
        .R(1'b0));
  FDRE \mem_reg[22][26] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[22]_134 [26]),
        .R(1'b0));
  FDRE \mem_reg[22][27] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[22]_134 [27]),
        .R(1'b0));
  FDRE \mem_reg[22][28] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[22]_134 [28]),
        .R(1'b0));
  FDRE \mem_reg[22][29] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[22]_134 [29]),
        .R(1'b0));
  FDRE \mem_reg[22][2] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[22]_134 [2]),
        .R(1'b0));
  FDRE \mem_reg[22][30] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[22]_134 [30]),
        .R(1'b0));
  FDRE \mem_reg[22][31] 
       (.C(ramClk),
        .CE(\mem[22][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[22]_134 [31]),
        .R(1'b0));
  FDRE \mem_reg[22][3] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[22]_134 [3]),
        .R(1'b0));
  FDRE \mem_reg[22][4] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[22]_134 [4]),
        .R(1'b0));
  FDRE \mem_reg[22][5] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[22]_134 [5]),
        .R(1'b0));
  FDRE \mem_reg[22][6] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[22]_134 [6]),
        .R(1'b0));
  FDRE \mem_reg[22][7] 
       (.C(ramClk),
        .CE(\mem[22][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[22]_134 [7]),
        .R(1'b0));
  FDRE \mem_reg[22][8] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[22]_134 [8]),
        .R(1'b0));
  FDRE \mem_reg[22][9] 
       (.C(ramClk),
        .CE(\mem[22][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[22]_134 [9]),
        .R(1'b0));
  FDRE \mem_reg[23][0] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[23]_132 [0]),
        .R(1'b0));
  FDRE \mem_reg[23][10] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[23]_132 [10]),
        .R(1'b0));
  FDRE \mem_reg[23][11] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[23]_132 [11]),
        .R(1'b0));
  FDRE \mem_reg[23][12] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[23]_132 [12]),
        .R(1'b0));
  FDRE \mem_reg[23][13] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[23]_132 [13]),
        .R(1'b0));
  FDRE \mem_reg[23][14] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[23]_132 [14]),
        .R(1'b0));
  FDRE \mem_reg[23][15] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[23]_132 [15]),
        .R(1'b0));
  FDRE \mem_reg[23][16] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[23]_132 [16]),
        .R(1'b0));
  FDRE \mem_reg[23][17] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[23]_132 [17]),
        .R(1'b0));
  FDRE \mem_reg[23][18] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[23]_132 [18]),
        .R(1'b0));
  FDRE \mem_reg[23][19] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[23]_132 [19]),
        .R(1'b0));
  FDRE \mem_reg[23][1] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[23]_132 [1]),
        .R(1'b0));
  FDRE \mem_reg[23][20] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[23]_132 [20]),
        .R(1'b0));
  FDRE \mem_reg[23][21] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[23]_132 [21]),
        .R(1'b0));
  FDRE \mem_reg[23][22] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[23]_132 [22]),
        .R(1'b0));
  FDRE \mem_reg[23][23] 
       (.C(ramClk),
        .CE(\mem[23][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[23]_132 [23]),
        .R(1'b0));
  FDRE \mem_reg[23][2] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[23]_132 [2]),
        .R(1'b0));
  FDRE \mem_reg[23][3] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[23]_132 [3]),
        .R(1'b0));
  FDRE \mem_reg[23][4] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[23]_132 [4]),
        .R(1'b0));
  FDRE \mem_reg[23][5] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[23]_132 [5]),
        .R(1'b0));
  FDRE \mem_reg[23][6] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[23]_132 [6]),
        .R(1'b0));
  FDRE \mem_reg[23][7] 
       (.C(ramClk),
        .CE(\mem[23][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[23]_132 [7]),
        .R(1'b0));
  FDRE \mem_reg[23][8] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[23]_132 [8]),
        .R(1'b0));
  FDRE \mem_reg[23][9] 
       (.C(ramClk),
        .CE(\mem[23][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[23]_132 [9]),
        .R(1'b0));
  FDRE \mem_reg[24][0] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[24]_130 [0]),
        .R(1'b0));
  FDRE \mem_reg[24][10] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[24]_130 [10]),
        .R(1'b0));
  FDRE \mem_reg[24][11] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[24]_130 [11]),
        .R(1'b0));
  FDRE \mem_reg[24][12] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[24]_130 [12]),
        .R(1'b0));
  FDRE \mem_reg[24][13] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[24]_130 [13]),
        .R(1'b0));
  FDRE \mem_reg[24][14] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[24]_130 [14]),
        .R(1'b0));
  FDRE \mem_reg[24][15] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[24]_130 [15]),
        .R(1'b0));
  FDRE \mem_reg[24][16] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[24]_130 [16]),
        .R(1'b0));
  FDRE \mem_reg[24][17] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[24]_130 [17]),
        .R(1'b0));
  FDRE \mem_reg[24][18] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[24]_130 [18]),
        .R(1'b0));
  FDRE \mem_reg[24][19] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[24]_130 [19]),
        .R(1'b0));
  FDRE \mem_reg[24][1] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[24]_130 [1]),
        .R(1'b0));
  FDRE \mem_reg[24][20] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[24]_130 [20]),
        .R(1'b0));
  FDRE \mem_reg[24][21] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[24]_130 [21]),
        .R(1'b0));
  FDRE \mem_reg[24][22] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[24]_130 [22]),
        .R(1'b0));
  FDRE \mem_reg[24][23] 
       (.C(ramClk),
        .CE(\mem[24][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[24]_130 [23]),
        .R(1'b0));
  FDRE \mem_reg[24][24] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[24]_130 [24]),
        .R(1'b0));
  FDRE \mem_reg[24][25] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[24]_130 [25]),
        .R(1'b0));
  FDRE \mem_reg[24][26] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[24]_130 [26]),
        .R(1'b0));
  FDRE \mem_reg[24][27] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[24]_130 [27]),
        .R(1'b0));
  FDRE \mem_reg[24][28] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[24]_130 [28]),
        .R(1'b0));
  FDRE \mem_reg[24][29] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[24]_130 [29]),
        .R(1'b0));
  FDRE \mem_reg[24][2] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[24]_130 [2]),
        .R(1'b0));
  FDRE \mem_reg[24][30] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[24]_130 [30]),
        .R(1'b0));
  FDRE \mem_reg[24][31] 
       (.C(ramClk),
        .CE(\mem[24][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[24]_130 [31]),
        .R(1'b0));
  FDRE \mem_reg[24][3] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[24]_130 [3]),
        .R(1'b0));
  FDRE \mem_reg[24][4] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[24]_130 [4]),
        .R(1'b0));
  FDRE \mem_reg[24][5] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[24]_130 [5]),
        .R(1'b0));
  FDRE \mem_reg[24][6] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[24]_130 [6]),
        .R(1'b0));
  FDRE \mem_reg[24][7] 
       (.C(ramClk),
        .CE(\mem[24][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[24]_130 [7]),
        .R(1'b0));
  FDRE \mem_reg[24][8] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[24]_130 [8]),
        .R(1'b0));
  FDRE \mem_reg[24][9] 
       (.C(ramClk),
        .CE(\mem[24][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[24]_130 [9]),
        .R(1'b0));
  FDRE \mem_reg[25][0] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[25]_128 [0]),
        .R(1'b0));
  FDRE \mem_reg[25][10] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[25]_128 [10]),
        .R(1'b0));
  FDRE \mem_reg[25][11] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[25]_128 [11]),
        .R(1'b0));
  FDRE \mem_reg[25][12] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[25]_128 [12]),
        .R(1'b0));
  FDRE \mem_reg[25][13] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[25]_128 [13]),
        .R(1'b0));
  FDRE \mem_reg[25][14] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[25]_128 [14]),
        .R(1'b0));
  FDRE \mem_reg[25][15] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[25]_128 [15]),
        .R(1'b0));
  FDRE \mem_reg[25][16] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[25]_128 [16]),
        .R(1'b0));
  FDRE \mem_reg[25][17] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[25]_128 [17]),
        .R(1'b0));
  FDRE \mem_reg[25][18] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[25]_128 [18]),
        .R(1'b0));
  FDRE \mem_reg[25][19] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[25]_128 [19]),
        .R(1'b0));
  FDRE \mem_reg[25][1] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[25]_128 [1]),
        .R(1'b0));
  FDRE \mem_reg[25][20] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[25]_128 [20]),
        .R(1'b0));
  FDRE \mem_reg[25][21] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[25]_128 [21]),
        .R(1'b0));
  FDRE \mem_reg[25][22] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[25]_128 [22]),
        .R(1'b0));
  FDRE \mem_reg[25][23] 
       (.C(ramClk),
        .CE(\mem[25][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[25]_128 [23]),
        .R(1'b0));
  FDRE \mem_reg[25][2] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[25]_128 [2]),
        .R(1'b0));
  FDRE \mem_reg[25][3] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[25]_128 [3]),
        .R(1'b0));
  FDRE \mem_reg[25][4] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[25]_128 [4]),
        .R(1'b0));
  FDRE \mem_reg[25][5] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[25]_128 [5]),
        .R(1'b0));
  FDRE \mem_reg[25][6] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[25]_128 [6]),
        .R(1'b0));
  FDRE \mem_reg[25][7] 
       (.C(ramClk),
        .CE(\mem[25][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[25]_128 [7]),
        .R(1'b0));
  FDRE \mem_reg[25][8] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[25]_128 [8]),
        .R(1'b0));
  FDRE \mem_reg[25][9] 
       (.C(ramClk),
        .CE(\mem[25][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[25]_128 [9]),
        .R(1'b0));
  FDRE \mem_reg[26][0] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[26]_126 [0]),
        .R(1'b0));
  FDRE \mem_reg[26][10] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[26]_126 [10]),
        .R(1'b0));
  FDRE \mem_reg[26][11] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[26]_126 [11]),
        .R(1'b0));
  FDRE \mem_reg[26][12] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[26]_126 [12]),
        .R(1'b0));
  FDRE \mem_reg[26][13] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[26]_126 [13]),
        .R(1'b0));
  FDRE \mem_reg[26][14] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[26]_126 [14]),
        .R(1'b0));
  FDRE \mem_reg[26][15] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[26]_126 [15]),
        .R(1'b0));
  FDRE \mem_reg[26][16] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[26]_126 [16]),
        .R(1'b0));
  FDRE \mem_reg[26][17] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[26]_126 [17]),
        .R(1'b0));
  FDRE \mem_reg[26][18] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[26]_126 [18]),
        .R(1'b0));
  FDRE \mem_reg[26][19] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[26]_126 [19]),
        .R(1'b0));
  FDRE \mem_reg[26][1] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[26]_126 [1]),
        .R(1'b0));
  FDRE \mem_reg[26][20] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[26]_126 [20]),
        .R(1'b0));
  FDRE \mem_reg[26][21] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[26]_126 [21]),
        .R(1'b0));
  FDRE \mem_reg[26][22] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[26]_126 [22]),
        .R(1'b0));
  FDRE \mem_reg[26][23] 
       (.C(ramClk),
        .CE(\mem[26][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[26]_126 [23]),
        .R(1'b0));
  FDRE \mem_reg[26][24] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[26]_126 [24]),
        .R(1'b0));
  FDRE \mem_reg[26][25] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[26]_126 [25]),
        .R(1'b0));
  FDRE \mem_reg[26][26] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[26]_126 [26]),
        .R(1'b0));
  FDRE \mem_reg[26][27] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[26]_126 [27]),
        .R(1'b0));
  FDRE \mem_reg[26][28] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[26]_126 [28]),
        .R(1'b0));
  FDRE \mem_reg[26][29] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[26]_126 [29]),
        .R(1'b0));
  FDRE \mem_reg[26][2] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[26]_126 [2]),
        .R(1'b0));
  FDRE \mem_reg[26][30] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[26]_126 [30]),
        .R(1'b0));
  FDRE \mem_reg[26][31] 
       (.C(ramClk),
        .CE(\mem[26][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[26]_126 [31]),
        .R(1'b0));
  FDRE \mem_reg[26][3] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[26]_126 [3]),
        .R(1'b0));
  FDRE \mem_reg[26][4] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[26]_126 [4]),
        .R(1'b0));
  FDRE \mem_reg[26][5] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[26]_126 [5]),
        .R(1'b0));
  FDRE \mem_reg[26][6] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[26]_126 [6]),
        .R(1'b0));
  FDRE \mem_reg[26][7] 
       (.C(ramClk),
        .CE(\mem[26][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[26]_126 [7]),
        .R(1'b0));
  FDRE \mem_reg[26][8] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[26]_126 [8]),
        .R(1'b0));
  FDRE \mem_reg[26][9] 
       (.C(ramClk),
        .CE(\mem[26][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[26]_126 [9]),
        .R(1'b0));
  FDRE \mem_reg[27][0] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[27]_124 [0]),
        .R(1'b0));
  FDRE \mem_reg[27][10] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[27]_124 [10]),
        .R(1'b0));
  FDRE \mem_reg[27][11] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[27]_124 [11]),
        .R(1'b0));
  FDRE \mem_reg[27][12] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[27]_124 [12]),
        .R(1'b0));
  FDRE \mem_reg[27][13] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[27]_124 [13]),
        .R(1'b0));
  FDRE \mem_reg[27][14] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[27]_124 [14]),
        .R(1'b0));
  FDRE \mem_reg[27][15] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[27]_124 [15]),
        .R(1'b0));
  FDRE \mem_reg[27][16] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[27]_124 [16]),
        .R(1'b0));
  FDRE \mem_reg[27][17] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[27]_124 [17]),
        .R(1'b0));
  FDRE \mem_reg[27][18] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[27]_124 [18]),
        .R(1'b0));
  FDRE \mem_reg[27][19] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[27]_124 [19]),
        .R(1'b0));
  FDRE \mem_reg[27][1] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[27]_124 [1]),
        .R(1'b0));
  FDRE \mem_reg[27][20] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[27]_124 [20]),
        .R(1'b0));
  FDRE \mem_reg[27][21] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[27]_124 [21]),
        .R(1'b0));
  FDRE \mem_reg[27][22] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[27]_124 [22]),
        .R(1'b0));
  FDRE \mem_reg[27][23] 
       (.C(ramClk),
        .CE(\mem[27][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[27]_124 [23]),
        .R(1'b0));
  FDRE \mem_reg[27][2] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[27]_124 [2]),
        .R(1'b0));
  FDRE \mem_reg[27][3] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[27]_124 [3]),
        .R(1'b0));
  FDRE \mem_reg[27][4] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[27]_124 [4]),
        .R(1'b0));
  FDRE \mem_reg[27][5] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[27]_124 [5]),
        .R(1'b0));
  FDRE \mem_reg[27][6] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[27]_124 [6]),
        .R(1'b0));
  FDRE \mem_reg[27][7] 
       (.C(ramClk),
        .CE(\mem[27][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[27]_124 [7]),
        .R(1'b0));
  FDRE \mem_reg[27][8] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[27]_124 [8]),
        .R(1'b0));
  FDRE \mem_reg[27][9] 
       (.C(ramClk),
        .CE(\mem[27][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[27]_124 [9]),
        .R(1'b0));
  FDRE \mem_reg[28][0] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[28]_122 [0]),
        .R(1'b0));
  FDRE \mem_reg[28][10] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[28]_122 [10]),
        .R(1'b0));
  FDRE \mem_reg[28][11] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[28]_122 [11]),
        .R(1'b0));
  FDRE \mem_reg[28][12] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[28]_122 [12]),
        .R(1'b0));
  FDRE \mem_reg[28][13] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[28]_122 [13]),
        .R(1'b0));
  FDRE \mem_reg[28][14] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[28]_122 [14]),
        .R(1'b0));
  FDRE \mem_reg[28][15] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[28]_122 [15]),
        .R(1'b0));
  FDRE \mem_reg[28][16] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[28]_122 [16]),
        .R(1'b0));
  FDRE \mem_reg[28][17] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[28]_122 [17]),
        .R(1'b0));
  FDRE \mem_reg[28][18] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[28]_122 [18]),
        .R(1'b0));
  FDRE \mem_reg[28][19] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[28]_122 [19]),
        .R(1'b0));
  FDRE \mem_reg[28][1] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[28]_122 [1]),
        .R(1'b0));
  FDRE \mem_reg[28][20] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[28]_122 [20]),
        .R(1'b0));
  FDRE \mem_reg[28][21] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[28]_122 [21]),
        .R(1'b0));
  FDRE \mem_reg[28][22] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[28]_122 [22]),
        .R(1'b0));
  FDRE \mem_reg[28][23] 
       (.C(ramClk),
        .CE(\mem[28][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[28]_122 [23]),
        .R(1'b0));
  FDRE \mem_reg[28][24] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[28]_122 [24]),
        .R(1'b0));
  FDRE \mem_reg[28][25] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[28]_122 [25]),
        .R(1'b0));
  FDRE \mem_reg[28][26] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[28]_122 [26]),
        .R(1'b0));
  FDRE \mem_reg[28][27] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[28]_122 [27]),
        .R(1'b0));
  FDRE \mem_reg[28][28] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[28]_122 [28]),
        .R(1'b0));
  FDRE \mem_reg[28][29] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[28]_122 [29]),
        .R(1'b0));
  FDRE \mem_reg[28][2] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[28]_122 [2]),
        .R(1'b0));
  FDRE \mem_reg[28][30] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[28]_122 [30]),
        .R(1'b0));
  FDRE \mem_reg[28][31] 
       (.C(ramClk),
        .CE(\mem[28][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[28]_122 [31]),
        .R(1'b0));
  FDRE \mem_reg[28][3] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[28]_122 [3]),
        .R(1'b0));
  FDRE \mem_reg[28][4] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[28]_122 [4]),
        .R(1'b0));
  FDRE \mem_reg[28][5] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[28]_122 [5]),
        .R(1'b0));
  FDRE \mem_reg[28][6] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[28]_122 [6]),
        .R(1'b0));
  FDRE \mem_reg[28][7] 
       (.C(ramClk),
        .CE(\mem[28][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[28]_122 [7]),
        .R(1'b0));
  FDRE \mem_reg[28][8] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[28]_122 [8]),
        .R(1'b0));
  FDRE \mem_reg[28][9] 
       (.C(ramClk),
        .CE(\mem[28][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[28]_122 [9]),
        .R(1'b0));
  FDRE \mem_reg[29][0] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[29]_120 [0]),
        .R(1'b0));
  FDRE \mem_reg[29][10] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[29]_120 [10]),
        .R(1'b0));
  FDRE \mem_reg[29][11] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[29]_120 [11]),
        .R(1'b0));
  FDRE \mem_reg[29][12] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[29]_120 [12]),
        .R(1'b0));
  FDRE \mem_reg[29][13] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[29]_120 [13]),
        .R(1'b0));
  FDRE \mem_reg[29][14] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[29]_120 [14]),
        .R(1'b0));
  FDRE \mem_reg[29][15] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[29]_120 [15]),
        .R(1'b0));
  FDRE \mem_reg[29][16] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[29]_120 [16]),
        .R(1'b0));
  FDRE \mem_reg[29][17] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[29]_120 [17]),
        .R(1'b0));
  FDRE \mem_reg[29][18] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[29]_120 [18]),
        .R(1'b0));
  FDRE \mem_reg[29][19] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[29]_120 [19]),
        .R(1'b0));
  FDRE \mem_reg[29][1] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[29]_120 [1]),
        .R(1'b0));
  FDRE \mem_reg[29][20] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[29]_120 [20]),
        .R(1'b0));
  FDRE \mem_reg[29][21] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[29]_120 [21]),
        .R(1'b0));
  FDRE \mem_reg[29][22] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[29]_120 [22]),
        .R(1'b0));
  FDRE \mem_reg[29][23] 
       (.C(ramClk),
        .CE(\mem[29][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[29]_120 [23]),
        .R(1'b0));
  FDRE \mem_reg[29][2] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[29]_120 [2]),
        .R(1'b0));
  FDRE \mem_reg[29][3] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[29]_120 [3]),
        .R(1'b0));
  FDRE \mem_reg[29][4] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[29]_120 [4]),
        .R(1'b0));
  FDRE \mem_reg[29][5] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[29]_120 [5]),
        .R(1'b0));
  FDRE \mem_reg[29][6] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[29]_120 [6]),
        .R(1'b0));
  FDRE \mem_reg[29][7] 
       (.C(ramClk),
        .CE(\mem[29][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[29]_120 [7]),
        .R(1'b0));
  FDRE \mem_reg[29][8] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[29]_120 [8]),
        .R(1'b0));
  FDRE \mem_reg[29][9] 
       (.C(ramClk),
        .CE(\mem[29][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[29]_120 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][0] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][10] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][11] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][12] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][13] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][14] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][15] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][16] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][17] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][18] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][19] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][1] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][20] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][21] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][22] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][23] 
       (.C(ramClk),
        .CE(\mem[2][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][24] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][25] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][26] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][27] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][28] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][29] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][2] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][30] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][31] 
       (.C(ramClk),
        .CE(\mem[2][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][3] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[2][4] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][5] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][6] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][7] 
       (.C(ramClk),
        .CE(\mem[2][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][8] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][9] 
       (.C(ramClk),
        .CE(\mem[2][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \mem_reg[30][0] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[30]_118 [0]),
        .R(1'b0));
  FDRE \mem_reg[30][10] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[30]_118 [10]),
        .R(1'b0));
  FDRE \mem_reg[30][11] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[30]_118 [11]),
        .R(1'b0));
  FDRE \mem_reg[30][12] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[30]_118 [12]),
        .R(1'b0));
  FDRE \mem_reg[30][13] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[30]_118 [13]),
        .R(1'b0));
  FDRE \mem_reg[30][14] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[30]_118 [14]),
        .R(1'b0));
  FDRE \mem_reg[30][15] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[30]_118 [15]),
        .R(1'b0));
  FDRE \mem_reg[30][16] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[30]_118 [16]),
        .R(1'b0));
  FDRE \mem_reg[30][17] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[30]_118 [17]),
        .R(1'b0));
  FDRE \mem_reg[30][18] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[30]_118 [18]),
        .R(1'b0));
  FDRE \mem_reg[30][19] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[30]_118 [19]),
        .R(1'b0));
  FDRE \mem_reg[30][1] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[30]_118 [1]),
        .R(1'b0));
  FDRE \mem_reg[30][20] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[30]_118 [20]),
        .R(1'b0));
  FDRE \mem_reg[30][21] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[30]_118 [21]),
        .R(1'b0));
  FDRE \mem_reg[30][22] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[30]_118 [22]),
        .R(1'b0));
  FDRE \mem_reg[30][23] 
       (.C(ramClk),
        .CE(\mem[30][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[30]_118 [23]),
        .R(1'b0));
  FDRE \mem_reg[30][24] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[30]_118 [24]),
        .R(1'b0));
  FDRE \mem_reg[30][25] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[30]_118 [25]),
        .R(1'b0));
  FDRE \mem_reg[30][26] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[30]_118 [26]),
        .R(1'b0));
  FDRE \mem_reg[30][27] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[30]_118 [27]),
        .R(1'b0));
  FDRE \mem_reg[30][28] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[30]_118 [28]),
        .R(1'b0));
  FDRE \mem_reg[30][29] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[30]_118 [29]),
        .R(1'b0));
  FDRE \mem_reg[30][2] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[30]_118 [2]),
        .R(1'b0));
  FDRE \mem_reg[30][30] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[30]_118 [30]),
        .R(1'b0));
  FDRE \mem_reg[30][31] 
       (.C(ramClk),
        .CE(\mem[30][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[30]_118 [31]),
        .R(1'b0));
  FDRE \mem_reg[30][3] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[30]_118 [3]),
        .R(1'b0));
  FDRE \mem_reg[30][4] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[30]_118 [4]),
        .R(1'b0));
  FDRE \mem_reg[30][5] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[30]_118 [5]),
        .R(1'b0));
  FDRE \mem_reg[30][6] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[30]_118 [6]),
        .R(1'b0));
  FDRE \mem_reg[30][7] 
       (.C(ramClk),
        .CE(\mem[30][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[30]_118 [7]),
        .R(1'b0));
  FDRE \mem_reg[30][8] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[30]_118 [8]),
        .R(1'b0));
  FDRE \mem_reg[30][9] 
       (.C(ramClk),
        .CE(\mem[30][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[30]_118 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][0] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[31][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][10] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[31][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][11] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[31][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][12] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[31][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][13] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[31][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][14] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[31][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][15] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[31][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][16] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[31][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][17] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[31][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][18] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[31][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][19] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[31][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][1] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[31][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][20] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[31][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][21] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[31][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][22] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[31][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][23] 
       (.C(ramClk),
        .CE(\mem[31][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[31][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][24] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[31][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][25] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[31][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][26] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[31][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][27] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[31][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][28] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[31][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][29] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[31][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][2] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[31][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][30] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[31][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][31] 
       (.C(ramClk),
        .CE(\mem[31][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[31][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][3] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[31][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][4] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[31][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][5] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[31][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][6] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[31][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][7] 
       (.C(ramClk),
        .CE(\mem[31][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[31][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][8] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[31][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[31][9] 
       (.C(ramClk),
        .CE(\mem[31][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[31][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][0] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[32]_116 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][10] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[32]_116 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][11] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[32]_116 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][12] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[32]_116 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][13] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[32]_116 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][14] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[32]_116 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][15] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[32]_116 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][16] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[32]_116 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][17] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[32]_116 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][18] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[32]_116 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][19] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[32]_116 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][1] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[32]_116 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][20] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[32]_116 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][21] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[32]_116 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][22] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[32]_116 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][23] 
       (.C(ramClk),
        .CE(\mem[32][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[32]_116 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][24] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[32]_116 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][25] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[32]_116 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][26] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[32]_116 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][27] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[32]_116 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][28] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[32]_116 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][29] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[32]_116 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][2] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[32]_116 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][30] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[32]_116 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][31] 
       (.C(ramClk),
        .CE(\mem[32][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[32]_116 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][3] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[32]_116 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[32][4] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[32]_116 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][5] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[32]_116 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][6] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[32]_116 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][7] 
       (.C(ramClk),
        .CE(\mem[32][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[32]_116 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][8] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[32]_116 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[32][9] 
       (.C(ramClk),
        .CE(\mem[32][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[32]_116 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][0] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[33]_114 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[33][10] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[33]_114 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][11] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[33]_114 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][12] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[33]_114 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[33][13] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[33]_114 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][14] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[33]_114 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][15] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[33]_114 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][16] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[33]_114 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][17] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[33]_114 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][18] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[33]_114 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][19] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[33]_114 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][1] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[33]_114 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][20] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[33]_114 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][21] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[33]_114 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][22] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[33]_114 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][23] 
       (.C(ramClk),
        .CE(\mem[33][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[33]_114 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][2] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[33]_114 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][3] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[33]_114 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[33][4] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[33]_114 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][5] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[33]_114 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][6] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[33]_114 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[33][7] 
       (.C(ramClk),
        .CE(\mem[33][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[33]_114 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[33][8] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[33]_114 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[33][9] 
       (.C(ramClk),
        .CE(\mem[33][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[33]_114 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][0] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[34]_112 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][10] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[34]_112 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][11] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[34]_112 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][12] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[34]_112 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][13] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[34]_112 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][14] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[34]_112 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][15] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[34]_112 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][16] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[34]_112 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][17] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[34]_112 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][18] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[34]_112 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][19] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[34]_112 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][1] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[34]_112 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][20] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[34]_112 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][21] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[34]_112 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][22] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[34]_112 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][23] 
       (.C(ramClk),
        .CE(\mem[34][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[34]_112 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][24] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[34]_112 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][25] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[34]_112 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][26] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[34]_112 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][27] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[34]_112 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][28] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[34]_112 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][29] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[34]_112 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][2] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[34]_112 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][30] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[34]_112 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][31] 
       (.C(ramClk),
        .CE(\mem[34][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[34]_112 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][3] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[34]_112 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][4] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[34]_112 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][5] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[34]_112 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][6] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[34]_112 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][7] 
       (.C(ramClk),
        .CE(\mem[34][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[34]_112 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[34][8] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[34]_112 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[34][9] 
       (.C(ramClk),
        .CE(\mem[34][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[34]_112 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][0] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[35]_110 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[35][10] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[35]_110 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[35][11] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[35]_110 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[35][12] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[35]_110 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][13] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[35]_110 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][14] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[35]_110 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][15] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[35]_110 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][16] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[35]_110 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][17] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[35]_110 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][18] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[35]_110 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][19] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[35]_110 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][1] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[35]_110 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][20] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[35]_110 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][21] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[35]_110 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][22] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[35]_110 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][23] 
       (.C(ramClk),
        .CE(\mem[35][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[35]_110 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][2] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[35]_110 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][3] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[35]_110 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][4] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[35]_110 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][5] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[35]_110 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[35][6] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[35]_110 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[35][7] 
       (.C(ramClk),
        .CE(\mem[35][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[35]_110 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[35][8] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[35]_110 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[35][9] 
       (.C(ramClk),
        .CE(\mem[35][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[35]_110 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][0] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[36]_108 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][10] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[36]_108 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][11] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[36]_108 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][12] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[36]_108 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][13] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[36]_108 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][14] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[36]_108 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][15] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[36]_108 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][16] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[36]_108 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][17] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[36]_108 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][18] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[36]_108 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][19] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[36]_108 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][1] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[36]_108 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][20] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[36]_108 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][21] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[36]_108 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][22] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[36]_108 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][23] 
       (.C(ramClk),
        .CE(\mem[36][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[36]_108 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][24] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[36]_108 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][25] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[36]_108 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][26] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[36]_108 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][27] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[36]_108 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][28] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[36]_108 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][29] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[36]_108 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][2] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[36]_108 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][30] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[36]_108 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][31] 
       (.C(ramClk),
        .CE(\mem[36][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[36]_108 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][3] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[36]_108 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[36][4] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[36]_108 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][5] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[36]_108 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][6] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[36]_108 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][7] 
       (.C(ramClk),
        .CE(\mem[36][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[36]_108 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][8] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[36]_108 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[36][9] 
       (.C(ramClk),
        .CE(\mem[36][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[36]_108 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][0] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[37]_106 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[37][10] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[37]_106 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][11] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[37]_106 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][12] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[37]_106 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[37][13] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[37]_106 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][14] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[37]_106 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][15] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[37]_106 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][16] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[37]_106 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][17] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[37]_106 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][18] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[37]_106 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][19] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[37]_106 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][1] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[37]_106 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][20] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[37]_106 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][21] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[37]_106 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][22] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[37]_106 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][23] 
       (.C(ramClk),
        .CE(\mem[37][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[37]_106 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][2] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[37]_106 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][3] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[37]_106 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[37][4] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[37]_106 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][5] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[37]_106 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][6] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[37]_106 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[37][7] 
       (.C(ramClk),
        .CE(\mem[37][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[37]_106 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[37][8] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[37]_106 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[37][9] 
       (.C(ramClk),
        .CE(\mem[37][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[37]_106 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][0] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[38]_104 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][10] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[38]_104 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][11] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[38]_104 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][12] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[38]_104 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][13] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[38]_104 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][14] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[38]_104 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][15] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[38]_104 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][16] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[38]_104 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][17] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[38]_104 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][18] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[38]_104 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][19] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[38]_104 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][1] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[38]_104 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][20] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[38]_104 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][21] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[38]_104 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][22] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[38]_104 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][23] 
       (.C(ramClk),
        .CE(\mem[38][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[38]_104 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][24] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[38]_104 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][25] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[38]_104 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][26] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[38]_104 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][27] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[38]_104 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][28] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[38]_104 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][29] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[38]_104 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][2] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[38]_104 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][30] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[38]_104 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][31] 
       (.C(ramClk),
        .CE(\mem[38][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[38]_104 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][3] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[38]_104 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[38][4] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[38]_104 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][5] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[38]_104 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][6] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[38]_104 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][7] 
       (.C(ramClk),
        .CE(\mem[38][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[38]_104 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][8] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[38]_104 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[38][9] 
       (.C(ramClk),
        .CE(\mem[38][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[38]_104 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][0] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[39]_102 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[39][10] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[39]_102 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][11] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[39]_102 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][12] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[39]_102 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[39][13] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[39]_102 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][14] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[39]_102 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][15] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[39]_102 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][16] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[39]_102 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][17] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[39]_102 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][18] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[39]_102 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][19] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[39]_102 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][1] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[39]_102 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][20] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[39]_102 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][21] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[39]_102 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][22] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[39]_102 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][23] 
       (.C(ramClk),
        .CE(\mem[39][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[39]_102 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][2] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[39]_102 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][3] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[39]_102 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[39][4] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[39]_102 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][5] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[39]_102 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][6] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[39]_102 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[39][7] 
       (.C(ramClk),
        .CE(\mem[39][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[39]_102 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[39][8] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[39]_102 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[39][9] 
       (.C(ramClk),
        .CE(\mem[39][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[39]_102 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[3][0] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][10] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][11] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][12] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][13] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][14] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][15] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][16] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][17] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][18] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][19] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][1] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][20] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][21] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][22] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][23] 
       (.C(ramClk),
        .CE(\mem[3][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][2] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][3] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][4] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][5] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][6] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][7] 
       (.C(ramClk),
        .CE(\mem[3][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][8] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][9] 
       (.C(ramClk),
        .CE(\mem[3][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][0] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[40]_100 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][10] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[40]_100 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][11] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[40]_100 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][12] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[40]_100 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][13] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[40]_100 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][14] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[40]_100 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][15] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[40]_100 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][16] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[40]_100 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][17] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[40]_100 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][18] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[40]_100 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][19] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[40]_100 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][1] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[40]_100 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][20] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[40]_100 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][21] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[40]_100 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][22] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[40]_100 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][23] 
       (.C(ramClk),
        .CE(\mem[40][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[40]_100 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][24] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[40]_100 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][25] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[40]_100 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][26] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[40]_100 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][27] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[40]_100 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][28] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[40]_100 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][29] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[40]_100 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][2] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[40]_100 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][30] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[40]_100 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][31] 
       (.C(ramClk),
        .CE(\mem[40][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[40]_100 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][3] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[40]_100 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[40][4] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[40]_100 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][5] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[40]_100 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][6] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[40]_100 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][7] 
       (.C(ramClk),
        .CE(\mem[40][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[40]_100 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][8] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[40]_100 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[40][9] 
       (.C(ramClk),
        .CE(\mem[40][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[40]_100 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][0] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[41]_98 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[41][10] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[41]_98 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][11] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[41]_98 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][12] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[41]_98 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[41][13] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[41]_98 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][14] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[41]_98 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][15] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[41]_98 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][16] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[41]_98 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][17] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[41]_98 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][18] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[41]_98 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][19] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[41]_98 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][1] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[41]_98 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][20] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[41]_98 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][21] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[41]_98 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][22] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[41]_98 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][23] 
       (.C(ramClk),
        .CE(\mem[41][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[41]_98 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][2] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[41]_98 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][3] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[41]_98 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[41][4] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[41]_98 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][5] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[41]_98 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][6] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[41]_98 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[41][7] 
       (.C(ramClk),
        .CE(\mem[41][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[41]_98 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[41][8] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[41]_98 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[41][9] 
       (.C(ramClk),
        .CE(\mem[41][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[41]_98 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][0] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[42]_96 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][10] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[42]_96 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][11] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[42]_96 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][12] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[42]_96 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][13] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[42]_96 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][14] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[42]_96 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][15] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[42]_96 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][16] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[42]_96 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][17] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[42]_96 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][18] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[42]_96 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][19] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[42]_96 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][1] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[42]_96 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][20] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[42]_96 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][21] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[42]_96 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][22] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[42]_96 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][23] 
       (.C(ramClk),
        .CE(\mem[42][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[42]_96 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][24] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[42]_96 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][25] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[42]_96 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][26] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[42]_96 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][27] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[42]_96 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][28] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[42]_96 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][29] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[42]_96 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][2] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[42]_96 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][30] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[42]_96 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][31] 
       (.C(ramClk),
        .CE(\mem[42][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[42]_96 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][3] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[42]_96 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[42][4] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[42]_96 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][5] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[42]_96 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][6] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[42]_96 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][7] 
       (.C(ramClk),
        .CE(\mem[42][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[42]_96 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][8] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[42]_96 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[42][9] 
       (.C(ramClk),
        .CE(\mem[42][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[42]_96 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][0] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[43]_94 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[43][10] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[43]_94 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][11] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[43]_94 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][12] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[43]_94 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[43][13] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[43]_94 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][14] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[43]_94 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][15] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[43]_94 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][16] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[43]_94 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][17] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[43]_94 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][18] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[43]_94 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][19] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[43]_94 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][1] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[43]_94 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][20] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[43]_94 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][21] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[43]_94 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][22] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[43]_94 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][23] 
       (.C(ramClk),
        .CE(\mem[43][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[43]_94 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][2] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[43]_94 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][3] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[43]_94 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[43][4] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[43]_94 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][5] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[43]_94 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][6] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[43]_94 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[43][7] 
       (.C(ramClk),
        .CE(\mem[43][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[43]_94 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[43][8] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[43]_94 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[43][9] 
       (.C(ramClk),
        .CE(\mem[43][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[43]_94 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][0] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[44]_92 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][10] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[44]_92 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][11] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[44]_92 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][12] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[44]_92 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][13] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[44]_92 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][14] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[44]_92 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][15] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[44]_92 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][16] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[44]_92 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][17] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[44]_92 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][18] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[44]_92 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][19] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[44]_92 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][1] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[44]_92 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][20] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[44]_92 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][21] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[44]_92 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][22] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[44]_92 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][23] 
       (.C(ramClk),
        .CE(\mem[44][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[44]_92 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][24] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[44]_92 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][25] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[44]_92 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][26] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[44]_92 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][27] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[44]_92 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][28] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[44]_92 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][29] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[44]_92 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][2] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[44]_92 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][30] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[44]_92 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][31] 
       (.C(ramClk),
        .CE(\mem[44][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[44]_92 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][3] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[44]_92 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[44][4] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[44]_92 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][5] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[44]_92 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][6] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[44]_92 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][7] 
       (.C(ramClk),
        .CE(\mem[44][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[44]_92 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][8] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[44]_92 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[44][9] 
       (.C(ramClk),
        .CE(\mem[44][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[44]_92 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][0] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[45]_90 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[45][10] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[45]_90 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][11] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[45]_90 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][12] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[45]_90 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[45][13] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[45]_90 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][14] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[45]_90 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][15] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[45]_90 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][16] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[45]_90 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][17] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[45]_90 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][18] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[45]_90 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][19] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[45]_90 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][1] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[45]_90 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][20] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[45]_90 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][21] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[45]_90 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][22] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[45]_90 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][23] 
       (.C(ramClk),
        .CE(\mem[45][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[45]_90 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][2] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[45]_90 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][3] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[45]_90 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[45][4] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[45]_90 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][5] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[45]_90 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][6] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[45]_90 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[45][7] 
       (.C(ramClk),
        .CE(\mem[45][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[45]_90 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[45][8] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[45]_90 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[45][9] 
       (.C(ramClk),
        .CE(\mem[45][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[45]_90 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][0] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[46]_88 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][10] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[46]_88 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][11] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[46]_88 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][12] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[46]_88 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][13] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[46]_88 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][14] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[46]_88 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][15] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[46]_88 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][16] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[46]_88 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][17] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[46]_88 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][18] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[46]_88 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][19] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[46]_88 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][1] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[46]_88 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][20] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[46]_88 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][21] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[46]_88 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][22] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[46]_88 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][23] 
       (.C(ramClk),
        .CE(\mem[46][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[46]_88 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][24] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[46]_88 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][25] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[46]_88 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][26] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[46]_88 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][27] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[46]_88 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][28] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[46]_88 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][29] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[46]_88 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][2] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[46]_88 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][30] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[46]_88 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][31] 
       (.C(ramClk),
        .CE(\mem[46][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[46]_88 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][3] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[46]_88 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[46][4] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[46]_88 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][5] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[46]_88 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][6] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[46]_88 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][7] 
       (.C(ramClk),
        .CE(\mem[46][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[46]_88 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][8] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[46]_88 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[46][9] 
       (.C(ramClk),
        .CE(\mem[46][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[46]_88 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][0] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[47]_86 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[47][10] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[47]_86 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][11] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[47]_86 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][12] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[47]_86 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[47][13] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[47]_86 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][14] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[47]_86 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][15] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[47]_86 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][16] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[47]_86 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][17] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[47]_86 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][18] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[47]_86 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][19] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[47]_86 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][1] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[47]_86 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][20] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[47]_86 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][21] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[47]_86 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][22] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[47]_86 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][23] 
       (.C(ramClk),
        .CE(\mem[47][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[47]_86 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][2] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[47]_86 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][3] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[47]_86 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[47][4] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[47]_86 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][5] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[47]_86 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][6] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[47]_86 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[47][7] 
       (.C(ramClk),
        .CE(\mem[47][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[47]_86 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[47][8] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[47]_86 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[47][9] 
       (.C(ramClk),
        .CE(\mem[47][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[47]_86 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][0] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[48]_84 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][10] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[48]_84 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][11] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[48]_84 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][12] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[48]_84 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][13] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[48]_84 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][14] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[48]_84 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][15] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[48]_84 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][16] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[48]_84 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][17] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[48]_84 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][18] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[48]_84 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][19] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[48]_84 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][1] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[48]_84 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][20] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[48]_84 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][21] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[48]_84 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][22] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[48]_84 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][23] 
       (.C(ramClk),
        .CE(\mem[48][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[48]_84 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][24] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[48]_84 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][25] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[48]_84 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][26] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[48]_84 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][27] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[48]_84 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][28] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[48]_84 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][29] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[48]_84 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][2] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[48]_84 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][30] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[48]_84 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][31] 
       (.C(ramClk),
        .CE(\mem[48][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[48]_84 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][3] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[48]_84 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[48][4] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[48]_84 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][5] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[48]_84 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][6] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[48]_84 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][7] 
       (.C(ramClk),
        .CE(\mem[48][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[48]_84 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][8] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[48]_84 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[48][9] 
       (.C(ramClk),
        .CE(\mem[48][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[48]_84 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][0] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[49]_82 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[49][10] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[49]_82 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][11] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[49]_82 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][12] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[49]_82 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[49][13] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[49]_82 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][14] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[49]_82 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][15] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[49]_82 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][16] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[49]_82 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][17] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[49]_82 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][18] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[49]_82 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][19] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[49]_82 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][1] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[49]_82 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][20] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[49]_82 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][21] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[49]_82 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][22] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[49]_82 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][23] 
       (.C(ramClk),
        .CE(\mem[49][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[49]_82 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][2] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[49]_82 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][3] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[49]_82 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[49][4] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[49]_82 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][5] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[49]_82 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][6] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[49]_82 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[49][7] 
       (.C(ramClk),
        .CE(\mem[49][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[49]_82 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[49][8] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[49]_82 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[49][9] 
       (.C(ramClk),
        .CE(\mem[49][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[49]_82 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][0] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][10] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[4][11] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[4][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][12] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[4][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][13] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[4][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][14] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[4][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][15] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[4][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][16] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[4][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][17] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[4][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[4][18] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[4][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][19] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[4][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[4][1] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[4][20] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[4][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][21] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[4][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][22] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[4][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][23] 
       (.C(ramClk),
        .CE(\mem[4][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[4][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][24] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[4][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][25] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[4][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][26] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[4][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][27] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[4][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][28] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[4][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][29] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[4][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][2] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][30] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[4][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][31] 
       (.C(ramClk),
        .CE(\mem[4][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[4][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[4][3] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][4] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][5] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][6] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][7] 
       (.C(ramClk),
        .CE(\mem[4][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][8] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[4][9] 
       (.C(ramClk),
        .CE(\mem[4][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[4][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][0] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[0]),
        .Q(\mem_reg[50]_80 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][10] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[10]),
        .Q(\mem_reg[50]_80 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][11] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[11]),
        .Q(\mem_reg[50]_80 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][12] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[12]),
        .Q(\mem_reg[50]_80 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][13] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[13]),
        .Q(\mem_reg[50]_80 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][14] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[14]),
        .Q(\mem_reg[50]_80 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][15] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[15]),
        .Q(\mem_reg[50]_80 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][16] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[16]),
        .Q(\mem_reg[50]_80 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][17] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[17]),
        .Q(\mem_reg[50]_80 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][18] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[18]),
        .Q(\mem_reg[50]_80 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][19] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[19]),
        .Q(\mem_reg[50]_80 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][1] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[1]),
        .Q(\mem_reg[50]_80 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][20] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[20]),
        .Q(\mem_reg[50]_80 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][21] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[21]),
        .Q(\mem_reg[50]_80 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][22] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[22]),
        .Q(\mem_reg[50]_80 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][23] 
       (.C(ramClk),
        .CE(p_5_out[23]),
        .D(ramInData[23]),
        .Q(\mem_reg[50]_80 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][24] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[24]),
        .Q(\mem_reg[50]_80 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][25] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[25]),
        .Q(\mem_reg[50]_80 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][26] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[26]),
        .Q(\mem_reg[50]_80 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][27] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[27]),
        .Q(\mem_reg[50]_80 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][28] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[28]),
        .Q(\mem_reg[50]_80 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][29] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[29]),
        .Q(\mem_reg[50]_80 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][2] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[2]),
        .Q(\mem_reg[50]_80 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][30] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[30]),
        .Q(\mem_reg[50]_80 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][31] 
       (.C(ramClk),
        .CE(p_5_out[31]),
        .D(ramInData[31]),
        .Q(\mem_reg[50]_80 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][3] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[3]),
        .Q(\mem_reg[50]_80 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[50][4] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[4]),
        .Q(\mem_reg[50]_80 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][5] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[5]),
        .Q(\mem_reg[50]_80 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][6] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[6]),
        .Q(\mem_reg[50]_80 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][7] 
       (.C(ramClk),
        .CE(p_5_out[7]),
        .D(ramInData[7]),
        .Q(\mem_reg[50]_80 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][8] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[8]),
        .Q(\mem_reg[50]_80 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[50][9] 
       (.C(ramClk),
        .CE(p_5_out[15]),
        .D(ramInData[9]),
        .Q(\mem_reg[50]_80 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][0] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[51]_78 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[51][10] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[51]_78 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][11] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[51]_78 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][12] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[51]_78 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[51][13] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[51]_78 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][14] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[51]_78 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][15] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[51]_78 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][16] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[51]_78 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][17] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[51]_78 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][18] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[51]_78 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][19] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[51]_78 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][1] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[51]_78 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][20] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[51]_78 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][21] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[51]_78 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][22] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[51]_78 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][23] 
       (.C(ramClk),
        .CE(\mem[51][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[51]_78 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][2] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[51]_78 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][3] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[51]_78 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[51][4] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[51]_78 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][5] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[51]_78 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][6] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[51]_78 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[51][7] 
       (.C(ramClk),
        .CE(\mem[51][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[51]_78 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[51][8] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[51]_78 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[51][9] 
       (.C(ramClk),
        .CE(\mem[51][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[51]_78 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][0] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[52]_76 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][10] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[52]_76 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][11] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[52]_76 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][12] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[52]_76 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][13] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[52]_76 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][14] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[52]_76 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][15] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[52]_76 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][16] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[52]_76 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][17] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[52]_76 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][18] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[52]_76 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][19] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[52]_76 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][1] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[52]_76 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][20] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[52]_76 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][21] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[52]_76 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][22] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[52]_76 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][23] 
       (.C(ramClk),
        .CE(\mem[52][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[52]_76 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][24] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[52]_76 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][25] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[52]_76 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][26] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[52]_76 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][27] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[52]_76 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][28] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[52]_76 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][29] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[52]_76 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][2] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[52]_76 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][30] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[52]_76 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][31] 
       (.C(ramClk),
        .CE(\mem[52][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[52]_76 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][3] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[52]_76 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[52][4] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[52]_76 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][5] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[52]_76 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][6] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[52]_76 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][7] 
       (.C(ramClk),
        .CE(\mem[52][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[52]_76 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][8] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[52]_76 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[52][9] 
       (.C(ramClk),
        .CE(\mem[52][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[52]_76 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][0] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[53]_74 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[53][10] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[53]_74 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][11] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[53]_74 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][12] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[53]_74 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[53][13] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[53]_74 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][14] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[53]_74 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][15] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[53]_74 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][16] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[53]_74 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][17] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[53]_74 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][18] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[53]_74 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][19] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[53]_74 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][1] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[53]_74 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][20] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[53]_74 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][21] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[53]_74 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][22] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[53]_74 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][23] 
       (.C(ramClk),
        .CE(\mem[53][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[53]_74 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][2] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[53]_74 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][3] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[53]_74 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[53][4] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[53]_74 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][5] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[53]_74 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][6] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[53]_74 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[53][7] 
       (.C(ramClk),
        .CE(\mem[53][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[53]_74 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[53][8] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[53]_74 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[53][9] 
       (.C(ramClk),
        .CE(\mem[53][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[53]_74 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][0] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[54]_72 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][10] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[54]_72 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][11] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[54]_72 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][12] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[54]_72 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][13] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[54]_72 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][14] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[54]_72 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][15] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[54]_72 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][16] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[54]_72 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][17] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[54]_72 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][18] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[54]_72 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][19] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[54]_72 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][1] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[54]_72 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][20] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[54]_72 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][21] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[54]_72 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][22] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[54]_72 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][23] 
       (.C(ramClk),
        .CE(\mem[54][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[54]_72 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][24] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[54]_72 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][25] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[54]_72 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][26] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[54]_72 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][27] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[54]_72 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][28] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[54]_72 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][29] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[54]_72 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][2] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[54]_72 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][30] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[54]_72 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][31] 
       (.C(ramClk),
        .CE(\mem[54][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[54]_72 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][3] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[54]_72 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[54][4] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[54]_72 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][5] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[54]_72 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][6] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[54]_72 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][7] 
       (.C(ramClk),
        .CE(\mem[54][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[54]_72 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][8] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[54]_72 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[54][9] 
       (.C(ramClk),
        .CE(\mem[54][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[54]_72 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][0] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[55]_70 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[55][10] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[55]_70 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][11] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[55]_70 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][12] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[55]_70 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[55][13] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[55]_70 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][14] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[55]_70 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][15] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[55]_70 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][16] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[55]_70 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][17] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[55]_70 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][18] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[55]_70 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][19] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[55]_70 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][1] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[55]_70 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][20] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[55]_70 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][21] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[55]_70 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][22] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[55]_70 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][23] 
       (.C(ramClk),
        .CE(\mem[55][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[55]_70 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][2] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[55]_70 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][3] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[55]_70 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[55][4] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[55]_70 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][5] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[55]_70 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][6] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[55]_70 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[55][7] 
       (.C(ramClk),
        .CE(\mem[55][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[55]_70 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[55][8] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[55]_70 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[55][9] 
       (.C(ramClk),
        .CE(\mem[55][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[55]_70 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][0] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[56]_68 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][10] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[56]_68 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][11] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[56]_68 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][12] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[56]_68 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][13] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[56]_68 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][14] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[56]_68 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][15] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[56]_68 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][16] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[56]_68 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][17] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[56]_68 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][18] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[56]_68 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][19] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[56]_68 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][1] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[56]_68 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][20] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[56]_68 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][21] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[56]_68 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][22] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[56]_68 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][23] 
       (.C(ramClk),
        .CE(\mem[56][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[56]_68 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][24] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[56]_68 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][25] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[56]_68 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][26] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[56]_68 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][27] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[56]_68 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][28] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[56]_68 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][29] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[56]_68 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][2] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[56]_68 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][30] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[56]_68 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][31] 
       (.C(ramClk),
        .CE(\mem[56][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[56]_68 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][3] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[56]_68 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[56][4] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[56]_68 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][5] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[56]_68 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][6] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[56]_68 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][7] 
       (.C(ramClk),
        .CE(\mem[56][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[56]_68 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][8] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[56]_68 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[56][9] 
       (.C(ramClk),
        .CE(\mem[56][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[56]_68 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][0] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[57]_66 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[57][10] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[57]_66 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][11] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[57]_66 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][12] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[57]_66 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[57][13] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[57]_66 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][14] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[57]_66 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][15] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[57]_66 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][16] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[57]_66 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][17] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[57]_66 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][18] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[57]_66 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][19] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[57]_66 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][1] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[57]_66 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][20] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[57]_66 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][21] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[57]_66 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][22] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[57]_66 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][23] 
       (.C(ramClk),
        .CE(\mem[57][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[57]_66 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][2] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[57]_66 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][3] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[57]_66 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[57][4] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[57]_66 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][5] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[57]_66 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][6] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[57]_66 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[57][7] 
       (.C(ramClk),
        .CE(\mem[57][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[57]_66 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[57][8] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[57]_66 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[57][9] 
       (.C(ramClk),
        .CE(\mem[57][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[57]_66 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][0] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[58]_64 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][10] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[58]_64 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][11] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[58]_64 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][12] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[58]_64 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][13] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[58]_64 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][14] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[58]_64 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][15] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[58]_64 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][16] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[58]_64 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][17] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[58]_64 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][18] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[58]_64 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][19] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[58]_64 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][1] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[58]_64 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][20] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[58]_64 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][21] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[58]_64 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][22] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[58]_64 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][23] 
       (.C(ramClk),
        .CE(\mem[58][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[58]_64 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][24] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[58]_64 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][25] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[58]_64 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][26] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[58]_64 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][27] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[58]_64 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][28] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[58]_64 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][29] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[58]_64 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][2] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[58]_64 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][30] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[58]_64 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][31] 
       (.C(ramClk),
        .CE(\mem[58][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[58]_64 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][3] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[58]_64 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[58][4] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[58]_64 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][5] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[58]_64 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][6] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[58]_64 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][7] 
       (.C(ramClk),
        .CE(\mem[58][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[58]_64 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][8] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[58]_64 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[58][9] 
       (.C(ramClk),
        .CE(\mem[58][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[58]_64 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][0] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[59]_62 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[59][10] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[59]_62 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][11] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[59]_62 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][12] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[59]_62 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[59][13] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[59]_62 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][14] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[59]_62 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][15] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[59]_62 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][16] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[59]_62 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][17] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[59]_62 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][18] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[59]_62 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][19] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[59]_62 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][1] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[59]_62 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][20] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[59]_62 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][21] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[59]_62 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][22] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[59]_62 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][23] 
       (.C(ramClk),
        .CE(\mem[59][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[59]_62 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][2] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[59]_62 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][3] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[59]_62 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[59][4] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[59]_62 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][5] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[59]_62 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][6] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[59]_62 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[59][7] 
       (.C(ramClk),
        .CE(\mem[59][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[59]_62 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[59][8] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[59]_62 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[59][9] 
       (.C(ramClk),
        .CE(\mem[59][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[59]_62 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][0] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[5]_145 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][10] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[5]_145 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][11] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[5]_145 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[5][12] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[5]_145 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][13] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[5]_145 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][14] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[5]_145 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][15] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[5]_145 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][16] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[5]_145 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][17] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[5]_145 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][18] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[5]_145 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][19] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[5]_145 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][1] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[5]_145 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][20] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[5]_145 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][21] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[5]_145 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][22] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[5]_145 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][23] 
       (.C(ramClk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[5]_145 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][2] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[5]_145 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][3] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[5]_145 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][4] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[5]_145 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][5] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[5]_145 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][6] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[5]_145 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][7] 
       (.C(ramClk),
        .CE(\mem[5][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[5]_145 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][8] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[5]_145 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][9] 
       (.C(ramClk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[5]_145 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][0] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[60]_60 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][10] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[60]_60 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][11] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[60]_60 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][12] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[60]_60 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][13] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[60]_60 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][14] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[60]_60 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][15] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[60]_60 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][16] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[60]_60 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][17] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[60]_60 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][18] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[60]_60 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][19] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[60]_60 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][1] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[60]_60 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][20] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[60]_60 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][21] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[60]_60 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][22] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[60]_60 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][23] 
       (.C(ramClk),
        .CE(\mem[60][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[60]_60 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][24] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[60]_60 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][25] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[60]_60 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][26] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[60]_60 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][27] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[60]_60 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][28] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[60]_60 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][29] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[60]_60 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][2] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[60]_60 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][30] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[60]_60 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][31] 
       (.C(ramClk),
        .CE(\mem[60][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[60]_60 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][3] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[60]_60 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[60][4] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[60]_60 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][5] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[60]_60 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][6] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[60]_60 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][7] 
       (.C(ramClk),
        .CE(\mem[60][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[60]_60 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][8] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[60]_60 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[60][9] 
       (.C(ramClk),
        .CE(\mem[60][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[60]_60 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][0] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[61]_58 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[61][10] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[61]_58 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][11] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[61]_58 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][12] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[61]_58 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[61][13] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[61]_58 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][14] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[61]_58 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][15] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[61]_58 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][16] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[61]_58 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][17] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[61]_58 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][18] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[61]_58 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][19] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[61]_58 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][1] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[61]_58 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][20] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[61]_58 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][21] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[61]_58 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][22] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[61]_58 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][23] 
       (.C(ramClk),
        .CE(\mem[61][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[61]_58 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][2] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[61]_58 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][3] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[61]_58 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[61][4] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[61]_58 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][5] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[61]_58 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][6] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[61]_58 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[61][7] 
       (.C(ramClk),
        .CE(\mem[61][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[61]_58 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[61][8] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[61]_58 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[61][9] 
       (.C(ramClk),
        .CE(\mem[61][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[61]_58 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][0] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[62]_56 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][10] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[62]_56 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][11] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[62]_56 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][12] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[62]_56 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][13] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[62]_56 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][14] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[62]_56 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][15] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[62]_56 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][16] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[62]_56 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][17] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[62]_56 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][18] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[62]_56 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][19] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[62]_56 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][1] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[62]_56 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][20] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[62]_56 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][21] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[62]_56 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][22] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[62]_56 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][23] 
       (.C(ramClk),
        .CE(\mem[62][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[62]_56 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][24] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[62]_56 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][25] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[62]_56 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][26] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[62]_56 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][27] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[62]_56 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][28] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[62]_56 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][29] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[62]_56 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][2] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[62]_56 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][30] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[62]_56 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][31] 
       (.C(ramClk),
        .CE(\mem[62][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[62]_56 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][3] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[62]_56 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[62][4] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[62]_56 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][5] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[62]_56 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][6] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[62]_56 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][7] 
       (.C(ramClk),
        .CE(\mem[62][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[62]_56 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][8] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[62]_56 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[62][9] 
       (.C(ramClk),
        .CE(\mem[62][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[62]_56 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][0] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[63]_54 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[63][10] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[63]_54 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][11] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[63]_54 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][12] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[63]_54 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[63][13] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[63]_54 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][14] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[63]_54 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][15] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[63]_54 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][16] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[63]_54 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][17] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[63]_54 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][18] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[63]_54 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][19] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[63]_54 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][1] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[63]_54 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][20] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[63]_54 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][21] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[63]_54 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][22] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[63]_54 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][23] 
       (.C(ramClk),
        .CE(\mem[63][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[63]_54 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][2] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[63]_54 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][3] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[63]_54 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[63][4] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[63]_54 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][5] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[63]_54 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][6] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[63]_54 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[63][7] 
       (.C(ramClk),
        .CE(\mem[63][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[63]_54 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[63][8] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[63]_54 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[63][9] 
       (.C(ramClk),
        .CE(\mem[63][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[63]_54 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][0] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[64]_52 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][10] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[64]_52 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][11] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[64]_52 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][12] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[64]_52 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][13] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[64]_52 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][14] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[64]_52 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][15] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[64]_52 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][16] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[64]_52 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][17] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[64]_52 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][18] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[64]_52 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][19] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[64]_52 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][1] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[64]_52 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][20] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[64]_52 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][21] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[64]_52 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][22] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[64]_52 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][23] 
       (.C(ramClk),
        .CE(\mem[64][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[64]_52 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][24] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[64]_52 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][25] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[64]_52 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][26] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[64]_52 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][27] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[64]_52 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][28] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[64]_52 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][29] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[64]_52 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][2] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[64]_52 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][30] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[64]_52 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][31] 
       (.C(ramClk),
        .CE(\mem[64][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[64]_52 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][3] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[64]_52 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[64][4] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[64]_52 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][5] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[64]_52 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][6] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[64]_52 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][7] 
       (.C(ramClk),
        .CE(\mem[64][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[64]_52 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][8] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[64]_52 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[64][9] 
       (.C(ramClk),
        .CE(\mem[64][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[64]_52 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][0] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[65]_50 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[65][10] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[65]_50 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][11] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[65]_50 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][12] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[65]_50 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[65][13] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[65]_50 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][14] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[65]_50 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][15] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[65]_50 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][16] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[65]_50 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][17] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[65]_50 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][18] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[65]_50 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][19] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[65]_50 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][1] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[65]_50 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][20] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[65]_50 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][21] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[65]_50 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][22] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[65]_50 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][23] 
       (.C(ramClk),
        .CE(\mem[65][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[65]_50 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][2] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[65]_50 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][3] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[65]_50 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[65][4] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[65]_50 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][5] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[65]_50 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][6] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[65]_50 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[65][7] 
       (.C(ramClk),
        .CE(\mem[65][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[65]_50 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[65][8] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[65]_50 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[65][9] 
       (.C(ramClk),
        .CE(\mem[65][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[65]_50 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][0] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[66][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][10] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[66][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][11] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[66][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][12] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[66][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][13] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[66][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][14] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[66][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][15] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[66][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][16] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[66][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][17] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[66][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][18] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[66][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][19] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[66][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][1] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[66][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][20] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[66][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][21] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[66][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][22] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[66][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][23] 
       (.C(ramClk),
        .CE(\mem[66][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[66][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][24] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[66][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][25] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[66][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][26] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[66][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][27] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[66][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][28] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[66][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][29] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[66][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][2] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[66][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][30] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[66][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][31] 
       (.C(ramClk),
        .CE(\mem[66][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[66][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][3] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[66][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[66][4] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[66][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][5] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[66][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][6] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[66][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][7] 
       (.C(ramClk),
        .CE(\mem[66][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[66][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][8] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[66][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[66][9] 
       (.C(ramClk),
        .CE(\mem[66][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[66][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][0] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[67][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[67][10] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[67][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][11] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[67][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][12] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[67][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[67][13] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[67][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][14] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[67][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][15] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[67][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][16] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[67][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][17] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[67][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][18] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[67][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][19] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[67][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][1] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[67][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][20] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[67][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][21] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[67][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][22] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[67][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][23] 
       (.C(ramClk),
        .CE(\mem[67][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[67][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][2] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[67][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][3] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[67][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[67][4] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[67][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][5] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[67][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][6] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[67][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[67][7] 
       (.C(ramClk),
        .CE(\mem[67][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[67][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[67][8] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[67][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[67][9] 
       (.C(ramClk),
        .CE(\mem[67][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[67][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][0] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[68]_48 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][10] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[68]_48 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][11] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[68]_48 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][12] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[68]_48 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][13] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[68]_48 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][14] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[68]_48 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][15] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[68]_48 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][16] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[68]_48 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][17] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[68]_48 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][18] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[68]_48 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][19] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[68]_48 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][1] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[68]_48 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][20] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[68]_48 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][21] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[68]_48 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][22] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[68]_48 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][23] 
       (.C(ramClk),
        .CE(\mem[68][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[68]_48 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][24] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[68]_48 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][25] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[68]_48 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][26] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[68]_48 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][27] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[68]_48 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][28] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[68]_48 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][29] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[68]_48 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][2] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[68]_48 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][30] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[68]_48 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][31] 
       (.C(ramClk),
        .CE(\mem[68][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[68]_48 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][3] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[68]_48 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[68][4] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[68]_48 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][5] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[68]_48 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][6] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[68]_48 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][7] 
       (.C(ramClk),
        .CE(\mem[68][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[68]_48 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][8] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[68]_48 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[68][9] 
       (.C(ramClk),
        .CE(\mem[68][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[68]_48 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][0] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[69][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[69][10] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[69][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][11] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[69][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][12] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[69][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[69][13] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[69][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][14] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[69][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][15] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[69][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][16] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[69][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][17] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[69][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][18] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[69][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][19] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[69][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][1] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[69][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][20] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[69][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][21] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[69][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][22] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[69][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][23] 
       (.C(ramClk),
        .CE(\mem[69][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[69][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][2] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[69][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][3] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[69][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[69][4] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[69][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][5] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[69][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][6] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[69][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[69][7] 
       (.C(ramClk),
        .CE(\mem[69][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[69][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[69][8] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[69][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[69][9] 
       (.C(ramClk),
        .CE(\mem[69][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[69][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][0] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[6]_144 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[6][10] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[6]_144 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][11] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[6]_144 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][12] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[6]_144 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[6][13] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[6]_144 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][14] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[6]_144 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][15] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[6]_144 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][16] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[6]_144 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][17] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[6]_144 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][18] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[6]_144 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][19] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[6]_144 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][1] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[6]_144 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][20] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[6]_144 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][21] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[6]_144 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][22] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[6]_144 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][23] 
       (.C(ramClk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[6]_144 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][24] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[6]_144 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][25] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[6]_144 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][26] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[6]_144 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][27] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[6]_144 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][28] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[6]_144 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][29] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[6]_144 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][2] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[6]_144 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][30] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[6]_144 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][31] 
       (.C(ramClk),
        .CE(\mem[6][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[6]_144 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][3] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[6]_144 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][4] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[6]_144 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][5] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[6]_144 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][6] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[6]_144 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[6][7] 
       (.C(ramClk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[6]_144 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[6][8] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[6]_144 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][9] 
       (.C(ramClk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[6]_144 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][0] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[70]_46 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][10] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[70]_46 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][11] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[70]_46 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][12] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[70]_46 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][13] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[70]_46 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][14] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[70]_46 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][15] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[70]_46 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][16] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[70]_46 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][17] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[70]_46 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][18] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[70]_46 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][19] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[70]_46 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][1] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[70]_46 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][20] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[70]_46 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][21] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[70]_46 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][22] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[70]_46 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][23] 
       (.C(ramClk),
        .CE(\mem[70][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[70]_46 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][24] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[70]_46 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][25] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[70]_46 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][26] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[70]_46 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][27] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[70]_46 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][28] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[70]_46 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][29] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[70]_46 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][2] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[70]_46 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][30] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[70]_46 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][31] 
       (.C(ramClk),
        .CE(\mem[70][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[70]_46 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][3] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[70]_46 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[70][4] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[70]_46 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][5] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[70]_46 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][6] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[70]_46 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][7] 
       (.C(ramClk),
        .CE(\mem[70][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[70]_46 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][8] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[70]_46 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[70][9] 
       (.C(ramClk),
        .CE(\mem[70][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[70]_46 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][0] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[71]_44 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[71][10] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[71]_44 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][11] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[71]_44 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][12] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[71]_44 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[71][13] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[71]_44 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][14] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[71]_44 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][15] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[71]_44 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][16] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[71]_44 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][17] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[71]_44 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][18] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[71]_44 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][19] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[71]_44 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][1] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[71]_44 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][20] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[71]_44 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][21] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[71]_44 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][22] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[71]_44 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][23] 
       (.C(ramClk),
        .CE(\mem[71][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[71]_44 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][2] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[71]_44 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][3] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[71]_44 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[71][4] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[71]_44 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][5] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[71]_44 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][6] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[71]_44 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[71][7] 
       (.C(ramClk),
        .CE(\mem[71][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[71]_44 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[71][8] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[71]_44 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[71][9] 
       (.C(ramClk),
        .CE(\mem[71][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[71]_44 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][0] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[72]_42 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][10] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[72]_42 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][11] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[72]_42 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][12] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[72]_42 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][13] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[72]_42 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][14] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[72]_42 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][15] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[72]_42 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][16] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[72]_42 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][17] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[72]_42 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][18] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[72]_42 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][19] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[72]_42 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][1] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[72]_42 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][20] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[72]_42 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][21] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[72]_42 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][22] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[72]_42 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][23] 
       (.C(ramClk),
        .CE(\mem[72][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[72]_42 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][24] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[72]_42 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][25] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[72]_42 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][26] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[72]_42 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][27] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[72]_42 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][28] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[72]_42 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][29] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[72]_42 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][2] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[72]_42 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][30] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[72]_42 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][31] 
       (.C(ramClk),
        .CE(\mem[72][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[72]_42 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][3] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[72]_42 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[72][4] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[72]_42 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][5] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[72]_42 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][6] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[72]_42 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][7] 
       (.C(ramClk),
        .CE(\mem[72][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[72]_42 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][8] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[72]_42 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[72][9] 
       (.C(ramClk),
        .CE(\mem[72][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[72]_42 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][0] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[73]_40 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[73][10] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[73]_40 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][11] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[73]_40 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][12] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[73]_40 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[73][13] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[73]_40 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][14] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[73]_40 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][15] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[73]_40 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][16] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[73]_40 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][17] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[73]_40 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][18] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[73]_40 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][19] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[73]_40 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][1] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[73]_40 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][20] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[73]_40 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][21] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[73]_40 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][22] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[73]_40 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][23] 
       (.C(ramClk),
        .CE(\mem[73][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[73]_40 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][2] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[73]_40 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][3] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[73]_40 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[73][4] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[73]_40 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][5] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[73]_40 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][6] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[73]_40 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[73][7] 
       (.C(ramClk),
        .CE(\mem[73][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[73]_40 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[73][8] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[73]_40 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[73][9] 
       (.C(ramClk),
        .CE(\mem[73][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[73]_40 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][0] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[74][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][10] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[74][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][11] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[74][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][12] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[74][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][13] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[74][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][14] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[74][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][15] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[74][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][16] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[74][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][17] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[74][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][18] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[74][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][19] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[74][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][1] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[74][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][20] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[74][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][21] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[74][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][22] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[74][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][23] 
       (.C(ramClk),
        .CE(\mem[74][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[74][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][24] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[74][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][25] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[74][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][26] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[74][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][27] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[74][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][28] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[74][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][29] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[74][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][2] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[74][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][30] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[74][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][31] 
       (.C(ramClk),
        .CE(\mem[74][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[74][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][3] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[74][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[74][4] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[74][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][5] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[74][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][6] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[74][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][7] 
       (.C(ramClk),
        .CE(\mem[74][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[74][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][8] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[74][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[74][9] 
       (.C(ramClk),
        .CE(\mem[74][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[74][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][0] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[75][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[75][10] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[75][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][11] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[75][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][12] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[75][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[75][13] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[75][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][14] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[75][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][15] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[75][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][16] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[75][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][17] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[75][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][18] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[75][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][19] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[75][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][1] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[75][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][20] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[75][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][21] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[75][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][22] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[75][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][23] 
       (.C(ramClk),
        .CE(\mem[75][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[75][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][2] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[75][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][3] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[75][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[75][4] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[75][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][5] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[75][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][6] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[75][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[75][7] 
       (.C(ramClk),
        .CE(\mem[75][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[75][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[75][8] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[75][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[75][9] 
       (.C(ramClk),
        .CE(\mem[75][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[75][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][0] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[76]_38 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][10] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[76]_38 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][11] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[76]_38 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][12] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[76]_38 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][13] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[76]_38 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][14] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[76]_38 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][15] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[76]_38 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][16] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[76]_38 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][17] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[76]_38 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][18] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[76]_38 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][19] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[76]_38 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][1] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[76]_38 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][20] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[76]_38 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][21] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[76]_38 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][22] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[76]_38 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][23] 
       (.C(ramClk),
        .CE(\mem[76][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[76]_38 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][24] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[76]_38 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][25] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[76]_38 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][26] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[76]_38 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][27] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[76]_38 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][28] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[76]_38 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][29] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[76]_38 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][2] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[76]_38 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][30] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[76]_38 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][31] 
       (.C(ramClk),
        .CE(\mem[76][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[76]_38 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][3] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[76]_38 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[76][4] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[76]_38 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][5] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[76]_38 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][6] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[76]_38 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][7] 
       (.C(ramClk),
        .CE(\mem[76][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[76]_38 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][8] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[76]_38 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[76][9] 
       (.C(ramClk),
        .CE(\mem[76][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[76]_38 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][0] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[77]_36 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[77][10] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[77]_36 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][11] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[77]_36 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][12] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[77]_36 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[77][13] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[77]_36 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][14] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[77]_36 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][15] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[77]_36 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][16] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[77]_36 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][17] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[77]_36 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][18] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[77]_36 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][19] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[77]_36 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][1] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[77]_36 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][20] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[77]_36 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][21] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[77]_36 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][22] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[77]_36 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][23] 
       (.C(ramClk),
        .CE(\mem[77][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[77]_36 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][2] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[77]_36 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][3] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[77]_36 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[77][4] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[77]_36 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][5] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[77]_36 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][6] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[77]_36 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[77][7] 
       (.C(ramClk),
        .CE(\mem[77][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[77]_36 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[77][8] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[77]_36 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[77][9] 
       (.C(ramClk),
        .CE(\mem[77][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[77]_36 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][0] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[78]_34 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][10] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[78]_34 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][11] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[78]_34 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][12] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[78]_34 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][13] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[78]_34 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][14] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[78]_34 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][15] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[78]_34 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][16] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[78]_34 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][17] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[78]_34 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][18] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[78]_34 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][19] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[78]_34 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][1] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[78]_34 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][20] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[78]_34 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][21] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[78]_34 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][22] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[78]_34 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][23] 
       (.C(ramClk),
        .CE(\mem[78][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[78]_34 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][24] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[78]_34 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][25] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[78]_34 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][26] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[78]_34 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][27] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[78]_34 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][28] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[78]_34 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][29] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[78]_34 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][2] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[78]_34 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][30] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[78]_34 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][31] 
       (.C(ramClk),
        .CE(\mem[78][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[78]_34 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][3] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[78]_34 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[78][4] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[78]_34 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][5] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[78]_34 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][6] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[78]_34 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][7] 
       (.C(ramClk),
        .CE(\mem[78][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[78]_34 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][8] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[78]_34 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[78][9] 
       (.C(ramClk),
        .CE(\mem[78][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[78]_34 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][0] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[79]_32 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[79][10] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[79]_32 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][11] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[79]_32 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][12] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[79]_32 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[79][13] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[79]_32 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][14] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[79]_32 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][15] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[79]_32 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][16] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[79]_32 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][17] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[79]_32 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][18] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[79]_32 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][19] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[79]_32 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][1] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[79]_32 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][20] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[79]_32 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][21] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[79]_32 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][22] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[79]_32 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][23] 
       (.C(ramClk),
        .CE(\mem[79][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[79]_32 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][2] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[79]_32 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][3] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[79]_32 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[79][4] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[79]_32 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][5] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[79]_32 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][6] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[79]_32 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[79][7] 
       (.C(ramClk),
        .CE(\mem[79][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[79]_32 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[79][8] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[79]_32 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[79][9] 
       (.C(ramClk),
        .CE(\mem[79][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[79]_32 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][0] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[7]_142 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][10] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[7]_142 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][11] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[7]_142 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][12] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[7]_142 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][13] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[7]_142 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][14] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[7]_142 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][15] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[7]_142 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][16] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[7]_142 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][17] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[7]_142 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][18] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[7]_142 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][19] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[7]_142 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][1] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[7]_142 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][20] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[7]_142 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][21] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[7]_142 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][22] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[7]_142 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][23] 
       (.C(ramClk),
        .CE(\mem[7][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[7]_142 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[7][24] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[7]_142 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][25] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[7]_142 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][26] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[7]_142 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][27] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[7]_142 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][28] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[7]_142 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][29] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[7]_142 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][2] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[7]_142 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][30] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[7]_142 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][31] 
       (.C(ramClk),
        .CE(\mem[7][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[7]_142 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][3] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[7]_142 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][4] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[7]_142 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][5] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[7]_142 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][6] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[7]_142 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][7] 
       (.C(ramClk),
        .CE(\mem[7][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[7]_142 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[7][8] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[7]_142 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][9] 
       (.C(ramClk),
        .CE(\mem[7][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[7]_142 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][0] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[80]_30 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][10] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[80]_30 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][11] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[80]_30 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][12] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[80]_30 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][13] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[80]_30 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][14] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[80]_30 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][15] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[80]_30 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][16] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[80]_30 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][17] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[80]_30 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][18] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[80]_30 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][19] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[80]_30 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][1] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[80]_30 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][20] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[80]_30 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][21] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[80]_30 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][22] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[80]_30 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][23] 
       (.C(ramClk),
        .CE(\mem[80][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[80]_30 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][24] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[80]_30 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][25] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[80]_30 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][26] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[80]_30 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][27] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[80]_30 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][28] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[80]_30 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][29] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[80]_30 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][2] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[80]_30 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][30] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[80]_30 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][31] 
       (.C(ramClk),
        .CE(\mem[80][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[80]_30 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][3] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[80]_30 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[80][4] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[80]_30 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][5] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[80]_30 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][6] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[80]_30 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][7] 
       (.C(ramClk),
        .CE(\mem[80][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[80]_30 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][8] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[80]_30 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[80][9] 
       (.C(ramClk),
        .CE(\mem[80][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[80]_30 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][0] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[81]_28 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[81][10] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[81]_28 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][11] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[81]_28 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][12] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[81]_28 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[81][13] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[81]_28 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][14] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[81]_28 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][15] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[81]_28 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][16] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[81]_28 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][17] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[81]_28 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][18] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[81]_28 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][19] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[81]_28 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][1] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[81]_28 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][20] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[81]_28 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][21] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[81]_28 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][22] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[81]_28 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][23] 
       (.C(ramClk),
        .CE(\mem[81][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[81]_28 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][2] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[81]_28 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][3] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[81]_28 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[81][4] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[81]_28 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][5] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[81]_28 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][6] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[81]_28 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[81][7] 
       (.C(ramClk),
        .CE(\mem[81][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[81]_28 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[81][8] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[81]_28 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[81][9] 
       (.C(ramClk),
        .CE(\mem[81][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[81]_28 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][0] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[82]_26 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][10] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[82]_26 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][11] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[82]_26 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][12] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[82]_26 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][13] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[82]_26 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][14] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[82]_26 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][15] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[82]_26 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][16] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[82]_26 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][17] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[82]_26 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][18] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[82]_26 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][19] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[82]_26 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][1] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[82]_26 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][20] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[82]_26 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][21] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[82]_26 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][22] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[82]_26 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][23] 
       (.C(ramClk),
        .CE(\mem[82][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[82]_26 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][24] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[82]_26 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][25] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[82]_26 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][26] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[82]_26 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][27] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[82]_26 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][28] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[82]_26 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][29] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[82]_26 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][2] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[82]_26 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][30] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[82]_26 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][31] 
       (.C(ramClk),
        .CE(\mem[82][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[82]_26 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][3] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[82]_26 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[82][4] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[82]_26 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][5] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[82]_26 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][6] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[82]_26 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][7] 
       (.C(ramClk),
        .CE(\mem[82][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[82]_26 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][8] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[82]_26 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[82][9] 
       (.C(ramClk),
        .CE(\mem[82][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[82]_26 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][0] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[83]_24 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[83][10] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[83]_24 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][11] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[83]_24 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][12] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[83]_24 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[83][13] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[83]_24 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][14] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[83]_24 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][15] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[83]_24 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][16] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[83]_24 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][17] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[83]_24 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][18] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[83]_24 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][19] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[83]_24 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][1] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[83]_24 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][20] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[83]_24 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][21] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[83]_24 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][22] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[83]_24 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][23] 
       (.C(ramClk),
        .CE(\mem[83][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[83]_24 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][2] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[83]_24 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][3] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[83]_24 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[83][4] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[83]_24 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][5] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[83]_24 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][6] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[83]_24 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[83][7] 
       (.C(ramClk),
        .CE(\mem[83][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[83]_24 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[83][8] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[83]_24 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[83][9] 
       (.C(ramClk),
        .CE(\mem[83][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[83]_24 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][0] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[84]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][10] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[84]_22 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][11] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[84]_22 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][12] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[84]_22 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][13] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[84]_22 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][14] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[84]_22 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][15] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[84]_22 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][16] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[84]_22 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][17] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[84]_22 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][18] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[84]_22 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][19] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[84]_22 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][1] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[84]_22 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][20] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[84]_22 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][21] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[84]_22 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][22] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[84]_22 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][23] 
       (.C(ramClk),
        .CE(\mem[84][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[84]_22 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][24] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[84]_22 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][25] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[84]_22 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][26] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[84]_22 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][27] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[84]_22 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][28] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[84]_22 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][29] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[84]_22 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][2] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[84]_22 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][30] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[84]_22 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][31] 
       (.C(ramClk),
        .CE(\mem[84][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[84]_22 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][3] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[84]_22 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[84][4] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[84]_22 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][5] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[84]_22 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][6] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[84]_22 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][7] 
       (.C(ramClk),
        .CE(\mem[84][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[84]_22 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][8] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[84]_22 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[84][9] 
       (.C(ramClk),
        .CE(\mem[84][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[84]_22 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][0] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[85]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[85][10] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[85]_20 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][11] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[85]_20 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][12] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[85]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[85][13] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[85]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][14] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[85]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][15] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[85]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][16] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[85]_20 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][17] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[85]_20 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][18] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[85]_20 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][19] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[85]_20 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][1] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[85]_20 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][20] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[85]_20 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][21] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[85]_20 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][22] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[85]_20 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][23] 
       (.C(ramClk),
        .CE(\mem[85][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[85]_20 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][2] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[85]_20 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][3] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[85]_20 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[85][4] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[85]_20 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][5] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[85]_20 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][6] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[85]_20 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[85][7] 
       (.C(ramClk),
        .CE(\mem[85][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[85]_20 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[85][8] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[85]_20 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[85][9] 
       (.C(ramClk),
        .CE(\mem[85][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[85]_20 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][0] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[86]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][10] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[86]_18 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][11] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[86]_18 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][12] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[86]_18 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][13] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[86]_18 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][14] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[86]_18 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][15] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[86]_18 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][16] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[86]_18 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][17] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[86]_18 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][18] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[86]_18 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][19] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[86]_18 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][1] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[86]_18 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][20] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[86]_18 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][21] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[86]_18 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][22] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[86]_18 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][23] 
       (.C(ramClk),
        .CE(\mem[86][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[86]_18 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][24] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[86]_18 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][25] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[86]_18 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][26] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[86]_18 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][27] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[86]_18 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][28] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[86]_18 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][29] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[86]_18 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][2] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[86]_18 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][30] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[86]_18 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][31] 
       (.C(ramClk),
        .CE(\mem[86][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[86]_18 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][3] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[86]_18 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[86][4] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[86]_18 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][5] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[86]_18 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][6] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[86]_18 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][7] 
       (.C(ramClk),
        .CE(\mem[86][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[86]_18 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][8] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[86]_18 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[86][9] 
       (.C(ramClk),
        .CE(\mem[86][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[86]_18 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][0] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[87]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[87][10] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[87]_16 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][11] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[87]_16 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][12] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[87]_16 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[87][13] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[87]_16 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][14] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[87]_16 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][15] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[87]_16 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][16] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[87]_16 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][17] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[87]_16 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][18] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[87]_16 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][19] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[87]_16 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][1] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[87]_16 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][20] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[87]_16 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][21] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[87]_16 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][22] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[87]_16 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][23] 
       (.C(ramClk),
        .CE(\mem[87][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[87]_16 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][2] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[87]_16 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][3] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[87]_16 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[87][4] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[87]_16 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][5] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[87]_16 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][6] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[87]_16 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[87][7] 
       (.C(ramClk),
        .CE(\mem[87][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[87]_16 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[87][8] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[87]_16 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[87][9] 
       (.C(ramClk),
        .CE(\mem[87][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[87]_16 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][0] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[88]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][10] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[88]_14 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][11] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[88]_14 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][12] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[88]_14 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][13] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[88]_14 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][14] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[88]_14 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][15] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[88]_14 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][16] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[88]_14 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][17] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[88]_14 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][18] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[88]_14 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][19] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[88]_14 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][1] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[88]_14 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][20] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[88]_14 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][21] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[88]_14 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][22] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[88]_14 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][23] 
       (.C(ramClk),
        .CE(\mem[88][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[88]_14 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][24] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[88]_14 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][25] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[88]_14 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][26] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[88]_14 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][27] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[88]_14 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][28] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[88]_14 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][29] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[88]_14 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][2] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[88]_14 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][30] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[88]_14 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][31] 
       (.C(ramClk),
        .CE(\mem[88][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[88]_14 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][3] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[88]_14 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[88][4] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[88]_14 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][5] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[88]_14 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][6] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[88]_14 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][7] 
       (.C(ramClk),
        .CE(\mem[88][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[88]_14 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][8] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[88]_14 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[88][9] 
       (.C(ramClk),
        .CE(\mem[88][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[88]_14 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][0] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[89]_12 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[89][10] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[89]_12 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][11] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[89]_12 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][12] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[89]_12 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[89][13] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[89]_12 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][14] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[89]_12 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][15] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[89]_12 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][16] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[89]_12 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][17] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[89]_12 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][18] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[89]_12 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][19] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[89]_12 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][1] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[89]_12 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][20] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[89]_12 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][21] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[89]_12 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][22] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[89]_12 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][23] 
       (.C(ramClk),
        .CE(\mem[89][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[89]_12 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][2] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[89]_12 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][3] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[89]_12 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[89][4] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[89]_12 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][5] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[89]_12 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][6] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[89]_12 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[89][7] 
       (.C(ramClk),
        .CE(\mem[89][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[89]_12 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[89][8] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[89]_12 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[89][9] 
       (.C(ramClk),
        .CE(\mem[89][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[89]_12 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][0] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][10] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[8][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][11] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[8][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[8][12] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[8][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][13] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[8][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][14] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[8][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][15] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[8][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][16] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[8][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[8][17] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[8][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][18] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[8][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[8][19] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[8][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][1] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][20] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[8][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][21] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[8][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][22] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[8][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][23] 
       (.C(ramClk),
        .CE(\mem[8][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[8][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][24] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[8][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][25] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[8][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][26] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[8][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][27] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[8][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][28] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[8][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][29] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[8][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][2] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[8][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][30] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[8][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][31] 
       (.C(ramClk),
        .CE(\mem[8][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[8][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][3] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[8][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][4] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[8][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][5] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[8][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][6] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[8][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][7] 
       (.C(ramClk),
        .CE(\mem[8][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[8][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][8] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[8][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][9] 
       (.C(ramClk),
        .CE(\mem[8][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[8][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][0] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[90]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][10] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[90]_10 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][11] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[90]_10 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][12] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[90]_10 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][13] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[90]_10 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][14] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[90]_10 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][15] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[90]_10 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][16] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[90]_10 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][17] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[90]_10 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][18] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[90]_10 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][19] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[90]_10 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][1] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[90]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][20] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[90]_10 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][21] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[90]_10 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][22] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[90]_10 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][23] 
       (.C(ramClk),
        .CE(\mem[90][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[90]_10 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][24] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[90]_10 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][25] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[90]_10 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][26] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[90]_10 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][27] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[90]_10 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][28] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[90]_10 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][29] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[90]_10 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][2] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[90]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][30] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[90]_10 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][31] 
       (.C(ramClk),
        .CE(\mem[90][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[90]_10 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][3] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[90]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[90][4] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[90]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][5] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[90]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][6] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[90]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][7] 
       (.C(ramClk),
        .CE(\mem[90][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[90]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][8] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[90]_10 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[90][9] 
       (.C(ramClk),
        .CE(\mem[90][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[90]_10 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][0] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[91]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[91][10] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[91]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][11] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[91]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][12] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[91]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[91][13] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[91]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][14] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[91]_8 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][15] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[91]_8 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][16] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[91]_8 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][17] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[91]_8 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][18] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[91]_8 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][19] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[91]_8 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][1] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[91]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][20] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[91]_8 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][21] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[91]_8 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][22] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[91]_8 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][23] 
       (.C(ramClk),
        .CE(\mem[91][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[91]_8 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][2] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[91]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][3] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[91]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[91][4] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[91]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][5] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[91]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][6] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[91]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[91][7] 
       (.C(ramClk),
        .CE(\mem[91][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[91]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[91][8] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[91]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[91][9] 
       (.C(ramClk),
        .CE(\mem[91][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[91]_8 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][0] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[92]_6 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][10] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[92]_6 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][11] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[92]_6 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][12] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[92]_6 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][13] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[92]_6 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][14] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[92]_6 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][15] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[92]_6 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][16] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[92]_6 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][17] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[92]_6 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][18] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[92]_6 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][19] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[92]_6 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][1] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[92]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][20] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[92]_6 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][21] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[92]_6 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][22] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[92]_6 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][23] 
       (.C(ramClk),
        .CE(\mem[92][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[92]_6 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][24] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[92]_6 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][25] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[92]_6 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][26] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[92]_6 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][27] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[92]_6 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][28] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[92]_6 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][29] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[92]_6 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][2] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[92]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][30] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[92]_6 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][31] 
       (.C(ramClk),
        .CE(\mem[92][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[92]_6 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][3] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[92]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[92][4] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[92]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][5] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[92]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][6] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[92]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][7] 
       (.C(ramClk),
        .CE(\mem[92][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[92]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][8] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[92]_6 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[92][9] 
       (.C(ramClk),
        .CE(\mem[92][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[92]_6 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][0] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[93]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[93][10] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[93]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][11] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[93]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][12] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[93]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[93][13] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[93]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][14] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[93]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][15] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[93]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][16] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[93]_4 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][17] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[93]_4 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][18] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[93]_4 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][19] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[93]_4 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][1] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[93]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][20] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[93]_4 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][21] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[93]_4 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][22] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[93]_4 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][23] 
       (.C(ramClk),
        .CE(\mem[93][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[93]_4 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][2] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[93]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][3] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[93]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[93][4] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[93]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][5] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[93]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][6] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[93]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[93][7] 
       (.C(ramClk),
        .CE(\mem[93][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[93]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[93][8] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[93]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[93][9] 
       (.C(ramClk),
        .CE(\mem[93][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[93]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][0] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[94]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][10] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[94]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][11] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[94]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][12] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[94]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][13] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[94]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][14] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[94]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][15] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[94]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][16] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[94]_2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][17] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[94]_2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][18] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[94]_2 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][19] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[94]_2 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][1] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[94]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][20] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[94]_2 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][21] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[94]_2 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][22] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[94]_2 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][23] 
       (.C(ramClk),
        .CE(\mem[94][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[94]_2 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][24] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(\mem_reg[94]_2 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][25] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(\mem_reg[94]_2 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][26] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(\mem_reg[94]_2 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][27] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(\mem_reg[94]_2 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][28] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(\mem_reg[94]_2 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][29] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(\mem_reg[94]_2 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][2] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[94]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][30] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(\mem_reg[94]_2 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][31] 
       (.C(ramClk),
        .CE(\mem[94][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(\mem_reg[94]_2 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][3] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[94]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[94][4] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[94]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][5] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[94]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][6] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[94]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][7] 
       (.C(ramClk),
        .CE(\mem[94][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[94]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][8] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[94]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[94][9] 
       (.C(ramClk),
        .CE(\mem[94][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[94]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][0] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg[95]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[95][10] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg[95]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][11] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg[95]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][12] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg[95]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[95][13] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg[95]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][14] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg[95]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][15] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg[95]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][16] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg[95]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][17] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg[95]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][18] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg[95]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][19] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg[95]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][1] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg[95]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][20] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg[95]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][21] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg[95]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][22] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg[95]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][23] 
       (.C(ramClk),
        .CE(\mem[95][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg[95]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][2] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg[95]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][3] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg[95]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[95][4] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg[95]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][5] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg[95]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][6] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg[95]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[95][7] 
       (.C(ramClk),
        .CE(\mem[95][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg[95]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[95][8] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg[95]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[95][9] 
       (.C(ramClk),
        .CE(\mem[95][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \mem_reg[96][0] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[96][0] ),
        .R(1'b0));
  FDRE \mem_reg[96][10] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[96][10] ),
        .R(1'b0));
  FDRE \mem_reg[96][11] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[96][11] ),
        .R(1'b0));
  FDRE \mem_reg[96][12] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[96][12] ),
        .R(1'b0));
  FDRE \mem_reg[96][13] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[96][13] ),
        .R(1'b0));
  FDRE \mem_reg[96][14] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[96][14] ),
        .R(1'b0));
  FDRE \mem_reg[96][15] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[96][15] ),
        .R(1'b0));
  FDRE \mem_reg[96][16] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \mem_reg[96][17] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \mem_reg[96][18] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \mem_reg[96][19] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \mem_reg[96][1] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[96][1] ),
        .R(1'b0));
  FDRE \mem_reg[96][20] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \mem_reg[96][21] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \mem_reg[96][22] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \mem_reg[96][23] 
       (.C(ramClk),
        .CE(\mem[96][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \mem_reg[96][24] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[24]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \mem_reg[96][25] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[25]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \mem_reg[96][26] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[26]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \mem_reg[96][27] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[27]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \mem_reg[96][28] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[28]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \mem_reg[96][29] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[29]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \mem_reg[96][2] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[96][2] ),
        .R(1'b0));
  FDRE \mem_reg[96][30] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[30]),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \mem_reg[96][31] 
       (.C(ramClk),
        .CE(\mem[96][31]_i_1_n_0 ),
        .D(ramInData[31]),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \mem_reg[96][3] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[96][3] ),
        .R(1'b0));
  FDRE \mem_reg[96][4] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[96][4] ),
        .R(1'b0));
  FDRE \mem_reg[96][5] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[96][5] ),
        .R(1'b0));
  FDRE \mem_reg[96][6] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[96][6] ),
        .R(1'b0));
  FDRE \mem_reg[96][7] 
       (.C(ramClk),
        .CE(\mem[96][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[96][7] ),
        .R(1'b0));
  FDRE \mem_reg[96][8] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[96][8] ),
        .R(1'b0));
  FDRE \mem_reg[96][9] 
       (.C(ramClk),
        .CE(\mem[96][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[96][9] ),
        .R(1'b0));
  FDRE \mem_reg[97][0] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[97][0] ),
        .R(1'b0));
  FDRE \mem_reg[97][10] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[97][10] ),
        .R(1'b0));
  FDRE \mem_reg[97][11] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[97][11] ),
        .R(1'b0));
  FDRE \mem_reg[97][12] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[97][12] ),
        .R(1'b0));
  FDRE \mem_reg[97][13] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[97][13] ),
        .R(1'b0));
  FDRE \mem_reg[97][14] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[97][14] ),
        .R(1'b0));
  FDRE \mem_reg[97][15] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[97][15] ),
        .R(1'b0));
  FDRE \mem_reg[97][16] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[16]),
        .Q(p_3_in[0]),
        .R(1'b0));
  FDRE \mem_reg[97][17] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[17]),
        .Q(p_3_in[1]),
        .R(1'b0));
  FDRE \mem_reg[97][18] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[18]),
        .Q(p_3_in[2]),
        .R(1'b0));
  FDRE \mem_reg[97][19] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[19]),
        .Q(p_3_in[3]),
        .R(1'b0));
  FDRE \mem_reg[97][1] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[97][1] ),
        .R(1'b0));
  FDRE \mem_reg[97][20] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[20]),
        .Q(p_3_in[4]),
        .R(1'b0));
  FDRE \mem_reg[97][21] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[21]),
        .Q(p_3_in[5]),
        .R(1'b0));
  FDRE \mem_reg[97][22] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[22]),
        .Q(p_3_in[6]),
        .R(1'b0));
  FDRE \mem_reg[97][23] 
       (.C(ramClk),
        .CE(p_5_out__1[23]),
        .D(ramInData[23]),
        .Q(p_3_in[7]),
        .R(1'b0));
  FDRE \mem_reg[97][24] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[24]),
        .Q(p_3_in[8]),
        .R(1'b0));
  FDRE \mem_reg[97][25] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[25]),
        .Q(p_3_in[9]),
        .R(1'b0));
  FDRE \mem_reg[97][26] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[26]),
        .Q(p_3_in[10]),
        .R(1'b0));
  FDRE \mem_reg[97][27] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[27]),
        .Q(p_3_in[11]),
        .R(1'b0));
  FDRE \mem_reg[97][28] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[28]),
        .Q(p_3_in[12]),
        .R(1'b0));
  FDRE \mem_reg[97][29] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[29]),
        .Q(p_3_in[13]),
        .R(1'b0));
  FDRE \mem_reg[97][2] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[97][2] ),
        .R(1'b0));
  FDRE \mem_reg[97][30] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[30]),
        .Q(p_3_in[14]),
        .R(1'b0));
  FDRE \mem_reg[97][31] 
       (.C(ramClk),
        .CE(p_5_out__1[31]),
        .D(ramInData[31]),
        .Q(p_3_in[15]),
        .R(1'b0));
  FDRE \mem_reg[97][3] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[97][3] ),
        .R(1'b0));
  FDRE \mem_reg[97][4] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[97][4] ),
        .R(1'b0));
  FDRE \mem_reg[97][5] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[97][5] ),
        .R(1'b0));
  FDRE \mem_reg[97][6] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[97][6] ),
        .R(1'b0));
  FDRE \mem_reg[97][7] 
       (.C(ramClk),
        .CE(p_5_out__1[7]),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[97][7] ),
        .R(1'b0));
  FDRE \mem_reg[97][8] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[97][8] ),
        .R(1'b0));
  FDRE \mem_reg[97][9] 
       (.C(ramClk),
        .CE(p_5_out__1[15]),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[97][9] ),
        .R(1'b0));
  FDRE \mem_reg[98][0] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[98][0] ),
        .R(1'b0));
  FDRE \mem_reg[98][10] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[98][10] ),
        .R(1'b0));
  FDRE \mem_reg[98][11] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[98][11] ),
        .R(1'b0));
  FDRE \mem_reg[98][12] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[98][12] ),
        .R(1'b0));
  FDRE \mem_reg[98][13] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[98][13] ),
        .R(1'b0));
  FDRE \mem_reg[98][14] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[98][14] ),
        .R(1'b0));
  FDRE \mem_reg[98][15] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[98][15] ),
        .R(1'b0));
  FDRE \mem_reg[98][16] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[98][16] ),
        .R(1'b0));
  FDRE \mem_reg[98][17] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[98][17] ),
        .R(1'b0));
  FDRE \mem_reg[98][18] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[98][18] ),
        .R(1'b0));
  FDRE \mem_reg[98][19] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[98][19] ),
        .R(1'b0));
  FDRE \mem_reg[98][1] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[98][1] ),
        .R(1'b0));
  FDRE \mem_reg[98][20] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[98][20] ),
        .R(1'b0));
  FDRE \mem_reg[98][21] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[98][21] ),
        .R(1'b0));
  FDRE \mem_reg[98][22] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[98][22] ),
        .R(1'b0));
  FDRE \mem_reg[98][23] 
       (.C(ramClk),
        .CE(p_5_out__0[23]),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[98][23] ),
        .R(1'b0));
  FDRE \mem_reg[98][24] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[24]),
        .Q(\mem_reg_n_0_[98][24] ),
        .R(1'b0));
  FDRE \mem_reg[98][25] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[25]),
        .Q(\mem_reg_n_0_[98][25] ),
        .R(1'b0));
  FDRE \mem_reg[98][26] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[26]),
        .Q(\mem_reg_n_0_[98][26] ),
        .R(1'b0));
  FDRE \mem_reg[98][27] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[27]),
        .Q(\mem_reg_n_0_[98][27] ),
        .R(1'b0));
  FDRE \mem_reg[98][28] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[28]),
        .Q(\mem_reg_n_0_[98][28] ),
        .R(1'b0));
  FDRE \mem_reg[98][29] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[29]),
        .Q(\mem_reg_n_0_[98][29] ),
        .R(1'b0));
  FDRE \mem_reg[98][2] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[98][2] ),
        .R(1'b0));
  FDRE \mem_reg[98][30] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[30]),
        .Q(\mem_reg_n_0_[98][30] ),
        .R(1'b0));
  FDRE \mem_reg[98][31] 
       (.C(ramClk),
        .CE(p_5_out__0[31]),
        .D(ramInData[31]),
        .Q(\mem_reg_n_0_[98][31] ),
        .R(1'b0));
  FDRE \mem_reg[98][3] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[98][3] ),
        .R(1'b0));
  FDRE \mem_reg[98][4] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[98][4] ),
        .R(1'b0));
  FDRE \mem_reg[98][5] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[98][5] ),
        .R(1'b0));
  FDRE \mem_reg[98][6] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[98][6] ),
        .R(1'b0));
  FDRE \mem_reg[98][7] 
       (.C(ramClk),
        .CE(p_5_out__0[7]),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[98][7] ),
        .R(1'b0));
  FDRE \mem_reg[98][8] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[98][8] ),
        .R(1'b0));
  FDRE \mem_reg[98][9] 
       (.C(ramClk),
        .CE(p_5_out__0[15]),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[98][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[9][0] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[0]),
        .Q(\mem_reg_n_0_[9][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][10] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[10]),
        .Q(\mem_reg_n_0_[9][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][11] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[11]),
        .Q(\mem_reg_n_0_[9][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][12] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[12]),
        .Q(\mem_reg_n_0_[9][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][13] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[13]),
        .Q(\mem_reg_n_0_[9][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][14] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[14]),
        .Q(\mem_reg_n_0_[9][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][15] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[15]),
        .Q(\mem_reg_n_0_[9][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][16] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[16]),
        .Q(\mem_reg_n_0_[9][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][17] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[17]),
        .Q(\mem_reg_n_0_[9][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][18] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[18]),
        .Q(\mem_reg_n_0_[9][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][19] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[19]),
        .Q(\mem_reg_n_0_[9][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][1] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[1]),
        .Q(\mem_reg_n_0_[9][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][20] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[20]),
        .Q(\mem_reg_n_0_[9][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][21] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[21]),
        .Q(\mem_reg_n_0_[9][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][22] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[22]),
        .Q(\mem_reg_n_0_[9][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][23] 
       (.C(ramClk),
        .CE(\mem[9][23]_i_1_n_0 ),
        .D(ramInData[23]),
        .Q(\mem_reg_n_0_[9][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][2] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[2]),
        .Q(\mem_reg_n_0_[9][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][3] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[3]),
        .Q(\mem_reg_n_0_[9][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][4] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[4]),
        .Q(\mem_reg_n_0_[9][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[9][5] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[5]),
        .Q(\mem_reg_n_0_[9][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][6] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[6]),
        .Q(\mem_reg_n_0_[9][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][7] 
       (.C(ramClk),
        .CE(\mem[9][7]_i_1_n_0 ),
        .D(ramInData[7]),
        .Q(\mem_reg_n_0_[9][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][8] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[8]),
        .Q(\mem_reg_n_0_[9][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \mem_reg[9][9] 
       (.C(ramClk),
        .CE(\mem[9][15]_i_1_n_0 ),
        .D(ramInData[9]),
        .Q(\mem_reg_n_0_[9][9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r1_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M preTxTime_reg_r1_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[1:0]),
        .DIB(realTimeCnt_reg[3:2]),
        .DIC(realTimeCnt_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime01[1:0]),
        .DOB(s1CommTime01[3:2]),
        .DOC(s1CommTime01[5:4]),
        .DOD(NLW_preTxTime_reg_r1_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    preTxTime_reg_r1_0_1_0_5_i_1
       (.I0(hostWgPreDataGate_f),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt1),
        .I3(wgActTimeCnt0),
        .O(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    preTxTime_reg_r1_0_1_0_5_i_10
       (.I0(wgActWaitTimeCnt_reg[23]),
        .I1(wgActWaitTimeCnt_reg[22]),
        .I2(wgActWaitTimeCnt_reg[21]),
        .O(preTxTime_reg_r1_0_1_0_5_i_10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    preTxTime_reg_r1_0_1_0_5_i_11
       (.I0(wgActWaitTimeCnt_reg[19]),
        .I1(wgActWaitTimeCnt_reg[18]),
        .I2(wgActWaitTimeCnt_reg[20]),
        .O(preTxTime_reg_r1_0_1_0_5_i_11_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    preTxTime_reg_r1_0_1_0_5_i_12
       (.I0(wgActWaitTimeCnt_reg[17]),
        .I1(wgActWaitTimeCnt_reg[16]),
        .I2(\bmem_reg_n_0_[12][15] ),
        .I3(wgActWaitTimeCnt_reg[15]),
        .O(preTxTime_reg_r1_0_1_0_5_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    preTxTime_reg_r1_0_1_0_5_i_13
       (.I0(wgActWaitTimeCnt_reg[12]),
        .I1(\bmem_reg_n_0_[12][12] ),
        .I2(wgActWaitTimeCnt_reg[13]),
        .I3(\bmem_reg_n_0_[12][13] ),
        .I4(\bmem_reg_n_0_[12][14] ),
        .I5(wgActWaitTimeCnt_reg[14]),
        .O(preTxTime_reg_r1_0_1_0_5_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    preTxTime_reg_r1_0_1_0_5_i_14
       (.I0(wgActWidthTimeCnt[0]),
        .I1(wgActWidthTimeCnt[11]),
        .I2(wgActWidthTimeCnt[8]),
        .I3(wgActWidthTimeCnt[4]),
        .O(preTxTime_reg_r1_0_1_0_5_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    preTxTime_reg_r1_0_1_0_5_i_15
       (.I0(wgActWidthTimeCnt[1]),
        .I1(wgActWidthTimeCnt[12]),
        .I2(wgActWidthTimeCnt[2]),
        .I3(wgActWidthTimeCnt[15]),
        .I4(preTxTime_reg_r1_0_1_0_5_i_20_n_0),
        .O(preTxTime_reg_r1_0_1_0_5_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    preTxTime_reg_r1_0_1_0_5_i_16
       (.I0(wgActWaitTimeCnt_reg[10]),
        .I1(\bmem_reg_n_0_[12][10] ),
        .I2(wgActWaitTimeCnt_reg[11]),
        .I3(\bmem_reg_n_0_[12][11] ),
        .I4(\bmem_reg_n_0_[12][9] ),
        .I5(wgActWaitTimeCnt_reg[9]),
        .O(preTxTime_reg_r1_0_1_0_5_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    preTxTime_reg_r1_0_1_0_5_i_17
       (.I0(wgActWaitTimeCnt_reg[6]),
        .I1(\bmem_reg_n_0_[12][6] ),
        .I2(wgActWaitTimeCnt_reg[7]),
        .I3(\bmem_reg_n_0_[12][7] ),
        .I4(\bmem_reg_n_0_[12][8] ),
        .I5(wgActWaitTimeCnt_reg[8]),
        .O(preTxTime_reg_r1_0_1_0_5_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    preTxTime_reg_r1_0_1_0_5_i_18
       (.I0(wgActWaitTimeCnt_reg[4]),
        .I1(\bmem_reg_n_0_[12][4] ),
        .I2(wgActWaitTimeCnt_reg[5]),
        .I3(\bmem_reg_n_0_[12][5] ),
        .I4(\bmem_reg_n_0_[12][3] ),
        .I5(wgActWaitTimeCnt_reg[3]),
        .O(preTxTime_reg_r1_0_1_0_5_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    preTxTime_reg_r1_0_1_0_5_i_19
       (.I0(wgActWaitTimeCnt_reg[0]),
        .I1(\bmem_reg_n_0_[12][0] ),
        .I2(wgActWaitTimeCnt_reg[1]),
        .I3(\bmem_reg_n_0_[12][1] ),
        .I4(\bmem_reg_n_0_[12][2] ),
        .I5(wgActWaitTimeCnt_reg[2]),
        .O(preTxTime_reg_r1_0_1_0_5_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    preTxTime_reg_r1_0_1_0_5_i_2
       (.I0(preTxTime_reg_r1_0_1_0_5_i_3_n_0),
        .I1(preTxTime_reg_r1_0_1_0_5_i_4_n_0),
        .I2(preTxTime_reg_r1_0_1_0_5_i_5_n_0),
        .I3(preTxTime_reg_r1_0_1_0_5_i_6_n_0),
        .I4(preTxTime_reg_r1_0_1_0_5_i_7_n_0),
        .I5(preTxTime_reg_r1_0_1_0_5_i_8_n_0),
        .O(wgActTimeCnt0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    preTxTime_reg_r1_0_1_0_5_i_20
       (.I0(wgActWidthTimeCnt[14]),
        .I1(wgActWidthTimeCnt[6]),
        .I2(wgActWidthTimeCnt[7]),
        .I3(wgActWidthTimeCnt[5]),
        .O(preTxTime_reg_r1_0_1_0_5_i_20_n_0));
  CARRY4 preTxTime_reg_r1_0_1_0_5_i_3
       (.CI(preTxTime_reg_r1_0_1_0_5_i_9_n_0),
        .CO({preTxTime_reg_r1_0_1_0_5_i_3_n_0,preTxTime_reg_r1_0_1_0_5_i_3_n_1,preTxTime_reg_r1_0_1_0_5_i_3_n_2,preTxTime_reg_r1_0_1_0_5_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_preTxTime_reg_r1_0_1_0_5_i_3_O_UNCONNECTED[3:0]),
        .S({preTxTime_reg_r1_0_1_0_5_i_10_n_0,preTxTime_reg_r1_0_1_0_5_i_11_n_0,preTxTime_reg_r1_0_1_0_5_i_12_n_0,preTxTime_reg_r1_0_1_0_5_i_13_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    preTxTime_reg_r1_0_1_0_5_i_4
       (.I0(preTxTime_reg_r1_0_1_0_5_i_14_n_0),
        .I1(wgActWidthTimeCnt[9]),
        .I2(wgActWidthTimeCnt[3]),
        .I3(wgActWidthTimeCnt[13]),
        .I4(wgActWidthTimeCnt[10]),
        .I5(preTxTime_reg_r1_0_1_0_5_i_15_n_0),
        .O(preTxTime_reg_r1_0_1_0_5_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    preTxTime_reg_r1_0_1_0_5_i_5
       (.I0(wgActWidthTimeCnt[18]),
        .I1(wgActWidthTimeCnt[19]),
        .O(preTxTime_reg_r1_0_1_0_5_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    preTxTime_reg_r1_0_1_0_5_i_6
       (.I0(wgActWidthTimeCnt[16]),
        .I1(wgActWidthTimeCnt[17]),
        .O(preTxTime_reg_r1_0_1_0_5_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    preTxTime_reg_r1_0_1_0_5_i_7
       (.I0(wgActWidthTimeCnt[22]),
        .I1(wgActWidthTimeCnt[23]),
        .O(preTxTime_reg_r1_0_1_0_5_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    preTxTime_reg_r1_0_1_0_5_i_8
       (.I0(wgActWidthTimeCnt[20]),
        .I1(wgActWidthTimeCnt[21]),
        .O(preTxTime_reg_r1_0_1_0_5_i_8_n_0));
  CARRY4 preTxTime_reg_r1_0_1_0_5_i_9
       (.CI(1'b0),
        .CO({preTxTime_reg_r1_0_1_0_5_i_9_n_0,preTxTime_reg_r1_0_1_0_5_i_9_n_1,preTxTime_reg_r1_0_1_0_5_i_9_n_2,preTxTime_reg_r1_0_1_0_5_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_preTxTime_reg_r1_0_1_0_5_i_9_O_UNCONNECTED[3:0]),
        .S({preTxTime_reg_r1_0_1_0_5_i_16_n_0,preTxTime_reg_r1_0_1_0_5_i_17_n_0,preTxTime_reg_r1_0_1_0_5_i_18_n_0,preTxTime_reg_r1_0_1_0_5_i_19_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r1_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M preTxTime_reg_r1_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[13:12]),
        .DIB(realTimeCnt_reg[15:14]),
        .DIC(realTimeCnt_reg[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime01[13:12]),
        .DOB(s1CommTime01[15:14]),
        .DOC(s1CommTime01[17:16]),
        .DOD(NLW_preTxTime_reg_r1_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r1_0_1_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M preTxTime_reg_r1_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[19:18]),
        .DIB(realTimeCnt_reg[21:20]),
        .DIC(realTimeCnt_reg[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime01[19:18]),
        .DOB(s1CommTime01[21:20]),
        .DOC(s1CommTime01[23:22]),
        .DOD(NLW_preTxTime_reg_r1_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r1_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M preTxTime_reg_r1_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxData0_wb[8]}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[7:6]),
        .DIB(realTimeCnt_reg[9:8]),
        .DIC(realTimeCnt_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime01[7:6]),
        .DOB(s1CommTime01[9:8]),
        .DOC(s1CommTime01[11:10]),
        .DOD(NLW_preTxTime_reg_r1_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r2_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M preTxTime_reg_r2_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[1:0]),
        .DIB(realTimeCnt_reg[3:2]),
        .DIC(realTimeCnt_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime11[1:0]),
        .DOB(s1CommTime11[3:2]),
        .DOC(s1CommTime11[5:4]),
        .DOD(NLW_preTxTime_reg_r2_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r2_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M preTxTime_reg_r2_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[13:12]),
        .DIB(realTimeCnt_reg[15:14]),
        .DIC(realTimeCnt_reg[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime11[13:12]),
        .DOB(s1CommTime11[15:14]),
        .DOC(s1CommTime11[17:16]),
        .DOD(NLW_preTxTime_reg_r2_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r2_0_1_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M preTxTime_reg_r2_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[19:18]),
        .DIB(realTimeCnt_reg[21:20]),
        .DIC(realTimeCnt_reg[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime11[19:18]),
        .DOB(s1CommTime11[21:20]),
        .DOC(s1CommTime11[23:22]),
        .DOD(NLW_preTxTime_reg_r2_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r2_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M preTxTime_reg_r2_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,hostS1RxProc_n_0}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[7:6]),
        .DIB(realTimeCnt_reg[9:8]),
        .DIC(realTimeCnt_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(s1CommTime11[7:6]),
        .DOB(s1CommTime11[9:8]),
        .DOC(s1CommTime11[11:10]),
        .DOD(NLW_preTxTime_reg_r2_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r3_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M preTxTime_reg_r3_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[1:0]),
        .DIB(realTimeCnt_reg[3:2]),
        .DIC(realTimeCnt_reg[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(s2CommTime1[1:0]),
        .DOB(s2CommTime1[3:2]),
        .DOC(s2CommTime1[5:4]),
        .DOD(NLW_preTxTime_reg_r3_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r3_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M preTxTime_reg_r3_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[13:12]),
        .DIB(realTimeCnt_reg[15:14]),
        .DIC(realTimeCnt_reg[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(s2CommTime1[13:12]),
        .DOB(s2CommTime1[15:14]),
        .DOC(s2CommTime1[17:16]),
        .DOD(NLW_preTxTime_reg_r3_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r3_0_1_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M preTxTime_reg_r3_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[19:18]),
        .DIB(realTimeCnt_reg[21:20]),
        .DIC(realTimeCnt_reg[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(s2CommTime1[19:18]),
        .DOB(s2CommTime1[21:20]),
        .DOC(s2CommTime1[23:22]),
        .DOD(NLW_preTxTime_reg_r3_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "preTxTime_reg_r3_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M preTxTime_reg_r3_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s2CommTime2}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,hostTxSerial_reg}),
        .DIA(realTimeCnt_reg[7:6]),
        .DIB(realTimeCnt_reg[9:8]),
        .DIC(realTimeCnt_reg[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(s2CommTime1[7:6]),
        .DOB(s2CommTime1[9:8]),
        .DOC(s2CommTime1[11:10]),
        .DOD(NLW_preTxTime_reg_r3_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk160m),
        .WE(preTxTime_reg_r1_0_1_0_5_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[0]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[0]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[0]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[0]_i_10 
       (.I0(\rmem[6]__0 [0]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [0]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [0]),
        .O(\ramOutDataR[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_11 
       (.I0(\rmem[3]__0 [0]),
        .I1(\rmem[2]__0 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [0]),
        .O(\ramOutDataR[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_12 
       (.I0(\rmem_reg[59]_154 [0]),
        .I1(\rmem_reg[58]_155 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [0]),
        .O(\ramOutDataR[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_13 
       (.I0(\rmem_reg[63]_150 [0]),
        .I1(\rmem_reg[62]_151 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [0]),
        .O(\ramOutDataR[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_14 
       (.I0(\rmem_reg[51]_162 [0]),
        .I1(\rmem_reg[50]_163 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [0]),
        .O(\ramOutDataR[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_15 
       (.I0(\rmem_reg[55]_158 [0]),
        .I1(\rmem_reg[54]_159 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [0]),
        .O(\ramOutDataR[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_16 
       (.I0(\rmem[35]_149 [0]),
        .I1(\rmem[34]_148 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [0]),
        .O(\ramOutDataR[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_17 
       (.I0(\rmem_reg[39]_167 [0]),
        .I1(\rmem_reg[38]_168 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[36]_170 [0]),
        .O(\ramOutDataR[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_2 
       (.I0(\ramOutDataR_reg[0]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[0]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR[0]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .I5(\ramOutDataR_reg[0]_i_7_n_0 ),
        .O(\ramOutDataR[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_3 
       (.I0(\ramOutDataR[0]_i_8_n_0 ),
        .I1(\ramOutDataR[0]_i_9_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[0]_i_10_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[0]_i_11_n_0 ),
        .O(\ramOutDataR[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ramOutDataR[0]_i_6 
       (.I0(ramAddr[1]),
        .I1(\rmem_reg[40]_166 [0]),
        .I2(ramAddr[0]),
        .I3(ramAddr[2]),
        .O(\ramOutDataR[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[0]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [0]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[0]_i_9 
       (.I0(\rmem[11]__0 [0]),
        .I1(\rmem[10]__0 [0]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [0]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [0]),
        .O(\ramOutDataR[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[10]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[10]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[10]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_10 
       (.I0(\rmem[3]__0 [10]),
        .I1(\rmem[2]__0 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [10]),
        .O(\ramOutDataR[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_11 
       (.I0(\rmem_reg[59]_154 [10]),
        .I1(\rmem_reg[58]_155 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [10]),
        .O(\ramOutDataR[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_12 
       (.I0(\rmem_reg[63]_150 [10]),
        .I1(\rmem_reg[62]_151 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [10]),
        .O(\ramOutDataR[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_13 
       (.I0(\rmem_reg[51]_162 [10]),
        .I1(\rmem_reg[50]_163 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [10]),
        .O(\ramOutDataR[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_14 
       (.I0(\rmem_reg[55]_158 [10]),
        .I1(\rmem_reg[54]_159 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [10]),
        .O(\ramOutDataR[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_15 
       (.I0(\rmem[35]_149 [10]),
        .I1(\rmem[34]_148 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [10]),
        .O(\ramOutDataR[10]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[10]_i_16 
       (.I0(\rmem_reg[39]_167 [10]),
        .I1(\rmem_reg[38]_168 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [10]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[10]_i_2 
       (.I0(\ramOutDataR_reg[10]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[10]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[10]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_3 
       (.I0(\ramOutDataR[10]_i_7_n_0 ),
        .I1(\ramOutDataR[10]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[10]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[10]_i_10_n_0 ),
        .O(\ramOutDataR[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[10]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [10]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[10]_i_8 
       (.I0(\rmem[11]__0 [10]),
        .I1(\rmem[10]__0 [10]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [10]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [10]),
        .O(\ramOutDataR[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[10]_i_9 
       (.I0(\rmem[6]__0 [10]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [10]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [10]),
        .O(\ramOutDataR[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[11]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[11]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[11]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_10 
       (.I0(\rmem[3]__0 [11]),
        .I1(\rmem[2]__0 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [11]),
        .O(\ramOutDataR[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_11 
       (.I0(\rmem_reg[59]_154 [11]),
        .I1(\rmem_reg[58]_155 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [11]),
        .O(\ramOutDataR[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_12 
       (.I0(\rmem_reg[63]_150 [11]),
        .I1(\rmem_reg[62]_151 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [11]),
        .O(\ramOutDataR[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_13 
       (.I0(\rmem_reg[51]_162 [11]),
        .I1(\rmem_reg[50]_163 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [11]),
        .O(\ramOutDataR[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_14 
       (.I0(\rmem_reg[55]_158 [11]),
        .I1(\rmem_reg[54]_159 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [11]),
        .O(\ramOutDataR[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_15 
       (.I0(\rmem[35]_149 [11]),
        .I1(\rmem[34]_148 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [11]),
        .O(\ramOutDataR[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[11]_i_16 
       (.I0(\rmem_reg[39]_167 [11]),
        .I1(\rmem_reg[38]_168 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [11]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[11]_i_2 
       (.I0(\ramOutDataR_reg[11]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[11]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[11]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_3 
       (.I0(\ramOutDataR[11]_i_7_n_0 ),
        .I1(\ramOutDataR[11]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[11]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[11]_i_10_n_0 ),
        .O(\ramOutDataR[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[11]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [11]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[11]_i_8 
       (.I0(\rmem[11]__0 [11]),
        .I1(\rmem[10]__0 [11]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [11]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [11]),
        .O(\ramOutDataR[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[11]_i_9 
       (.I0(\rmem[6]__0 [11]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [11]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [11]),
        .O(\ramOutDataR[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[12]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[12]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[12]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_10 
       (.I0(\rmem[3]__0 [12]),
        .I1(\rmem[2]__0 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [12]),
        .O(\ramOutDataR[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_11 
       (.I0(\rmem_reg[59]_154 [12]),
        .I1(\rmem_reg[58]_155 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [12]),
        .O(\ramOutDataR[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_12 
       (.I0(\rmem_reg[63]_150 [12]),
        .I1(\rmem_reg[62]_151 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [12]),
        .O(\ramOutDataR[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_13 
       (.I0(\rmem_reg[51]_162 [12]),
        .I1(\rmem_reg[50]_163 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [12]),
        .O(\ramOutDataR[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_14 
       (.I0(\rmem_reg[55]_158 [12]),
        .I1(\rmem_reg[54]_159 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [12]),
        .O(\ramOutDataR[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_15 
       (.I0(\rmem[35]_149 [12]),
        .I1(\rmem[34]_148 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [12]),
        .O(\ramOutDataR[12]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[12]_i_16 
       (.I0(\rmem_reg[39]_167 [12]),
        .I1(\rmem_reg[38]_168 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [12]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[12]_i_2 
       (.I0(\ramOutDataR_reg[12]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[12]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[12]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_3 
       (.I0(\ramOutDataR[12]_i_7_n_0 ),
        .I1(\ramOutDataR[12]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[12]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[12]_i_10_n_0 ),
        .O(\ramOutDataR[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[12]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [12]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[12]_i_8 
       (.I0(\rmem[11]__0 [12]),
        .I1(\rmem[10]__0 [12]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [12]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [12]),
        .O(\ramOutDataR[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[12]_i_9 
       (.I0(\rmem[6]__0 [12]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [12]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [12]),
        .O(\ramOutDataR[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[13]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[13]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[13]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_10 
       (.I0(\rmem[3]__0 [13]),
        .I1(\rmem[2]__0 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [13]),
        .O(\ramOutDataR[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_11 
       (.I0(\rmem_reg[59]_154 [13]),
        .I1(\rmem_reg[58]_155 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [13]),
        .O(\ramOutDataR[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_12 
       (.I0(\rmem_reg[63]_150 [13]),
        .I1(\rmem_reg[62]_151 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [13]),
        .O(\ramOutDataR[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_13 
       (.I0(\rmem_reg[51]_162 [13]),
        .I1(\rmem_reg[50]_163 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [13]),
        .O(\ramOutDataR[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_14 
       (.I0(\rmem_reg[55]_158 [13]),
        .I1(\rmem_reg[54]_159 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [13]),
        .O(\ramOutDataR[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_15 
       (.I0(\rmem[35]_149 [13]),
        .I1(\rmem[34]_148 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [13]),
        .O(\ramOutDataR[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[13]_i_16 
       (.I0(\rmem_reg[39]_167 [13]),
        .I1(\rmem_reg[38]_168 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [13]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[13]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[13]_i_2 
       (.I0(\ramOutDataR_reg[13]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[13]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[13]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_3 
       (.I0(\ramOutDataR[13]_i_7_n_0 ),
        .I1(\ramOutDataR[13]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[13]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[13]_i_10_n_0 ),
        .O(\ramOutDataR[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[13]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [13]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[13]_i_8 
       (.I0(\rmem[11]__0 [13]),
        .I1(\rmem[10]__0 [13]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [13]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [13]),
        .O(\ramOutDataR[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[13]_i_9 
       (.I0(\rmem[6]__0 [13]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [13]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [13]),
        .O(\ramOutDataR[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[14]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[14]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[14]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_10 
       (.I0(\rmem[3]__0 [14]),
        .I1(\rmem[2]__0 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [14]),
        .O(\ramOutDataR[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_11 
       (.I0(\rmem_reg[59]_154 [14]),
        .I1(\rmem_reg[58]_155 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [14]),
        .O(\ramOutDataR[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_12 
       (.I0(\rmem_reg[63]_150 [14]),
        .I1(\rmem_reg[62]_151 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [14]),
        .O(\ramOutDataR[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_13 
       (.I0(\rmem_reg[51]_162 [14]),
        .I1(\rmem_reg[50]_163 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [14]),
        .O(\ramOutDataR[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_14 
       (.I0(\rmem_reg[55]_158 [14]),
        .I1(\rmem_reg[54]_159 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [14]),
        .O(\ramOutDataR[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_15 
       (.I0(\rmem[35]_149 [14]),
        .I1(\rmem[34]_148 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [14]),
        .O(\ramOutDataR[14]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[14]_i_16 
       (.I0(\rmem_reg[39]_167 [14]),
        .I1(\rmem_reg[38]_168 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [14]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[14]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[14]_i_2 
       (.I0(\ramOutDataR_reg[14]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[14]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[14]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_3 
       (.I0(\ramOutDataR[14]_i_7_n_0 ),
        .I1(\ramOutDataR[14]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[14]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[14]_i_10_n_0 ),
        .O(\ramOutDataR[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[14]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [14]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[14]_i_8 
       (.I0(\rmem[11]__0 [14]),
        .I1(\rmem[10]__0 [14]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [14]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [14]),
        .O(\ramOutDataR[14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[14]_i_9 
       (.I0(\rmem[6]__0 [14]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [14]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [14]),
        .O(\ramOutDataR[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[15]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[15]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[15]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_10 
       (.I0(\rmem[3]__0 [15]),
        .I1(\rmem[2]__0 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [15]),
        .O(\ramOutDataR[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_11 
       (.I0(\rmem_reg[59]_154 [15]),
        .I1(\rmem_reg[58]_155 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [15]),
        .O(\ramOutDataR[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_12 
       (.I0(\rmem_reg[63]_150 [15]),
        .I1(\rmem_reg[62]_151 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [15]),
        .O(\ramOutDataR[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_13 
       (.I0(\rmem_reg[51]_162 [15]),
        .I1(\rmem_reg[50]_163 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [15]),
        .O(\ramOutDataR[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_14 
       (.I0(\rmem_reg[55]_158 [15]),
        .I1(\rmem_reg[54]_159 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [15]),
        .O(\ramOutDataR[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_15 
       (.I0(\rmem[35]_149 [15]),
        .I1(\rmem[34]_148 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [15]),
        .O(\ramOutDataR[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[15]_i_16 
       (.I0(\rmem_reg[39]_167 [15]),
        .I1(\rmem_reg[38]_168 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [15]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[15]_i_2 
       (.I0(\ramOutDataR_reg[15]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[15]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[15]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_3 
       (.I0(\ramOutDataR[15]_i_7_n_0 ),
        .I1(\ramOutDataR[15]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[15]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[15]_i_10_n_0 ),
        .O(\ramOutDataR[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[15]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [15]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[15]_i_8 
       (.I0(\rmem[11]__0 [15]),
        .I1(\rmem[10]__0 [15]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [15]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [15]),
        .O(\ramOutDataR[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[15]_i_9 
       (.I0(\rmem[6]__0 [15]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [15]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [15]),
        .O(\ramOutDataR[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[16]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[16]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[16]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_10 
       (.I0(\rmem_reg[63]_150 [16]),
        .I1(\rmem_reg[62]_151 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [16]),
        .O(\ramOutDataR[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_11 
       (.I0(\rmem_reg[51]_162 [16]),
        .I1(\rmem_reg[50]_163 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [16]),
        .O(\ramOutDataR[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_12 
       (.I0(\rmem_reg[55]_158 [16]),
        .I1(\rmem_reg[54]_159 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [16]),
        .O(\ramOutDataR[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_13 
       (.I0(\rmem[35]_149 [16]),
        .I1(\rmem[34]_148 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [16]),
        .O(\ramOutDataR[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[16]_i_14 
       (.I0(\rmem_reg[39]_167 [16]),
        .I1(\rmem_reg[38]_168 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [16]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_15 
       (.I0(\rmem[3]__0 [16]),
        .I1(\rmem[2]__0 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [16]),
        .O(\ramOutDataR[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_16 
       (.I0(\rmem[11]__0 [16]),
        .I1(\rmem[10]__0 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [16]),
        .O(\ramOutDataR[16]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[16]_i_2 
       (.I0(\ramOutDataR_reg[16]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[16]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[16]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[16]_i_7 
       (.I0(\rmem[4]__0 [16]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [16]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[16]_i_15_n_0 ),
        .O(\ramOutDataR[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[16]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [16]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[16]_i_16_n_0 ),
        .O(\ramOutDataR[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[16]_i_9 
       (.I0(\rmem_reg[59]_154 [16]),
        .I1(\rmem_reg[58]_155 [16]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [16]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [16]),
        .O(\ramOutDataR[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[17]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[17]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[17]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_10 
       (.I0(\rmem_reg[63]_150 [17]),
        .I1(\rmem_reg[62]_151 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [17]),
        .O(\ramOutDataR[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_11 
       (.I0(\rmem_reg[51]_162 [17]),
        .I1(\rmem_reg[50]_163 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [17]),
        .O(\ramOutDataR[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_12 
       (.I0(\rmem_reg[55]_158 [17]),
        .I1(\rmem_reg[54]_159 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [17]),
        .O(\ramOutDataR[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_13 
       (.I0(\rmem[35]_149 [17]),
        .I1(\rmem[34]_148 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [17]),
        .O(\ramOutDataR[17]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[17]_i_14 
       (.I0(\rmem_reg[39]_167 [17]),
        .I1(\rmem_reg[38]_168 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [17]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_15 
       (.I0(\rmem[3]__0 [17]),
        .I1(\rmem[2]__0 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [17]),
        .O(\ramOutDataR[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_16 
       (.I0(\rmem[11]__0 [17]),
        .I1(\rmem[10]__0 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [17]),
        .O(\ramOutDataR[17]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[17]_i_2 
       (.I0(\ramOutDataR_reg[17]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[17]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[17]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[17]_i_7 
       (.I0(\rmem[4]__0 [17]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [17]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[17]_i_15_n_0 ),
        .O(\ramOutDataR[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[17]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [17]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[17]_i_16_n_0 ),
        .O(\ramOutDataR[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[17]_i_9 
       (.I0(\rmem_reg[59]_154 [17]),
        .I1(\rmem_reg[58]_155 [17]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [17]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [17]),
        .O(\ramOutDataR[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[18]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[18]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[18]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_10 
       (.I0(\rmem_reg[63]_150 [18]),
        .I1(\rmem_reg[62]_151 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [18]),
        .O(\ramOutDataR[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_11 
       (.I0(\rmem_reg[51]_162 [18]),
        .I1(\rmem_reg[50]_163 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [18]),
        .O(\ramOutDataR[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_12 
       (.I0(\rmem_reg[55]_158 [18]),
        .I1(\rmem_reg[54]_159 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [18]),
        .O(\ramOutDataR[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_13 
       (.I0(\rmem[35]_149 [18]),
        .I1(\rmem[34]_148 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [18]),
        .O(\ramOutDataR[18]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[18]_i_14 
       (.I0(\rmem_reg[39]_167 [18]),
        .I1(\rmem_reg[38]_168 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [18]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_15 
       (.I0(\rmem[3]__0 [18]),
        .I1(\rmem[2]__0 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [18]),
        .O(\ramOutDataR[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_16 
       (.I0(\rmem[11]__0 [18]),
        .I1(\rmem[10]__0 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [18]),
        .O(\ramOutDataR[18]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[18]_i_2 
       (.I0(\ramOutDataR_reg[18]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[18]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[18]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[18]_i_7 
       (.I0(\rmem[4]__0 [18]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [18]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[18]_i_15_n_0 ),
        .O(\ramOutDataR[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[18]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [18]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[18]_i_16_n_0 ),
        .O(\ramOutDataR[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[18]_i_9 
       (.I0(\rmem_reg[59]_154 [18]),
        .I1(\rmem_reg[58]_155 [18]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [18]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [18]),
        .O(\ramOutDataR[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[19]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[19]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[19]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_10 
       (.I0(\rmem_reg[63]_150 [19]),
        .I1(\rmem_reg[62]_151 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [19]),
        .O(\ramOutDataR[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_11 
       (.I0(\rmem_reg[51]_162 [19]),
        .I1(\rmem_reg[50]_163 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [19]),
        .O(\ramOutDataR[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_12 
       (.I0(\rmem_reg[55]_158 [19]),
        .I1(\rmem_reg[54]_159 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [19]),
        .O(\ramOutDataR[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_13 
       (.I0(\rmem[35]_149 [19]),
        .I1(\rmem[34]_148 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [19]),
        .O(\ramOutDataR[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[19]_i_14 
       (.I0(\rmem_reg[39]_167 [19]),
        .I1(\rmem_reg[38]_168 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [19]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_15 
       (.I0(\rmem[3]__0 [19]),
        .I1(\rmem[2]__0 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [19]),
        .O(\ramOutDataR[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_16 
       (.I0(\rmem[11]__0 [19]),
        .I1(\rmem[10]__0 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [19]),
        .O(\ramOutDataR[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[19]_i_2 
       (.I0(\ramOutDataR_reg[19]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[19]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[19]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[19]_i_7 
       (.I0(\rmem[4]__0 [19]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [19]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[19]_i_15_n_0 ),
        .O(\ramOutDataR[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[19]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [19]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[19]_i_16_n_0 ),
        .O(\ramOutDataR[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[19]_i_9 
       (.I0(\rmem_reg[59]_154 [19]),
        .I1(\rmem_reg[58]_155 [19]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [19]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [19]),
        .O(\ramOutDataR[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[1]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[1]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[1]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[1]_i_10 
       (.I0(\rmem[6]__0 [1]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [1]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [1]),
        .O(\ramOutDataR[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_11 
       (.I0(\rmem[3]__0 [1]),
        .I1(\rmem[2]__0 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [1]),
        .O(\ramOutDataR[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_12 
       (.I0(\rmem_reg[59]_154 [1]),
        .I1(\rmem_reg[58]_155 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [1]),
        .O(\ramOutDataR[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_13 
       (.I0(\rmem_reg[63]_150 [1]),
        .I1(\rmem_reg[62]_151 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [1]),
        .O(\ramOutDataR[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_14 
       (.I0(\rmem_reg[51]_162 [1]),
        .I1(\rmem_reg[50]_163 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [1]),
        .O(\ramOutDataR[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_15 
       (.I0(\rmem_reg[55]_158 [1]),
        .I1(\rmem_reg[54]_159 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [1]),
        .O(\ramOutDataR[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_16 
       (.I0(\rmem[35]_149 [1]),
        .I1(\rmem[34]_148 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [1]),
        .O(\ramOutDataR[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_17 
       (.I0(\rmem_reg[39]_167 [1]),
        .I1(\rmem_reg[38]_168 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[36]_170 [1]),
        .O(\ramOutDataR[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_2 
       (.I0(\ramOutDataR_reg[1]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[1]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR[1]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .I5(\ramOutDataR_reg[1]_i_7_n_0 ),
        .O(\ramOutDataR[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_3 
       (.I0(\ramOutDataR[1]_i_8_n_0 ),
        .I1(\ramOutDataR[1]_i_9_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[1]_i_10_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[1]_i_11_n_0 ),
        .O(\ramOutDataR[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ramOutDataR[1]_i_6 
       (.I0(ramAddr[1]),
        .I1(\rmem_reg[40]_166 [1]),
        .I2(ramAddr[0]),
        .I3(ramAddr[2]),
        .O(\ramOutDataR[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[1]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [1]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[1]_i_9 
       (.I0(\rmem[11]__0 [1]),
        .I1(\rmem[10]__0 [1]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [1]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [1]),
        .O(\ramOutDataR[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[20]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[20]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[20]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_10 
       (.I0(\rmem_reg[63]_150 [20]),
        .I1(\rmem_reg[62]_151 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [20]),
        .O(\ramOutDataR[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_11 
       (.I0(\rmem_reg[51]_162 [20]),
        .I1(\rmem_reg[50]_163 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [20]),
        .O(\ramOutDataR[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_12 
       (.I0(\rmem_reg[55]_158 [20]),
        .I1(\rmem_reg[54]_159 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [20]),
        .O(\ramOutDataR[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_13 
       (.I0(\rmem[35]_149 [20]),
        .I1(\rmem[34]_148 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [20]),
        .O(\ramOutDataR[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[20]_i_14 
       (.I0(\rmem_reg[39]_167 [20]),
        .I1(\rmem_reg[38]_168 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [20]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_15 
       (.I0(\rmem[3]__0 [20]),
        .I1(\rmem[2]__0 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [20]),
        .O(\ramOutDataR[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_16 
       (.I0(\rmem[11]__0 [20]),
        .I1(\rmem[10]__0 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [20]),
        .O(\ramOutDataR[20]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[20]_i_2 
       (.I0(\ramOutDataR_reg[20]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[20]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[20]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[20]_i_7 
       (.I0(\rmem[4]__0 [20]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [20]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[20]_i_15_n_0 ),
        .O(\ramOutDataR[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[20]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [20]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[20]_i_16_n_0 ),
        .O(\ramOutDataR[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[20]_i_9 
       (.I0(\rmem_reg[59]_154 [20]),
        .I1(\rmem_reg[58]_155 [20]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [20]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [20]),
        .O(\ramOutDataR[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[21]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[21]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[21]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_10 
       (.I0(\rmem_reg[63]_150 [21]),
        .I1(\rmem_reg[62]_151 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [21]),
        .O(\ramOutDataR[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_11 
       (.I0(\rmem_reg[51]_162 [21]),
        .I1(\rmem_reg[50]_163 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [21]),
        .O(\ramOutDataR[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_12 
       (.I0(\rmem_reg[55]_158 [21]),
        .I1(\rmem_reg[54]_159 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [21]),
        .O(\ramOutDataR[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_13 
       (.I0(\rmem[35]_149 [21]),
        .I1(\rmem[34]_148 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [21]),
        .O(\ramOutDataR[21]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[21]_i_14 
       (.I0(\rmem_reg[39]_167 [21]),
        .I1(\rmem_reg[38]_168 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [21]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_15 
       (.I0(\rmem[3]__0 [21]),
        .I1(\rmem[2]__0 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [21]),
        .O(\ramOutDataR[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_16 
       (.I0(\rmem[11]__0 [21]),
        .I1(\rmem[10]__0 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [21]),
        .O(\ramOutDataR[21]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[21]_i_2 
       (.I0(\ramOutDataR_reg[21]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[21]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[21]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[21]_i_7 
       (.I0(\rmem[4]__0 [21]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [21]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[21]_i_15_n_0 ),
        .O(\ramOutDataR[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[21]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [21]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[21]_i_16_n_0 ),
        .O(\ramOutDataR[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[21]_i_9 
       (.I0(\rmem_reg[59]_154 [21]),
        .I1(\rmem_reg[58]_155 [21]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [21]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [21]),
        .O(\ramOutDataR[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[22]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[22]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[22]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_10 
       (.I0(\rmem_reg[63]_150 [22]),
        .I1(\rmem_reg[62]_151 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [22]),
        .O(\ramOutDataR[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_11 
       (.I0(\rmem_reg[51]_162 [22]),
        .I1(\rmem_reg[50]_163 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [22]),
        .O(\ramOutDataR[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_12 
       (.I0(\rmem_reg[55]_158 [22]),
        .I1(\rmem_reg[54]_159 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [22]),
        .O(\ramOutDataR[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_13 
       (.I0(\rmem[35]_149 [22]),
        .I1(\rmem[34]_148 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [22]),
        .O(\ramOutDataR[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[22]_i_14 
       (.I0(\rmem_reg[39]_167 [22]),
        .I1(\rmem_reg[38]_168 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [22]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_15 
       (.I0(\rmem[3]__0 [22]),
        .I1(\rmem[2]__0 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [22]),
        .O(\ramOutDataR[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_16 
       (.I0(\rmem[11]__0 [22]),
        .I1(\rmem[10]__0 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [22]),
        .O(\ramOutDataR[22]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[22]_i_2 
       (.I0(\ramOutDataR_reg[22]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[22]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[22]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[22]_i_7 
       (.I0(\rmem[4]__0 [22]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [22]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[22]_i_15_n_0 ),
        .O(\ramOutDataR[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[22]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [22]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[22]_i_16_n_0 ),
        .O(\ramOutDataR[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[22]_i_9 
       (.I0(\rmem_reg[59]_154 [22]),
        .I1(\rmem_reg[58]_155 [22]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [22]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [22]),
        .O(\ramOutDataR[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[23]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[23]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[23]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_10 
       (.I0(\rmem_reg[63]_150 [23]),
        .I1(\rmem_reg[62]_151 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [23]),
        .O(\ramOutDataR[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_11 
       (.I0(\rmem_reg[51]_162 [23]),
        .I1(\rmem_reg[50]_163 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [23]),
        .O(\ramOutDataR[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_12 
       (.I0(\rmem_reg[55]_158 [23]),
        .I1(\rmem_reg[54]_159 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [23]),
        .O(\ramOutDataR[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_13 
       (.I0(\rmem[35]_149 [23]),
        .I1(\rmem[34]_148 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [23]),
        .O(\ramOutDataR[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[23]_i_14 
       (.I0(\rmem_reg[39]_167 [23]),
        .I1(\rmem_reg[38]_168 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [23]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_15 
       (.I0(\rmem[3]__0 [23]),
        .I1(\rmem[2]__0 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [23]),
        .O(\ramOutDataR[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_16 
       (.I0(\rmem[11]__0 [23]),
        .I1(\rmem[10]__0 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [23]),
        .O(\ramOutDataR[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[23]_i_2 
       (.I0(\ramOutDataR_reg[23]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[23]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[23]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \ramOutDataR[23]_i_7 
       (.I0(\rmem[4]__0 [23]),
        .I1(ramAddr[0]),
        .I2(\rmem[5]__0 [23]),
        .I3(ramAddr[1]),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[23]_i_15_n_0 ),
        .O(\ramOutDataR[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \ramOutDataR[23]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [23]),
        .I2(ramAddr[1]),
        .I3(ramAddr[2]),
        .I4(\ramOutDataR[23]_i_16_n_0 ),
        .O(\ramOutDataR[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[23]_i_9 
       (.I0(\rmem_reg[59]_154 [23]),
        .I1(\rmem_reg[58]_155 [23]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [23]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [23]),
        .O(\ramOutDataR[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[24]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[24]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[24]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[24]_i_10 
       (.I0(\rmem_reg[63]_150 [24]),
        .I1(\rmem_reg[62]_151 [24]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [24]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [24]),
        .O(\ramOutDataR[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[24]_i_11 
       (.I0(\rmem_reg[51]_162 [24]),
        .I1(\rmem_reg[50]_163 [24]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [24]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [24]),
        .O(\ramOutDataR[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[24]_i_12 
       (.I0(\rmem_reg[55]_158 [24]),
        .I1(\rmem_reg[54]_159 [24]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [24]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [24]),
        .O(\ramOutDataR[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[24]_i_13 
       (.I0(\rmem[35]_149 [24]),
        .I1(\rmem[34]_148 [24]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [24]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [24]),
        .O(\ramOutDataR[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[24]_i_14 
       (.I0(\rmem_reg[39]_167 [24]),
        .I1(\rmem_reg[38]_168 [24]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [24]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[24]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[24]_i_2 
       (.I0(\ramOutDataR_reg[24]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[24]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[24]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[24]_i_7 
       (.I0(\rmem[0]__0 [24]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [24]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[24]_i_8 
       (.I0(\rmem[8]__0 [24]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [24]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[24]_i_9 
       (.I0(\rmem_reg[59]_154 [24]),
        .I1(\rmem_reg[58]_155 [24]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [24]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [24]),
        .O(\ramOutDataR[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[25]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[25]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[25]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[25]_i_10 
       (.I0(\rmem_reg[63]_150 [25]),
        .I1(\rmem_reg[62]_151 [25]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [25]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [25]),
        .O(\ramOutDataR[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[25]_i_11 
       (.I0(\rmem_reg[51]_162 [25]),
        .I1(\rmem_reg[50]_163 [25]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [25]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [25]),
        .O(\ramOutDataR[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[25]_i_12 
       (.I0(\rmem_reg[55]_158 [25]),
        .I1(\rmem_reg[54]_159 [25]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [25]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [25]),
        .O(\ramOutDataR[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[25]_i_13 
       (.I0(\rmem[35]_149 [25]),
        .I1(\rmem[34]_148 [25]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [25]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [25]),
        .O(\ramOutDataR[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[25]_i_14 
       (.I0(\rmem_reg[39]_167 [25]),
        .I1(\rmem_reg[38]_168 [25]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [25]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[25]_i_2 
       (.I0(\ramOutDataR_reg[25]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[25]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[25]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[25]_i_7 
       (.I0(\rmem[0]__0 [25]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [25]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[25]_i_8 
       (.I0(\rmem[8]__0 [25]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [25]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[25]_i_9 
       (.I0(\rmem_reg[59]_154 [25]),
        .I1(\rmem_reg[58]_155 [25]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [25]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [25]),
        .O(\ramOutDataR[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[26]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[26]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[26]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[26]_i_10 
       (.I0(\rmem_reg[63]_150 [26]),
        .I1(\rmem_reg[62]_151 [26]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [26]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [26]),
        .O(\ramOutDataR[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[26]_i_11 
       (.I0(\rmem_reg[51]_162 [26]),
        .I1(\rmem_reg[50]_163 [26]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [26]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [26]),
        .O(\ramOutDataR[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[26]_i_12 
       (.I0(\rmem_reg[55]_158 [26]),
        .I1(\rmem_reg[54]_159 [26]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [26]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [26]),
        .O(\ramOutDataR[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[26]_i_13 
       (.I0(\rmem[35]_149 [26]),
        .I1(\rmem[34]_148 [26]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [26]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [26]),
        .O(\ramOutDataR[26]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[26]_i_14 
       (.I0(\rmem_reg[39]_167 [26]),
        .I1(\rmem_reg[38]_168 [26]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [26]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[26]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[26]_i_2 
       (.I0(\ramOutDataR_reg[26]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[26]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[26]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[26]_i_7 
       (.I0(\rmem[0]__0 [26]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [26]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[26]_i_8 
       (.I0(\rmem[8]__0 [26]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [26]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[26]_i_9 
       (.I0(\rmem_reg[59]_154 [26]),
        .I1(\rmem_reg[58]_155 [26]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [26]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [26]),
        .O(\ramOutDataR[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[27]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[27]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[27]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[27]_i_10 
       (.I0(\rmem_reg[63]_150 [27]),
        .I1(\rmem_reg[62]_151 [27]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [27]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [27]),
        .O(\ramOutDataR[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[27]_i_11 
       (.I0(\rmem_reg[51]_162 [27]),
        .I1(\rmem_reg[50]_163 [27]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [27]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [27]),
        .O(\ramOutDataR[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[27]_i_12 
       (.I0(\rmem_reg[55]_158 [27]),
        .I1(\rmem_reg[54]_159 [27]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [27]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [27]),
        .O(\ramOutDataR[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[27]_i_13 
       (.I0(\rmem[35]_149 [27]),
        .I1(\rmem[34]_148 [27]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [27]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [27]),
        .O(\ramOutDataR[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[27]_i_14 
       (.I0(\rmem_reg[39]_167 [27]),
        .I1(\rmem_reg[38]_168 [27]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [27]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[27]_i_2 
       (.I0(\ramOutDataR_reg[27]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[27]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[27]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[27]_i_7 
       (.I0(\rmem[0]__0 [27]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [27]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[27]_i_8 
       (.I0(\rmem[8]__0 [27]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [27]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[27]_i_9 
       (.I0(\rmem_reg[59]_154 [27]),
        .I1(\rmem_reg[58]_155 [27]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [27]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [27]),
        .O(\ramOutDataR[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[28]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[28]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[28]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[28]_i_10 
       (.I0(\rmem_reg[63]_150 [28]),
        .I1(\rmem_reg[62]_151 [28]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [28]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [28]),
        .O(\ramOutDataR[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[28]_i_11 
       (.I0(\rmem_reg[51]_162 [28]),
        .I1(\rmem_reg[50]_163 [28]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [28]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [28]),
        .O(\ramOutDataR[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[28]_i_12 
       (.I0(\rmem_reg[55]_158 [28]),
        .I1(\rmem_reg[54]_159 [28]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [28]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [28]),
        .O(\ramOutDataR[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[28]_i_13 
       (.I0(\rmem[35]_149 [28]),
        .I1(\rmem[34]_148 [28]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [28]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [28]),
        .O(\ramOutDataR[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[28]_i_14 
       (.I0(\rmem_reg[39]_167 [28]),
        .I1(\rmem_reg[38]_168 [28]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [28]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[28]_i_2 
       (.I0(\ramOutDataR_reg[28]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[28]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[28]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[28]_i_7 
       (.I0(\rmem[0]__0 [28]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [28]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[28]_i_8 
       (.I0(\rmem[8]__0 [28]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [28]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[28]_i_9 
       (.I0(\rmem_reg[59]_154 [28]),
        .I1(\rmem_reg[58]_155 [28]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [28]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [28]),
        .O(\ramOutDataR[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[29]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[29]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[29]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[29]_i_10 
       (.I0(\rmem_reg[63]_150 [29]),
        .I1(\rmem_reg[62]_151 [29]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [29]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [29]),
        .O(\ramOutDataR[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[29]_i_11 
       (.I0(\rmem_reg[51]_162 [29]),
        .I1(\rmem_reg[50]_163 [29]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [29]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [29]),
        .O(\ramOutDataR[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[29]_i_12 
       (.I0(\rmem_reg[55]_158 [29]),
        .I1(\rmem_reg[54]_159 [29]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [29]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [29]),
        .O(\ramOutDataR[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[29]_i_13 
       (.I0(\rmem[35]_149 [29]),
        .I1(\rmem[34]_148 [29]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [29]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [29]),
        .O(\ramOutDataR[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[29]_i_14 
       (.I0(\rmem_reg[39]_167 [29]),
        .I1(\rmem_reg[38]_168 [29]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [29]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[29]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[29]_i_2 
       (.I0(\ramOutDataR_reg[29]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[29]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[29]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[29]_i_7 
       (.I0(\rmem[0]__0 [29]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [29]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[29]_i_8 
       (.I0(\rmem[8]__0 [29]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [29]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[29]_i_9 
       (.I0(\rmem_reg[59]_154 [29]),
        .I1(\rmem_reg[58]_155 [29]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [29]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [29]),
        .O(\ramOutDataR[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[2]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[2]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[2]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[2]_i_10 
       (.I0(\rmem[6]__0 [2]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [2]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [2]),
        .O(\ramOutDataR[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_11 
       (.I0(\rmem[3]__0 [2]),
        .I1(\rmem[2]__0 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [2]),
        .O(\ramOutDataR[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_12 
       (.I0(\rmem_reg[59]_154 [2]),
        .I1(\rmem_reg[58]_155 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [2]),
        .O(\ramOutDataR[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_13 
       (.I0(\rmem_reg[63]_150 [2]),
        .I1(\rmem_reg[62]_151 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [2]),
        .O(\ramOutDataR[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_14 
       (.I0(\rmem_reg[51]_162 [2]),
        .I1(\rmem_reg[50]_163 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [2]),
        .O(\ramOutDataR[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_15 
       (.I0(\rmem_reg[55]_158 [2]),
        .I1(\rmem_reg[54]_159 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [2]),
        .O(\ramOutDataR[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_16 
       (.I0(\rmem[35]_149 [2]),
        .I1(\rmem[34]_148 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [2]),
        .O(\ramOutDataR[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_17 
       (.I0(\rmem_reg[39]_167 [2]),
        .I1(\rmem_reg[38]_168 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[36]_170 [2]),
        .O(\ramOutDataR[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_2 
       (.I0(\ramOutDataR_reg[2]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[2]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR[2]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .I5(\ramOutDataR_reg[2]_i_7_n_0 ),
        .O(\ramOutDataR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_3 
       (.I0(\ramOutDataR[2]_i_8_n_0 ),
        .I1(\ramOutDataR[2]_i_9_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[2]_i_10_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[2]_i_11_n_0 ),
        .O(\ramOutDataR[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ramOutDataR[2]_i_6 
       (.I0(ramAddr[1]),
        .I1(\rmem_reg[40]_166 [2]),
        .I2(ramAddr[0]),
        .I3(ramAddr[2]),
        .O(\ramOutDataR[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[2]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [2]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[2]_i_9 
       (.I0(\rmem[11]__0 [2]),
        .I1(\rmem[10]__0 [2]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [2]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [2]),
        .O(\ramOutDataR[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[30]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[30]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[30]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[30]_i_10 
       (.I0(\rmem_reg[63]_150 [30]),
        .I1(\rmem_reg[62]_151 [30]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [30]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [30]),
        .O(\ramOutDataR[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[30]_i_11 
       (.I0(\rmem_reg[51]_162 [30]),
        .I1(\rmem_reg[50]_163 [30]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [30]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [30]),
        .O(\ramOutDataR[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[30]_i_12 
       (.I0(\rmem_reg[55]_158 [30]),
        .I1(\rmem_reg[54]_159 [30]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [30]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [30]),
        .O(\ramOutDataR[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[30]_i_13 
       (.I0(\rmem[35]_149 [30]),
        .I1(\rmem[34]_148 [30]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [30]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [30]),
        .O(\ramOutDataR[30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[30]_i_14 
       (.I0(\rmem_reg[39]_167 [30]),
        .I1(\rmem_reg[38]_168 [30]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [30]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[30]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[30]_i_2 
       (.I0(\ramOutDataR_reg[30]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[30]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[30]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[30]_i_7 
       (.I0(\rmem[0]__0 [30]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [30]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[30]_i_8 
       (.I0(\rmem[8]__0 [30]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [30]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[30]_i_9 
       (.I0(\rmem_reg[59]_154 [30]),
        .I1(\rmem_reg[58]_155 [30]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [30]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [30]),
        .O(\ramOutDataR[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[31]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[31]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR_reg[31]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[31]_i_10 
       (.I0(\rmem_reg[63]_150 [31]),
        .I1(\rmem_reg[62]_151 [31]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [31]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [31]),
        .O(\ramOutDataR[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[31]_i_11 
       (.I0(\rmem_reg[51]_162 [31]),
        .I1(\rmem_reg[50]_163 [31]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [31]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [31]),
        .O(\ramOutDataR[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[31]_i_12 
       (.I0(\rmem_reg[55]_158 [31]),
        .I1(\rmem_reg[54]_159 [31]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [31]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [31]),
        .O(\ramOutDataR[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[31]_i_13 
       (.I0(\rmem[35]_149 [31]),
        .I1(\rmem[34]_148 [31]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [31]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [31]),
        .O(\ramOutDataR[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[31]_i_14 
       (.I0(\rmem_reg[39]_167 [31]),
        .I1(\rmem_reg[38]_168 [31]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [31]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[31]_i_2 
       (.I0(\ramOutDataR_reg[31]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[31]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[31]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[31]_i_7 
       (.I0(\rmem[0]__0 [31]),
        .I1(ramAddr[0]),
        .I2(\rmem[1]__0 [31]),
        .I3(ramAddr[1]),
        .I4(\rmem[3]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \ramOutDataR[31]_i_8 
       (.I0(\rmem[8]__0 [31]),
        .I1(ramAddr[0]),
        .I2(\rmem[9]__0 [31]),
        .I3(ramAddr[1]),
        .I4(\rmem[11]__0 [31]),
        .I5(ramAddr[2]),
        .O(\ramOutDataR[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[31]_i_9 
       (.I0(\rmem_reg[59]_154 [31]),
        .I1(\rmem_reg[58]_155 [31]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [31]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [31]),
        .O(\ramOutDataR[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[3]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[3]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[3]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[3]_i_10 
       (.I0(\rmem[6]__0 [3]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [3]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [3]),
        .O(\ramOutDataR[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_11 
       (.I0(\rmem[3]__0 [3]),
        .I1(\rmem[2]__0 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [3]),
        .O(\ramOutDataR[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_12 
       (.I0(\rmem_reg[59]_154 [3]),
        .I1(\rmem_reg[58]_155 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [3]),
        .O(\ramOutDataR[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_13 
       (.I0(\rmem_reg[63]_150 [3]),
        .I1(\rmem_reg[62]_151 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [3]),
        .O(\ramOutDataR[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_14 
       (.I0(\rmem_reg[51]_162 [3]),
        .I1(\rmem_reg[50]_163 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [3]),
        .O(\ramOutDataR[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_15 
       (.I0(\rmem_reg[55]_158 [3]),
        .I1(\rmem_reg[54]_159 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [3]),
        .O(\ramOutDataR[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_16 
       (.I0(\rmem[35]_149 [3]),
        .I1(\rmem[34]_148 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [3]),
        .O(\ramOutDataR[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_17 
       (.I0(\rmem_reg[39]_167 [3]),
        .I1(\rmem_reg[38]_168 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [3]),
        .I4(ramAddr[0]),
        .I5(Q),
        .O(\ramOutDataR[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_2 
       (.I0(\ramOutDataR_reg[3]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[3]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR[3]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .I5(\ramOutDataR_reg[3]_i_7_n_0 ),
        .O(\ramOutDataR[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_3 
       (.I0(\ramOutDataR[3]_i_8_n_0 ),
        .I1(\ramOutDataR[3]_i_9_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[3]_i_10_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[3]_i_11_n_0 ),
        .O(\ramOutDataR[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ramOutDataR[3]_i_6 
       (.I0(ramAddr[1]),
        .I1(\rmem_reg[40]_166 [3]),
        .I2(ramAddr[0]),
        .I3(ramAddr[2]),
        .O(\ramOutDataR[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[3]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [3]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[3]_i_9 
       (.I0(\rmem[11]__0 [3]),
        .I1(\rmem[10]__0 [3]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [3]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [3]),
        .O(\ramOutDataR[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[4]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[4]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[4]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[4]_i_10 
       (.I0(\rmem[6]__0 [4]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [4]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [4]),
        .O(\ramOutDataR[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_11 
       (.I0(\rmem[3]__0 [4]),
        .I1(\rmem[2]__0 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [4]),
        .O(\ramOutDataR[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_12 
       (.I0(\rmem_reg[59]_154 [4]),
        .I1(\rmem_reg[58]_155 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [4]),
        .O(\ramOutDataR[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_13 
       (.I0(\rmem_reg[63]_150 [4]),
        .I1(\rmem_reg[62]_151 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [4]),
        .O(\ramOutDataR[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_14 
       (.I0(\rmem_reg[51]_162 [4]),
        .I1(\rmem_reg[50]_163 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [4]),
        .O(\ramOutDataR[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_15 
       (.I0(\rmem_reg[55]_158 [4]),
        .I1(\rmem_reg[54]_159 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [4]),
        .O(\ramOutDataR[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_16 
       (.I0(\rmem[35]_149 [4]),
        .I1(\rmem[34]_148 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [4]),
        .O(\ramOutDataR[4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[4]_i_17 
       (.I0(\rmem_reg[39]_167 [4]),
        .I1(\rmem_reg[38]_168 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [4]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_2 
       (.I0(\ramOutDataR_reg[4]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[4]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR[4]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .I5(\ramOutDataR_reg[4]_i_7_n_0 ),
        .O(\ramOutDataR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_3 
       (.I0(\ramOutDataR[4]_i_8_n_0 ),
        .I1(\ramOutDataR[4]_i_9_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[4]_i_10_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[4]_i_11_n_0 ),
        .O(\ramOutDataR[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ramOutDataR[4]_i_6 
       (.I0(ramAddr[1]),
        .I1(\rmem_reg[40]_166 [4]),
        .I2(ramAddr[0]),
        .I3(ramAddr[2]),
        .O(\ramOutDataR[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[4]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [4]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[4]_i_9 
       (.I0(\rmem[11]__0 [4]),
        .I1(\rmem[10]__0 [4]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [4]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [4]),
        .O(\ramOutDataR[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[5]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[5]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[5]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[5]_i_10 
       (.I0(\rmem[6]__0 [5]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [5]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [5]),
        .O(\ramOutDataR[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_11 
       (.I0(\rmem[3]__0 [5]),
        .I1(\rmem[2]__0 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [5]),
        .O(\ramOutDataR[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_12 
       (.I0(\rmem_reg[59]_154 [5]),
        .I1(\rmem_reg[58]_155 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [5]),
        .O(\ramOutDataR[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_13 
       (.I0(\rmem_reg[63]_150 [5]),
        .I1(\rmem_reg[62]_151 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [5]),
        .O(\ramOutDataR[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_14 
       (.I0(\rmem_reg[51]_162 [5]),
        .I1(\rmem_reg[50]_163 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [5]),
        .O(\ramOutDataR[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_15 
       (.I0(\rmem_reg[55]_158 [5]),
        .I1(\rmem_reg[54]_159 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [5]),
        .O(\ramOutDataR[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_16 
       (.I0(\rmem[35]_149 [5]),
        .I1(\rmem[34]_148 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [5]),
        .O(\ramOutDataR[5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[5]_i_17 
       (.I0(\rmem_reg[39]_167 [5]),
        .I1(\rmem_reg[38]_168 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [5]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_2 
       (.I0(\ramOutDataR_reg[5]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[5]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR[5]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .I5(\ramOutDataR_reg[5]_i_7_n_0 ),
        .O(\ramOutDataR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_3 
       (.I0(\ramOutDataR[5]_i_8_n_0 ),
        .I1(\ramOutDataR[5]_i_9_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[5]_i_10_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[5]_i_11_n_0 ),
        .O(\ramOutDataR[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ramOutDataR[5]_i_6 
       (.I0(ramAddr[1]),
        .I1(\rmem_reg[40]_166 [5]),
        .I2(ramAddr[0]),
        .I3(ramAddr[2]),
        .O(\ramOutDataR[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[5]_i_8 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [5]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[5]_i_9 
       (.I0(\rmem[11]__0 [5]),
        .I1(\rmem[10]__0 [5]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [5]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [5]),
        .O(\ramOutDataR[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[6]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[6]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[6]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_10 
       (.I0(\rmem[3]__0 [6]),
        .I1(\rmem[2]__0 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [6]),
        .O(\ramOutDataR[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_11 
       (.I0(\rmem_reg[59]_154 [6]),
        .I1(\rmem_reg[58]_155 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [6]),
        .O(\ramOutDataR[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_12 
       (.I0(\rmem_reg[63]_150 [6]),
        .I1(\rmem_reg[62]_151 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [6]),
        .O(\ramOutDataR[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_13 
       (.I0(\rmem_reg[51]_162 [6]),
        .I1(\rmem_reg[50]_163 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [6]),
        .O(\ramOutDataR[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_14 
       (.I0(\rmem_reg[55]_158 [6]),
        .I1(\rmem_reg[54]_159 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [6]),
        .O(\ramOutDataR[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_15 
       (.I0(\rmem[35]_149 [6]),
        .I1(\rmem[34]_148 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [6]),
        .O(\ramOutDataR[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[6]_i_16 
       (.I0(\rmem_reg[39]_167 [6]),
        .I1(\rmem_reg[38]_168 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [6]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[6]_i_2 
       (.I0(\ramOutDataR_reg[6]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[6]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[6]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_3 
       (.I0(\ramOutDataR[6]_i_7_n_0 ),
        .I1(\ramOutDataR[6]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[6]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[6]_i_10_n_0 ),
        .O(\ramOutDataR[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[6]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [6]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[6]_i_8 
       (.I0(\rmem[11]__0 [6]),
        .I1(\rmem[10]__0 [6]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [6]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [6]),
        .O(\ramOutDataR[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[6]_i_9 
       (.I0(\rmem[6]__0 [6]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [6]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [6]),
        .O(\ramOutDataR[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[7]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[7]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[7]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_10 
       (.I0(\rmem[3]__0 [7]),
        .I1(\rmem[2]__0 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [7]),
        .O(\ramOutDataR[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_11 
       (.I0(\rmem_reg[59]_154 [7]),
        .I1(\rmem_reg[58]_155 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [7]),
        .O(\ramOutDataR[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_12 
       (.I0(\rmem_reg[63]_150 [7]),
        .I1(\rmem_reg[62]_151 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [7]),
        .O(\ramOutDataR[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_13 
       (.I0(\rmem_reg[51]_162 [7]),
        .I1(\rmem_reg[50]_163 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [7]),
        .O(\ramOutDataR[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_14 
       (.I0(\rmem_reg[55]_158 [7]),
        .I1(\rmem_reg[54]_159 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [7]),
        .O(\ramOutDataR[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_15 
       (.I0(\rmem[35]_149 [7]),
        .I1(\rmem[34]_148 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [7]),
        .O(\ramOutDataR[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[7]_i_16 
       (.I0(\rmem_reg[39]_167 [7]),
        .I1(\rmem_reg[38]_168 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [7]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[7]_i_2 
       (.I0(\ramOutDataR_reg[7]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[7]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[7]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_3 
       (.I0(\ramOutDataR[7]_i_7_n_0 ),
        .I1(\ramOutDataR[7]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[7]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[7]_i_10_n_0 ),
        .O(\ramOutDataR[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[7]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [7]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[7]_i_8 
       (.I0(\rmem[11]__0 [7]),
        .I1(\rmem[10]__0 [7]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [7]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [7]),
        .O(\ramOutDataR[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[7]_i_9 
       (.I0(\rmem[6]__0 [7]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [7]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [7]),
        .O(\ramOutDataR[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[8]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[8]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[8]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_10 
       (.I0(\rmem[3]__0 [8]),
        .I1(\rmem[2]__0 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [8]),
        .O(\ramOutDataR[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_11 
       (.I0(\rmem_reg[59]_154 [8]),
        .I1(\rmem_reg[58]_155 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [8]),
        .O(\ramOutDataR[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_12 
       (.I0(\rmem_reg[63]_150 [8]),
        .I1(\rmem_reg[62]_151 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [8]),
        .O(\ramOutDataR[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_13 
       (.I0(\rmem_reg[51]_162 [8]),
        .I1(\rmem_reg[50]_163 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [8]),
        .O(\ramOutDataR[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_14 
       (.I0(\rmem_reg[55]_158 [8]),
        .I1(\rmem_reg[54]_159 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [8]),
        .O(\ramOutDataR[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_15 
       (.I0(\rmem[35]_149 [8]),
        .I1(\rmem[34]_148 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [8]),
        .O(\ramOutDataR[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[8]_i_16 
       (.I0(\rmem_reg[39]_167 [8]),
        .I1(\rmem_reg[38]_168 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [8]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[8]_i_2 
       (.I0(\ramOutDataR_reg[8]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[8]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[8]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_3 
       (.I0(\ramOutDataR[8]_i_7_n_0 ),
        .I1(\ramOutDataR[8]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[8]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[8]_i_10_n_0 ),
        .O(\ramOutDataR[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[8]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [8]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[8]_i_8 
       (.I0(\rmem[11]__0 [8]),
        .I1(\rmem[10]__0 [8]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [8]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [8]),
        .O(\ramOutDataR[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[8]_i_9 
       (.I0(\rmem[6]__0 [8]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [8]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [8]),
        .O(\ramOutDataR[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \ramOutDataR[9]_i_1 
       (.I0(ramAddr[6]),
        .I1(\ramOutDataR[9]_i_2_n_0 ),
        .I2(ramAddr[5]),
        .I3(\ramOutDataR[9]_i_3_n_0 ),
        .I4(ramAddr[4]),
        .I5(ramAddr[7]),
        .O(\ramOutDataR[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_10 
       (.I0(\rmem[3]__0 [9]),
        .I1(\rmem[2]__0 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem[1]__0 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem[0]__0 [9]),
        .O(\ramOutDataR[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_11 
       (.I0(\rmem_reg[59]_154 [9]),
        .I1(\rmem_reg[58]_155 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[57]_156 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[56]_157 [9]),
        .O(\ramOutDataR[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_12 
       (.I0(\rmem_reg[63]_150 [9]),
        .I1(\rmem_reg[62]_151 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[61]_152 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[60]_153 [9]),
        .O(\ramOutDataR[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_13 
       (.I0(\rmem_reg[51]_162 [9]),
        .I1(\rmem_reg[50]_163 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[49]_164 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[48]_165 [9]),
        .O(\ramOutDataR[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_14 
       (.I0(\rmem_reg[55]_158 [9]),
        .I1(\rmem_reg[54]_159 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[53]_160 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem_reg[52]_161 [9]),
        .O(\ramOutDataR[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_15 
       (.I0(\rmem[35]_149 [9]),
        .I1(\rmem[34]_148 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem[33]_147 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem[32]_146 [9]),
        .O(\ramOutDataR[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \ramOutDataR[9]_i_16 
       (.I0(\rmem_reg[39]_167 [9]),
        .I1(\rmem_reg[38]_168 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem_reg[37]_169 [9]),
        .I4(ramAddr[0]),
        .O(\ramOutDataR[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \ramOutDataR[9]_i_2 
       (.I0(\ramOutDataR_reg[9]_i_4_n_0 ),
        .I1(\ramOutDataR_reg[9]_i_5_n_0 ),
        .I2(ramAddr[4]),
        .I3(\ramOutDataR_reg[9]_i_6_n_0 ),
        .I4(ramAddr[3]),
        .O(\ramOutDataR[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_3 
       (.I0(\ramOutDataR[9]_i_7_n_0 ),
        .I1(\ramOutDataR[9]_i_8_n_0 ),
        .I2(ramAddr[3]),
        .I3(\ramOutDataR[9]_i_9_n_0 ),
        .I4(ramAddr[2]),
        .I5(\ramOutDataR[9]_i_10_n_0 ),
        .O(\ramOutDataR[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ramOutDataR[9]_i_7 
       (.I0(ramAddr[0]),
        .I1(\rmem[12]__0 [9]),
        .I2(ramAddr[1]),
        .O(\ramOutDataR[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ramOutDataR[9]_i_8 
       (.I0(\rmem[11]__0 [9]),
        .I1(\rmem[10]__0 [9]),
        .I2(ramAddr[1]),
        .I3(\rmem[9]__0 [9]),
        .I4(ramAddr[0]),
        .I5(\rmem[8]__0 [9]),
        .O(\ramOutDataR[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ramOutDataR[9]_i_9 
       (.I0(\rmem[6]__0 [9]),
        .I1(ramAddr[1]),
        .I2(\rmem[5]__0 [9]),
        .I3(ramAddr[0]),
        .I4(\rmem[4]__0 [9]),
        .O(\ramOutDataR[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[0] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[0]_i_1_n_0 ),
        .Q(ramOutData[0]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[0]_i_4 
       (.I0(\ramOutDataR[0]_i_12_n_0 ),
        .I1(\ramOutDataR[0]_i_13_n_0 ),
        .O(\ramOutDataR_reg[0]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[0]_i_5 
       (.I0(\ramOutDataR[0]_i_14_n_0 ),
        .I1(\ramOutDataR[0]_i_15_n_0 ),
        .O(\ramOutDataR_reg[0]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[0]_i_7 
       (.I0(\ramOutDataR[0]_i_16_n_0 ),
        .I1(\ramOutDataR[0]_i_17_n_0 ),
        .O(\ramOutDataR_reg[0]_i_7_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[10] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[10]_i_1_n_0 ),
        .Q(ramOutData[10]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[10]_i_4 
       (.I0(\ramOutDataR[10]_i_11_n_0 ),
        .I1(\ramOutDataR[10]_i_12_n_0 ),
        .O(\ramOutDataR_reg[10]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[10]_i_5 
       (.I0(\ramOutDataR[10]_i_13_n_0 ),
        .I1(\ramOutDataR[10]_i_14_n_0 ),
        .O(\ramOutDataR_reg[10]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[10]_i_6 
       (.I0(\ramOutDataR[10]_i_15_n_0 ),
        .I1(\ramOutDataR[10]_i_16_n_0 ),
        .O(\ramOutDataR_reg[10]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[11] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[11]_i_1_n_0 ),
        .Q(ramOutData[11]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[11]_i_4 
       (.I0(\ramOutDataR[11]_i_11_n_0 ),
        .I1(\ramOutDataR[11]_i_12_n_0 ),
        .O(\ramOutDataR_reg[11]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[11]_i_5 
       (.I0(\ramOutDataR[11]_i_13_n_0 ),
        .I1(\ramOutDataR[11]_i_14_n_0 ),
        .O(\ramOutDataR_reg[11]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[11]_i_6 
       (.I0(\ramOutDataR[11]_i_15_n_0 ),
        .I1(\ramOutDataR[11]_i_16_n_0 ),
        .O(\ramOutDataR_reg[11]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[12] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[12]_i_1_n_0 ),
        .Q(ramOutData[12]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[12]_i_4 
       (.I0(\ramOutDataR[12]_i_11_n_0 ),
        .I1(\ramOutDataR[12]_i_12_n_0 ),
        .O(\ramOutDataR_reg[12]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[12]_i_5 
       (.I0(\ramOutDataR[12]_i_13_n_0 ),
        .I1(\ramOutDataR[12]_i_14_n_0 ),
        .O(\ramOutDataR_reg[12]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[12]_i_6 
       (.I0(\ramOutDataR[12]_i_15_n_0 ),
        .I1(\ramOutDataR[12]_i_16_n_0 ),
        .O(\ramOutDataR_reg[12]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[13] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[13]_i_1_n_0 ),
        .Q(ramOutData[13]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[13]_i_4 
       (.I0(\ramOutDataR[13]_i_11_n_0 ),
        .I1(\ramOutDataR[13]_i_12_n_0 ),
        .O(\ramOutDataR_reg[13]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[13]_i_5 
       (.I0(\ramOutDataR[13]_i_13_n_0 ),
        .I1(\ramOutDataR[13]_i_14_n_0 ),
        .O(\ramOutDataR_reg[13]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[13]_i_6 
       (.I0(\ramOutDataR[13]_i_15_n_0 ),
        .I1(\ramOutDataR[13]_i_16_n_0 ),
        .O(\ramOutDataR_reg[13]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[14] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[14]_i_1_n_0 ),
        .Q(ramOutData[14]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[14]_i_4 
       (.I0(\ramOutDataR[14]_i_11_n_0 ),
        .I1(\ramOutDataR[14]_i_12_n_0 ),
        .O(\ramOutDataR_reg[14]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[14]_i_5 
       (.I0(\ramOutDataR[14]_i_13_n_0 ),
        .I1(\ramOutDataR[14]_i_14_n_0 ),
        .O(\ramOutDataR_reg[14]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[14]_i_6 
       (.I0(\ramOutDataR[14]_i_15_n_0 ),
        .I1(\ramOutDataR[14]_i_16_n_0 ),
        .O(\ramOutDataR_reg[14]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[15] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[15]_i_1_n_0 ),
        .Q(ramOutData[15]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[15]_i_4 
       (.I0(\ramOutDataR[15]_i_11_n_0 ),
        .I1(\ramOutDataR[15]_i_12_n_0 ),
        .O(\ramOutDataR_reg[15]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[15]_i_5 
       (.I0(\ramOutDataR[15]_i_13_n_0 ),
        .I1(\ramOutDataR[15]_i_14_n_0 ),
        .O(\ramOutDataR_reg[15]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[15]_i_6 
       (.I0(\ramOutDataR[15]_i_15_n_0 ),
        .I1(\ramOutDataR[15]_i_16_n_0 ),
        .O(\ramOutDataR_reg[15]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[16] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[16]_i_1_n_0 ),
        .Q(ramOutData[16]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[16]_i_3 
       (.I0(\ramOutDataR[16]_i_7_n_0 ),
        .I1(\ramOutDataR[16]_i_8_n_0 ),
        .O(\ramOutDataR_reg[16]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[16]_i_4 
       (.I0(\ramOutDataR[16]_i_9_n_0 ),
        .I1(\ramOutDataR[16]_i_10_n_0 ),
        .O(\ramOutDataR_reg[16]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[16]_i_5 
       (.I0(\ramOutDataR[16]_i_11_n_0 ),
        .I1(\ramOutDataR[16]_i_12_n_0 ),
        .O(\ramOutDataR_reg[16]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[16]_i_6 
       (.I0(\ramOutDataR[16]_i_13_n_0 ),
        .I1(\ramOutDataR[16]_i_14_n_0 ),
        .O(\ramOutDataR_reg[16]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[17] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[17]_i_1_n_0 ),
        .Q(ramOutData[17]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[17]_i_3 
       (.I0(\ramOutDataR[17]_i_7_n_0 ),
        .I1(\ramOutDataR[17]_i_8_n_0 ),
        .O(\ramOutDataR_reg[17]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[17]_i_4 
       (.I0(\ramOutDataR[17]_i_9_n_0 ),
        .I1(\ramOutDataR[17]_i_10_n_0 ),
        .O(\ramOutDataR_reg[17]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[17]_i_5 
       (.I0(\ramOutDataR[17]_i_11_n_0 ),
        .I1(\ramOutDataR[17]_i_12_n_0 ),
        .O(\ramOutDataR_reg[17]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[17]_i_6 
       (.I0(\ramOutDataR[17]_i_13_n_0 ),
        .I1(\ramOutDataR[17]_i_14_n_0 ),
        .O(\ramOutDataR_reg[17]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[18] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[18]_i_1_n_0 ),
        .Q(ramOutData[18]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[18]_i_3 
       (.I0(\ramOutDataR[18]_i_7_n_0 ),
        .I1(\ramOutDataR[18]_i_8_n_0 ),
        .O(\ramOutDataR_reg[18]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[18]_i_4 
       (.I0(\ramOutDataR[18]_i_9_n_0 ),
        .I1(\ramOutDataR[18]_i_10_n_0 ),
        .O(\ramOutDataR_reg[18]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[18]_i_5 
       (.I0(\ramOutDataR[18]_i_11_n_0 ),
        .I1(\ramOutDataR[18]_i_12_n_0 ),
        .O(\ramOutDataR_reg[18]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[18]_i_6 
       (.I0(\ramOutDataR[18]_i_13_n_0 ),
        .I1(\ramOutDataR[18]_i_14_n_0 ),
        .O(\ramOutDataR_reg[18]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[19] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[19]_i_1_n_0 ),
        .Q(ramOutData[19]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[19]_i_3 
       (.I0(\ramOutDataR[19]_i_7_n_0 ),
        .I1(\ramOutDataR[19]_i_8_n_0 ),
        .O(\ramOutDataR_reg[19]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[19]_i_4 
       (.I0(\ramOutDataR[19]_i_9_n_0 ),
        .I1(\ramOutDataR[19]_i_10_n_0 ),
        .O(\ramOutDataR_reg[19]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[19]_i_5 
       (.I0(\ramOutDataR[19]_i_11_n_0 ),
        .I1(\ramOutDataR[19]_i_12_n_0 ),
        .O(\ramOutDataR_reg[19]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[19]_i_6 
       (.I0(\ramOutDataR[19]_i_13_n_0 ),
        .I1(\ramOutDataR[19]_i_14_n_0 ),
        .O(\ramOutDataR_reg[19]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[1] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[1]_i_1_n_0 ),
        .Q(ramOutData[1]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[1]_i_4 
       (.I0(\ramOutDataR[1]_i_12_n_0 ),
        .I1(\ramOutDataR[1]_i_13_n_0 ),
        .O(\ramOutDataR_reg[1]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[1]_i_5 
       (.I0(\ramOutDataR[1]_i_14_n_0 ),
        .I1(\ramOutDataR[1]_i_15_n_0 ),
        .O(\ramOutDataR_reg[1]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[1]_i_7 
       (.I0(\ramOutDataR[1]_i_16_n_0 ),
        .I1(\ramOutDataR[1]_i_17_n_0 ),
        .O(\ramOutDataR_reg[1]_i_7_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[20] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[20]_i_1_n_0 ),
        .Q(ramOutData[20]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[20]_i_3 
       (.I0(\ramOutDataR[20]_i_7_n_0 ),
        .I1(\ramOutDataR[20]_i_8_n_0 ),
        .O(\ramOutDataR_reg[20]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[20]_i_4 
       (.I0(\ramOutDataR[20]_i_9_n_0 ),
        .I1(\ramOutDataR[20]_i_10_n_0 ),
        .O(\ramOutDataR_reg[20]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[20]_i_5 
       (.I0(\ramOutDataR[20]_i_11_n_0 ),
        .I1(\ramOutDataR[20]_i_12_n_0 ),
        .O(\ramOutDataR_reg[20]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[20]_i_6 
       (.I0(\ramOutDataR[20]_i_13_n_0 ),
        .I1(\ramOutDataR[20]_i_14_n_0 ),
        .O(\ramOutDataR_reg[20]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[21] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[21]_i_1_n_0 ),
        .Q(ramOutData[21]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[21]_i_3 
       (.I0(\ramOutDataR[21]_i_7_n_0 ),
        .I1(\ramOutDataR[21]_i_8_n_0 ),
        .O(\ramOutDataR_reg[21]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[21]_i_4 
       (.I0(\ramOutDataR[21]_i_9_n_0 ),
        .I1(\ramOutDataR[21]_i_10_n_0 ),
        .O(\ramOutDataR_reg[21]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[21]_i_5 
       (.I0(\ramOutDataR[21]_i_11_n_0 ),
        .I1(\ramOutDataR[21]_i_12_n_0 ),
        .O(\ramOutDataR_reg[21]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[21]_i_6 
       (.I0(\ramOutDataR[21]_i_13_n_0 ),
        .I1(\ramOutDataR[21]_i_14_n_0 ),
        .O(\ramOutDataR_reg[21]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[22] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[22]_i_1_n_0 ),
        .Q(ramOutData[22]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[22]_i_3 
       (.I0(\ramOutDataR[22]_i_7_n_0 ),
        .I1(\ramOutDataR[22]_i_8_n_0 ),
        .O(\ramOutDataR_reg[22]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[22]_i_4 
       (.I0(\ramOutDataR[22]_i_9_n_0 ),
        .I1(\ramOutDataR[22]_i_10_n_0 ),
        .O(\ramOutDataR_reg[22]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[22]_i_5 
       (.I0(\ramOutDataR[22]_i_11_n_0 ),
        .I1(\ramOutDataR[22]_i_12_n_0 ),
        .O(\ramOutDataR_reg[22]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[22]_i_6 
       (.I0(\ramOutDataR[22]_i_13_n_0 ),
        .I1(\ramOutDataR[22]_i_14_n_0 ),
        .O(\ramOutDataR_reg[22]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[23] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[23]_i_1_n_0 ),
        .Q(ramOutData[23]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[23]_i_3 
       (.I0(\ramOutDataR[23]_i_7_n_0 ),
        .I1(\ramOutDataR[23]_i_8_n_0 ),
        .O(\ramOutDataR_reg[23]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[23]_i_4 
       (.I0(\ramOutDataR[23]_i_9_n_0 ),
        .I1(\ramOutDataR[23]_i_10_n_0 ),
        .O(\ramOutDataR_reg[23]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[23]_i_5 
       (.I0(\ramOutDataR[23]_i_11_n_0 ),
        .I1(\ramOutDataR[23]_i_12_n_0 ),
        .O(\ramOutDataR_reg[23]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[23]_i_6 
       (.I0(\ramOutDataR[23]_i_13_n_0 ),
        .I1(\ramOutDataR[23]_i_14_n_0 ),
        .O(\ramOutDataR_reg[23]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[24] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[24]_i_1_n_0 ),
        .Q(ramOutData[24]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[24]_i_3 
       (.I0(\ramOutDataR[24]_i_7_n_0 ),
        .I1(\ramOutDataR[24]_i_8_n_0 ),
        .O(\ramOutDataR_reg[24]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[24]_i_4 
       (.I0(\ramOutDataR[24]_i_9_n_0 ),
        .I1(\ramOutDataR[24]_i_10_n_0 ),
        .O(\ramOutDataR_reg[24]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[24]_i_5 
       (.I0(\ramOutDataR[24]_i_11_n_0 ),
        .I1(\ramOutDataR[24]_i_12_n_0 ),
        .O(\ramOutDataR_reg[24]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[24]_i_6 
       (.I0(\ramOutDataR[24]_i_13_n_0 ),
        .I1(\ramOutDataR[24]_i_14_n_0 ),
        .O(\ramOutDataR_reg[24]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[25] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[25]_i_1_n_0 ),
        .Q(ramOutData[25]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[25]_i_3 
       (.I0(\ramOutDataR[25]_i_7_n_0 ),
        .I1(\ramOutDataR[25]_i_8_n_0 ),
        .O(\ramOutDataR_reg[25]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[25]_i_4 
       (.I0(\ramOutDataR[25]_i_9_n_0 ),
        .I1(\ramOutDataR[25]_i_10_n_0 ),
        .O(\ramOutDataR_reg[25]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[25]_i_5 
       (.I0(\ramOutDataR[25]_i_11_n_0 ),
        .I1(\ramOutDataR[25]_i_12_n_0 ),
        .O(\ramOutDataR_reg[25]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[25]_i_6 
       (.I0(\ramOutDataR[25]_i_13_n_0 ),
        .I1(\ramOutDataR[25]_i_14_n_0 ),
        .O(\ramOutDataR_reg[25]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[26] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[26]_i_1_n_0 ),
        .Q(ramOutData[26]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[26]_i_3 
       (.I0(\ramOutDataR[26]_i_7_n_0 ),
        .I1(\ramOutDataR[26]_i_8_n_0 ),
        .O(\ramOutDataR_reg[26]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[26]_i_4 
       (.I0(\ramOutDataR[26]_i_9_n_0 ),
        .I1(\ramOutDataR[26]_i_10_n_0 ),
        .O(\ramOutDataR_reg[26]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[26]_i_5 
       (.I0(\ramOutDataR[26]_i_11_n_0 ),
        .I1(\ramOutDataR[26]_i_12_n_0 ),
        .O(\ramOutDataR_reg[26]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[26]_i_6 
       (.I0(\ramOutDataR[26]_i_13_n_0 ),
        .I1(\ramOutDataR[26]_i_14_n_0 ),
        .O(\ramOutDataR_reg[26]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[27] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[27]_i_1_n_0 ),
        .Q(ramOutData[27]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[27]_i_3 
       (.I0(\ramOutDataR[27]_i_7_n_0 ),
        .I1(\ramOutDataR[27]_i_8_n_0 ),
        .O(\ramOutDataR_reg[27]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[27]_i_4 
       (.I0(\ramOutDataR[27]_i_9_n_0 ),
        .I1(\ramOutDataR[27]_i_10_n_0 ),
        .O(\ramOutDataR_reg[27]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[27]_i_5 
       (.I0(\ramOutDataR[27]_i_11_n_0 ),
        .I1(\ramOutDataR[27]_i_12_n_0 ),
        .O(\ramOutDataR_reg[27]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[27]_i_6 
       (.I0(\ramOutDataR[27]_i_13_n_0 ),
        .I1(\ramOutDataR[27]_i_14_n_0 ),
        .O(\ramOutDataR_reg[27]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[28] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[28]_i_1_n_0 ),
        .Q(ramOutData[28]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[28]_i_3 
       (.I0(\ramOutDataR[28]_i_7_n_0 ),
        .I1(\ramOutDataR[28]_i_8_n_0 ),
        .O(\ramOutDataR_reg[28]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[28]_i_4 
       (.I0(\ramOutDataR[28]_i_9_n_0 ),
        .I1(\ramOutDataR[28]_i_10_n_0 ),
        .O(\ramOutDataR_reg[28]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[28]_i_5 
       (.I0(\ramOutDataR[28]_i_11_n_0 ),
        .I1(\ramOutDataR[28]_i_12_n_0 ),
        .O(\ramOutDataR_reg[28]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[28]_i_6 
       (.I0(\ramOutDataR[28]_i_13_n_0 ),
        .I1(\ramOutDataR[28]_i_14_n_0 ),
        .O(\ramOutDataR_reg[28]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[29] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[29]_i_1_n_0 ),
        .Q(ramOutData[29]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[29]_i_3 
       (.I0(\ramOutDataR[29]_i_7_n_0 ),
        .I1(\ramOutDataR[29]_i_8_n_0 ),
        .O(\ramOutDataR_reg[29]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[29]_i_4 
       (.I0(\ramOutDataR[29]_i_9_n_0 ),
        .I1(\ramOutDataR[29]_i_10_n_0 ),
        .O(\ramOutDataR_reg[29]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[29]_i_5 
       (.I0(\ramOutDataR[29]_i_11_n_0 ),
        .I1(\ramOutDataR[29]_i_12_n_0 ),
        .O(\ramOutDataR_reg[29]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[29]_i_6 
       (.I0(\ramOutDataR[29]_i_13_n_0 ),
        .I1(\ramOutDataR[29]_i_14_n_0 ),
        .O(\ramOutDataR_reg[29]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[2] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[2]_i_1_n_0 ),
        .Q(ramOutData[2]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[2]_i_4 
       (.I0(\ramOutDataR[2]_i_12_n_0 ),
        .I1(\ramOutDataR[2]_i_13_n_0 ),
        .O(\ramOutDataR_reg[2]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[2]_i_5 
       (.I0(\ramOutDataR[2]_i_14_n_0 ),
        .I1(\ramOutDataR[2]_i_15_n_0 ),
        .O(\ramOutDataR_reg[2]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[2]_i_7 
       (.I0(\ramOutDataR[2]_i_16_n_0 ),
        .I1(\ramOutDataR[2]_i_17_n_0 ),
        .O(\ramOutDataR_reg[2]_i_7_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[30] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[30]_i_1_n_0 ),
        .Q(ramOutData[30]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[30]_i_3 
       (.I0(\ramOutDataR[30]_i_7_n_0 ),
        .I1(\ramOutDataR[30]_i_8_n_0 ),
        .O(\ramOutDataR_reg[30]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[30]_i_4 
       (.I0(\ramOutDataR[30]_i_9_n_0 ),
        .I1(\ramOutDataR[30]_i_10_n_0 ),
        .O(\ramOutDataR_reg[30]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[30]_i_5 
       (.I0(\ramOutDataR[30]_i_11_n_0 ),
        .I1(\ramOutDataR[30]_i_12_n_0 ),
        .O(\ramOutDataR_reg[30]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[30]_i_6 
       (.I0(\ramOutDataR[30]_i_13_n_0 ),
        .I1(\ramOutDataR[30]_i_14_n_0 ),
        .O(\ramOutDataR_reg[30]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[31] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[31]_i_1_n_0 ),
        .Q(ramOutData[31]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[31]_i_3 
       (.I0(\ramOutDataR[31]_i_7_n_0 ),
        .I1(\ramOutDataR[31]_i_8_n_0 ),
        .O(\ramOutDataR_reg[31]_i_3_n_0 ),
        .S(ramAddr[3]));
  MUXF7 \ramOutDataR_reg[31]_i_4 
       (.I0(\ramOutDataR[31]_i_9_n_0 ),
        .I1(\ramOutDataR[31]_i_10_n_0 ),
        .O(\ramOutDataR_reg[31]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[31]_i_5 
       (.I0(\ramOutDataR[31]_i_11_n_0 ),
        .I1(\ramOutDataR[31]_i_12_n_0 ),
        .O(\ramOutDataR_reg[31]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[31]_i_6 
       (.I0(\ramOutDataR[31]_i_13_n_0 ),
        .I1(\ramOutDataR[31]_i_14_n_0 ),
        .O(\ramOutDataR_reg[31]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[3] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[3]_i_1_n_0 ),
        .Q(ramOutData[3]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[3]_i_4 
       (.I0(\ramOutDataR[3]_i_12_n_0 ),
        .I1(\ramOutDataR[3]_i_13_n_0 ),
        .O(\ramOutDataR_reg[3]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[3]_i_5 
       (.I0(\ramOutDataR[3]_i_14_n_0 ),
        .I1(\ramOutDataR[3]_i_15_n_0 ),
        .O(\ramOutDataR_reg[3]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[3]_i_7 
       (.I0(\ramOutDataR[3]_i_16_n_0 ),
        .I1(\ramOutDataR[3]_i_17_n_0 ),
        .O(\ramOutDataR_reg[3]_i_7_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[4] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[4]_i_1_n_0 ),
        .Q(ramOutData[4]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[4]_i_4 
       (.I0(\ramOutDataR[4]_i_12_n_0 ),
        .I1(\ramOutDataR[4]_i_13_n_0 ),
        .O(\ramOutDataR_reg[4]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[4]_i_5 
       (.I0(\ramOutDataR[4]_i_14_n_0 ),
        .I1(\ramOutDataR[4]_i_15_n_0 ),
        .O(\ramOutDataR_reg[4]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[4]_i_7 
       (.I0(\ramOutDataR[4]_i_16_n_0 ),
        .I1(\ramOutDataR[4]_i_17_n_0 ),
        .O(\ramOutDataR_reg[4]_i_7_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[5] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[5]_i_1_n_0 ),
        .Q(ramOutData[5]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[5]_i_4 
       (.I0(\ramOutDataR[5]_i_12_n_0 ),
        .I1(\ramOutDataR[5]_i_13_n_0 ),
        .O(\ramOutDataR_reg[5]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[5]_i_5 
       (.I0(\ramOutDataR[5]_i_14_n_0 ),
        .I1(\ramOutDataR[5]_i_15_n_0 ),
        .O(\ramOutDataR_reg[5]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[5]_i_7 
       (.I0(\ramOutDataR[5]_i_16_n_0 ),
        .I1(\ramOutDataR[5]_i_17_n_0 ),
        .O(\ramOutDataR_reg[5]_i_7_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[6] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[6]_i_1_n_0 ),
        .Q(ramOutData[6]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[6]_i_4 
       (.I0(\ramOutDataR[6]_i_11_n_0 ),
        .I1(\ramOutDataR[6]_i_12_n_0 ),
        .O(\ramOutDataR_reg[6]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[6]_i_5 
       (.I0(\ramOutDataR[6]_i_13_n_0 ),
        .I1(\ramOutDataR[6]_i_14_n_0 ),
        .O(\ramOutDataR_reg[6]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[6]_i_6 
       (.I0(\ramOutDataR[6]_i_15_n_0 ),
        .I1(\ramOutDataR[6]_i_16_n_0 ),
        .O(\ramOutDataR_reg[6]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[7] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[7]_i_1_n_0 ),
        .Q(ramOutData[7]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[7]_i_4 
       (.I0(\ramOutDataR[7]_i_11_n_0 ),
        .I1(\ramOutDataR[7]_i_12_n_0 ),
        .O(\ramOutDataR_reg[7]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[7]_i_5 
       (.I0(\ramOutDataR[7]_i_13_n_0 ),
        .I1(\ramOutDataR[7]_i_14_n_0 ),
        .O(\ramOutDataR_reg[7]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[7]_i_6 
       (.I0(\ramOutDataR[7]_i_15_n_0 ),
        .I1(\ramOutDataR[7]_i_16_n_0 ),
        .O(\ramOutDataR_reg[7]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[8] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[8]_i_1_n_0 ),
        .Q(ramOutData[8]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[8]_i_4 
       (.I0(\ramOutDataR[8]_i_11_n_0 ),
        .I1(\ramOutDataR[8]_i_12_n_0 ),
        .O(\ramOutDataR_reg[8]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[8]_i_5 
       (.I0(\ramOutDataR[8]_i_13_n_0 ),
        .I1(\ramOutDataR[8]_i_14_n_0 ),
        .O(\ramOutDataR_reg[8]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[8]_i_6 
       (.I0(\ramOutDataR[8]_i_15_n_0 ),
        .I1(\ramOutDataR[8]_i_16_n_0 ),
        .O(\ramOutDataR_reg[8]_i_6_n_0 ),
        .S(ramAddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \ramOutDataR_reg[9] 
       (.C(ramClk),
        .CE(1'b1),
        .D(\ramOutDataR[9]_i_1_n_0 ),
        .Q(ramOutData[9]),
        .R(1'b0));
  MUXF7 \ramOutDataR_reg[9]_i_4 
       (.I0(\ramOutDataR[9]_i_11_n_0 ),
        .I1(\ramOutDataR[9]_i_12_n_0 ),
        .O(\ramOutDataR_reg[9]_i_4_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[9]_i_5 
       (.I0(\ramOutDataR[9]_i_13_n_0 ),
        .I1(\ramOutDataR[9]_i_14_n_0 ),
        .O(\ramOutDataR_reg[9]_i_5_n_0 ),
        .S(ramAddr[2]));
  MUXF7 \ramOutDataR_reg[9]_i_6 
       (.I0(\ramOutDataR[9]_i_15_n_0 ),
        .I1(\ramOutDataR[9]_i_16_n_0 ),
        .O(\ramOutDataR_reg[9]_i_6_n_0 ),
        .S(ramAddr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \realTimeCnt[0]_i_2 
       (.I0(realTimeCnt_reg[0]),
        .O(\realTimeCnt[0]_i_2_n_0 ));
  FDRE \realTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[0]_i_1_n_7 ),
        .Q(realTimeCnt_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \realTimeCnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\realTimeCnt_reg[0]_i_1_n_0 ,\realTimeCnt_reg[0]_i_1_n_1 ,\realTimeCnt_reg[0]_i_1_n_2 ,\realTimeCnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\realTimeCnt_reg[0]_i_1_n_4 ,\realTimeCnt_reg[0]_i_1_n_5 ,\realTimeCnt_reg[0]_i_1_n_6 ,\realTimeCnt_reg[0]_i_1_n_7 }),
        .S({realTimeCnt_reg[3:1],\realTimeCnt[0]_i_2_n_0 }));
  FDRE \realTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[8]_i_1_n_5 ),
        .Q(realTimeCnt_reg[10]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[8]_i_1_n_4 ),
        .Q(realTimeCnt_reg[11]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[12]_i_1_n_7 ),
        .Q(realTimeCnt_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \realTimeCnt_reg[12]_i_1 
       (.CI(\realTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\realTimeCnt_reg[12]_i_1_n_0 ,\realTimeCnt_reg[12]_i_1_n_1 ,\realTimeCnt_reg[12]_i_1_n_2 ,\realTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\realTimeCnt_reg[12]_i_1_n_4 ,\realTimeCnt_reg[12]_i_1_n_5 ,\realTimeCnt_reg[12]_i_1_n_6 ,\realTimeCnt_reg[12]_i_1_n_7 }),
        .S(realTimeCnt_reg[15:12]));
  FDRE \realTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[12]_i_1_n_6 ),
        .Q(realTimeCnt_reg[13]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[12]_i_1_n_5 ),
        .Q(realTimeCnt_reg[14]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[12]_i_1_n_4 ),
        .Q(realTimeCnt_reg[15]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[16]_i_1_n_7 ),
        .Q(realTimeCnt_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \realTimeCnt_reg[16]_i_1 
       (.CI(\realTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\realTimeCnt_reg[16]_i_1_n_0 ,\realTimeCnt_reg[16]_i_1_n_1 ,\realTimeCnt_reg[16]_i_1_n_2 ,\realTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\realTimeCnt_reg[16]_i_1_n_4 ,\realTimeCnt_reg[16]_i_1_n_5 ,\realTimeCnt_reg[16]_i_1_n_6 ,\realTimeCnt_reg[16]_i_1_n_7 }),
        .S(realTimeCnt_reg[19:16]));
  FDRE \realTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[16]_i_1_n_6 ),
        .Q(realTimeCnt_reg[17]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[16]_i_1_n_5 ),
        .Q(realTimeCnt_reg[18]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[16]_i_1_n_4 ),
        .Q(realTimeCnt_reg[19]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[0]_i_1_n_6 ),
        .Q(realTimeCnt_reg[1]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[20] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[20]_i_1_n_7 ),
        .Q(realTimeCnt_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \realTimeCnt_reg[20]_i_1 
       (.CI(\realTimeCnt_reg[16]_i_1_n_0 ),
        .CO({\NLW_realTimeCnt_reg[20]_i_1_CO_UNCONNECTED [3],\realTimeCnt_reg[20]_i_1_n_1 ,\realTimeCnt_reg[20]_i_1_n_2 ,\realTimeCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\realTimeCnt_reg[20]_i_1_n_4 ,\realTimeCnt_reg[20]_i_1_n_5 ,\realTimeCnt_reg[20]_i_1_n_6 ,\realTimeCnt_reg[20]_i_1_n_7 }),
        .S(realTimeCnt_reg[23:20]));
  FDRE \realTimeCnt_reg[21] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[20]_i_1_n_6 ),
        .Q(realTimeCnt_reg[21]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[22] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[20]_i_1_n_5 ),
        .Q(realTimeCnt_reg[22]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[23] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[20]_i_1_n_4 ),
        .Q(realTimeCnt_reg[23]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[0]_i_1_n_5 ),
        .Q(realTimeCnt_reg[2]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[0]_i_1_n_4 ),
        .Q(realTimeCnt_reg[3]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[4]_i_1_n_7 ),
        .Q(realTimeCnt_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \realTimeCnt_reg[4]_i_1 
       (.CI(\realTimeCnt_reg[0]_i_1_n_0 ),
        .CO({\realTimeCnt_reg[4]_i_1_n_0 ,\realTimeCnt_reg[4]_i_1_n_1 ,\realTimeCnt_reg[4]_i_1_n_2 ,\realTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\realTimeCnt_reg[4]_i_1_n_4 ,\realTimeCnt_reg[4]_i_1_n_5 ,\realTimeCnt_reg[4]_i_1_n_6 ,\realTimeCnt_reg[4]_i_1_n_7 }),
        .S(realTimeCnt_reg[7:4]));
  FDRE \realTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[4]_i_1_n_6 ),
        .Q(realTimeCnt_reg[5]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[4]_i_1_n_5 ),
        .Q(realTimeCnt_reg[6]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[4]_i_1_n_4 ),
        .Q(realTimeCnt_reg[7]),
        .R(1'b0));
  FDRE \realTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[8]_i_1_n_7 ),
        .Q(realTimeCnt_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \realTimeCnt_reg[8]_i_1 
       (.CI(\realTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\realTimeCnt_reg[8]_i_1_n_0 ,\realTimeCnt_reg[8]_i_1_n_1 ,\realTimeCnt_reg[8]_i_1_n_2 ,\realTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\realTimeCnt_reg[8]_i_1_n_4 ,\realTimeCnt_reg[8]_i_1_n_5 ,\realTimeCnt_reg[8]_i_1_n_6 ,\realTimeCnt_reg[8]_i_1_n_7 }),
        .S(realTimeCnt_reg[11:8]));
  FDRE \realTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\realTimeCnt_reg[8]_i_1_n_6 ),
        .Q(realTimeCnt_reg[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    rf1TxData_reg
       (.CLR(1'b0),
        .D(fib1TxData),
        .G(\bmem_reg_n_0_[13][7] ),
        .GE(1'b1),
        .Q(rfOutA[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    rf2TxData_reg
       (.CLR(1'b0),
        .D(hostS2TxData_w),
        .G(rf2TxData_reg_i_1_n_0),
        .GE(1'b1),
        .Q(rfOutA[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rf2TxData_reg_i_1
       (.I0(\bmem_reg_n_0_[13][6] ),
        .I1(\bmem_reg_n_0_[13][7] ),
        .O(rf2TxData_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    \rmem[0][31]_i_1 
       (.I0(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .O(\rmem[0][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][11]_i_2 
       (.I0(\bmem_reg_n_0_[11][27] ),
        .I1(\s2CommTime_reg_n_0_[11] ),
        .O(\rmem[11][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][11]_i_3 
       (.I0(\bmem_reg_n_0_[11][26] ),
        .I1(\s2CommTime_reg_n_0_[10] ),
        .O(\rmem[11][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][11]_i_4 
       (.I0(\bmem_reg_n_0_[11][25] ),
        .I1(\s2CommTime_reg_n_0_[9] ),
        .O(\rmem[11][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][11]_i_5 
       (.I0(\bmem_reg_n_0_[11][24] ),
        .I1(\s2CommTime_reg_n_0_[8] ),
        .O(\rmem[11][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][15]_i_2 
       (.I0(\bmem_reg_n_0_[11][31] ),
        .I1(\s2CommTime_reg_n_0_[15] ),
        .O(\rmem[11][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][15]_i_3 
       (.I0(\bmem_reg_n_0_[11][30] ),
        .I1(\s2CommTime_reg_n_0_[14] ),
        .O(\rmem[11][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][15]_i_4 
       (.I0(\bmem_reg_n_0_[11][29] ),
        .I1(\s2CommTime_reg_n_0_[13] ),
        .O(\rmem[11][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][15]_i_5 
       (.I0(\bmem_reg_n_0_[11][28] ),
        .I1(\s2CommTime_reg_n_0_[12] ),
        .O(\rmem[11][15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][19]_i_2 
       (.I0(\s2CommTime_reg_n_0_[19] ),
        .O(\rmem[11][19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][19]_i_3 
       (.I0(\s2CommTime_reg_n_0_[18] ),
        .O(\rmem[11][19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][19]_i_4 
       (.I0(\s2CommTime_reg_n_0_[17] ),
        .O(\rmem[11][19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][19]_i_5 
       (.I0(\s2CommTime_reg_n_0_[16] ),
        .O(\rmem[11][19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][23]_i_2 
       (.I0(\s2CommTime_reg_n_0_[23] ),
        .O(\rmem[11][23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][23]_i_3 
       (.I0(\s2CommTime_reg_n_0_[22] ),
        .O(\rmem[11][23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][23]_i_4 
       (.I0(\s2CommTime_reg_n_0_[21] ),
        .O(\rmem[11][23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[11][23]_i_5 
       (.I0(\s2CommTime_reg_n_0_[20] ),
        .O(\rmem[11][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][3]_i_2 
       (.I0(\bmem_reg_n_0_[11][19] ),
        .I1(\s2CommTime_reg_n_0_[3] ),
        .O(\rmem[11][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][3]_i_3 
       (.I0(\bmem_reg_n_0_[11][18] ),
        .I1(\s2CommTime_reg_n_0_[2] ),
        .O(\rmem[11][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][3]_i_4 
       (.I0(\bmem_reg_n_0_[11][17] ),
        .I1(\s2CommTime_reg_n_0_[1] ),
        .O(\rmem[11][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][3]_i_5 
       (.I0(\bmem_reg_n_0_[11][16] ),
        .I1(\s2CommTime_reg_n_0_[0] ),
        .O(\rmem[11][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][7]_i_2 
       (.I0(\bmem_reg_n_0_[11][23] ),
        .I1(\s2CommTime_reg_n_0_[7] ),
        .O(\rmem[11][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][7]_i_3 
       (.I0(\bmem_reg_n_0_[11][22] ),
        .I1(\s2CommTime_reg_n_0_[6] ),
        .O(\rmem[11][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][7]_i_4 
       (.I0(\bmem_reg_n_0_[11][21] ),
        .I1(\s2CommTime_reg_n_0_[5] ),
        .O(\rmem[11][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[11][7]_i_5 
       (.I0(\bmem_reg_n_0_[11][20] ),
        .I1(\s2CommTime_reg_n_0_[4] ),
        .O(\rmem[11][7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \rmem[12][23]_i_1 
       (.I0(\rmem[8][31]_i_2_n_0 ),
        .I1(hostS2RxGateHTimeCnt_reg[1]),
        .I2(hostS2RxGateHTimeCnt_reg[2]),
        .I3(hostS2RxGateHTimeCnt_reg[0]),
        .O(\rmem[12][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rmem[32][31]__0_i_1 
       (.I0(\rmem[32][31]__0_i_2_n_0 ),
        .I1(txSysPreDataTimeCnt_reg[1]),
        .I2(txSysPreDataTimeCnt_reg[0]),
        .I3(txSysPreDataTimeCnt_reg[3]),
        .I4(txSysPreDataTimeCnt_reg[2]),
        .I5(\rmem[32][31]__0_i_3_n_0 ),
        .O(\rmem[32][31]__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rmem[32][31]__0_i_2 
       (.I0(txSysPreDataTimeCnt_reg[12]),
        .I1(txSysPreDataTimeCnt_reg[13]),
        .I2(txSysPreDataTimeCnt_reg[10]),
        .I3(txSysPreDataTimeCnt_reg[11]),
        .I4(txSysPreDataTimeCnt_reg[15]),
        .I5(txSysPreDataTimeCnt_reg[14]),
        .O(\rmem[32][31]__0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rmem[32][31]__0_i_3 
       (.I0(txSysPreDataTimeCnt_reg[6]),
        .I1(txSysPreDataTimeCnt_reg[7]),
        .I2(txSysPreDataTimeCnt_reg[4]),
        .I3(txSysPreDataTimeCnt_reg[5]),
        .I4(txSysPreDataTimeCnt_reg[8]),
        .I5(txSysPreDataTimeCnt_reg[9]),
        .O(\rmem[32][31]__0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \rmem[37][31]_i_1 
       (.I0(wgRfoutH_f),
        .I1(wgRfout_f_reg_0),
        .I2(\rmem[63][31]_i_2_n_0 ),
        .O(wgRfoutTime));
  LUT4 #(
    .INIT(16'h00B2)) 
    \rmem[38][31]_i_1 
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfoutH_f),
        .I2(\rmem[39][31]_i_3_n_0 ),
        .I3(\rmem[40][5]_i_1_n_0 ),
        .O(\rmem[38][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \rmem[38][31]_i_2 
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfoutH_f),
        .I2(\rmem[39][31]_i_3_n_0 ),
        .O(\rmem[38][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00D4)) 
    \rmem[39][31]_i_1 
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfoutH_f),
        .I2(\rmem[39][31]_i_3_n_0 ),
        .I3(\rmem[40][5]_i_1_n_0 ),
        .O(\rmem[39][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \rmem[39][31]_i_2 
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfoutH_f),
        .I2(\rmem[39][31]_i_3_n_0 ),
        .O(\rmem[39][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rmem[39][31]_i_3 
       (.I0(\rmem[39][31]_i_4_n_0 ),
        .I1(\rmem[39][31]_i_5_n_0 ),
        .I2(wgRfoutPeriod_reg[28]),
        .I3(wgRfoutPeriod_reg[27]),
        .I4(wgRfoutPeriod_reg[29]),
        .I5(wgRfoutPeriod_reg[25]),
        .O(\rmem[39][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \rmem[39][31]_i_4 
       (.I0(\rmem[39][31]_i_6_n_0 ),
        .I1(wgRfoutPeriod_reg[19]),
        .I2(wgRfoutPeriod_reg[20]),
        .I3(wgRfoutPeriod_reg[23]),
        .I4(wgRfoutPeriod_reg[21]),
        .I5(wgRfoutPeriod_reg[22]),
        .O(\rmem[39][31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rmem[39][31]_i_5 
       (.I0(wgRfoutPeriod_reg[30]),
        .I1(wgRfoutPeriod_reg[31]),
        .I2(wgRfoutPeriod_reg[26]),
        .I3(wgRfoutPeriod_reg[24]),
        .O(\rmem[39][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A888)) 
    \rmem[39][31]_i_6 
       (.I0(wgRfoutPeriod_reg[18]),
        .I1(\rmem[39][31]_i_7_n_0 ),
        .I2(wgRfoutPeriod_reg[13]),
        .I3(wgRfoutPeriod_reg[11]),
        .I4(wgRfoutPeriod_reg[12]),
        .I5(wgRfoutPeriod_reg[10]),
        .O(\rmem[39][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rmem[39][31]_i_7 
       (.I0(wgRfoutPeriod_reg[17]),
        .I1(wgRfoutPeriod_reg[16]),
        .I2(wgRfoutPeriod_reg[15]),
        .I3(wgRfoutPeriod_reg[14]),
        .O(\rmem[39][31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rmem[3][0]_i_1 
       (.I0(\bmem_reg_n_0_[11][0] ),
        .I1(\s1CommTime_reg_n_0_[0] ),
        .O(\rmem[3][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][11]_i_2 
       (.I0(\s1CommTime_reg_n_0_[11] ),
        .I1(\bmem_reg_n_0_[11][11] ),
        .O(\rmem[3][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][11]_i_3 
       (.I0(\s1CommTime_reg_n_0_[10] ),
        .I1(\bmem_reg_n_0_[11][10] ),
        .O(\rmem[3][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][11]_i_4 
       (.I0(\s1CommTime_reg_n_0_[9] ),
        .I1(\bmem_reg_n_0_[11][9] ),
        .O(\rmem[3][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][11]_i_5 
       (.I0(\s1CommTime_reg_n_0_[8] ),
        .I1(\bmem_reg_n_0_[11][8] ),
        .O(\rmem[3][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][15]_i_2 
       (.I0(\s1CommTime_reg_n_0_[15] ),
        .I1(\bmem_reg_n_0_[11][15] ),
        .O(\rmem[3][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][15]_i_3 
       (.I0(\s1CommTime_reg_n_0_[14] ),
        .I1(\bmem_reg_n_0_[11][14] ),
        .O(\rmem[3][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][15]_i_4 
       (.I0(\s1CommTime_reg_n_0_[13] ),
        .I1(\bmem_reg_n_0_[11][13] ),
        .O(\rmem[3][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][15]_i_5 
       (.I0(\s1CommTime_reg_n_0_[12] ),
        .I1(\bmem_reg_n_0_[11][12] ),
        .O(\rmem[3][15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][19]_i_2 
       (.I0(\s1CommTime_reg_n_0_[19] ),
        .O(\rmem[3][19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][19]_i_3 
       (.I0(\s1CommTime_reg_n_0_[18] ),
        .O(\rmem[3][19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][19]_i_4 
       (.I0(\s1CommTime_reg_n_0_[17] ),
        .O(\rmem[3][19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][19]_i_5 
       (.I0(\s1CommTime_reg_n_0_[16] ),
        .O(\rmem[3][19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][23]_i_2 
       (.I0(\s1CommTime_reg_n_0_[23] ),
        .O(\rmem[3][23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][23]_i_3 
       (.I0(\s1CommTime_reg_n_0_[22] ),
        .O(\rmem[3][23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][23]_i_4 
       (.I0(\s1CommTime_reg_n_0_[21] ),
        .O(\rmem[3][23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rmem[3][23]_i_5 
       (.I0(\s1CommTime_reg_n_0_[20] ),
        .O(\rmem[3][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][3]_i_2 
       (.I0(\s1CommTime_reg_n_0_[3] ),
        .I1(\bmem_reg_n_0_[11][3] ),
        .O(\rmem[3][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][3]_i_3 
       (.I0(\s1CommTime_reg_n_0_[2] ),
        .I1(\bmem_reg_n_0_[11][2] ),
        .O(\rmem[3][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][3]_i_4 
       (.I0(\s1CommTime_reg_n_0_[1] ),
        .I1(\bmem_reg_n_0_[11][1] ),
        .O(\rmem[3][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][3]_i_5 
       (.I0(\s1CommTime_reg_n_0_[0] ),
        .I1(\bmem_reg_n_0_[11][0] ),
        .O(\rmem[3][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][7]_i_2 
       (.I0(\s1CommTime_reg_n_0_[7] ),
        .I1(\bmem_reg_n_0_[11][7] ),
        .O(\rmem[3][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][7]_i_3 
       (.I0(\s1CommTime_reg_n_0_[6] ),
        .I1(\bmem_reg_n_0_[11][6] ),
        .O(\rmem[3][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][7]_i_4 
       (.I0(\s1CommTime_reg_n_0_[5] ),
        .I1(\bmem_reg_n_0_[11][5] ),
        .O(\rmem[3][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rmem[3][7]_i_5 
       (.I0(\s1CommTime_reg_n_0_[4] ),
        .I1(\bmem_reg_n_0_[11][4] ),
        .O(\rmem[3][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rmem[40][5]_i_1 
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfoutH_f),
        .O(\rmem[40][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \rmem[48][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[48][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \rmem[49][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[49][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rmem[4][23]_i_1 
       (.I0(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg__0),
        .I3(hostS1RxGateHTimeCnt_reg[2]),
        .O(\rmem[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \rmem[50][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[0]),
        .I3(wgRfoutCnt_reg__0[1]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[50][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \rmem[51][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[51][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \rmem[52][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[2]),
        .I4(wgRfoutCnt_reg__0[0]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[52][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \rmem[53][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[2]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[1]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[53][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \rmem[54][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[2]),
        .I3(wgRfoutCnt_reg__0[1]),
        .I4(wgRfoutCnt_reg__0[0]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[54][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rmem[55][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[3]),
        .I5(wgRfoutCnt_reg__0[2]),
        .O(\rmem[55][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \rmem[56][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[3]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[0]),
        .O(\rmem[56][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \rmem[57][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[3]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[1]),
        .O(\rmem[57][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \rmem[58][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[3]),
        .I3(wgRfoutCnt_reg__0[1]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[0]),
        .O(\rmem[58][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rmem[59][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[59][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rmem[5][23]_i_1 
       (.I0(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .O(\rmem[5][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \rmem[60][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[2]),
        .I3(wgRfoutCnt_reg__0[3]),
        .I4(wgRfoutCnt_reg__0[1]),
        .I5(wgRfoutCnt_reg__0[0]),
        .O(\rmem[60][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rmem[61][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[3]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[1]),
        .I5(wgRfoutCnt_reg__0[2]),
        .O(\rmem[61][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rmem[62][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[3]),
        .I4(wgRfoutCnt_reg__0[0]),
        .I5(wgRfoutCnt_reg__0[2]),
        .O(\rmem[62][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \rmem[63][31]_i_1 
       (.I0(\rmem[40][5]_i_1_n_0 ),
        .I1(\rmem[63][31]_i_2_n_0 ),
        .I2(wgRfoutCnt_reg__0[1]),
        .I3(wgRfoutCnt_reg__0[0]),
        .I4(wgRfoutCnt_reg__0[2]),
        .I5(wgRfoutCnt_reg__0[3]),
        .O(\rmem[63][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \rmem[63][31]_i_2 
       (.I0(wgRfoutTime_reg[20]),
        .I1(wgRfoutTime_reg[19]),
        .I2(\rmem[63][31]_i_3_n_0 ),
        .I3(\rmem[63][31]_i_4_n_0 ),
        .O(\rmem[63][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rmem[63][31]_i_3 
       (.I0(\rmem[63][31]_i_5_n_0 ),
        .I1(wgRfoutTime_reg[18]),
        .I2(wgRfoutTime_reg[15]),
        .I3(wgRfoutTime_reg[17]),
        .I4(wgRfoutTime_reg[16]),
        .O(\rmem[63][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rmem[63][31]_i_4 
       (.I0(wgRfoutTime_reg[25]),
        .I1(wgRfoutTime_reg[21]),
        .I2(wgRfoutTime_reg[30]),
        .I3(\rmem[63][31]_i_6_n_0 ),
        .I4(\rmem[63][31]_i_7_n_0 ),
        .O(\rmem[63][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8000000000000)) 
    \rmem[63][31]_i_5 
       (.I0(wgRfoutTime_reg[11]),
        .I1(wgRfoutTime_reg[10]),
        .I2(wgRfoutTime_reg[9]),
        .I3(wgRfoutTime_reg[12]),
        .I4(wgRfoutTime_reg[13]),
        .I5(wgRfoutTime_reg[14]),
        .O(\rmem[63][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rmem[63][31]_i_6 
       (.I0(wgRfoutTime_reg[26]),
        .I1(wgRfoutTime_reg[28]),
        .I2(wgRfoutTime_reg[23]),
        .I3(wgRfoutTime_reg[27]),
        .O(\rmem[63][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rmem[63][31]_i_7 
       (.I0(wgRfoutTime_reg[22]),
        .I1(wgRfoutTime_reg__0),
        .I2(wgRfoutTime_reg[24]),
        .I3(wgRfoutTime_reg[29]),
        .O(\rmem[63][31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \rmem[6][15]__0_i_1 
       (.I0(\rmem[6][15]__0_i_2_n_0 ),
        .I1(\hostS1TxCnt_reg_n_0_[1] ),
        .I2(\hostS1TxCnt_reg_n_0_[0] ),
        .I3(\hostS1TxCnt_reg_n_0_[2] ),
        .I4(\hostS1TxCnt_reg_n_0_[3] ),
        .I5(\rmem[6][15]__0_i_3_n_0 ),
        .O(\rmem[6][15]__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rmem[6][15]__0_i_2 
       (.I0(\hostS1TxCnt_reg_n_0_[12] ),
        .I1(\hostS1TxCnt_reg_n_0_[13] ),
        .I2(\hostS1TxCnt_reg_n_0_[10] ),
        .I3(\hostS1TxCnt_reg_n_0_[11] ),
        .I4(\hostS1TxCnt_reg_n_0_[15] ),
        .I5(\hostS1TxCnt_reg_n_0_[14] ),
        .O(\rmem[6][15]__0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \rmem[6][15]__0_i_3 
       (.I0(\hostS1TxCnt_reg_n_0_[6] ),
        .I1(\hostS1TxCnt_reg_n_0_[7] ),
        .I2(\hostS1TxCnt_reg_n_0_[5] ),
        .I3(\hostS1TxCnt_reg_n_0_[4] ),
        .I4(\hostS1TxCnt_reg_n_0_[9] ),
        .I5(\hostS1TxCnt_reg_n_0_[8] ),
        .O(\rmem[6][15]__0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \rmem[8][31]_i_1 
       (.I0(hostS2RxGateHTimeCnt_reg[1]),
        .I1(hostS2RxGateHTimeCnt_reg[0]),
        .I2(hostS2RxGateHTimeCnt_reg[2]),
        .I3(\rmem[8][31]_i_2_n_0 ),
        .O(\rmem[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rmem[8][31]_i_2 
       (.I0(\rmem[8][31]_i_3_n_0 ),
        .I1(\rmem[8][31]_i_4_n_0 ),
        .I2(hostS2RxGateHTimeCnt_reg[7]),
        .I3(hostS2RxGateHTimeCnt_reg[6]),
        .I4(hostS2RxGateHTimeCnt_reg[5]),
        .I5(hostS2RxGateHTimeCnt_reg[4]),
        .O(\rmem[8][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rmem[8][31]_i_3 
       (.I0(hostS2RxGateHTimeCnt_reg[12]),
        .I1(hostS2RxGateHTimeCnt_reg[13]),
        .I2(hostS2RxGate_f_reg_n_0),
        .I3(hostS2RxGateHTimeCnt_reg[15]),
        .I4(hostS2RxGateHTimeCnt_reg[3]),
        .I5(hostS2RxGateHTimeCnt_reg[14]),
        .O(\rmem[8][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rmem[8][31]_i_4 
       (.I0(hostS2RxGateHTimeCnt_reg[11]),
        .I1(hostS2RxGateHTimeCnt_reg[10]),
        .I2(hostS2RxGateHTimeCnt_reg[9]),
        .I3(hostS2RxGateHTimeCnt_reg[8]),
        .O(\rmem[8][31]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][0] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[0]),
        .Q(\rmem[0]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][10] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[10]),
        .Q(\rmem[0]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][11] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[11]),
        .Q(\rmem[0]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][12] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[12]),
        .Q(\rmem[0]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][13] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[13]),
        .Q(\rmem[0]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][14] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[14]),
        .Q(\rmem[0]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][15] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[15]),
        .Q(\rmem[0]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][16] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[0]),
        .Q(\rmem[0]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][17] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[1]),
        .Q(\rmem[0]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][18] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[2]),
        .Q(\rmem[0]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][19] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[3]),
        .Q(\rmem[0]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][1] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[1]),
        .Q(\rmem[0]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][20] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[4]),
        .Q(\rmem[0]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][21] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[5]),
        .Q(\rmem[0]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][22] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[6]),
        .Q(\rmem[0]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][23] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[7]),
        .Q(\rmem[0]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][24] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[8]),
        .Q(\rmem[0]__0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][25] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[9]),
        .Q(\rmem[0]__0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][26] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[10]),
        .Q(\rmem[0]__0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][27] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[11]),
        .Q(\rmem[0]__0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][28] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[12]),
        .Q(\rmem[0]__0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][29] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[13]),
        .Q(\rmem[0]__0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][2] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[2]),
        .Q(\rmem[0]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][30] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[14]),
        .Q(\rmem[0]__0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][31] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData1_wb[15]),
        .Q(\rmem[0]__0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][3] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[3]),
        .Q(\rmem[0]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][4] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[4]),
        .Q(\rmem[0]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][5] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[5]),
        .Q(\rmem[0]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][6] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[6]),
        .Q(\rmem[0]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][7] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[7]),
        .Q(\rmem[0]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[0][8] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[8]),
        .Q(\rmem[0]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[0][9] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData0_wb[9]),
        .Q(\rmem[0]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][0] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[0] ),
        .Q(\rmem[10]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][10] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[10] ),
        .Q(\rmem[10]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][11] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[11] ),
        .Q(\rmem[10]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][12] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[12] ),
        .Q(\rmem[10]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][13] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[13] ),
        .Q(\rmem[10]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][14] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[14] ),
        .Q(\rmem[10]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][15] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[15] ),
        .Q(\rmem[10]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][16] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[16] ),
        .Q(\rmem[10]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][17] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[17] ),
        .Q(\rmem[10]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][18] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[18] ),
        .Q(\rmem[10]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][19] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[19] ),
        .Q(\rmem[10]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][1] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[1] ),
        .Q(\rmem[10]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][20] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[20] ),
        .Q(\rmem[10]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][21] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[21] ),
        .Q(\rmem[10]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][22] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[22] ),
        .Q(\rmem[10]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][23] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[23] ),
        .Q(\rmem[10]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][2] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[2] ),
        .Q(\rmem[10]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][3] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[3] ),
        .Q(\rmem[10]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][4] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[4] ),
        .Q(\rmem[10]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][5] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[5] ),
        .Q(\rmem[10]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][6] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[6] ),
        .Q(\rmem[10]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][7] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[7] ),
        .Q(\rmem[10]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][8] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[8] ),
        .Q(\rmem[10]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[10][9] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\s2CommTime_reg_n_0_[9] ),
        .Q(\rmem[10]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][0] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][3]_i_1_n_7 ),
        .Q(\rmem[11]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][10] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][11]_i_1_n_5 ),
        .Q(\rmem[11]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][11] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][11]_i_1_n_4 ),
        .Q(\rmem[11]__0 [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][11]_i_1 
       (.CI(\rmem_reg[11][7]_i_1_n_0 ),
        .CO({\rmem_reg[11][11]_i_1_n_0 ,\rmem_reg[11][11]_i_1_n_1 ,\rmem_reg[11][11]_i_1_n_2 ,\rmem_reg[11][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[11] ,\s2CommTime_reg_n_0_[10] ,\s2CommTime_reg_n_0_[9] ,\s2CommTime_reg_n_0_[8] }),
        .O({\rmem_reg[11][11]_i_1_n_4 ,\rmem_reg[11][11]_i_1_n_5 ,\rmem_reg[11][11]_i_1_n_6 ,\rmem_reg[11][11]_i_1_n_7 }),
        .S({\rmem[11][11]_i_2_n_0 ,\rmem[11][11]_i_3_n_0 ,\rmem[11][11]_i_4_n_0 ,\rmem[11][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][12] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][15]_i_1_n_7 ),
        .Q(\rmem[11]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][13] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][15]_i_1_n_6 ),
        .Q(\rmem[11]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][14] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][15]_i_1_n_5 ),
        .Q(\rmem[11]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][15] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][15]_i_1_n_4 ),
        .Q(\rmem[11]__0 [15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][15]_i_1 
       (.CI(\rmem_reg[11][11]_i_1_n_0 ),
        .CO({\rmem_reg[11][15]_i_1_n_0 ,\rmem_reg[11][15]_i_1_n_1 ,\rmem_reg[11][15]_i_1_n_2 ,\rmem_reg[11][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[15] ,\s2CommTime_reg_n_0_[14] ,\s2CommTime_reg_n_0_[13] ,\s2CommTime_reg_n_0_[12] }),
        .O({\rmem_reg[11][15]_i_1_n_4 ,\rmem_reg[11][15]_i_1_n_5 ,\rmem_reg[11][15]_i_1_n_6 ,\rmem_reg[11][15]_i_1_n_7 }),
        .S({\rmem[11][15]_i_2_n_0 ,\rmem[11][15]_i_3_n_0 ,\rmem[11][15]_i_4_n_0 ,\rmem[11][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][16] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][19]_i_1_n_7 ),
        .Q(\rmem[11]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][17] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][19]_i_1_n_6 ),
        .Q(\rmem[11]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][18] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][19]_i_1_n_5 ),
        .Q(\rmem[11]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][19] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][19]_i_1_n_4 ),
        .Q(\rmem[11]__0 [19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][19]_i_1 
       (.CI(\rmem_reg[11][15]_i_1_n_0 ),
        .CO({\rmem_reg[11][19]_i_1_n_0 ,\rmem_reg[11][19]_i_1_n_1 ,\rmem_reg[11][19]_i_1_n_2 ,\rmem_reg[11][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[19] ,\s2CommTime_reg_n_0_[18] ,\s2CommTime_reg_n_0_[17] ,\s2CommTime_reg_n_0_[16] }),
        .O({\rmem_reg[11][19]_i_1_n_4 ,\rmem_reg[11][19]_i_1_n_5 ,\rmem_reg[11][19]_i_1_n_6 ,\rmem_reg[11][19]_i_1_n_7 }),
        .S({\rmem[11][19]_i_2_n_0 ,\rmem[11][19]_i_3_n_0 ,\rmem[11][19]_i_4_n_0 ,\rmem[11][19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][1] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][3]_i_1_n_6 ),
        .Q(\rmem[11]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][20] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][23]_i_1_n_7 ),
        .Q(\rmem[11]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][21] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][23]_i_1_n_6 ),
        .Q(\rmem[11]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][22] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][23]_i_1_n_5 ),
        .Q(\rmem[11]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][23] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][23]_i_1_n_4 ),
        .Q(\rmem[11]__0 [23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][23]_i_1 
       (.CI(\rmem_reg[11][19]_i_1_n_0 ),
        .CO({\rmem_reg[11][23]_i_1_n_0 ,\rmem_reg[11][23]_i_1_n_1 ,\rmem_reg[11][23]_i_1_n_2 ,\rmem_reg[11][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[23] ,\s2CommTime_reg_n_0_[22] ,\s2CommTime_reg_n_0_[21] ,\s2CommTime_reg_n_0_[20] }),
        .O({\rmem_reg[11][23]_i_1_n_4 ,\rmem_reg[11][23]_i_1_n_5 ,\rmem_reg[11][23]_i_1_n_6 ,\rmem_reg[11][23]_i_1_n_7 }),
        .S({\rmem[11][23]_i_2_n_0 ,\rmem[11][23]_i_3_n_0 ,\rmem[11][23]_i_4_n_0 ,\rmem[11][23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][2] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][3]_i_1_n_5 ),
        .Q(\rmem[11]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][31] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][31]_i_1_n_7 ),
        .Q(\rmem[11]__0 [31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][31]_i_1 
       (.CI(\rmem_reg[11][23]_i_1_n_0 ),
        .CO(\NLW_rmem_reg[11][31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rmem_reg[11][31]_i_1_O_UNCONNECTED [3:1],\rmem_reg[11][31]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][3] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][3]_i_1_n_4 ),
        .Q(\rmem[11]__0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][3]_i_1 
       (.CI(1'b0),
        .CO({\rmem_reg[11][3]_i_1_n_0 ,\rmem_reg[11][3]_i_1_n_1 ,\rmem_reg[11][3]_i_1_n_2 ,\rmem_reg[11][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\s2CommTime_reg_n_0_[3] ,\s2CommTime_reg_n_0_[2] ,\s2CommTime_reg_n_0_[1] ,\s2CommTime_reg_n_0_[0] }),
        .O({\rmem_reg[11][3]_i_1_n_4 ,\rmem_reg[11][3]_i_1_n_5 ,\rmem_reg[11][3]_i_1_n_6 ,\rmem_reg[11][3]_i_1_n_7 }),
        .S({\rmem[11][3]_i_2_n_0 ,\rmem[11][3]_i_3_n_0 ,\rmem[11][3]_i_4_n_0 ,\rmem[11][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][4] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][7]_i_1_n_7 ),
        .Q(\rmem[11]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][5] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][7]_i_1_n_6 ),
        .Q(\rmem[11]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][6] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][7]_i_1_n_5 ),
        .Q(\rmem[11]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][7] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][7]_i_1_n_4 ),
        .Q(\rmem[11]__0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rmem_reg[11][7]_i_1 
       (.CI(\rmem_reg[11][3]_i_1_n_0 ),
        .CO({\rmem_reg[11][7]_i_1_n_0 ,\rmem_reg[11][7]_i_1_n_1 ,\rmem_reg[11][7]_i_1_n_2 ,\rmem_reg[11][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[7] ,\s2CommTime_reg_n_0_[6] ,\s2CommTime_reg_n_0_[5] ,\s2CommTime_reg_n_0_[4] }),
        .O({\rmem_reg[11][7]_i_1_n_4 ,\rmem_reg[11][7]_i_1_n_5 ,\rmem_reg[11][7]_i_1_n_6 ,\rmem_reg[11][7]_i_1_n_7 }),
        .S({\rmem[11][7]_i_2_n_0 ,\rmem[11][7]_i_3_n_0 ,\rmem[11][7]_i_4_n_0 ,\rmem[11][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][8] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][11]_i_1_n_7 ),
        .Q(\rmem[11]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[11][9] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(\rmem_reg[11][11]_i_1_n_6 ),
        .Q(\rmem[11]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][0] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[0]),
        .Q(\rmem[12]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][10] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[10]),
        .Q(\rmem[12]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][11] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[11]),
        .Q(\rmem[12]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][12] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[12]),
        .Q(\rmem[12]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][13] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[13]),
        .Q(\rmem[12]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][14] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[14]),
        .Q(\rmem[12]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][15] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[15]),
        .Q(\rmem[12]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][16] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[16]),
        .Q(\rmem[12]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][17] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[17]),
        .Q(\rmem[12]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][18] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[18]),
        .Q(\rmem[12]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][19] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[19]),
        .Q(\rmem[12]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][1] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[1]),
        .Q(\rmem[12]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][20] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[20]),
        .Q(\rmem[12]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][21] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[21]),
        .Q(\rmem[12]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][22] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[22]),
        .Q(\rmem[12]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][23] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg[23]),
        .Q(\rmem[12]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][2] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[2]),
        .Q(\rmem[12]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][3] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[3]),
        .Q(\rmem[12]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][4] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[4]),
        .Q(\rmem[12]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][5] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[5]),
        .Q(\rmem[12]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][6] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[6]),
        .Q(\rmem[12]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][7] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[7]),
        .Q(\rmem[12]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][8] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[8]),
        .Q(\rmem[12]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[12][9] 
       (.C(clk160m),
        .CE(\rmem[12][23]_i_1_n_0 ),
        .D(s2CommDelayTime_reg__0[9]),
        .Q(\rmem[12]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][0] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[0]),
        .Q(\rmem[1]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][10] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[10]),
        .Q(\rmem[1]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][11] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[11]),
        .Q(\rmem[1]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][12] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[12]),
        .Q(\rmem[1]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][13] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[13]),
        .Q(\rmem[1]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][14] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[14]),
        .Q(\rmem[1]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][15] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[15]),
        .Q(\rmem[1]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][16] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[0]),
        .Q(\rmem[1]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][17] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[1]),
        .Q(\rmem[1]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][18] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[2]),
        .Q(\rmem[1]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][19] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[3]),
        .Q(\rmem[1]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][1] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[1]),
        .Q(\rmem[1]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][20] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[4]),
        .Q(\rmem[1]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][21] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[5]),
        .Q(\rmem[1]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][22] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[6]),
        .Q(\rmem[1]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][23] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[7]),
        .Q(\rmem[1]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][24] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[8]),
        .Q(\rmem[1]__0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][25] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[9]),
        .Q(\rmem[1]__0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][26] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[10]),
        .Q(\rmem[1]__0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][27] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[11]),
        .Q(\rmem[1]__0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][28] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[12]),
        .Q(\rmem[1]__0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][29] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[13]),
        .Q(\rmem[1]__0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][2] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[2]),
        .Q(\rmem[1]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][30] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[14]),
        .Q(\rmem[1]__0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][31] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData3_wb[15]),
        .Q(\rmem[1]__0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][3] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[3]),
        .Q(\rmem[1]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][4] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[4]),
        .Q(\rmem[1]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][5] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[5]),
        .Q(\rmem[1]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][6] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[6]),
        .Q(\rmem[1]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][7] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[7]),
        .Q(\rmem[1]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[1][8] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[8]),
        .Q(\rmem[1]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rmem_reg[1][9] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(hostS1RxData2_wb[9]),
        .Q(\rmem[1]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][0] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[0] ),
        .Q(\rmem[2]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][10] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[10] ),
        .Q(\rmem[2]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][11] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[11] ),
        .Q(\rmem[2]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][12] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[12] ),
        .Q(\rmem[2]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][13] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[13] ),
        .Q(\rmem[2]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][14] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[14] ),
        .Q(\rmem[2]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][15] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[15] ),
        .Q(\rmem[2]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][16] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[16] ),
        .Q(\rmem[2]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][17] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[17] ),
        .Q(\rmem[2]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][18] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[18] ),
        .Q(\rmem[2]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][19] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[19] ),
        .Q(\rmem[2]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][1] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[1] ),
        .Q(\rmem[2]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][20] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[20] ),
        .Q(\rmem[2]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][21] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[21] ),
        .Q(\rmem[2]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][22] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[22] ),
        .Q(\rmem[2]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][23] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[23] ),
        .Q(\rmem[2]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][2] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[2] ),
        .Q(\rmem[2]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][3] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[3] ),
        .Q(\rmem[2]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][4] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[4] ),
        .Q(\rmem[2]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][5] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[5] ),
        .Q(\rmem[2]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][6] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[6] ),
        .Q(\rmem[2]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][7] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[7] ),
        .Q(\rmem[2]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][8] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[8] ),
        .Q(\rmem[2]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[2][9] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[9] ),
        .Q(\rmem[2]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][0]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[0]),
        .Q(\rmem[32]_146 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][10]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[10]),
        .Q(\rmem[32]_146 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][11]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[11]),
        .Q(\rmem[32]_146 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][12]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[12]),
        .Q(\rmem[32]_146 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][13]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[13]),
        .Q(\rmem[32]_146 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][14]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[14]),
        .Q(\rmem[32]_146 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][15]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[15]),
        .Q(\rmem[32]_146 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][16]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[16]),
        .Q(\rmem[32]_146 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][17]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[17]),
        .Q(\rmem[32]_146 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][18]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[18]),
        .Q(\rmem[32]_146 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][19]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[19]),
        .Q(\rmem[32]_146 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][1]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[1]),
        .Q(\rmem[32]_146 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][20]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[20]),
        .Q(\rmem[32]_146 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][21]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[21]),
        .Q(\rmem[32]_146 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][22]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[22]),
        .Q(\rmem[32]_146 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][23]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[23]),
        .Q(\rmem[32]_146 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][24]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[24]),
        .Q(\rmem[32]_146 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][25]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[25]),
        .Q(\rmem[32]_146 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][26]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[26]),
        .Q(\rmem[32]_146 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][27]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[27]),
        .Q(\rmem[32]_146 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][28]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[28]),
        .Q(\rmem[32]_146 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][29]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[29]),
        .Q(\rmem[32]_146 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][2]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[2]),
        .Q(\rmem[32]_146 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][30]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[30]),
        .Q(\rmem[32]_146 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][31]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[31]),
        .Q(\rmem[32]_146 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][3]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[3]),
        .Q(\rmem[32]_146 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][4]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[4]),
        .Q(\rmem[32]_146 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][5]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[5]),
        .Q(\rmem[32]_146 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][6]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[6]),
        .Q(\rmem[32]_146 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][7]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[7]),
        .Q(\rmem[32]_146 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][8]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[8]),
        .Q(\rmem[32]_146 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[32][9]__0 
       (.C(clk160m),
        .CE(\rmem[32][31]__0_i_1_n_0 ),
        .D(txSysDataChgBuf[9]),
        .Q(\rmem[32]_146 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][0]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[0]),
        .Q(\rmem[33]_147 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][10]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[10]),
        .Q(\rmem[33]_147 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][11]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[11]),
        .Q(\rmem[33]_147 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][12]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[12]),
        .Q(\rmem[33]_147 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][13]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[13]),
        .Q(\rmem[33]_147 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][14]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[14]),
        .Q(\rmem[33]_147 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][15]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[15]),
        .Q(\rmem[33]_147 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][16]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[16]),
        .Q(\rmem[33]_147 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][17]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[17]),
        .Q(\rmem[33]_147 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][18]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[18]),
        .Q(\rmem[33]_147 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][19]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[19]),
        .Q(\rmem[33]_147 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][1]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[1]),
        .Q(\rmem[33]_147 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][20]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[20]),
        .Q(\rmem[33]_147 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][21]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[21]),
        .Q(\rmem[33]_147 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][22]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[22]),
        .Q(\rmem[33]_147 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][23]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[23]),
        .Q(\rmem[33]_147 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][24]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[24]),
        .Q(\rmem[33]_147 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][25]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[25]),
        .Q(\rmem[33]_147 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][26]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[26]),
        .Q(\rmem[33]_147 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][27]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[27]),
        .Q(\rmem[33]_147 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][28]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[28]),
        .Q(\rmem[33]_147 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][29]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[29]),
        .Q(\rmem[33]_147 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][2]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[2]),
        .Q(\rmem[33]_147 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][30]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[30]),
        .Q(\rmem[33]_147 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][31]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[31]),
        .Q(\rmem[33]_147 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][3]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[3]),
        .Q(\rmem[33]_147 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][4]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[4]),
        .Q(\rmem[33]_147 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][5]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[5]),
        .Q(\rmem[33]_147 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][6]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[6]),
        .Q(\rmem[33]_147 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][7]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[7]),
        .Q(\rmem[33]_147 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][8]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[8]),
        .Q(\rmem[33]_147 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[33][9]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_chg_buf_reg[9]),
        .Q(\rmem[33]_147 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][0]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[0]),
        .Q(\rmem[34]_148 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][10]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[10]),
        .Q(\rmem[34]_148 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][11]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[11]),
        .Q(\rmem[34]_148 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][12]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[12]),
        .Q(\rmem[34]_148 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][13]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[13]),
        .Q(\rmem[34]_148 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][14]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[14]),
        .Q(\rmem[34]_148 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][15]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[15]),
        .Q(\rmem[34]_148 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][16]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[0]),
        .Q(\rmem[34]_148 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][17]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[1]),
        .Q(\rmem[34]_148 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][18]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[2]),
        .Q(\rmem[34]_148 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][19]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[3]),
        .Q(\rmem[34]_148 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][1]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[1]),
        .Q(\rmem[34]_148 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][20]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[4]),
        .Q(\rmem[34]_148 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][21]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[5]),
        .Q(\rmem[34]_148 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][22]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[6]),
        .Q(\rmem[34]_148 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][23]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[7]),
        .Q(\rmem[34]_148 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][24]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[8]),
        .Q(\rmem[34]_148 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][25]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[9]),
        .Q(\rmem[34]_148 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][26]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[10]),
        .Q(\rmem[34]_148 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][27]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[11]),
        .Q(\rmem[34]_148 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][28]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[12]),
        .Q(\rmem[34]_148 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][29]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[13]),
        .Q(\rmem[34]_148 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][2]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[2]),
        .Q(\rmem[34]_148 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][30]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[14]),
        .Q(\rmem[34]_148 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][31]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data1_wb[15]),
        .Q(\rmem[34]_148 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][3]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[3]),
        .Q(\rmem[34]_148 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][4]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[4]),
        .Q(\rmem[34]_148 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][5]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[5]),
        .Q(\rmem[34]_148 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][6]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[6]),
        .Q(\rmem[34]_148 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][7]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[7]),
        .Q(\rmem[34]_148 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][8]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[8]),
        .Q(\rmem[34]_148 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[34][9]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data0_wb[9]),
        .Q(\rmem[34]_148 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][0]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[0]),
        .Q(\rmem[35]_149 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][10]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[10]),
        .Q(\rmem[35]_149 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][11]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[11]),
        .Q(\rmem[35]_149 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][12]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[12]),
        .Q(\rmem[35]_149 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][13]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[13]),
        .Q(\rmem[35]_149 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][14]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[14]),
        .Q(\rmem[35]_149 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][15]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[15]),
        .Q(\rmem[35]_149 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][16]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[0]),
        .Q(\rmem[35]_149 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][17]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[1]),
        .Q(\rmem[35]_149 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][18]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[2]),
        .Q(\rmem[35]_149 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][19]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[3]),
        .Q(\rmem[35]_149 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][1]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[1]),
        .Q(\rmem[35]_149 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][20]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[4]),
        .Q(\rmem[35]_149 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][21]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[5]),
        .Q(\rmem[35]_149 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][22]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[6]),
        .Q(\rmem[35]_149 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][23]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[7]),
        .Q(\rmem[35]_149 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][24]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[8]),
        .Q(\rmem[35]_149 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][25]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[9]),
        .Q(\rmem[35]_149 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][26]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[10]),
        .Q(\rmem[35]_149 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][27]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[11]),
        .Q(\rmem[35]_149 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][28]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[12]),
        .Q(\rmem[35]_149 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][29]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[13]),
        .Q(\rmem[35]_149 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][2]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[2]),
        .Q(\rmem[35]_149 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][30]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[14]),
        .Q(\rmem[35]_149 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][31]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data3_wb[15]),
        .Q(\rmem[35]_149 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][3]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[3]),
        .Q(\rmem[35]_149 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][4]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[4]),
        .Q(\rmem[35]_149 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][5]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[5]),
        .Q(\rmem[35]_149 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][6]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[6]),
        .Q(\rmem[35]_149 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][7]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[7]),
        .Q(\rmem[35]_149 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][8]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[8]),
        .Q(\rmem[35]_149 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[35][9]__0 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(rxSysData1_data2_wb[9]),
        .Q(\rmem[35]_149 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][0] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg__0[0]),
        .Q(\rmem_reg[37]_169 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][10] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[10]),
        .Q(\rmem_reg[37]_169 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][11] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[11]),
        .Q(\rmem_reg[37]_169 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][12] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[12]),
        .Q(\rmem_reg[37]_169 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][13] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[13]),
        .Q(\rmem_reg[37]_169 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][14] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[14]),
        .Q(\rmem_reg[37]_169 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][15] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[15]),
        .Q(\rmem_reg[37]_169 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][16] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[16]),
        .Q(\rmem_reg[37]_169 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][17] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[17]),
        .Q(\rmem_reg[37]_169 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][18] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[18]),
        .Q(\rmem_reg[37]_169 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][19] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[19]),
        .Q(\rmem_reg[37]_169 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][1] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg__0[1]),
        .Q(\rmem_reg[37]_169 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][20] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[20]),
        .Q(\rmem_reg[37]_169 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][21] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[21]),
        .Q(\rmem_reg[37]_169 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][22] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[22]),
        .Q(\rmem_reg[37]_169 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][23] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[23]),
        .Q(\rmem_reg[37]_169 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][24] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[24]),
        .Q(\rmem_reg[37]_169 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][25] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[25]),
        .Q(\rmem_reg[37]_169 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][26] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[26]),
        .Q(\rmem_reg[37]_169 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][27] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[27]),
        .Q(\rmem_reg[37]_169 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][28] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[28]),
        .Q(\rmem_reg[37]_169 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][29] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[29]),
        .Q(\rmem_reg[37]_169 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][2] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg__0[2]),
        .Q(\rmem_reg[37]_169 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][30] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[30]),
        .Q(\rmem_reg[37]_169 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][31] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[31]),
        .Q(\rmem_reg[37]_169 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][3] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg__0[3]),
        .Q(\rmem_reg[37]_169 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][4] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[4]),
        .Q(\rmem_reg[37]_169 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][5] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[5]),
        .Q(\rmem_reg[37]_169 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][6] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[6]),
        .Q(\rmem_reg[37]_169 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][7] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[7]),
        .Q(\rmem_reg[37]_169 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][8] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[8]),
        .Q(\rmem_reg[37]_169 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[37][9] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(wgRfoutCnt_reg[9]),
        .Q(\rmem_reg[37]_169 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][0] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[0]),
        .Q(\rmem_reg[38]_168 [0]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][10] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[10]),
        .Q(\rmem_reg[38]_168 [10]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][11] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[11]),
        .Q(\rmem_reg[38]_168 [11]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][12] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[12]),
        .Q(\rmem_reg[38]_168 [12]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][13] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[13]),
        .Q(\rmem_reg[38]_168 [13]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][14] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[14]),
        .Q(\rmem_reg[38]_168 [14]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][15] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[15]),
        .Q(\rmem_reg[38]_168 [15]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][16] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[16]),
        .Q(\rmem_reg[38]_168 [16]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][17] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[17]),
        .Q(\rmem_reg[38]_168 [17]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][18] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[18]),
        .Q(\rmem_reg[38]_168 [18]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][19] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[19]),
        .Q(\rmem_reg[38]_168 [19]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][1] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[1]),
        .Q(\rmem_reg[38]_168 [1]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][20] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[20]),
        .Q(\rmem_reg[38]_168 [20]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][21] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[21]),
        .Q(\rmem_reg[38]_168 [21]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][22] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[22]),
        .Q(\rmem_reg[38]_168 [22]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][23] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[23]),
        .Q(\rmem_reg[38]_168 [23]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][24] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[24]),
        .Q(\rmem_reg[38]_168 [24]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][25] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[25]),
        .Q(\rmem_reg[38]_168 [25]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][26] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[26]),
        .Q(\rmem_reg[38]_168 [26]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][27] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[27]),
        .Q(\rmem_reg[38]_168 [27]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][28] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[28]),
        .Q(\rmem_reg[38]_168 [28]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][29] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[29]),
        .Q(\rmem_reg[38]_168 [29]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][2] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[2]),
        .Q(\rmem_reg[38]_168 [2]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][30] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[30]),
        .Q(\rmem_reg[38]_168 [30]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][31] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[31]),
        .Q(\rmem_reg[38]_168 [31]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][3] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[3]),
        .Q(\rmem_reg[38]_168 [3]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][4] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[4]),
        .Q(\rmem_reg[38]_168 [4]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][5] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[5]),
        .Q(\rmem_reg[38]_168 [5]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][6] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[6]),
        .Q(\rmem_reg[38]_168 [6]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][7] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[7]),
        .Q(\rmem_reg[38]_168 [7]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][8] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[8]),
        .Q(\rmem_reg[38]_168 [8]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[38][9] 
       (.C(clk160m),
        .CE(\rmem[38][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[9]),
        .Q(\rmem_reg[38]_168 [9]),
        .R(\rmem[38][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][0] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[0]),
        .Q(\rmem_reg[39]_167 [0]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][10] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[10]),
        .Q(\rmem_reg[39]_167 [10]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][11] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[11]),
        .Q(\rmem_reg[39]_167 [11]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][12] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[12]),
        .Q(\rmem_reg[39]_167 [12]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][13] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[13]),
        .Q(\rmem_reg[39]_167 [13]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][14] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[14]),
        .Q(\rmem_reg[39]_167 [14]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][15] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[15]),
        .Q(\rmem_reg[39]_167 [15]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][16] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[16]),
        .Q(\rmem_reg[39]_167 [16]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][17] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[17]),
        .Q(\rmem_reg[39]_167 [17]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][18] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[18]),
        .Q(\rmem_reg[39]_167 [18]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][19] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[19]),
        .Q(\rmem_reg[39]_167 [19]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][1] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[1]),
        .Q(\rmem_reg[39]_167 [1]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][20] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[20]),
        .Q(\rmem_reg[39]_167 [20]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][21] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[21]),
        .Q(\rmem_reg[39]_167 [21]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][22] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[22]),
        .Q(\rmem_reg[39]_167 [22]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][23] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[23]),
        .Q(\rmem_reg[39]_167 [23]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][24] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[24]),
        .Q(\rmem_reg[39]_167 [24]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][25] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[25]),
        .Q(\rmem_reg[39]_167 [25]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][26] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[26]),
        .Q(\rmem_reg[39]_167 [26]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][27] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[27]),
        .Q(\rmem_reg[39]_167 [27]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][28] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[28]),
        .Q(\rmem_reg[39]_167 [28]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][29] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[29]),
        .Q(\rmem_reg[39]_167 [29]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][2] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[2]),
        .Q(\rmem_reg[39]_167 [2]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][30] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[30]),
        .Q(\rmem_reg[39]_167 [30]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][31] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[31]),
        .Q(\rmem_reg[39]_167 [31]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][3] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[3]),
        .Q(\rmem_reg[39]_167 [3]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][4] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[4]),
        .Q(\rmem_reg[39]_167 [4]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][5] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[5]),
        .Q(\rmem_reg[39]_167 [5]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][6] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[6]),
        .Q(\rmem_reg[39]_167 [6]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][7] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[7]),
        .Q(\rmem_reg[39]_167 [7]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][8] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[8]),
        .Q(\rmem_reg[39]_167 [8]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[39][9] 
       (.C(clk160m),
        .CE(\rmem[39][31]_i_2_n_0 ),
        .D(wgRfoutPeriod_reg[9]),
        .Q(\rmem_reg[39]_167 [9]),
        .R(\rmem[39][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][0] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem[3][0]_i_1_n_0 ),
        .Q(\rmem[3]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][10] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][11]_i_1_n_5 ),
        .Q(\rmem[3]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][11] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][11]_i_1_n_4 ),
        .Q(\rmem[3]__0 [11]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][11]_i_1 
       (.CI(\rmem_reg[3][7]_i_1_n_0 ),
        .CO({\rmem_reg[3][11]_i_1_n_0 ,\rmem_reg[3][11]_i_1_n_1 ,\rmem_reg[3][11]_i_1_n_2 ,\rmem_reg[3][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[11] ,\s1CommTime_reg_n_0_[10] ,\s1CommTime_reg_n_0_[9] ,\s1CommTime_reg_n_0_[8] }),
        .O({\rmem_reg[3][11]_i_1_n_4 ,\rmem_reg[3][11]_i_1_n_5 ,\rmem_reg[3][11]_i_1_n_6 ,\rmem_reg[3][11]_i_1_n_7 }),
        .S({\rmem[3][11]_i_2_n_0 ,\rmem[3][11]_i_3_n_0 ,\rmem[3][11]_i_4_n_0 ,\rmem[3][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][12] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][15]_i_1_n_7 ),
        .Q(\rmem[3]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][13] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][15]_i_1_n_6 ),
        .Q(\rmem[3]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][14] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][15]_i_1_n_5 ),
        .Q(\rmem[3]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][15] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][15]_i_1_n_4 ),
        .Q(\rmem[3]__0 [15]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][15]_i_1 
       (.CI(\rmem_reg[3][11]_i_1_n_0 ),
        .CO({\rmem_reg[3][15]_i_1_n_0 ,\rmem_reg[3][15]_i_1_n_1 ,\rmem_reg[3][15]_i_1_n_2 ,\rmem_reg[3][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[15] ,\s1CommTime_reg_n_0_[14] ,\s1CommTime_reg_n_0_[13] ,\s1CommTime_reg_n_0_[12] }),
        .O({\rmem_reg[3][15]_i_1_n_4 ,\rmem_reg[3][15]_i_1_n_5 ,\rmem_reg[3][15]_i_1_n_6 ,\rmem_reg[3][15]_i_1_n_7 }),
        .S({\rmem[3][15]_i_2_n_0 ,\rmem[3][15]_i_3_n_0 ,\rmem[3][15]_i_4_n_0 ,\rmem[3][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][16] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][19]_i_1_n_7 ),
        .Q(\rmem[3]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][17] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][19]_i_1_n_6 ),
        .Q(\rmem[3]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][18] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][19]_i_1_n_5 ),
        .Q(\rmem[3]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][19] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][19]_i_1_n_4 ),
        .Q(\rmem[3]__0 [19]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][19]_i_1 
       (.CI(\rmem_reg[3][15]_i_1_n_0 ),
        .CO({\rmem_reg[3][19]_i_1_n_0 ,\rmem_reg[3][19]_i_1_n_1 ,\rmem_reg[3][19]_i_1_n_2 ,\rmem_reg[3][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[19] ,\s1CommTime_reg_n_0_[18] ,\s1CommTime_reg_n_0_[17] ,\s1CommTime_reg_n_0_[16] }),
        .O({\rmem_reg[3][19]_i_1_n_4 ,\rmem_reg[3][19]_i_1_n_5 ,\rmem_reg[3][19]_i_1_n_6 ,\rmem_reg[3][19]_i_1_n_7 }),
        .S({\rmem[3][19]_i_2_n_0 ,\rmem[3][19]_i_3_n_0 ,\rmem[3][19]_i_4_n_0 ,\rmem[3][19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][1] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][3]_i_1_n_6 ),
        .Q(\rmem[3]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][20] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][23]_i_1_n_7 ),
        .Q(\rmem[3]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][21] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][23]_i_1_n_6 ),
        .Q(\rmem[3]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][22] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][23]_i_1_n_5 ),
        .Q(\rmem[3]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][23] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][23]_i_1_n_4 ),
        .Q(\rmem[3]__0 [23]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][23]_i_1 
       (.CI(\rmem_reg[3][19]_i_1_n_0 ),
        .CO({\rmem_reg[3][23]_i_1_n_0 ,\rmem_reg[3][23]_i_1_n_1 ,\rmem_reg[3][23]_i_1_n_2 ,\rmem_reg[3][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[23] ,\s1CommTime_reg_n_0_[22] ,\s1CommTime_reg_n_0_[21] ,\s1CommTime_reg_n_0_[20] }),
        .O({\rmem_reg[3][23]_i_1_n_4 ,\rmem_reg[3][23]_i_1_n_5 ,\rmem_reg[3][23]_i_1_n_6 ,\rmem_reg[3][23]_i_1_n_7 }),
        .S({\rmem[3][23]_i_2_n_0 ,\rmem[3][23]_i_3_n_0 ,\rmem[3][23]_i_4_n_0 ,\rmem[3][23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][2] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][3]_i_1_n_5 ),
        .Q(\rmem[3]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][31] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][31]_i_1_n_7 ),
        .Q(\rmem[3]__0 [31]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][31]_i_1 
       (.CI(\rmem_reg[3][23]_i_1_n_0 ),
        .CO(\NLW_rmem_reg[3][31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rmem_reg[3][31]_i_1_O_UNCONNECTED [3:1],\rmem_reg[3][31]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][3] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][3]_i_1_n_4 ),
        .Q(\rmem[3]__0 [3]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][3]_i_1 
       (.CI(1'b0),
        .CO({\rmem_reg[3][3]_i_1_n_0 ,\rmem_reg[3][3]_i_1_n_1 ,\rmem_reg[3][3]_i_1_n_2 ,\rmem_reg[3][3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommTime_reg_n_0_[3] ,\s1CommTime_reg_n_0_[2] ,\s1CommTime_reg_n_0_[1] ,\s1CommTime_reg_n_0_[0] }),
        .O({\rmem_reg[3][3]_i_1_n_4 ,\rmem_reg[3][3]_i_1_n_5 ,\rmem_reg[3][3]_i_1_n_6 ,\rmem_reg[3][3]_i_1_n_7 }),
        .S({\rmem[3][3]_i_2_n_0 ,\rmem[3][3]_i_3_n_0 ,\rmem[3][3]_i_4_n_0 ,\rmem[3][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][4] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][7]_i_1_n_7 ),
        .Q(\rmem[3]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][5] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][7]_i_1_n_6 ),
        .Q(\rmem[3]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][6] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][7]_i_1_n_5 ),
        .Q(\rmem[3]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][7] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][7]_i_1_n_4 ),
        .Q(\rmem[3]__0 [7]),
        .R(1'b0));
  CARRY4 \rmem_reg[3][7]_i_1 
       (.CI(\rmem_reg[3][3]_i_1_n_0 ),
        .CO({\rmem_reg[3][7]_i_1_n_0 ,\rmem_reg[3][7]_i_1_n_1 ,\rmem_reg[3][7]_i_1_n_2 ,\rmem_reg[3][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[7] ,\s1CommTime_reg_n_0_[6] ,\s1CommTime_reg_n_0_[5] ,\s1CommTime_reg_n_0_[4] }),
        .O({\rmem_reg[3][7]_i_1_n_4 ,\rmem_reg[3][7]_i_1_n_5 ,\rmem_reg[3][7]_i_1_n_6 ,\rmem_reg[3][7]_i_1_n_7 }),
        .S({\rmem[3][7]_i_2_n_0 ,\rmem[3][7]_i_3_n_0 ,\rmem[3][7]_i_4_n_0 ,\rmem[3][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][8] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][11]_i_1_n_7 ),
        .Q(\rmem[3]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[3][9] 
       (.C(clk160m),
        .CE(\rmem[0][31]_i_1_n_0 ),
        .D(\rmem_reg[3][11]_i_1_n_6 ),
        .Q(\rmem[3]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[40][0] 
       (.C(clk160m),
        .CE(\rmem[40][5]_i_1_n_0 ),
        .D(s1SyncRfFreq[0]),
        .Q(\rmem_reg[40]_166 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[40][1] 
       (.C(clk160m),
        .CE(\rmem[40][5]_i_1_n_0 ),
        .D(s1SyncRfFreq[1]),
        .Q(\rmem_reg[40]_166 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[40][2] 
       (.C(clk160m),
        .CE(\rmem[40][5]_i_1_n_0 ),
        .D(s1SyncRfFreq[2]),
        .Q(\rmem_reg[40]_166 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[40][3] 
       (.C(clk160m),
        .CE(\rmem[40][5]_i_1_n_0 ),
        .D(s1SyncRfFreq[3]),
        .Q(\rmem_reg[40]_166 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[40][4] 
       (.C(clk160m),
        .CE(\rmem[40][5]_i_1_n_0 ),
        .D(s1SyncRfFreq[4]),
        .Q(\rmem_reg[40]_166 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[40][5] 
       (.C(clk160m),
        .CE(\rmem[40][5]_i_1_n_0 ),
        .D(s1SyncRfFreq[5]),
        .Q(\rmem_reg[40]_166 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][0] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[48]_165 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][10] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[48]_165 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][11] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[48]_165 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][12] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[48]_165 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][13] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[48]_165 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][14] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[48]_165 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][15] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[48]_165 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][16] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[48]_165 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][17] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[48]_165 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][18] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[48]_165 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][19] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[48]_165 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][1] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[48]_165 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][20] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[48]_165 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][21] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[48]_165 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][22] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[48]_165 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][23] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[48]_165 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][24] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[48]_165 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][25] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[48]_165 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][26] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[48]_165 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][27] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[48]_165 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][28] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[48]_165 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][29] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[48]_165 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][2] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[48]_165 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][30] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[48]_165 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][31] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[48]_165 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][3] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[48]_165 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][4] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[48]_165 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][5] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[48]_165 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][6] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[48]_165 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][7] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[48]_165 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][8] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[48]_165 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[48][9] 
       (.C(clk160m),
        .CE(\rmem[48][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[48]_165 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][0] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[49]_164 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][10] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[49]_164 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][11] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[49]_164 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][12] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[49]_164 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][13] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[49]_164 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][14] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[49]_164 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][15] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[49]_164 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][16] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[49]_164 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][17] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[49]_164 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][18] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[49]_164 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][19] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[49]_164 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][1] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[49]_164 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][20] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[49]_164 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][21] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[49]_164 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][22] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[49]_164 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][23] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[49]_164 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][24] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[49]_164 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][25] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[49]_164 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][26] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[49]_164 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][27] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[49]_164 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][28] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[49]_164 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][29] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[49]_164 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][2] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[49]_164 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][30] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[49]_164 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][31] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[49]_164 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][3] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[49]_164 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][4] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[49]_164 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][5] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[49]_164 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][6] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[49]_164 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][7] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[49]_164 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][8] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[49]_164 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[49][9] 
       (.C(clk160m),
        .CE(\rmem[49][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[49]_164 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][0] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[0] ),
        .Q(\rmem[4]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][10] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[10] ),
        .Q(\rmem[4]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][11] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[11] ),
        .Q(\rmem[4]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][12] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[12] ),
        .Q(\rmem[4]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][13] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[13] ),
        .Q(\rmem[4]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][14] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[14] ),
        .Q(\rmem[4]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][15] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[15] ),
        .Q(\rmem[4]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][16] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[16] ),
        .Q(\rmem[4]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][17] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[17] ),
        .Q(\rmem[4]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][18] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[18] ),
        .Q(\rmem[4]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][19] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[19] ),
        .Q(\rmem[4]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][1] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[1] ),
        .Q(\rmem[4]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][20] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[20] ),
        .Q(\rmem[4]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][21] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[21] ),
        .Q(\rmem[4]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][22] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[22] ),
        .Q(\rmem[4]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][23] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[23] ),
        .Q(\rmem[4]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][2] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[2] ),
        .Q(\rmem[4]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][3] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[3] ),
        .Q(\rmem[4]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][4] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[4] ),
        .Q(\rmem[4]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][5] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[5] ),
        .Q(\rmem[4]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][6] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[6] ),
        .Q(\rmem[4]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][7] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[7] ),
        .Q(\rmem[4]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][8] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[8] ),
        .Q(\rmem[4]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[4][9] 
       (.C(clk160m),
        .CE(\rmem[4][23]_i_1_n_0 ),
        .D(\s1CommTime_reg_n_0_[9] ),
        .Q(\rmem[4]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][0] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[50]_163 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][10] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[50]_163 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][11] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[50]_163 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][12] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[50]_163 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][13] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[50]_163 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][14] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[50]_163 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][15] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[50]_163 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][16] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[50]_163 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][17] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[50]_163 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][18] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[50]_163 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][19] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[50]_163 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][1] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[50]_163 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][20] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[50]_163 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][21] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[50]_163 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][22] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[50]_163 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][23] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[50]_163 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][24] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[50]_163 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][25] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[50]_163 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][26] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[50]_163 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][27] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[50]_163 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][28] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[50]_163 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][29] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[50]_163 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][2] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[50]_163 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][30] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[50]_163 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][31] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[50]_163 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][3] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[50]_163 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][4] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[50]_163 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][5] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[50]_163 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][6] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[50]_163 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][7] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[50]_163 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][8] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[50]_163 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[50][9] 
       (.C(clk160m),
        .CE(\rmem[50][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[50]_163 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][0] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[51]_162 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][10] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[51]_162 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][11] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[51]_162 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][12] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[51]_162 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][13] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[51]_162 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][14] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[51]_162 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][15] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[51]_162 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][16] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[51]_162 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][17] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[51]_162 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][18] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[51]_162 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][19] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[51]_162 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][1] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[51]_162 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][20] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[51]_162 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][21] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[51]_162 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][22] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[51]_162 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][23] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[51]_162 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][24] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[51]_162 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][25] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[51]_162 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][26] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[51]_162 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][27] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[51]_162 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][28] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[51]_162 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][29] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[51]_162 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][2] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[51]_162 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][30] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[51]_162 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][31] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[51]_162 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][3] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[51]_162 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][4] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[51]_162 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][5] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[51]_162 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][6] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[51]_162 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][7] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[51]_162 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][8] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[51]_162 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[51][9] 
       (.C(clk160m),
        .CE(\rmem[51][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[51]_162 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][0] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[52]_161 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][10] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[52]_161 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][11] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[52]_161 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][12] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[52]_161 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][13] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[52]_161 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][14] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[52]_161 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][15] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[52]_161 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][16] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[52]_161 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][17] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[52]_161 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][18] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[52]_161 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][19] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[52]_161 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][1] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[52]_161 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][20] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[52]_161 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][21] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[52]_161 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][22] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[52]_161 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][23] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[52]_161 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][24] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[52]_161 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][25] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[52]_161 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][26] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[52]_161 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][27] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[52]_161 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][28] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[52]_161 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][29] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[52]_161 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][2] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[52]_161 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][30] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[52]_161 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][31] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[52]_161 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][3] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[52]_161 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][4] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[52]_161 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][5] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[52]_161 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][6] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[52]_161 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][7] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[52]_161 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][8] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[52]_161 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[52][9] 
       (.C(clk160m),
        .CE(\rmem[52][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[52]_161 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][0] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[53]_160 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][10] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[53]_160 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][11] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[53]_160 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][12] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[53]_160 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][13] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[53]_160 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][14] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[53]_160 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][15] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[53]_160 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][16] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[53]_160 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][17] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[53]_160 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][18] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[53]_160 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][19] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[53]_160 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][1] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[53]_160 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][20] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[53]_160 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][21] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[53]_160 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][22] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[53]_160 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][23] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[53]_160 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][24] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[53]_160 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][25] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[53]_160 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][26] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[53]_160 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][27] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[53]_160 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][28] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[53]_160 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][29] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[53]_160 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][2] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[53]_160 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][30] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[53]_160 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][31] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[53]_160 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][3] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[53]_160 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][4] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[53]_160 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][5] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[53]_160 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][6] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[53]_160 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][7] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[53]_160 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][8] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[53]_160 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[53][9] 
       (.C(clk160m),
        .CE(\rmem[53][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[53]_160 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][0] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[54]_159 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][10] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[54]_159 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][11] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[54]_159 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][12] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[54]_159 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][13] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[54]_159 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][14] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[54]_159 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][15] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[54]_159 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][16] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[54]_159 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][17] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[54]_159 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][18] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[54]_159 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][19] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[54]_159 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][1] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[54]_159 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][20] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[54]_159 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][21] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[54]_159 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][22] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[54]_159 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][23] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[54]_159 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][24] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[54]_159 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][25] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[54]_159 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][26] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[54]_159 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][27] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[54]_159 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][28] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[54]_159 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][29] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[54]_159 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][2] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[54]_159 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][30] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[54]_159 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][31] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[54]_159 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][3] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[54]_159 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][4] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[54]_159 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][5] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[54]_159 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][6] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[54]_159 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][7] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[54]_159 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][8] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[54]_159 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[54][9] 
       (.C(clk160m),
        .CE(\rmem[54][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[54]_159 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][0] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[55]_158 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][10] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[55]_158 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][11] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[55]_158 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][12] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[55]_158 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][13] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[55]_158 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][14] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[55]_158 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][15] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[55]_158 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][16] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[55]_158 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][17] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[55]_158 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][18] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[55]_158 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][19] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[55]_158 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][1] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[55]_158 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][20] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[55]_158 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][21] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[55]_158 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][22] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[55]_158 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][23] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[55]_158 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][24] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[55]_158 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][25] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[55]_158 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][26] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[55]_158 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][27] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[55]_158 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][28] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[55]_158 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][29] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[55]_158 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][2] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[55]_158 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][30] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[55]_158 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][31] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[55]_158 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][3] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[55]_158 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][4] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[55]_158 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][5] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[55]_158 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][6] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[55]_158 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][7] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[55]_158 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][8] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[55]_158 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[55][9] 
       (.C(clk160m),
        .CE(\rmem[55][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[55]_158 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][0] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[56]_157 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][10] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[56]_157 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][11] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[56]_157 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][12] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[56]_157 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][13] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[56]_157 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][14] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[56]_157 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][15] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[56]_157 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][16] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[56]_157 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][17] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[56]_157 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][18] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[56]_157 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][19] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[56]_157 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][1] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[56]_157 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][20] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[56]_157 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][21] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[56]_157 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][22] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[56]_157 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][23] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[56]_157 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][24] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[56]_157 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][25] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[56]_157 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][26] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[56]_157 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][27] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[56]_157 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][28] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[56]_157 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][29] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[56]_157 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][2] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[56]_157 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][30] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[56]_157 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][31] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[56]_157 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][3] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[56]_157 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][4] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[56]_157 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][5] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[56]_157 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][6] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[56]_157 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][7] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[56]_157 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][8] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[56]_157 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[56][9] 
       (.C(clk160m),
        .CE(\rmem[56][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[56]_157 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][0] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[57]_156 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][10] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[57]_156 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][11] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[57]_156 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][12] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[57]_156 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][13] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[57]_156 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][14] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[57]_156 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][15] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[57]_156 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][16] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[57]_156 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][17] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[57]_156 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][18] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[57]_156 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][19] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[57]_156 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][1] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[57]_156 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][20] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[57]_156 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][21] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[57]_156 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][22] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[57]_156 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][23] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[57]_156 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][24] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[57]_156 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][25] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[57]_156 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][26] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[57]_156 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][27] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[57]_156 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][28] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[57]_156 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][29] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[57]_156 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][2] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[57]_156 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][30] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[57]_156 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][31] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[57]_156 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][3] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[57]_156 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][4] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[57]_156 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][5] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[57]_156 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][6] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[57]_156 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][7] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[57]_156 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][8] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[57]_156 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[57][9] 
       (.C(clk160m),
        .CE(\rmem[57][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[57]_156 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][0] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[58]_155 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][10] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[58]_155 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][11] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[58]_155 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][12] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[58]_155 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][13] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[58]_155 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][14] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[58]_155 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][15] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[58]_155 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][16] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[58]_155 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][17] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[58]_155 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][18] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[58]_155 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][19] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[58]_155 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][1] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[58]_155 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][20] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[58]_155 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][21] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[58]_155 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][22] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[58]_155 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][23] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[58]_155 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][24] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[58]_155 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][25] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[58]_155 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][26] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[58]_155 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][27] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[58]_155 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][28] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[58]_155 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][29] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[58]_155 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][2] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[58]_155 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][30] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[58]_155 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][31] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[58]_155 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][3] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[58]_155 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][4] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[58]_155 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][5] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[58]_155 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][6] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[58]_155 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][7] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[58]_155 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][8] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[58]_155 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[58][9] 
       (.C(clk160m),
        .CE(\rmem[58][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[58]_155 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][0] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[59]_154 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][10] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[59]_154 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][11] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[59]_154 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][12] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[59]_154 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][13] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[59]_154 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][14] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[59]_154 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][15] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[59]_154 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][16] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[59]_154 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][17] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[59]_154 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][18] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[59]_154 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][19] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[59]_154 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][1] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[59]_154 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][20] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[59]_154 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][21] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[59]_154 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][22] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[59]_154 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][23] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[59]_154 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][24] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[59]_154 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][25] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[59]_154 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][26] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[59]_154 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][27] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[59]_154 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][28] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[59]_154 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][29] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[59]_154 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][2] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[59]_154 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][30] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[59]_154 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][31] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[59]_154 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][3] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[59]_154 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][4] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[59]_154 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][5] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[59]_154 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][6] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[59]_154 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][7] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[59]_154 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][8] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[59]_154 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[59][9] 
       (.C(clk160m),
        .CE(\rmem[59][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[59]_154 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][0] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[0]),
        .Q(\rmem[5]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][10] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[10]),
        .Q(\rmem[5]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][11] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[11]),
        .Q(\rmem[5]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][12] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[12]),
        .Q(\rmem[5]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][13] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[13]),
        .Q(\rmem[5]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][14] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[14]),
        .Q(\rmem[5]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][15] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[15]),
        .Q(\rmem[5]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][16] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[16]),
        .Q(\rmem[5]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][17] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[17]),
        .Q(\rmem[5]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][18] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[18]),
        .Q(\rmem[5]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][19] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[19]),
        .Q(\rmem[5]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][1] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[1]),
        .Q(\rmem[5]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][20] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[20]),
        .Q(\rmem[5]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][21] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[21]),
        .Q(\rmem[5]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][22] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[22]),
        .Q(\rmem[5]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][23] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[23]),
        .Q(\rmem[5]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][2] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[2]),
        .Q(\rmem[5]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][3] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[3]),
        .Q(\rmem[5]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][4] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[4]),
        .Q(\rmem[5]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][5] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[5]),
        .Q(\rmem[5]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][6] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[6]),
        .Q(\rmem[5]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][7] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[7]),
        .Q(\rmem[5]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][8] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[8]),
        .Q(\rmem[5]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[5][9] 
       (.C(clk160m),
        .CE(\rmem[5][23]_i_1_n_0 ),
        .D(s1CommDelayTime_reg[9]),
        .Q(\rmem[5]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][0] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[60]_153 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][10] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[60]_153 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][11] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[60]_153 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][12] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[60]_153 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][13] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[60]_153 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][14] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[60]_153 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][15] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[60]_153 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][16] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[60]_153 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][17] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[60]_153 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][18] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[60]_153 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][19] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[60]_153 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][1] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[60]_153 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][20] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[60]_153 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][21] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[60]_153 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][22] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[60]_153 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][23] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[60]_153 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][24] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[60]_153 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][25] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[60]_153 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][26] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[60]_153 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][27] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[60]_153 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][28] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[60]_153 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][29] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[60]_153 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][2] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[60]_153 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][30] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[60]_153 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][31] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[60]_153 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][3] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[60]_153 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][4] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[60]_153 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][5] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[60]_153 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][6] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[60]_153 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][7] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[60]_153 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][8] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[60]_153 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[60][9] 
       (.C(clk160m),
        .CE(\rmem[60][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[60]_153 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][0] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[61]_152 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][10] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[61]_152 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][11] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[61]_152 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][12] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[61]_152 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][13] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[61]_152 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][14] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[61]_152 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][15] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[61]_152 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][16] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[61]_152 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][17] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[61]_152 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][18] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[61]_152 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][19] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[61]_152 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][1] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[61]_152 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][20] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[61]_152 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][21] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[61]_152 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][22] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[61]_152 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][23] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[61]_152 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][24] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[61]_152 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][25] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[61]_152 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][26] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[61]_152 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][27] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[61]_152 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][28] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[61]_152 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][29] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[61]_152 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][2] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[61]_152 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][30] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[61]_152 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][31] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[61]_152 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][3] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[61]_152 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][4] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[61]_152 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][5] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[61]_152 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][6] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[61]_152 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][7] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[61]_152 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][8] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[61]_152 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[61][9] 
       (.C(clk160m),
        .CE(\rmem[61][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[61]_152 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][0] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[62]_151 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][10] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[62]_151 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][11] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[62]_151 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][12] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[62]_151 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][13] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[62]_151 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][14] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[62]_151 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][15] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[62]_151 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][16] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[62]_151 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][17] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[62]_151 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][18] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[62]_151 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][19] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[62]_151 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][1] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[62]_151 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][20] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[62]_151 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][21] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[62]_151 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][22] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[62]_151 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][23] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[62]_151 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][24] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[62]_151 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][25] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[62]_151 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][26] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[62]_151 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][27] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[62]_151 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][28] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[62]_151 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][29] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[62]_151 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][2] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[62]_151 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][30] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[62]_151 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][31] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[62]_151 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][3] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[62]_151 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][4] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[62]_151 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][5] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[62]_151 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][6] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[62]_151 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][7] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[62]_151 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][8] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[62]_151 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[62][9] 
       (.C(clk160m),
        .CE(\rmem[62][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[62]_151 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][0] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutH_f),
        .Q(\rmem_reg[63]_150 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][10] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[9]),
        .Q(\rmem_reg[63]_150 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][11] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[10]),
        .Q(\rmem_reg[63]_150 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][12] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[11]),
        .Q(\rmem_reg[63]_150 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][13] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[12]),
        .Q(\rmem_reg[63]_150 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][14] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[13]),
        .Q(\rmem_reg[63]_150 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][15] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[14]),
        .Q(\rmem_reg[63]_150 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][16] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[15]),
        .Q(\rmem_reg[63]_150 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][17] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[16]),
        .Q(\rmem_reg[63]_150 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][18] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[17]),
        .Q(\rmem_reg[63]_150 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][19] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[18]),
        .Q(\rmem_reg[63]_150 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][1] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[0]),
        .Q(\rmem_reg[63]_150 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][20] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[19]),
        .Q(\rmem_reg[63]_150 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][21] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[20]),
        .Q(\rmem_reg[63]_150 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][22] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[21]),
        .Q(\rmem_reg[63]_150 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][23] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[22]),
        .Q(\rmem_reg[63]_150 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][24] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[23]),
        .Q(\rmem_reg[63]_150 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][25] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[24]),
        .Q(\rmem_reg[63]_150 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][26] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[25]),
        .Q(\rmem_reg[63]_150 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][27] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[26]),
        .Q(\rmem_reg[63]_150 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][28] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[27]),
        .Q(\rmem_reg[63]_150 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][29] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[28]),
        .Q(\rmem_reg[63]_150 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][2] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[1]),
        .Q(\rmem_reg[63]_150 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][30] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[29]),
        .Q(\rmem_reg[63]_150 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][31] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[30]),
        .Q(\rmem_reg[63]_150 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][3] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[2]),
        .Q(\rmem_reg[63]_150 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][4] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[3]),
        .Q(\rmem_reg[63]_150 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][5] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[4]),
        .Q(\rmem_reg[63]_150 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][6] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[5]),
        .Q(\rmem_reg[63]_150 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][7] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[6]),
        .Q(\rmem_reg[63]_150 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][8] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[7]),
        .Q(\rmem_reg[63]_150 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[63][9] 
       (.C(clk160m),
        .CE(\rmem[63][31]_i_1_n_0 ),
        .D(wgRfoutTime_reg[8]),
        .Q(\rmem_reg[63]_150 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][0]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[0]),
        .Q(\rmem[6]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][10]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[10]),
        .Q(\rmem[6]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][11]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[11]),
        .Q(\rmem[6]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][12]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[12]),
        .Q(\rmem[6]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][13]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[13]),
        .Q(\rmem[6]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][14]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[14]),
        .Q(\rmem[6]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][15]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[15]),
        .Q(\rmem[6]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][1]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[1]),
        .Q(\rmem[6]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][2]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[2]),
        .Q(\rmem[6]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][3]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[3]),
        .Q(\rmem[6]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][4]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[4]),
        .Q(\rmem[6]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][5]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[5]),
        .Q(\rmem[6]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][6]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[6]),
        .Q(\rmem[6]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][7]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[7]),
        .Q(\rmem[6]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][8]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[8]),
        .Q(\rmem[6]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[6][9]__0 
       (.C(clk160m),
        .CE(\rmem[6][15]__0_i_1_n_0 ),
        .D(rmem[9]),
        .Q(\rmem[6]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][0] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[0]),
        .Q(\rmem[8]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][10] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[10]),
        .Q(\rmem[8]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][11] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[11]),
        .Q(\rmem[8]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][12] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[12]),
        .Q(\rmem[8]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][13] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[13]),
        .Q(\rmem[8]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][14] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[14]),
        .Q(\rmem[8]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][15] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[15]),
        .Q(\rmem[8]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][16] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[0]),
        .Q(\rmem[8]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][17] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[1]),
        .Q(\rmem[8]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][18] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[2]),
        .Q(\rmem[8]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][19] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[3]),
        .Q(\rmem[8]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][1] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[1]),
        .Q(\rmem[8]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][20] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[4]),
        .Q(\rmem[8]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][21] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[5]),
        .Q(\rmem[8]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][22] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[6]),
        .Q(\rmem[8]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][23] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[7]),
        .Q(\rmem[8]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][24] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[8]),
        .Q(\rmem[8]__0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][25] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[9]),
        .Q(\rmem[8]__0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][26] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[10]),
        .Q(\rmem[8]__0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][27] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[11]),
        .Q(\rmem[8]__0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][28] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[12]),
        .Q(\rmem[8]__0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][29] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[13]),
        .Q(\rmem[8]__0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][2] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[2]),
        .Q(\rmem[8]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][30] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[14]),
        .Q(\rmem[8]__0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][31] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData1_wb[15]),
        .Q(\rmem[8]__0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][3] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[3]),
        .Q(\rmem[8]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][4] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[4]),
        .Q(\rmem[8]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][5] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[5]),
        .Q(\rmem[8]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][6] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[6]),
        .Q(\rmem[8]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][7] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb__0[7]),
        .Q(\rmem[8]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][8] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[8]),
        .Q(\rmem[8]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[8][9] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData0_wb[9]),
        .Q(\rmem[8]__0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][0] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[0]),
        .Q(\rmem[9]__0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][10] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[10]),
        .Q(\rmem[9]__0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][11] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[11]),
        .Q(\rmem[9]__0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][12] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[12]),
        .Q(\rmem[9]__0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][13] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[13]),
        .Q(\rmem[9]__0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][14] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[14]),
        .Q(\rmem[9]__0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][15] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[15]),
        .Q(\rmem[9]__0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][16] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[0]),
        .Q(\rmem[9]__0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][17] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[1]),
        .Q(\rmem[9]__0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][18] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[2]),
        .Q(\rmem[9]__0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][19] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[3]),
        .Q(\rmem[9]__0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][1] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[1]),
        .Q(\rmem[9]__0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][20] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[4]),
        .Q(\rmem[9]__0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][21] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[5]),
        .Q(\rmem[9]__0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][22] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[6]),
        .Q(\rmem[9]__0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][23] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[7]),
        .Q(\rmem[9]__0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][24] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[8]),
        .Q(\rmem[9]__0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][25] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[9]),
        .Q(\rmem[9]__0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][26] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[10]),
        .Q(\rmem[9]__0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][27] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[11]),
        .Q(\rmem[9]__0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][28] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[12]),
        .Q(\rmem[9]__0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][29] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[13]),
        .Q(\rmem[9]__0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][2] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[2]),
        .Q(\rmem[9]__0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][30] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[14]),
        .Q(\rmem[9]__0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][31] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData3_wb[15]),
        .Q(\rmem[9]__0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][3] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[3]),
        .Q(\rmem[9]__0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][4] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[4]),
        .Q(\rmem[9]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][5] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[5]),
        .Q(\rmem[9]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][6] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[6]),
        .Q(\rmem[9]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][7] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[7]),
        .Q(\rmem[9]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][8] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[8]),
        .Q(\rmem[9]__0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rmem_reg[9][9] 
       (.C(clk160m),
        .CE(\rmem[8][31]_i_1_n_0 ),
        .D(hostS2RxData2_wb[9]),
        .Q(\rmem[9]__0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXSYSDATA rxSysData1
       (.D(rxSysData1_in_f),
        .Q({Q,\rmem_reg[36]_170 }),
        .bSndRx(bSndRx),
        .\bmem_reg[5][18] (rxSysData1_n_4),
        .\bmem_reg[5][18]_0 (rxSysData1_n_5),
        .\bmem_reg[8][10] (rxSysData1_n_3),
        .clk160m(clk160m),
        .fibRxB1(fibRxB1),
        .fibRxB5(fibRxB5),
        .hdfioA(hdfioA[3]),
        .inpChk3(inpChk3),
        .\laCh[4] (hostS1TxProc_n_16),
        .\laCh[5] ({\bmem_reg_n_0_[5][18] ,\bmem_reg_n_0_[5][17] ,\bmem_reg_n_0_[5][16] }),
        .\laCh[5]_0 (s1RxProc_n_14),
        .\rxData1_reg[15]_0 ({rxSysData1_data1_wb,rxSysData1_data0_wb}),
        .\rxData3_reg[15]_0 ({rxSysData1_data3_wb,rxSysData1_data2_wb}),
        .rxPack_f_reg_0(rxSysData1_n_1),
        .rxSysData1_pack_ff(rxSysData1_pack_ff),
        .rxSysData1_pack_w(rxSysData1_pack_w),
        .txData_o(fibTxB1));
  LUT1 #(
    .INIT(2'h1)) 
    \rxSysData1_chg_buf[0]_i_2 
       (.I0(rxSysData1_chg_buf_reg[0]),
        .O(\rxSysData1_chg_buf[0]_i_2_n_0 ));
  FDRE \rxSysData1_chg_buf_reg[0] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[0]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\rxSysData1_chg_buf_reg[0]_i_1_n_0 ,\rxSysData1_chg_buf_reg[0]_i_1_n_1 ,\rxSysData1_chg_buf_reg[0]_i_1_n_2 ,\rxSysData1_chg_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rxSysData1_chg_buf_reg[0]_i_1_n_4 ,\rxSysData1_chg_buf_reg[0]_i_1_n_5 ,\rxSysData1_chg_buf_reg[0]_i_1_n_6 ,\rxSysData1_chg_buf_reg[0]_i_1_n_7 }),
        .S({rxSysData1_chg_buf_reg[3:1],\rxSysData1_chg_buf[0]_i_2_n_0 }));
  FDRE \rxSysData1_chg_buf_reg[10] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[8]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[10]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[11] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[8]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[11]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[12] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[12]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[12]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[8]_i_1_n_0 ),
        .CO({\rxSysData1_chg_buf_reg[12]_i_1_n_0 ,\rxSysData1_chg_buf_reg[12]_i_1_n_1 ,\rxSysData1_chg_buf_reg[12]_i_1_n_2 ,\rxSysData1_chg_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[12]_i_1_n_4 ,\rxSysData1_chg_buf_reg[12]_i_1_n_5 ,\rxSysData1_chg_buf_reg[12]_i_1_n_6 ,\rxSysData1_chg_buf_reg[12]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[15:12]));
  FDRE \rxSysData1_chg_buf_reg[13] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[12]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[13]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[14] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[12]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[14]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[15] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[12]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[15]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[16] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[16]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[16]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[12]_i_1_n_0 ),
        .CO({\rxSysData1_chg_buf_reg[16]_i_1_n_0 ,\rxSysData1_chg_buf_reg[16]_i_1_n_1 ,\rxSysData1_chg_buf_reg[16]_i_1_n_2 ,\rxSysData1_chg_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[16]_i_1_n_4 ,\rxSysData1_chg_buf_reg[16]_i_1_n_5 ,\rxSysData1_chg_buf_reg[16]_i_1_n_6 ,\rxSysData1_chg_buf_reg[16]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[19:16]));
  FDRE \rxSysData1_chg_buf_reg[17] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[16]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[17]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[18] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[16]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[18]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[19] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[16]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[19]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[1] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[0]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[1]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[20] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[20]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[20]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[16]_i_1_n_0 ),
        .CO({\rxSysData1_chg_buf_reg[20]_i_1_n_0 ,\rxSysData1_chg_buf_reg[20]_i_1_n_1 ,\rxSysData1_chg_buf_reg[20]_i_1_n_2 ,\rxSysData1_chg_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[20]_i_1_n_4 ,\rxSysData1_chg_buf_reg[20]_i_1_n_5 ,\rxSysData1_chg_buf_reg[20]_i_1_n_6 ,\rxSysData1_chg_buf_reg[20]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[23:20]));
  FDRE \rxSysData1_chg_buf_reg[21] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[20]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[21]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[22] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[20]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[22]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[23] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[20]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[23]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[24] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[24]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[24]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[20]_i_1_n_0 ),
        .CO({\rxSysData1_chg_buf_reg[24]_i_1_n_0 ,\rxSysData1_chg_buf_reg[24]_i_1_n_1 ,\rxSysData1_chg_buf_reg[24]_i_1_n_2 ,\rxSysData1_chg_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[24]_i_1_n_4 ,\rxSysData1_chg_buf_reg[24]_i_1_n_5 ,\rxSysData1_chg_buf_reg[24]_i_1_n_6 ,\rxSysData1_chg_buf_reg[24]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[27:24]));
  FDRE \rxSysData1_chg_buf_reg[25] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[24]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[25]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[26] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[24]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[26]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[27] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[24]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[27]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[28] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[28]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[28]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[24]_i_1_n_0 ),
        .CO({\NLW_rxSysData1_chg_buf_reg[28]_i_1_CO_UNCONNECTED [3],\rxSysData1_chg_buf_reg[28]_i_1_n_1 ,\rxSysData1_chg_buf_reg[28]_i_1_n_2 ,\rxSysData1_chg_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[28]_i_1_n_4 ,\rxSysData1_chg_buf_reg[28]_i_1_n_5 ,\rxSysData1_chg_buf_reg[28]_i_1_n_6 ,\rxSysData1_chg_buf_reg[28]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[31:28]));
  FDRE \rxSysData1_chg_buf_reg[29] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[28]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[29]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[2] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[0]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[2]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[30] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[28]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[30]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[31] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[28]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[31]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[3] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[0]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[3]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[4] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[4]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[4]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[0]_i_1_n_0 ),
        .CO({\rxSysData1_chg_buf_reg[4]_i_1_n_0 ,\rxSysData1_chg_buf_reg[4]_i_1_n_1 ,\rxSysData1_chg_buf_reg[4]_i_1_n_2 ,\rxSysData1_chg_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[4]_i_1_n_4 ,\rxSysData1_chg_buf_reg[4]_i_1_n_5 ,\rxSysData1_chg_buf_reg[4]_i_1_n_6 ,\rxSysData1_chg_buf_reg[4]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[7:4]));
  FDRE \rxSysData1_chg_buf_reg[5] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[4]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[5]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[6] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[4]_i_1_n_5 ),
        .Q(rxSysData1_chg_buf_reg[6]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[7] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[4]_i_1_n_4 ),
        .Q(rxSysData1_chg_buf_reg[7]),
        .R(1'b0));
  FDRE \rxSysData1_chg_buf_reg[8] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[8]_i_1_n_7 ),
        .Q(rxSysData1_chg_buf_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rxSysData1_chg_buf_reg[8]_i_1 
       (.CI(\rxSysData1_chg_buf_reg[4]_i_1_n_0 ),
        .CO({\rxSysData1_chg_buf_reg[8]_i_1_n_0 ,\rxSysData1_chg_buf_reg[8]_i_1_n_1 ,\rxSysData1_chg_buf_reg[8]_i_1_n_2 ,\rxSysData1_chg_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxSysData1_chg_buf_reg[8]_i_1_n_4 ,\rxSysData1_chg_buf_reg[8]_i_1_n_5 ,\rxSysData1_chg_buf_reg[8]_i_1_n_6 ,\rxSysData1_chg_buf_reg[8]_i_1_n_7 }),
        .S(rxSysData1_chg_buf_reg[11:8]));
  FDRE \rxSysData1_chg_buf_reg[9] 
       (.C(clk160m),
        .CE(rxSysData1_n_1),
        .D(\rxSysData1_chg_buf_reg[8]_i_1_n_6 ),
        .Q(rxSysData1_chg_buf_reg[9]),
        .R(1'b0));
  FDRE rxSysData1_pack_ff_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(rxSysData1_pack_w),
        .Q(rxSysData1_pack_ff),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \s1CommDelayTime[0]_i_1 
       (.I0(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(\s1CommDeltaTime_reg_n_0_[23] ),
        .I4(hostS1RxGateHTimeCnt_reg__0),
        .O(\s1CommDelayTime[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_10 
       (.I0(s1CommDelayTime_reg[22]),
        .I1(\s1CommDeltaTime_reg_n_0_[22] ),
        .I2(\s1CommDeltaTime_reg_n_0_[23] ),
        .I3(s1CommDelayTime_reg[23]),
        .O(\s1CommDelayTime[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_11 
       (.I0(s1CommDelayTime_reg[20]),
        .I1(\s1CommDeltaTime_reg_n_0_[20] ),
        .I2(\s1CommDeltaTime_reg_n_0_[21] ),
        .I3(s1CommDelayTime_reg[21]),
        .O(\s1CommDelayTime[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_12 
       (.I0(s1CommDelayTime_reg[18]),
        .I1(\s1CommDeltaTime_reg_n_0_[18] ),
        .I2(\s1CommDeltaTime_reg_n_0_[19] ),
        .I3(s1CommDelayTime_reg[19]),
        .O(\s1CommDelayTime[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_13 
       (.I0(s1CommDelayTime_reg[16]),
        .I1(\s1CommDeltaTime_reg_n_0_[16] ),
        .I2(\s1CommDeltaTime_reg_n_0_[17] ),
        .I3(s1CommDelayTime_reg[17]),
        .O(\s1CommDelayTime[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_14 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .I1(s1CommDelayTime_reg[22]),
        .I2(s1CommDelayTime_reg[23]),
        .I3(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDelayTime[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .I1(s1CommDelayTime_reg[20]),
        .I2(s1CommDelayTime_reg[21]),
        .I3(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDelayTime[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .I1(s1CommDelayTime_reg[18]),
        .I2(s1CommDelayTime_reg[19]),
        .I3(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDelayTime[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_17 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .I1(s1CommDelayTime_reg[16]),
        .I2(s1CommDelayTime_reg[17]),
        .I3(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDelayTime[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_19 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .I1(s1CommDelayTime_reg[22]),
        .I2(s1CommDelayTime_reg[23]),
        .I3(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDelayTime[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \s1CommDelayTime[0]_i_2 
       (.I0(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I4(\s1CommDelayTime_reg[0]_i_5_n_0 ),
        .I5(hostS1RxGateHTimeCnt_reg__0),
        .O(\s1CommDelayTime[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_20 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .I1(s1CommDelayTime_reg[20]),
        .I2(s1CommDelayTime_reg[21]),
        .I3(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDelayTime[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_21 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .I1(s1CommDelayTime_reg[18]),
        .I2(s1CommDelayTime_reg[19]),
        .I3(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDelayTime[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .I1(s1CommDelayTime_reg[16]),
        .I2(s1CommDelayTime_reg[17]),
        .I3(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDelayTime[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_23 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .I1(s1CommDelayTime_reg[22]),
        .I2(s1CommDelayTime_reg[23]),
        .I3(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDelayTime[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_24 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .I1(s1CommDelayTime_reg[20]),
        .I2(s1CommDelayTime_reg[21]),
        .I3(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDelayTime[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_25 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .I1(s1CommDelayTime_reg[18]),
        .I2(s1CommDelayTime_reg[19]),
        .I3(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDelayTime[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_26 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .I1(s1CommDelayTime_reg[16]),
        .I2(s1CommDelayTime_reg[17]),
        .I3(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDelayTime[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_28 
       (.I0(s1CommDelayTime_reg[14]),
        .I1(\s1CommDeltaTime_reg_n_0_[14] ),
        .I2(\s1CommDeltaTime_reg_n_0_[15] ),
        .I3(s1CommDelayTime_reg[15]),
        .O(\s1CommDelayTime[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_29 
       (.I0(s1CommDelayTime_reg[12]),
        .I1(\s1CommDeltaTime_reg_n_0_[12] ),
        .I2(\s1CommDeltaTime_reg_n_0_[13] ),
        .I3(s1CommDelayTime_reg[13]),
        .O(\s1CommDelayTime[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_30 
       (.I0(s1CommDelayTime_reg[10]),
        .I1(\s1CommDeltaTime_reg_n_0_[10] ),
        .I2(\s1CommDeltaTime_reg_n_0_[11] ),
        .I3(s1CommDelayTime_reg[11]),
        .O(\s1CommDelayTime[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_31 
       (.I0(s1CommDelayTime_reg[8]),
        .I1(\s1CommDeltaTime_reg_n_0_[8] ),
        .I2(\s1CommDeltaTime_reg_n_0_[9] ),
        .I3(s1CommDelayTime_reg[9]),
        .O(\s1CommDelayTime[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_32 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .I1(s1CommDelayTime_reg[14]),
        .I2(s1CommDelayTime_reg[15]),
        .I3(\s1CommDeltaTime_reg_n_0_[15] ),
        .O(\s1CommDelayTime[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_33 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .I1(s1CommDelayTime_reg[12]),
        .I2(s1CommDelayTime_reg[13]),
        .I3(\s1CommDeltaTime_reg_n_0_[13] ),
        .O(\s1CommDelayTime[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_34 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .I1(s1CommDelayTime_reg[10]),
        .I2(s1CommDelayTime_reg[11]),
        .I3(\s1CommDeltaTime_reg_n_0_[11] ),
        .O(\s1CommDelayTime[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_35 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .I1(s1CommDelayTime_reg[8]),
        .I2(s1CommDelayTime_reg[9]),
        .I3(\s1CommDeltaTime_reg_n_0_[9] ),
        .O(\s1CommDelayTime[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_37 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .I1(s1CommDelayTime_reg[14]),
        .I2(s1CommDelayTime_reg[15]),
        .I3(\s1CommDeltaTime_reg_n_0_[15] ),
        .O(\s1CommDelayTime[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_38 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .I1(s1CommDelayTime_reg[12]),
        .I2(s1CommDelayTime_reg[13]),
        .I3(\s1CommDeltaTime_reg_n_0_[13] ),
        .O(\s1CommDelayTime[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_39 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .I1(s1CommDelayTime_reg[10]),
        .I2(s1CommDelayTime_reg[11]),
        .I3(\s1CommDeltaTime_reg_n_0_[11] ),
        .O(\s1CommDelayTime[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_40 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .I1(s1CommDelayTime_reg[8]),
        .I2(s1CommDelayTime_reg[9]),
        .I3(\s1CommDeltaTime_reg_n_0_[9] ),
        .O(\s1CommDelayTime[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_41 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .I1(s1CommDelayTime_reg[14]),
        .I2(s1CommDelayTime_reg[15]),
        .I3(\s1CommDeltaTime_reg_n_0_[15] ),
        .O(\s1CommDelayTime[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_42 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .I1(s1CommDelayTime_reg[12]),
        .I2(s1CommDelayTime_reg[13]),
        .I3(\s1CommDeltaTime_reg_n_0_[13] ),
        .O(\s1CommDelayTime[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_43 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .I1(s1CommDelayTime_reg[10]),
        .I2(s1CommDelayTime_reg[11]),
        .I3(\s1CommDeltaTime_reg_n_0_[11] ),
        .O(\s1CommDelayTime[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_44 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .I1(s1CommDelayTime_reg[8]),
        .I2(s1CommDelayTime_reg[9]),
        .I3(\s1CommDeltaTime_reg_n_0_[9] ),
        .O(\s1CommDelayTime[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_45 
       (.I0(s1CommDelayTime_reg[6]),
        .I1(\s1CommDeltaTime_reg_n_0_[6] ),
        .I2(\s1CommDeltaTime_reg_n_0_[7] ),
        .I3(s1CommDelayTime_reg[7]),
        .O(\s1CommDelayTime[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_46 
       (.I0(s1CommDelayTime_reg[4]),
        .I1(\s1CommDeltaTime_reg_n_0_[4] ),
        .I2(\s1CommDeltaTime_reg_n_0_[5] ),
        .I3(s1CommDelayTime_reg[5]),
        .O(\s1CommDelayTime[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_47 
       (.I0(s1CommDelayTime_reg[2]),
        .I1(\s1CommDeltaTime_reg_n_0_[2] ),
        .I2(\s1CommDeltaTime_reg_n_0_[3] ),
        .I3(s1CommDelayTime_reg[3]),
        .O(\s1CommDelayTime[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_48 
       (.I0(s1CommDelayTime_reg[0]),
        .I1(\s1CommDeltaTime_reg_n_0_[0] ),
        .I2(\s1CommDeltaTime_reg_n_0_[1] ),
        .I3(s1CommDelayTime_reg[1]),
        .O(\s1CommDelayTime[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_49 
       (.I0(\s1CommDeltaTime_reg_n_0_[6] ),
        .I1(s1CommDelayTime_reg[6]),
        .I2(s1CommDelayTime_reg[7]),
        .I3(\s1CommDeltaTime_reg_n_0_[7] ),
        .O(\s1CommDelayTime[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_50 
       (.I0(\s1CommDeltaTime_reg_n_0_[4] ),
        .I1(s1CommDelayTime_reg[4]),
        .I2(s1CommDelayTime_reg[5]),
        .I3(\s1CommDeltaTime_reg_n_0_[5] ),
        .O(\s1CommDelayTime[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_51 
       (.I0(\s1CommDeltaTime_reg_n_0_[2] ),
        .I1(s1CommDelayTime_reg[2]),
        .I2(s1CommDelayTime_reg[3]),
        .I3(\s1CommDeltaTime_reg_n_0_[3] ),
        .O(\s1CommDelayTime[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_52 
       (.I0(\s1CommDeltaTime_reg_n_0_[0] ),
        .I1(s1CommDelayTime_reg[0]),
        .I2(s1CommDelayTime_reg[1]),
        .I3(\s1CommDeltaTime_reg_n_0_[1] ),
        .O(\s1CommDelayTime[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_53 
       (.I0(\s1CommDeltaTime_reg_n_0_[6] ),
        .I1(s1CommDelayTime_reg[6]),
        .I2(s1CommDelayTime_reg[7]),
        .I3(\s1CommDeltaTime_reg_n_0_[7] ),
        .O(\s1CommDelayTime[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_54 
       (.I0(\s1CommDeltaTime_reg_n_0_[4] ),
        .I1(s1CommDelayTime_reg[4]),
        .I2(s1CommDelayTime_reg[5]),
        .I3(\s1CommDeltaTime_reg_n_0_[5] ),
        .O(\s1CommDelayTime[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_55 
       (.I0(\s1CommDeltaTime_reg_n_0_[2] ),
        .I1(s1CommDelayTime_reg[2]),
        .I2(s1CommDelayTime_reg[3]),
        .I3(\s1CommDeltaTime_reg_n_0_[3] ),
        .O(\s1CommDelayTime[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommDelayTime[0]_i_56 
       (.I0(\s1CommDeltaTime_reg_n_0_[0] ),
        .I1(s1CommDelayTime_reg[0]),
        .I2(s1CommDelayTime_reg[1]),
        .I3(\s1CommDeltaTime_reg_n_0_[1] ),
        .O(\s1CommDelayTime[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_57 
       (.I0(\s1CommDeltaTime_reg_n_0_[6] ),
        .I1(s1CommDelayTime_reg[6]),
        .I2(s1CommDelayTime_reg[7]),
        .I3(\s1CommDeltaTime_reg_n_0_[7] ),
        .O(\s1CommDelayTime[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_58 
       (.I0(\s1CommDeltaTime_reg_n_0_[4] ),
        .I1(s1CommDelayTime_reg[4]),
        .I2(s1CommDelayTime_reg[5]),
        .I3(\s1CommDeltaTime_reg_n_0_[5] ),
        .O(\s1CommDelayTime[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_59 
       (.I0(\s1CommDeltaTime_reg_n_0_[2] ),
        .I1(s1CommDelayTime_reg[2]),
        .I2(s1CommDelayTime_reg[3]),
        .I3(\s1CommDeltaTime_reg_n_0_[3] ),
        .O(\s1CommDelayTime[0]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[0]_i_6 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[3]),
        .O(\s1CommDelayTime[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommDelayTime[0]_i_60 
       (.I0(\s1CommDeltaTime_reg_n_0_[0] ),
        .I1(s1CommDelayTime_reg[0]),
        .I2(s1CommDelayTime_reg[1]),
        .I3(\s1CommDeltaTime_reg_n_0_[1] ),
        .O(\s1CommDelayTime[0]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[0]_i_7 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[2]),
        .O(\s1CommDelayTime[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[0]_i_8 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[1]),
        .O(\s1CommDelayTime[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[12]_i_2 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[15]),
        .O(\s1CommDelayTime[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[12]_i_3 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[14]),
        .O(\s1CommDelayTime[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[12]_i_4 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[13]),
        .O(\s1CommDelayTime[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[12]_i_5 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[12]),
        .O(\s1CommDelayTime[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[16]_i_2 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[19]),
        .O(\s1CommDelayTime[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[16]_i_3 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[18]),
        .O(\s1CommDelayTime[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[16]_i_4 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[17]),
        .O(\s1CommDelayTime[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[16]_i_5 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[16]),
        .O(\s1CommDelayTime[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[20]_i_2 
       (.I0(s1CommDelayTime_reg[23]),
        .I1(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .O(\s1CommDelayTime[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[20]_i_3 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[22]),
        .O(\s1CommDelayTime[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[20]_i_4 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[21]),
        .O(\s1CommDelayTime[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[20]_i_5 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[20]),
        .O(\s1CommDelayTime[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[4]_i_2 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[7]),
        .O(\s1CommDelayTime[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[4]_i_3 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[6]),
        .O(\s1CommDelayTime[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[4]_i_4 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[5]),
        .O(\s1CommDelayTime[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[4]_i_5 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[4]),
        .O(\s1CommDelayTime[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[8]_i_2 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[11]),
        .O(\s1CommDelayTime[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[8]_i_3 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[10]),
        .O(\s1CommDelayTime[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[8]_i_4 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[9]),
        .O(\s1CommDelayTime[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1CommDelayTime[8]_i_5 
       (.I0(\s1CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s1CommDelayTime_reg[8]),
        .O(\s1CommDelayTime[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[0] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[0]_i_3_n_7 ),
        .Q(s1CommDelayTime_reg[0]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_18 
       (.CI(\s1CommDelayTime_reg[0]_i_36_n_0 ),
        .CO({\s1CommDelayTime_reg[0]_i_18_n_0 ,\s1CommDelayTime_reg[0]_i_18_n_1 ,\s1CommDelayTime_reg[0]_i_18_n_2 ,\s1CommDelayTime_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime[0]_i_37_n_0 ,\s1CommDelayTime[0]_i_38_n_0 ,\s1CommDelayTime[0]_i_39_n_0 ,\s1CommDelayTime[0]_i_40_n_0 }),
        .O(\NLW_s1CommDelayTime_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\s1CommDelayTime[0]_i_41_n_0 ,\s1CommDelayTime[0]_i_42_n_0 ,\s1CommDelayTime[0]_i_43_n_0 ,\s1CommDelayTime[0]_i_44_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_27 
       (.CI(1'b0),
        .CO({\s1CommDelayTime_reg[0]_i_27_n_0 ,\s1CommDelayTime_reg[0]_i_27_n_1 ,\s1CommDelayTime_reg[0]_i_27_n_2 ,\s1CommDelayTime_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime[0]_i_45_n_0 ,\s1CommDelayTime[0]_i_46_n_0 ,\s1CommDelayTime[0]_i_47_n_0 ,\s1CommDelayTime[0]_i_48_n_0 }),
        .O(\NLW_s1CommDelayTime_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\s1CommDelayTime[0]_i_49_n_0 ,\s1CommDelayTime[0]_i_50_n_0 ,\s1CommDelayTime[0]_i_51_n_0 ,\s1CommDelayTime[0]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\s1CommDelayTime_reg[0]_i_3_n_0 ,\s1CommDelayTime_reg[0]_i_3_n_1 ,\s1CommDelayTime_reg[0]_i_3_n_2 ,\s1CommDelayTime_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,1'b0}),
        .O({\s1CommDelayTime_reg[0]_i_3_n_4 ,\s1CommDelayTime_reg[0]_i_3_n_5 ,\s1CommDelayTime_reg[0]_i_3_n_6 ,\s1CommDelayTime_reg[0]_i_3_n_7 }),
        .S({\s1CommDelayTime[0]_i_6_n_0 ,\s1CommDelayTime[0]_i_7_n_0 ,\s1CommDelayTime[0]_i_8_n_0 ,s1CommDelayTime_reg[0]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_36 
       (.CI(1'b0),
        .CO({\s1CommDelayTime_reg[0]_i_36_n_0 ,\s1CommDelayTime_reg[0]_i_36_n_1 ,\s1CommDelayTime_reg[0]_i_36_n_2 ,\s1CommDelayTime_reg[0]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime[0]_i_53_n_0 ,\s1CommDelayTime[0]_i_54_n_0 ,\s1CommDelayTime[0]_i_55_n_0 ,\s1CommDelayTime[0]_i_56_n_0 }),
        .O(\NLW_s1CommDelayTime_reg[0]_i_36_O_UNCONNECTED [3:0]),
        .S({\s1CommDelayTime[0]_i_57_n_0 ,\s1CommDelayTime[0]_i_58_n_0 ,\s1CommDelayTime[0]_i_59_n_0 ,\s1CommDelayTime[0]_i_60_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_4 
       (.CI(\s1CommDelayTime_reg[0]_i_9_n_0 ),
        .CO({\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_1 ,\s1CommDelayTime_reg[0]_i_4_n_2 ,\s1CommDelayTime_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime[0]_i_10_n_0 ,\s1CommDelayTime[0]_i_11_n_0 ,\s1CommDelayTime[0]_i_12_n_0 ,\s1CommDelayTime[0]_i_13_n_0 }),
        .O(\NLW_s1CommDelayTime_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\s1CommDelayTime[0]_i_14_n_0 ,\s1CommDelayTime[0]_i_15_n_0 ,\s1CommDelayTime[0]_i_16_n_0 ,\s1CommDelayTime[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_5 
       (.CI(\s1CommDelayTime_reg[0]_i_18_n_0 ),
        .CO({\s1CommDelayTime_reg[0]_i_5_n_0 ,\s1CommDelayTime_reg[0]_i_5_n_1 ,\s1CommDelayTime_reg[0]_i_5_n_2 ,\s1CommDelayTime_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime[0]_i_19_n_0 ,\s1CommDelayTime[0]_i_20_n_0 ,\s1CommDelayTime[0]_i_21_n_0 ,\s1CommDelayTime[0]_i_22_n_0 }),
        .O(\NLW_s1CommDelayTime_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\s1CommDelayTime[0]_i_23_n_0 ,\s1CommDelayTime[0]_i_24_n_0 ,\s1CommDelayTime[0]_i_25_n_0 ,\s1CommDelayTime[0]_i_26_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[0]_i_9 
       (.CI(\s1CommDelayTime_reg[0]_i_27_n_0 ),
        .CO({\s1CommDelayTime_reg[0]_i_9_n_0 ,\s1CommDelayTime_reg[0]_i_9_n_1 ,\s1CommDelayTime_reg[0]_i_9_n_2 ,\s1CommDelayTime_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime[0]_i_28_n_0 ,\s1CommDelayTime[0]_i_29_n_0 ,\s1CommDelayTime[0]_i_30_n_0 ,\s1CommDelayTime[0]_i_31_n_0 }),
        .O(\NLW_s1CommDelayTime_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\s1CommDelayTime[0]_i_32_n_0 ,\s1CommDelayTime[0]_i_33_n_0 ,\s1CommDelayTime[0]_i_34_n_0 ,\s1CommDelayTime[0]_i_35_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[10] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[8]_i_1_n_5 ),
        .Q(s1CommDelayTime_reg[10]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[11] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[8]_i_1_n_4 ),
        .Q(s1CommDelayTime_reg[11]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[12] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[12]_i_1_n_7 ),
        .Q(s1CommDelayTime_reg[12]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[12]_i_1 
       (.CI(\s1CommDelayTime_reg[8]_i_1_n_0 ),
        .CO({\s1CommDelayTime_reg[12]_i_1_n_0 ,\s1CommDelayTime_reg[12]_i_1_n_1 ,\s1CommDelayTime_reg[12]_i_1_n_2 ,\s1CommDelayTime_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s1CommDelayTime_reg[12]_i_1_n_4 ,\s1CommDelayTime_reg[12]_i_1_n_5 ,\s1CommDelayTime_reg[12]_i_1_n_6 ,\s1CommDelayTime_reg[12]_i_1_n_7 }),
        .S({\s1CommDelayTime[12]_i_2_n_0 ,\s1CommDelayTime[12]_i_3_n_0 ,\s1CommDelayTime[12]_i_4_n_0 ,\s1CommDelayTime[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[13] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[12]_i_1_n_6 ),
        .Q(s1CommDelayTime_reg[13]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[14] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[12]_i_1_n_5 ),
        .Q(s1CommDelayTime_reg[14]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[15] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[12]_i_1_n_4 ),
        .Q(s1CommDelayTime_reg[15]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[16] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[16]_i_1_n_7 ),
        .Q(s1CommDelayTime_reg[16]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[16]_i_1 
       (.CI(\s1CommDelayTime_reg[12]_i_1_n_0 ),
        .CO({\s1CommDelayTime_reg[16]_i_1_n_0 ,\s1CommDelayTime_reg[16]_i_1_n_1 ,\s1CommDelayTime_reg[16]_i_1_n_2 ,\s1CommDelayTime_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s1CommDelayTime_reg[16]_i_1_n_4 ,\s1CommDelayTime_reg[16]_i_1_n_5 ,\s1CommDelayTime_reg[16]_i_1_n_6 ,\s1CommDelayTime_reg[16]_i_1_n_7 }),
        .S({\s1CommDelayTime[16]_i_2_n_0 ,\s1CommDelayTime[16]_i_3_n_0 ,\s1CommDelayTime[16]_i_4_n_0 ,\s1CommDelayTime[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[17] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[16]_i_1_n_6 ),
        .Q(s1CommDelayTime_reg[17]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[18] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[16]_i_1_n_5 ),
        .Q(s1CommDelayTime_reg[18]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[19] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[16]_i_1_n_4 ),
        .Q(s1CommDelayTime_reg[19]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[1] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[0]_i_3_n_6 ),
        .Q(s1CommDelayTime_reg[1]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[20] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[20]_i_1_n_7 ),
        .Q(s1CommDelayTime_reg[20]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[20]_i_1 
       (.CI(\s1CommDelayTime_reg[16]_i_1_n_0 ),
        .CO({\NLW_s1CommDelayTime_reg[20]_i_1_CO_UNCONNECTED [3],\s1CommDelayTime_reg[20]_i_1_n_1 ,\s1CommDelayTime_reg[20]_i_1_n_2 ,\s1CommDelayTime_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s1CommDelayTime_reg[20]_i_1_n_4 ,\s1CommDelayTime_reg[20]_i_1_n_5 ,\s1CommDelayTime_reg[20]_i_1_n_6 ,\s1CommDelayTime_reg[20]_i_1_n_7 }),
        .S({\s1CommDelayTime[20]_i_2_n_0 ,\s1CommDelayTime[20]_i_3_n_0 ,\s1CommDelayTime[20]_i_4_n_0 ,\s1CommDelayTime[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[21] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[20]_i_1_n_6 ),
        .Q(s1CommDelayTime_reg[21]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[22] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[20]_i_1_n_5 ),
        .Q(s1CommDelayTime_reg[22]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[23] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[20]_i_1_n_4 ),
        .Q(s1CommDelayTime_reg[23]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[2] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[0]_i_3_n_5 ),
        .Q(s1CommDelayTime_reg[2]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[3] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[0]_i_3_n_4 ),
        .Q(s1CommDelayTime_reg[3]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \s1CommDelayTime_reg[4] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[4]_i_1_n_7 ),
        .Q(s1CommDelayTime_reg[4]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[4]_i_1 
       (.CI(\s1CommDelayTime_reg[0]_i_3_n_0 ),
        .CO({\s1CommDelayTime_reg[4]_i_1_n_0 ,\s1CommDelayTime_reg[4]_i_1_n_1 ,\s1CommDelayTime_reg[4]_i_1_n_2 ,\s1CommDelayTime_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s1CommDelayTime_reg[4]_i_1_n_4 ,\s1CommDelayTime_reg[4]_i_1_n_5 ,\s1CommDelayTime_reg[4]_i_1_n_6 ,\s1CommDelayTime_reg[4]_i_1_n_7 }),
        .S({\s1CommDelayTime[4]_i_2_n_0 ,\s1CommDelayTime[4]_i_3_n_0 ,\s1CommDelayTime[4]_i_4_n_0 ,\s1CommDelayTime[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[5] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[4]_i_1_n_6 ),
        .Q(s1CommDelayTime_reg[5]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[6] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[4]_i_1_n_5 ),
        .Q(s1CommDelayTime_reg[6]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[7] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[4]_i_1_n_4 ),
        .Q(s1CommDelayTime_reg[7]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[8] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[8]_i_1_n_7 ),
        .Q(s1CommDelayTime_reg[8]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s1CommDelayTime_reg[8]_i_1 
       (.CI(\s1CommDelayTime_reg[4]_i_1_n_0 ),
        .CO({\s1CommDelayTime_reg[8]_i_1_n_0 ,\s1CommDelayTime_reg[8]_i_1_n_1 ,\s1CommDelayTime_reg[8]_i_1_n_2 ,\s1CommDelayTime_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 ,\s1CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s1CommDelayTime_reg[8]_i_1_n_4 ,\s1CommDelayTime_reg[8]_i_1_n_5 ,\s1CommDelayTime_reg[8]_i_1_n_6 ,\s1CommDelayTime_reg[8]_i_1_n_7 }),
        .S({\s1CommDelayTime[8]_i_2_n_0 ,\s1CommDelayTime[8]_i_3_n_0 ,\s1CommDelayTime[8]_i_4_n_0 ,\s1CommDelayTime[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1CommDelayTime_reg[9] 
       (.C(clk160m),
        .CE(\s1CommDelayTime[0]_i_2_n_0 ),
        .D(\s1CommDelayTime_reg[8]_i_1_n_6 ),
        .Q(s1CommDelayTime_reg[9]),
        .R(\s1CommDelayTime[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[0]_i_1 
       (.I0(\rmem_reg[3][3]_i_1_n_7 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[3]_i_3_n_7 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[0]_i_2_n_0 ),
        .O(p_3_out[0]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[0]_i_2 
       (.I0(\s1CommDeltaTime_reg[3]_i_13_n_7 ),
        .I1(\s1CommDeltaTime_reg_n_0_[0] ),
        .I2(\rmem_reg[3][3]_i_1_n_7 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[3]_i_14_n_7 ),
        .O(\s1CommDeltaTime[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[10]_i_1 
       (.I0(\s1CommDeltaTime_reg[11]_i_2_n_5 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[11]_i_3_n_5 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[10]_i_2_n_0 ),
        .O(p_3_out[10]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[10]_i_2 
       (.I0(\s1CommDeltaTime_reg[11]_i_13_n_5 ),
        .I1(\s1CommDeltaTime_reg[10]_i_3_n_4 ),
        .I2(\s1CommDeltaTime_reg[11]_i_2_n_5 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[11]_i_14_n_5 ),
        .O(\s1CommDeltaTime[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[10]_i_4 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .O(\s1CommDeltaTime[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[10]_i_5 
       (.I0(\s1CommDeltaTime_reg_n_0_[9] ),
        .O(\s1CommDeltaTime[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[10]_i_6 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .O(\s1CommDeltaTime[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[11]_i_1 
       (.I0(\s1CommDeltaTime_reg[11]_i_2_n_4 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[11]_i_3_n_4 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[11]_i_4_n_0 ),
        .O(p_3_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[11]_i_10 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .O(\s1CommDeltaTime[11]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[11]_i_11 
       (.I0(\s1CommDeltaTime_reg_n_0_[9] ),
        .O(\s1CommDeltaTime[11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[11]_i_12 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .O(\s1CommDeltaTime[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[11] ),
        .I1(\bmem_reg[7]_143 [11]),
        .O(\s1CommDeltaTime[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .I1(\bmem_reg[7]_143 [10]),
        .O(\s1CommDeltaTime[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_17 
       (.I0(\s1CommDeltaTime_reg_n_0_[9] ),
        .I1(\bmem_reg[7]_143 [9]),
        .O(\s1CommDeltaTime[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_18 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .I1(\bmem_reg[7]_143 [8]),
        .O(\s1CommDeltaTime[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_19 
       (.I0(\s1CommDeltaTime_reg_n_0_[11] ),
        .I1(\bmem_reg[7]_143 [27]),
        .O(\s1CommDeltaTime[11]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_20 
       (.I0(\s1CommDeltaTime_reg_n_0_[10] ),
        .I1(\bmem_reg[7]_143 [26]),
        .O(\s1CommDeltaTime[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_21 
       (.I0(\s1CommDeltaTime_reg_n_0_[9] ),
        .I1(\bmem_reg[7]_143 [25]),
        .O(\s1CommDeltaTime[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[8] ),
        .I1(\bmem_reg[7]_143 [24]),
        .O(\s1CommDeltaTime[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[11]_i_4 
       (.I0(\s1CommDeltaTime_reg[11]_i_13_n_4 ),
        .I1(\s1CommDeltaTime_reg[14]_i_3_n_7 ),
        .I2(\s1CommDeltaTime_reg[11]_i_2_n_4 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[11]_i_14_n_4 ),
        .O(\s1CommDeltaTime[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_5 
       (.I0(\s1CommTime_reg_n_0_[11] ),
        .I1(\bmem_reg_n_0_[11][11] ),
        .O(\s1CommDeltaTime[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_6 
       (.I0(\s1CommTime_reg_n_0_[10] ),
        .I1(\bmem_reg_n_0_[11][10] ),
        .O(\s1CommDeltaTime[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_7 
       (.I0(\s1CommTime_reg_n_0_[9] ),
        .I1(\bmem_reg_n_0_[11][9] ),
        .O(\s1CommDeltaTime[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[11]_i_8 
       (.I0(\s1CommTime_reg_n_0_[8] ),
        .I1(\bmem_reg_n_0_[11][8] ),
        .O(\s1CommDeltaTime[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[11]_i_9 
       (.I0(\s1CommDeltaTime_reg_n_0_[11] ),
        .O(\s1CommDeltaTime[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[12]_i_1 
       (.I0(\s1CommDeltaTime_reg[15]_i_2_n_7 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[15]_i_3_n_7 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[12]_i_2_n_0 ),
        .O(p_3_out[12]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[12]_i_2 
       (.I0(\s1CommDeltaTime_reg[15]_i_13_n_7 ),
        .I1(\s1CommDeltaTime_reg[14]_i_3_n_6 ),
        .I2(\s1CommDeltaTime_reg[15]_i_2_n_7 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[15]_i_14_n_7 ),
        .O(\s1CommDeltaTime[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[13]_i_1 
       (.I0(\s1CommDeltaTime_reg[15]_i_2_n_6 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[15]_i_3_n_6 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[13]_i_2_n_0 ),
        .O(p_3_out[13]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[13]_i_2 
       (.I0(\s1CommDeltaTime_reg[15]_i_13_n_6 ),
        .I1(\s1CommDeltaTime_reg[14]_i_3_n_5 ),
        .I2(\s1CommDeltaTime_reg[15]_i_2_n_6 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[15]_i_14_n_6 ),
        .O(\s1CommDeltaTime[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[14]_i_1 
       (.I0(\s1CommDeltaTime_reg[15]_i_2_n_5 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[15]_i_3_n_5 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[14]_i_2_n_0 ),
        .O(p_3_out[14]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[14]_i_2 
       (.I0(\s1CommDeltaTime_reg[15]_i_13_n_5 ),
        .I1(\s1CommDeltaTime_reg[14]_i_3_n_4 ),
        .I2(\s1CommDeltaTime_reg[15]_i_2_n_5 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[15]_i_14_n_5 ),
        .O(\s1CommDeltaTime[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[14]_i_4 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .O(\s1CommDeltaTime[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[14]_i_5 
       (.I0(\s1CommDeltaTime_reg_n_0_[13] ),
        .O(\s1CommDeltaTime[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[14]_i_6 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .O(\s1CommDeltaTime[14]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[14]_i_7 
       (.I0(\s1CommDeltaTime_reg_n_0_[11] ),
        .O(\s1CommDeltaTime[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[15]_i_1 
       (.I0(\s1CommDeltaTime_reg[15]_i_2_n_4 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[15]_i_3_n_4 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[15]_i_4_n_0 ),
        .O(p_3_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[15]_i_10 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .O(\s1CommDeltaTime[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[15]_i_11 
       (.I0(\s1CommDeltaTime_reg_n_0_[13] ),
        .O(\s1CommDeltaTime[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[15]_i_12 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .O(\s1CommDeltaTime[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[15] ),
        .I1(\bmem_reg[7]_143 [15]),
        .O(\s1CommDeltaTime[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .I1(\bmem_reg[7]_143 [14]),
        .O(\s1CommDeltaTime[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_17 
       (.I0(\s1CommDeltaTime_reg_n_0_[13] ),
        .I1(\bmem_reg[7]_143 [13]),
        .O(\s1CommDeltaTime[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_18 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .I1(\bmem_reg[7]_143 [12]),
        .O(\s1CommDeltaTime[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_19 
       (.I0(\s1CommDeltaTime_reg_n_0_[15] ),
        .I1(\bmem_reg[7]_143 [31]),
        .O(\s1CommDeltaTime[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_20 
       (.I0(\s1CommDeltaTime_reg_n_0_[14] ),
        .I1(\bmem_reg[7]_143 [30]),
        .O(\s1CommDeltaTime[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_21 
       (.I0(\s1CommDeltaTime_reg_n_0_[13] ),
        .I1(\bmem_reg[7]_143 [29]),
        .O(\s1CommDeltaTime[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[12] ),
        .I1(\bmem_reg[7]_143 [28]),
        .O(\s1CommDeltaTime[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[15]_i_4 
       (.I0(\s1CommDeltaTime_reg[15]_i_13_n_4 ),
        .I1(\s1CommDeltaTime_reg[18]_i_3_n_7 ),
        .I2(\s1CommDeltaTime_reg[15]_i_2_n_4 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[15]_i_14_n_4 ),
        .O(\s1CommDeltaTime[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_5 
       (.I0(\s1CommTime_reg_n_0_[15] ),
        .I1(\bmem_reg_n_0_[11][15] ),
        .O(\s1CommDeltaTime[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_6 
       (.I0(\s1CommTime_reg_n_0_[14] ),
        .I1(\bmem_reg_n_0_[11][14] ),
        .O(\s1CommDeltaTime[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_7 
       (.I0(\s1CommTime_reg_n_0_[13] ),
        .I1(\bmem_reg_n_0_[11][13] ),
        .O(\s1CommDeltaTime[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[15]_i_8 
       (.I0(\s1CommTime_reg_n_0_[12] ),
        .I1(\bmem_reg_n_0_[11][12] ),
        .O(\s1CommDeltaTime[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[15]_i_9 
       (.I0(\s1CommDeltaTime_reg_n_0_[15] ),
        .O(\s1CommDeltaTime[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[16]_i_1 
       (.I0(\s1CommDeltaTime_reg[19]_i_2_n_7 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[19]_i_3_n_7 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[16]_i_2_n_0 ),
        .O(p_3_out[16]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[16]_i_2 
       (.I0(\s1CommDeltaTime_reg[19]_i_13_n_7 ),
        .I1(\s1CommDeltaTime_reg[18]_i_3_n_6 ),
        .I2(\s1CommDeltaTime_reg[19]_i_2_n_7 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[19]_i_14_n_7 ),
        .O(\s1CommDeltaTime[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[17]_i_1 
       (.I0(\s1CommDeltaTime_reg[19]_i_2_n_6 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[19]_i_3_n_6 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[17]_i_2_n_0 ),
        .O(p_3_out[17]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[17]_i_2 
       (.I0(\s1CommDeltaTime_reg[19]_i_13_n_6 ),
        .I1(\s1CommDeltaTime_reg[18]_i_3_n_5 ),
        .I2(\s1CommDeltaTime_reg[19]_i_2_n_6 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[19]_i_14_n_6 ),
        .O(\s1CommDeltaTime[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[18]_i_1 
       (.I0(\s1CommDeltaTime_reg[19]_i_2_n_5 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[19]_i_3_n_5 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[18]_i_2_n_0 ),
        .O(p_3_out[18]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[18]_i_2 
       (.I0(\s1CommDeltaTime_reg[19]_i_13_n_5 ),
        .I1(\s1CommDeltaTime_reg[18]_i_3_n_4 ),
        .I2(\s1CommDeltaTime_reg[19]_i_2_n_5 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[19]_i_14_n_5 ),
        .O(\s1CommDeltaTime[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[18]_i_4 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .O(\s1CommDeltaTime[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[18]_i_5 
       (.I0(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDeltaTime[18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[18]_i_6 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .O(\s1CommDeltaTime[18]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[18]_i_7 
       (.I0(\s1CommDeltaTime_reg_n_0_[15] ),
        .O(\s1CommDeltaTime[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[19]_i_1 
       (.I0(\s1CommDeltaTime_reg[19]_i_2_n_4 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[19]_i_3_n_4 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[19]_i_4_n_0 ),
        .O(p_3_out[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_10 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .O(\s1CommDeltaTime[19]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_11 
       (.I0(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDeltaTime[19]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_12 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .O(\s1CommDeltaTime[19]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDeltaTime[19]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .O(\s1CommDeltaTime[19]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_17 
       (.I0(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDeltaTime[19]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_18 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .O(\s1CommDeltaTime[19]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_19 
       (.I0(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDeltaTime[19]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_20 
       (.I0(\s1CommDeltaTime_reg_n_0_[18] ),
        .O(\s1CommDeltaTime[19]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_21 
       (.I0(\s1CommDeltaTime_reg_n_0_[17] ),
        .O(\s1CommDeltaTime[19]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[16] ),
        .O(\s1CommDeltaTime[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[19]_i_4 
       (.I0(\s1CommDeltaTime_reg[19]_i_13_n_4 ),
        .I1(\s1CommDeltaTime_reg[22]_i_3_n_7 ),
        .I2(\s1CommDeltaTime_reg[19]_i_2_n_4 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[19]_i_14_n_4 ),
        .O(\s1CommDeltaTime[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_5 
       (.I0(\s1CommTime_reg_n_0_[19] ),
        .O(\s1CommDeltaTime[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_6 
       (.I0(\s1CommTime_reg_n_0_[18] ),
        .O(\s1CommDeltaTime[19]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_7 
       (.I0(\s1CommTime_reg_n_0_[17] ),
        .O(\s1CommDeltaTime[19]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_8 
       (.I0(\s1CommTime_reg_n_0_[16] ),
        .O(\s1CommDeltaTime[19]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[19]_i_9 
       (.I0(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDeltaTime[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[1]_i_1 
       (.I0(\s1CommDeltaTime_reg[3]_i_2_n_6 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[3]_i_3_n_6 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[1]_i_2_n_0 ),
        .O(p_3_out[1]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[1]_i_2 
       (.I0(\s1CommDeltaTime_reg[3]_i_13_n_6 ),
        .I1(\s1CommDeltaTime_reg_n_0_[1] ),
        .I2(\s1CommDeltaTime_reg[3]_i_2_n_6 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[3]_i_14_n_6 ),
        .O(\s1CommDeltaTime[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[20]_i_1 
       (.I0(\s1CommDeltaTime_reg[23]_i_4_n_7 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[23]_i_6_n_7 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[20]_i_2_n_0 ),
        .O(p_3_out[20]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[20]_i_2 
       (.I0(\s1CommDeltaTime_reg[23]_i_17_n_7 ),
        .I1(\s1CommDeltaTime_reg[22]_i_3_n_6 ),
        .I2(\s1CommDeltaTime_reg[23]_i_4_n_7 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[23]_i_19_n_7 ),
        .O(\s1CommDeltaTime[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[21]_i_1 
       (.I0(\s1CommDeltaTime_reg[23]_i_4_n_6 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[23]_i_6_n_6 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[21]_i_2_n_0 ),
        .O(p_3_out[21]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[21]_i_2 
       (.I0(\s1CommDeltaTime_reg[23]_i_17_n_6 ),
        .I1(\s1CommDeltaTime_reg[22]_i_3_n_5 ),
        .I2(\s1CommDeltaTime_reg[23]_i_4_n_6 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[23]_i_19_n_6 ),
        .O(\s1CommDeltaTime[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[22]_i_1 
       (.I0(\s1CommDeltaTime_reg[23]_i_4_n_5 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[23]_i_6_n_5 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[22]_i_2_n_0 ),
        .O(p_3_out[22]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[22]_i_2 
       (.I0(\s1CommDeltaTime_reg[23]_i_17_n_5 ),
        .I1(\s1CommDeltaTime_reg[22]_i_3_n_4 ),
        .I2(\s1CommDeltaTime_reg[23]_i_4_n_5 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[23]_i_19_n_5 ),
        .O(\s1CommDeltaTime[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[22]_i_4 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .O(\s1CommDeltaTime[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[22]_i_5 
       (.I0(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDeltaTime[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[22]_i_6 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .O(\s1CommDeltaTime[22]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[22]_i_7 
       (.I0(\s1CommDeltaTime_reg_n_0_[19] ),
        .O(\s1CommDeltaTime[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00F00070F0000000)) 
    \s1CommDeltaTime[23]_i_1 
       (.I0(\bmem_reg_n_0_[13][9] ),
        .I1(\bmem_reg_n_0_[13][8] ),
        .I2(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I3(hostS1RxGateHTimeCnt_reg[1]),
        .I4(hostS1RxGateHTimeCnt_reg__0),
        .I5(hostS1RxGateHTimeCnt_reg[2]),
        .O(s1CommDeltaTime));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_10 
       (.I0(\s1CommTime_reg_n_0_[22] ),
        .O(\s1CommDeltaTime[23]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_11 
       (.I0(\s1CommTime_reg_n_0_[21] ),
        .O(\s1CommDeltaTime[23]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_12 
       (.I0(\s1CommTime_reg_n_0_[20] ),
        .O(\s1CommDeltaTime[23]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_13 
       (.I0(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDeltaTime[23]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_14 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .O(\s1CommDeltaTime[23]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDeltaTime[23]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .O(\s1CommDeltaTime[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[23]_i_2 
       (.I0(\s1CommDeltaTime_reg[23]_i_4_n_4 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[23]_i_6_n_4 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[23]_i_7_n_0 ),
        .O(p_3_out[23]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s1CommDeltaTime[23]_i_20 
       (.I0(hostS1RxGateHTimeCnt_reg[11]),
        .I1(hostS1RxGateHTimeCnt_reg[10]),
        .I2(hostS1RxGateHTimeCnt_reg[13]),
        .I3(hostS1RxGateHTimeCnt_reg[12]),
        .O(\s1CommDeltaTime[23]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s1CommDeltaTime[23]_i_21 
       (.I0(hostS1RxGateHTimeCnt_reg[3]),
        .I1(hostS1RxGateHTimeCnt_reg[14]),
        .I2(hostS1RxGateHTimeCnt_reg[15]),
        .I3(hostS1RxGateHTimeCnt_reg[5]),
        .I4(hostS1RxGateHTimeCnt_reg[4]),
        .O(\s1CommDeltaTime[23]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDeltaTime[23]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_23 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .O(\s1CommDeltaTime[23]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_24 
       (.I0(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDeltaTime[23]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_25 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .O(\s1CommDeltaTime[23]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_26 
       (.I0(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDeltaTime[23]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_27 
       (.I0(\s1CommDeltaTime_reg_n_0_[23] ),
        .O(\s1CommDeltaTime[23]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_28 
       (.I0(\s1CommDeltaTime_reg_n_0_[22] ),
        .O(\s1CommDeltaTime[23]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_29 
       (.I0(\s1CommDeltaTime_reg_n_0_[21] ),
        .O(\s1CommDeltaTime[23]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \s1CommDeltaTime[23]_i_3 
       (.I0(hostInhibit_f_reg_n_0),
        .I1(hostS1RxGate_f_reg_n_0),
        .I2(\s1CommDeltaTime[23]_i_8_n_0 ),
        .O(\s1CommDeltaTime[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_30 
       (.I0(\s1CommDeltaTime_reg_n_0_[20] ),
        .O(\s1CommDeltaTime[23]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \s1CommDeltaTime[23]_i_5 
       (.I0(hostS1RxGateHTimeCnt_reg[2]),
        .I1(\s1CommDeltaTime[23]_i_8_n_0 ),
        .I2(hostS1RxGateHTimeCnt_reg[1]),
        .O(\s1CommDeltaTime[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[23]_i_7 
       (.I0(\s1CommDeltaTime_reg[23]_i_17_n_4 ),
        .I1(\s1CommDeltaTime_reg[23]_i_18_n_7 ),
        .I2(\s1CommDeltaTime_reg[23]_i_4_n_4 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[23]_i_19_n_4 ),
        .O(\s1CommDeltaTime[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s1CommDeltaTime[23]_i_8 
       (.I0(\s1CommDeltaTime[23]_i_20_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[7]),
        .I2(hostS1RxGateHTimeCnt_reg[6]),
        .I3(hostS1RxGateHTimeCnt_reg[9]),
        .I4(hostS1RxGateHTimeCnt_reg[8]),
        .I5(\s1CommDeltaTime[23]_i_21_n_0 ),
        .O(\s1CommDeltaTime[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[23]_i_9 
       (.I0(\s1CommTime_reg_n_0_[23] ),
        .O(\s1CommDeltaTime[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[2]_i_1 
       (.I0(\s1CommDeltaTime_reg[3]_i_2_n_5 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[3]_i_3_n_5 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[2]_i_2_n_0 ),
        .O(p_3_out[2]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[2]_i_2 
       (.I0(\s1CommDeltaTime_reg[3]_i_13_n_5 ),
        .I1(\s1CommDeltaTime_reg_n_0_[2] ),
        .I2(\s1CommDeltaTime_reg[3]_i_2_n_5 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[3]_i_14_n_5 ),
        .O(\s1CommDeltaTime[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[3]_i_1 
       (.I0(\s1CommDeltaTime_reg[3]_i_2_n_4 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[3]_i_3_n_4 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[3]_i_4_n_0 ),
        .O(p_3_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[3]_i_10 
       (.I0(\s1CommDeltaTime_reg_n_0_[2] ),
        .O(\s1CommDeltaTime[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[3]_i_11 
       (.I0(\s1CommDeltaTime_reg_n_0_[1] ),
        .O(\s1CommDeltaTime[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_12 
       (.I0(chDelay),
        .I1(\s1CommDeltaTime_reg_n_0_[0] ),
        .O(\s1CommDeltaTime[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[3] ),
        .I1(\bmem_reg[7]_143 [3]),
        .O(\s1CommDeltaTime[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[2] ),
        .I1(\bmem_reg[7]_143 [2]),
        .O(\s1CommDeltaTime[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_17 
       (.I0(\s1CommDeltaTime_reg_n_0_[1] ),
        .I1(\bmem_reg[7]_143 [1]),
        .O(\s1CommDeltaTime[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_18 
       (.I0(\s1CommDeltaTime_reg_n_0_[0] ),
        .I1(\bmem_reg[7]_143 [0]),
        .O(\s1CommDeltaTime[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_19 
       (.I0(\s1CommDeltaTime_reg_n_0_[3] ),
        .I1(\bmem_reg[7]_143 [19]),
        .O(\s1CommDeltaTime[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_20 
       (.I0(\s1CommDeltaTime_reg_n_0_[2] ),
        .I1(\bmem_reg[7]_143 [18]),
        .O(\s1CommDeltaTime[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_21 
       (.I0(\s1CommDeltaTime_reg_n_0_[1] ),
        .I1(\bmem_reg[7]_143 [17]),
        .O(\s1CommDeltaTime[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[0] ),
        .I1(\bmem_reg[7]_143 [16]),
        .O(\s1CommDeltaTime[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[3]_i_4 
       (.I0(\s1CommDeltaTime_reg[3]_i_13_n_4 ),
        .I1(\s1CommDeltaTime_reg_n_0_[3] ),
        .I2(\s1CommDeltaTime_reg[3]_i_2_n_4 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[3]_i_14_n_4 ),
        .O(\s1CommDeltaTime[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_5 
       (.I0(\s1CommTime_reg_n_0_[3] ),
        .I1(\bmem_reg_n_0_[11][3] ),
        .O(\s1CommDeltaTime[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_6 
       (.I0(\s1CommTime_reg_n_0_[2] ),
        .I1(\bmem_reg_n_0_[11][2] ),
        .O(\s1CommDeltaTime[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_7 
       (.I0(\s1CommTime_reg_n_0_[1] ),
        .I1(\bmem_reg_n_0_[11][1] ),
        .O(\s1CommDeltaTime[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[3]_i_8 
       (.I0(\s1CommTime_reg_n_0_[0] ),
        .I1(\bmem_reg_n_0_[11][0] ),
        .O(\s1CommDeltaTime[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[3]_i_9 
       (.I0(\s1CommDeltaTime_reg_n_0_[3] ),
        .O(\s1CommDeltaTime[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[4]_i_1 
       (.I0(\s1CommDeltaTime_reg[7]_i_2_n_7 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[7]_i_3_n_7 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[4]_i_2_n_0 ),
        .O(p_3_out[4]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[4]_i_2 
       (.I0(\s1CommDeltaTime_reg[7]_i_13_n_7 ),
        .I1(\s1CommDeltaTime_reg_n_0_[4] ),
        .I2(\s1CommDeltaTime_reg[7]_i_2_n_7 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[7]_i_14_n_7 ),
        .O(\s1CommDeltaTime[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[5]_i_1 
       (.I0(\s1CommDeltaTime_reg[7]_i_2_n_6 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[7]_i_3_n_6 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[5]_i_2_n_0 ),
        .O(p_3_out[5]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[5]_i_2 
       (.I0(\s1CommDeltaTime_reg[7]_i_13_n_6 ),
        .I1(\s1CommDeltaTime_reg_n_0_[5] ),
        .I2(\s1CommDeltaTime_reg[7]_i_2_n_6 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[7]_i_14_n_6 ),
        .O(\s1CommDeltaTime[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[6]_i_1 
       (.I0(\s1CommDeltaTime_reg[7]_i_2_n_5 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[7]_i_3_n_5 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[6]_i_2_n_0 ),
        .O(p_3_out[6]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[6]_i_2 
       (.I0(\s1CommDeltaTime_reg[7]_i_13_n_5 ),
        .I1(\s1CommDeltaTime_reg_n_0_[6] ),
        .I2(\s1CommDeltaTime_reg[7]_i_2_n_5 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[7]_i_14_n_5 ),
        .O(\s1CommDeltaTime[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[7]_i_1 
       (.I0(\s1CommDeltaTime_reg[7]_i_2_n_4 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[7]_i_3_n_4 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[7]_i_4_n_0 ),
        .O(p_3_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[7]_i_10 
       (.I0(\s1CommDeltaTime_reg_n_0_[6] ),
        .O(\s1CommDeltaTime[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[7]_i_11 
       (.I0(\s1CommDeltaTime_reg_n_0_[5] ),
        .O(\s1CommDeltaTime[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[7]_i_12 
       (.I0(\s1CommDeltaTime_reg_n_0_[4] ),
        .O(\s1CommDeltaTime[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_15 
       (.I0(\s1CommDeltaTime_reg_n_0_[7] ),
        .I1(\bmem_reg[7]_143 [7]),
        .O(\s1CommDeltaTime[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_16 
       (.I0(\s1CommDeltaTime_reg_n_0_[6] ),
        .I1(\bmem_reg[7]_143 [6]),
        .O(\s1CommDeltaTime[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_17 
       (.I0(\s1CommDeltaTime_reg_n_0_[5] ),
        .I1(\bmem_reg[7]_143 [5]),
        .O(\s1CommDeltaTime[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_18 
       (.I0(\s1CommDeltaTime_reg_n_0_[4] ),
        .I1(\bmem_reg[7]_143 [4]),
        .O(\s1CommDeltaTime[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_19 
       (.I0(\s1CommDeltaTime_reg_n_0_[7] ),
        .I1(\bmem_reg[7]_143 [23]),
        .O(\s1CommDeltaTime[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_20 
       (.I0(\s1CommDeltaTime_reg_n_0_[6] ),
        .I1(\bmem_reg[7]_143 [22]),
        .O(\s1CommDeltaTime[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_21 
       (.I0(\s1CommDeltaTime_reg_n_0_[5] ),
        .I1(\bmem_reg[7]_143 [21]),
        .O(\s1CommDeltaTime[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_22 
       (.I0(\s1CommDeltaTime_reg_n_0_[4] ),
        .I1(\bmem_reg[7]_143 [20]),
        .O(\s1CommDeltaTime[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[7]_i_4 
       (.I0(\s1CommDeltaTime_reg[7]_i_13_n_4 ),
        .I1(\s1CommDeltaTime_reg[10]_i_3_n_7 ),
        .I2(\s1CommDeltaTime_reg[7]_i_2_n_4 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[7]_i_14_n_4 ),
        .O(\s1CommDeltaTime[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_5 
       (.I0(\s1CommTime_reg_n_0_[7] ),
        .I1(\bmem_reg_n_0_[11][7] ),
        .O(\s1CommDeltaTime[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_6 
       (.I0(\s1CommTime_reg_n_0_[6] ),
        .I1(\bmem_reg_n_0_[11][6] ),
        .O(\s1CommDeltaTime[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_7 
       (.I0(\s1CommTime_reg_n_0_[5] ),
        .I1(\bmem_reg_n_0_[11][5] ),
        .O(\s1CommDeltaTime[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommDeltaTime[7]_i_8 
       (.I0(\s1CommTime_reg_n_0_[4] ),
        .I1(\bmem_reg_n_0_[11][4] ),
        .O(\s1CommDeltaTime[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1CommDeltaTime[7]_i_9 
       (.I0(\s1CommDeltaTime_reg_n_0_[7] ),
        .O(\s1CommDeltaTime[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[8]_i_1 
       (.I0(\s1CommDeltaTime_reg[11]_i_2_n_7 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[11]_i_3_n_7 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[8]_i_2_n_0 ),
        .O(p_3_out[8]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[8]_i_2 
       (.I0(\s1CommDeltaTime_reg[11]_i_13_n_7 ),
        .I1(\s1CommDeltaTime_reg[10]_i_3_n_6 ),
        .I2(\s1CommDeltaTime_reg[11]_i_2_n_7 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[11]_i_14_n_7 ),
        .O(\s1CommDeltaTime[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s1CommDeltaTime[9]_i_1 
       (.I0(\s1CommDeltaTime_reg[11]_i_2_n_6 ),
        .I1(\s1CommDeltaTime[23]_i_5_n_0 ),
        .I2(\s1CommDeltaTime_reg[11]_i_3_n_6 ),
        .I3(hostS1RxGateHTimeCnt_reg__0),
        .I4(\s1CommDeltaTime[9]_i_2_n_0 ),
        .O(p_3_out[9]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s1CommDeltaTime[9]_i_2 
       (.I0(\s1CommDeltaTime_reg[11]_i_13_n_6 ),
        .I1(\s1CommDeltaTime_reg[10]_i_3_n_5 ),
        .I2(\s1CommDeltaTime_reg[11]_i_2_n_6 ),
        .I3(\bmem_reg_n_0_[13][9] ),
        .I4(\bmem_reg_n_0_[13][8] ),
        .I5(\s1CommDeltaTime_reg[11]_i_14_n_6 ),
        .O(\s1CommDeltaTime[9]_i_2_n_0 ));
  FDRE \s1CommDeltaTime_reg[0] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[0]),
        .Q(\s1CommDeltaTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[10] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[10]),
        .Q(\s1CommDeltaTime_reg_n_0_[10] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\s1CommDeltaTime_reg[10]_i_3_n_0 ,\s1CommDeltaTime_reg[10]_i_3_n_1 ,\s1CommDeltaTime_reg[10]_i_3_n_2 ,\s1CommDeltaTime_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[10] ,\s1CommDeltaTime_reg_n_0_[9] ,\s1CommDeltaTime_reg_n_0_[8] ,1'b0}),
        .O({\s1CommDeltaTime_reg[10]_i_3_n_4 ,\s1CommDeltaTime_reg[10]_i_3_n_5 ,\s1CommDeltaTime_reg[10]_i_3_n_6 ,\s1CommDeltaTime_reg[10]_i_3_n_7 }),
        .S({\s1CommDeltaTime[10]_i_4_n_0 ,\s1CommDeltaTime[10]_i_5_n_0 ,\s1CommDeltaTime[10]_i_6_n_0 ,\s1CommDeltaTime_reg_n_0_[7] }));
  FDRE \s1CommDeltaTime_reg[11] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[11]),
        .Q(\s1CommDeltaTime_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[11]_i_13 
       (.CI(\s1CommDeltaTime_reg[7]_i_13_n_0 ),
        .CO({\s1CommDeltaTime_reg[11]_i_13_n_0 ,\s1CommDeltaTime_reg[11]_i_13_n_1 ,\s1CommDeltaTime_reg[11]_i_13_n_2 ,\s1CommDeltaTime_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[11] ,\s1CommDeltaTime_reg_n_0_[10] ,\s1CommDeltaTime_reg_n_0_[9] ,\s1CommDeltaTime_reg_n_0_[8] }),
        .O({\s1CommDeltaTime_reg[11]_i_13_n_4 ,\s1CommDeltaTime_reg[11]_i_13_n_5 ,\s1CommDeltaTime_reg[11]_i_13_n_6 ,\s1CommDeltaTime_reg[11]_i_13_n_7 }),
        .S({\s1CommDeltaTime[11]_i_15_n_0 ,\s1CommDeltaTime[11]_i_16_n_0 ,\s1CommDeltaTime[11]_i_17_n_0 ,\s1CommDeltaTime[11]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[11]_i_14 
       (.CI(\s1CommDeltaTime_reg[7]_i_14_n_0 ),
        .CO({\s1CommDeltaTime_reg[11]_i_14_n_0 ,\s1CommDeltaTime_reg[11]_i_14_n_1 ,\s1CommDeltaTime_reg[11]_i_14_n_2 ,\s1CommDeltaTime_reg[11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[11] ,\s1CommDeltaTime_reg_n_0_[10] ,\s1CommDeltaTime_reg_n_0_[9] ,\s1CommDeltaTime_reg_n_0_[8] }),
        .O({\s1CommDeltaTime_reg[11]_i_14_n_4 ,\s1CommDeltaTime_reg[11]_i_14_n_5 ,\s1CommDeltaTime_reg[11]_i_14_n_6 ,\s1CommDeltaTime_reg[11]_i_14_n_7 }),
        .S({\s1CommDeltaTime[11]_i_19_n_0 ,\s1CommDeltaTime[11]_i_20_n_0 ,\s1CommDeltaTime[11]_i_21_n_0 ,\s1CommDeltaTime[11]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[11]_i_2 
       (.CI(\s1CommDeltaTime_reg[7]_i_2_n_0 ),
        .CO({\s1CommDeltaTime_reg[11]_i_2_n_0 ,\s1CommDeltaTime_reg[11]_i_2_n_1 ,\s1CommDeltaTime_reg[11]_i_2_n_2 ,\s1CommDeltaTime_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[11] ,\s1CommTime_reg_n_0_[10] ,\s1CommTime_reg_n_0_[9] ,\s1CommTime_reg_n_0_[8] }),
        .O({\s1CommDeltaTime_reg[11]_i_2_n_4 ,\s1CommDeltaTime_reg[11]_i_2_n_5 ,\s1CommDeltaTime_reg[11]_i_2_n_6 ,\s1CommDeltaTime_reg[11]_i_2_n_7 }),
        .S({\s1CommDeltaTime[11]_i_5_n_0 ,\s1CommDeltaTime[11]_i_6_n_0 ,\s1CommDeltaTime[11]_i_7_n_0 ,\s1CommDeltaTime[11]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[11]_i_3 
       (.CI(\s1CommDeltaTime_reg[7]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[11]_i_3_n_0 ,\s1CommDeltaTime_reg[11]_i_3_n_1 ,\s1CommDeltaTime_reg[11]_i_3_n_2 ,\s1CommDeltaTime_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[11] ,\s1CommDeltaTime_reg_n_0_[10] ,\s1CommDeltaTime_reg_n_0_[9] ,\s1CommDeltaTime_reg_n_0_[8] }),
        .O({\s1CommDeltaTime_reg[11]_i_3_n_4 ,\s1CommDeltaTime_reg[11]_i_3_n_5 ,\s1CommDeltaTime_reg[11]_i_3_n_6 ,\s1CommDeltaTime_reg[11]_i_3_n_7 }),
        .S({\s1CommDeltaTime[11]_i_9_n_0 ,\s1CommDeltaTime[11]_i_10_n_0 ,\s1CommDeltaTime[11]_i_11_n_0 ,\s1CommDeltaTime[11]_i_12_n_0 }));
  FDRE \s1CommDeltaTime_reg[12] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[12]),
        .Q(\s1CommDeltaTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[13] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[13]),
        .Q(\s1CommDeltaTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[14] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[14]),
        .Q(\s1CommDeltaTime_reg_n_0_[14] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[14]_i_3 
       (.CI(\s1CommDeltaTime_reg[10]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[14]_i_3_n_0 ,\s1CommDeltaTime_reg[14]_i_3_n_1 ,\s1CommDeltaTime_reg[14]_i_3_n_2 ,\s1CommDeltaTime_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[14] ,\s1CommDeltaTime_reg_n_0_[13] ,\s1CommDeltaTime_reg_n_0_[12] ,\s1CommDeltaTime_reg_n_0_[11] }),
        .O({\s1CommDeltaTime_reg[14]_i_3_n_4 ,\s1CommDeltaTime_reg[14]_i_3_n_5 ,\s1CommDeltaTime_reg[14]_i_3_n_6 ,\s1CommDeltaTime_reg[14]_i_3_n_7 }),
        .S({\s1CommDeltaTime[14]_i_4_n_0 ,\s1CommDeltaTime[14]_i_5_n_0 ,\s1CommDeltaTime[14]_i_6_n_0 ,\s1CommDeltaTime[14]_i_7_n_0 }));
  FDRE \s1CommDeltaTime_reg[15] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[15]),
        .Q(\s1CommDeltaTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[15]_i_13 
       (.CI(\s1CommDeltaTime_reg[11]_i_13_n_0 ),
        .CO({\s1CommDeltaTime_reg[15]_i_13_n_0 ,\s1CommDeltaTime_reg[15]_i_13_n_1 ,\s1CommDeltaTime_reg[15]_i_13_n_2 ,\s1CommDeltaTime_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[15] ,\s1CommDeltaTime_reg_n_0_[14] ,\s1CommDeltaTime_reg_n_0_[13] ,\s1CommDeltaTime_reg_n_0_[12] }),
        .O({\s1CommDeltaTime_reg[15]_i_13_n_4 ,\s1CommDeltaTime_reg[15]_i_13_n_5 ,\s1CommDeltaTime_reg[15]_i_13_n_6 ,\s1CommDeltaTime_reg[15]_i_13_n_7 }),
        .S({\s1CommDeltaTime[15]_i_15_n_0 ,\s1CommDeltaTime[15]_i_16_n_0 ,\s1CommDeltaTime[15]_i_17_n_0 ,\s1CommDeltaTime[15]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[15]_i_14 
       (.CI(\s1CommDeltaTime_reg[11]_i_14_n_0 ),
        .CO({\s1CommDeltaTime_reg[15]_i_14_n_0 ,\s1CommDeltaTime_reg[15]_i_14_n_1 ,\s1CommDeltaTime_reg[15]_i_14_n_2 ,\s1CommDeltaTime_reg[15]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[15] ,\s1CommDeltaTime_reg_n_0_[14] ,\s1CommDeltaTime_reg_n_0_[13] ,\s1CommDeltaTime_reg_n_0_[12] }),
        .O({\s1CommDeltaTime_reg[15]_i_14_n_4 ,\s1CommDeltaTime_reg[15]_i_14_n_5 ,\s1CommDeltaTime_reg[15]_i_14_n_6 ,\s1CommDeltaTime_reg[15]_i_14_n_7 }),
        .S({\s1CommDeltaTime[15]_i_19_n_0 ,\s1CommDeltaTime[15]_i_20_n_0 ,\s1CommDeltaTime[15]_i_21_n_0 ,\s1CommDeltaTime[15]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[15]_i_2 
       (.CI(\s1CommDeltaTime_reg[11]_i_2_n_0 ),
        .CO({\s1CommDeltaTime_reg[15]_i_2_n_0 ,\s1CommDeltaTime_reg[15]_i_2_n_1 ,\s1CommDeltaTime_reg[15]_i_2_n_2 ,\s1CommDeltaTime_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[15] ,\s1CommTime_reg_n_0_[14] ,\s1CommTime_reg_n_0_[13] ,\s1CommTime_reg_n_0_[12] }),
        .O({\s1CommDeltaTime_reg[15]_i_2_n_4 ,\s1CommDeltaTime_reg[15]_i_2_n_5 ,\s1CommDeltaTime_reg[15]_i_2_n_6 ,\s1CommDeltaTime_reg[15]_i_2_n_7 }),
        .S({\s1CommDeltaTime[15]_i_5_n_0 ,\s1CommDeltaTime[15]_i_6_n_0 ,\s1CommDeltaTime[15]_i_7_n_0 ,\s1CommDeltaTime[15]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[15]_i_3 
       (.CI(\s1CommDeltaTime_reg[11]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[15]_i_3_n_0 ,\s1CommDeltaTime_reg[15]_i_3_n_1 ,\s1CommDeltaTime_reg[15]_i_3_n_2 ,\s1CommDeltaTime_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[15] ,\s1CommDeltaTime_reg_n_0_[14] ,\s1CommDeltaTime_reg_n_0_[13] ,\s1CommDeltaTime_reg_n_0_[12] }),
        .O({\s1CommDeltaTime_reg[15]_i_3_n_4 ,\s1CommDeltaTime_reg[15]_i_3_n_5 ,\s1CommDeltaTime_reg[15]_i_3_n_6 ,\s1CommDeltaTime_reg[15]_i_3_n_7 }),
        .S({\s1CommDeltaTime[15]_i_9_n_0 ,\s1CommDeltaTime[15]_i_10_n_0 ,\s1CommDeltaTime[15]_i_11_n_0 ,\s1CommDeltaTime[15]_i_12_n_0 }));
  FDRE \s1CommDeltaTime_reg[16] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[16]),
        .Q(\s1CommDeltaTime_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[17] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[17]),
        .Q(\s1CommDeltaTime_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[18] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[18]),
        .Q(\s1CommDeltaTime_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[18]_i_3 
       (.CI(\s1CommDeltaTime_reg[14]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[18]_i_3_n_0 ,\s1CommDeltaTime_reg[18]_i_3_n_1 ,\s1CommDeltaTime_reg[18]_i_3_n_2 ,\s1CommDeltaTime_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[18] ,\s1CommDeltaTime_reg_n_0_[17] ,\s1CommDeltaTime_reg_n_0_[16] ,\s1CommDeltaTime_reg_n_0_[15] }),
        .O({\s1CommDeltaTime_reg[18]_i_3_n_4 ,\s1CommDeltaTime_reg[18]_i_3_n_5 ,\s1CommDeltaTime_reg[18]_i_3_n_6 ,\s1CommDeltaTime_reg[18]_i_3_n_7 }),
        .S({\s1CommDeltaTime[18]_i_4_n_0 ,\s1CommDeltaTime[18]_i_5_n_0 ,\s1CommDeltaTime[18]_i_6_n_0 ,\s1CommDeltaTime[18]_i_7_n_0 }));
  FDRE \s1CommDeltaTime_reg[19] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[19]),
        .Q(\s1CommDeltaTime_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[19]_i_13 
       (.CI(\s1CommDeltaTime_reg[15]_i_13_n_0 ),
        .CO({\s1CommDeltaTime_reg[19]_i_13_n_0 ,\s1CommDeltaTime_reg[19]_i_13_n_1 ,\s1CommDeltaTime_reg[19]_i_13_n_2 ,\s1CommDeltaTime_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[19] ,\s1CommDeltaTime_reg_n_0_[18] ,\s1CommDeltaTime_reg_n_0_[17] ,\s1CommDeltaTime_reg_n_0_[16] }),
        .O({\s1CommDeltaTime_reg[19]_i_13_n_4 ,\s1CommDeltaTime_reg[19]_i_13_n_5 ,\s1CommDeltaTime_reg[19]_i_13_n_6 ,\s1CommDeltaTime_reg[19]_i_13_n_7 }),
        .S({\s1CommDeltaTime[19]_i_15_n_0 ,\s1CommDeltaTime[19]_i_16_n_0 ,\s1CommDeltaTime[19]_i_17_n_0 ,\s1CommDeltaTime[19]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[19]_i_14 
       (.CI(\s1CommDeltaTime_reg[15]_i_14_n_0 ),
        .CO({\s1CommDeltaTime_reg[19]_i_14_n_0 ,\s1CommDeltaTime_reg[19]_i_14_n_1 ,\s1CommDeltaTime_reg[19]_i_14_n_2 ,\s1CommDeltaTime_reg[19]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[19] ,\s1CommDeltaTime_reg_n_0_[18] ,\s1CommDeltaTime_reg_n_0_[17] ,\s1CommDeltaTime_reg_n_0_[16] }),
        .O({\s1CommDeltaTime_reg[19]_i_14_n_4 ,\s1CommDeltaTime_reg[19]_i_14_n_5 ,\s1CommDeltaTime_reg[19]_i_14_n_6 ,\s1CommDeltaTime_reg[19]_i_14_n_7 }),
        .S({\s1CommDeltaTime[19]_i_19_n_0 ,\s1CommDeltaTime[19]_i_20_n_0 ,\s1CommDeltaTime[19]_i_21_n_0 ,\s1CommDeltaTime[19]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[19]_i_2 
       (.CI(\s1CommDeltaTime_reg[15]_i_2_n_0 ),
        .CO({\s1CommDeltaTime_reg[19]_i_2_n_0 ,\s1CommDeltaTime_reg[19]_i_2_n_1 ,\s1CommDeltaTime_reg[19]_i_2_n_2 ,\s1CommDeltaTime_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[19] ,\s1CommTime_reg_n_0_[18] ,\s1CommTime_reg_n_0_[17] ,\s1CommTime_reg_n_0_[16] }),
        .O({\s1CommDeltaTime_reg[19]_i_2_n_4 ,\s1CommDeltaTime_reg[19]_i_2_n_5 ,\s1CommDeltaTime_reg[19]_i_2_n_6 ,\s1CommDeltaTime_reg[19]_i_2_n_7 }),
        .S({\s1CommDeltaTime[19]_i_5_n_0 ,\s1CommDeltaTime[19]_i_6_n_0 ,\s1CommDeltaTime[19]_i_7_n_0 ,\s1CommDeltaTime[19]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[19]_i_3 
       (.CI(\s1CommDeltaTime_reg[15]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[19]_i_3_n_0 ,\s1CommDeltaTime_reg[19]_i_3_n_1 ,\s1CommDeltaTime_reg[19]_i_3_n_2 ,\s1CommDeltaTime_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[19] ,\s1CommDeltaTime_reg_n_0_[18] ,\s1CommDeltaTime_reg_n_0_[17] ,\s1CommDeltaTime_reg_n_0_[16] }),
        .O({\s1CommDeltaTime_reg[19]_i_3_n_4 ,\s1CommDeltaTime_reg[19]_i_3_n_5 ,\s1CommDeltaTime_reg[19]_i_3_n_6 ,\s1CommDeltaTime_reg[19]_i_3_n_7 }),
        .S({\s1CommDeltaTime[19]_i_9_n_0 ,\s1CommDeltaTime[19]_i_10_n_0 ,\s1CommDeltaTime[19]_i_11_n_0 ,\s1CommDeltaTime[19]_i_12_n_0 }));
  FDRE \s1CommDeltaTime_reg[1] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[1]),
        .Q(\s1CommDeltaTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[20] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[20]),
        .Q(\s1CommDeltaTime_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[21] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[21]),
        .Q(\s1CommDeltaTime_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[22] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[22]),
        .Q(\s1CommDeltaTime_reg_n_0_[22] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[22]_i_3 
       (.CI(\s1CommDeltaTime_reg[18]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[22]_i_3_n_0 ,\s1CommDeltaTime_reg[22]_i_3_n_1 ,\s1CommDeltaTime_reg[22]_i_3_n_2 ,\s1CommDeltaTime_reg[22]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[22] ,\s1CommDeltaTime_reg_n_0_[21] ,\s1CommDeltaTime_reg_n_0_[20] ,\s1CommDeltaTime_reg_n_0_[19] }),
        .O({\s1CommDeltaTime_reg[22]_i_3_n_4 ,\s1CommDeltaTime_reg[22]_i_3_n_5 ,\s1CommDeltaTime_reg[22]_i_3_n_6 ,\s1CommDeltaTime_reg[22]_i_3_n_7 }),
        .S({\s1CommDeltaTime[22]_i_4_n_0 ,\s1CommDeltaTime[22]_i_5_n_0 ,\s1CommDeltaTime[22]_i_6_n_0 ,\s1CommDeltaTime[22]_i_7_n_0 }));
  FDRE \s1CommDeltaTime_reg[23] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[23]),
        .Q(\s1CommDeltaTime_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[23]_i_17 
       (.CI(\s1CommDeltaTime_reg[19]_i_13_n_0 ),
        .CO({\NLW_s1CommDeltaTime_reg[23]_i_17_CO_UNCONNECTED [3],\s1CommDeltaTime_reg[23]_i_17_n_1 ,\s1CommDeltaTime_reg[23]_i_17_n_2 ,\s1CommDeltaTime_reg[23]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1CommDeltaTime_reg_n_0_[22] ,\s1CommDeltaTime_reg_n_0_[21] ,\s1CommDeltaTime_reg_n_0_[20] }),
        .O({\s1CommDeltaTime_reg[23]_i_17_n_4 ,\s1CommDeltaTime_reg[23]_i_17_n_5 ,\s1CommDeltaTime_reg[23]_i_17_n_6 ,\s1CommDeltaTime_reg[23]_i_17_n_7 }),
        .S({\s1CommDeltaTime[23]_i_22_n_0 ,\s1CommDeltaTime[23]_i_23_n_0 ,\s1CommDeltaTime[23]_i_24_n_0 ,\s1CommDeltaTime[23]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[23]_i_18 
       (.CI(\s1CommDeltaTime_reg[22]_i_3_n_0 ),
        .CO(\NLW_s1CommDeltaTime_reg[23]_i_18_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1CommDeltaTime_reg[23]_i_18_O_UNCONNECTED [3:1],\s1CommDeltaTime_reg[23]_i_18_n_7 }),
        .S({1'b0,1'b0,1'b0,\s1CommDeltaTime[23]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[23]_i_19 
       (.CI(\s1CommDeltaTime_reg[19]_i_14_n_0 ),
        .CO({\NLW_s1CommDeltaTime_reg[23]_i_19_CO_UNCONNECTED [3],\s1CommDeltaTime_reg[23]_i_19_n_1 ,\s1CommDeltaTime_reg[23]_i_19_n_2 ,\s1CommDeltaTime_reg[23]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1CommDeltaTime_reg_n_0_[22] ,\s1CommDeltaTime_reg_n_0_[21] ,\s1CommDeltaTime_reg_n_0_[20] }),
        .O({\s1CommDeltaTime_reg[23]_i_19_n_4 ,\s1CommDeltaTime_reg[23]_i_19_n_5 ,\s1CommDeltaTime_reg[23]_i_19_n_6 ,\s1CommDeltaTime_reg[23]_i_19_n_7 }),
        .S({\s1CommDeltaTime[23]_i_27_n_0 ,\s1CommDeltaTime[23]_i_28_n_0 ,\s1CommDeltaTime[23]_i_29_n_0 ,\s1CommDeltaTime[23]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[23]_i_4 
       (.CI(\s1CommDeltaTime_reg[19]_i_2_n_0 ),
        .CO({\NLW_s1CommDeltaTime_reg[23]_i_4_CO_UNCONNECTED [3],\s1CommDeltaTime_reg[23]_i_4_n_1 ,\s1CommDeltaTime_reg[23]_i_4_n_2 ,\s1CommDeltaTime_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1CommTime_reg_n_0_[22] ,\s1CommTime_reg_n_0_[21] ,\s1CommTime_reg_n_0_[20] }),
        .O({\s1CommDeltaTime_reg[23]_i_4_n_4 ,\s1CommDeltaTime_reg[23]_i_4_n_5 ,\s1CommDeltaTime_reg[23]_i_4_n_6 ,\s1CommDeltaTime_reg[23]_i_4_n_7 }),
        .S({\s1CommDeltaTime[23]_i_9_n_0 ,\s1CommDeltaTime[23]_i_10_n_0 ,\s1CommDeltaTime[23]_i_11_n_0 ,\s1CommDeltaTime[23]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[23]_i_6 
       (.CI(\s1CommDeltaTime_reg[19]_i_3_n_0 ),
        .CO({\NLW_s1CommDeltaTime_reg[23]_i_6_CO_UNCONNECTED [3],\s1CommDeltaTime_reg[23]_i_6_n_1 ,\s1CommDeltaTime_reg[23]_i_6_n_2 ,\s1CommDeltaTime_reg[23]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1CommDeltaTime_reg_n_0_[22] ,\s1CommDeltaTime_reg_n_0_[21] ,\s1CommDeltaTime_reg_n_0_[20] }),
        .O({\s1CommDeltaTime_reg[23]_i_6_n_4 ,\s1CommDeltaTime_reg[23]_i_6_n_5 ,\s1CommDeltaTime_reg[23]_i_6_n_6 ,\s1CommDeltaTime_reg[23]_i_6_n_7 }),
        .S({\s1CommDeltaTime[23]_i_13_n_0 ,\s1CommDeltaTime[23]_i_14_n_0 ,\s1CommDeltaTime[23]_i_15_n_0 ,\s1CommDeltaTime[23]_i_16_n_0 }));
  FDRE \s1CommDeltaTime_reg[2] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[2]),
        .Q(\s1CommDeltaTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[3] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[3]),
        .Q(\s1CommDeltaTime_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[3]_i_13 
       (.CI(1'b0),
        .CO({\s1CommDeltaTime_reg[3]_i_13_n_0 ,\s1CommDeltaTime_reg[3]_i_13_n_1 ,\s1CommDeltaTime_reg[3]_i_13_n_2 ,\s1CommDeltaTime_reg[3]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommDeltaTime_reg_n_0_[3] ,\s1CommDeltaTime_reg_n_0_[2] ,\s1CommDeltaTime_reg_n_0_[1] ,\s1CommDeltaTime_reg_n_0_[0] }),
        .O({\s1CommDeltaTime_reg[3]_i_13_n_4 ,\s1CommDeltaTime_reg[3]_i_13_n_5 ,\s1CommDeltaTime_reg[3]_i_13_n_6 ,\s1CommDeltaTime_reg[3]_i_13_n_7 }),
        .S({\s1CommDeltaTime[3]_i_15_n_0 ,\s1CommDeltaTime[3]_i_16_n_0 ,\s1CommDeltaTime[3]_i_17_n_0 ,\s1CommDeltaTime[3]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\s1CommDeltaTime_reg[3]_i_14_n_0 ,\s1CommDeltaTime_reg[3]_i_14_n_1 ,\s1CommDeltaTime_reg[3]_i_14_n_2 ,\s1CommDeltaTime_reg[3]_i_14_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommDeltaTime_reg_n_0_[3] ,\s1CommDeltaTime_reg_n_0_[2] ,\s1CommDeltaTime_reg_n_0_[1] ,\s1CommDeltaTime_reg_n_0_[0] }),
        .O({\s1CommDeltaTime_reg[3]_i_14_n_4 ,\s1CommDeltaTime_reg[3]_i_14_n_5 ,\s1CommDeltaTime_reg[3]_i_14_n_6 ,\s1CommDeltaTime_reg[3]_i_14_n_7 }),
        .S({\s1CommDeltaTime[3]_i_19_n_0 ,\s1CommDeltaTime[3]_i_20_n_0 ,\s1CommDeltaTime[3]_i_21_n_0 ,\s1CommDeltaTime[3]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\s1CommDeltaTime_reg[3]_i_2_n_0 ,\s1CommDeltaTime_reg[3]_i_2_n_1 ,\s1CommDeltaTime_reg[3]_i_2_n_2 ,\s1CommDeltaTime_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommTime_reg_n_0_[3] ,\s1CommTime_reg_n_0_[2] ,\s1CommTime_reg_n_0_[1] ,\s1CommTime_reg_n_0_[0] }),
        .O({\s1CommDeltaTime_reg[3]_i_2_n_4 ,\s1CommDeltaTime_reg[3]_i_2_n_5 ,\s1CommDeltaTime_reg[3]_i_2_n_6 ,\NLW_s1CommDeltaTime_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\s1CommDeltaTime[3]_i_5_n_0 ,\s1CommDeltaTime[3]_i_6_n_0 ,\s1CommDeltaTime[3]_i_7_n_0 ,\s1CommDeltaTime[3]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\s1CommDeltaTime_reg[3]_i_3_n_0 ,\s1CommDeltaTime_reg[3]_i_3_n_1 ,\s1CommDeltaTime_reg[3]_i_3_n_2 ,\s1CommDeltaTime_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommDeltaTime_reg_n_0_[3] ,\s1CommDeltaTime_reg_n_0_[2] ,\s1CommDeltaTime_reg_n_0_[1] ,\s1CommDeltaTime_reg_n_0_[0] }),
        .O({\s1CommDeltaTime_reg[3]_i_3_n_4 ,\s1CommDeltaTime_reg[3]_i_3_n_5 ,\s1CommDeltaTime_reg[3]_i_3_n_6 ,\s1CommDeltaTime_reg[3]_i_3_n_7 }),
        .S({\s1CommDeltaTime[3]_i_9_n_0 ,\s1CommDeltaTime[3]_i_10_n_0 ,\s1CommDeltaTime[3]_i_11_n_0 ,\s1CommDeltaTime[3]_i_12_n_0 }));
  FDRE \s1CommDeltaTime_reg[4] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[4]),
        .Q(\s1CommDeltaTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[5] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[5]),
        .Q(\s1CommDeltaTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[6] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[6]),
        .Q(\s1CommDeltaTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[7] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[7]),
        .Q(\s1CommDeltaTime_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[7]_i_13 
       (.CI(\s1CommDeltaTime_reg[3]_i_13_n_0 ),
        .CO({\s1CommDeltaTime_reg[7]_i_13_n_0 ,\s1CommDeltaTime_reg[7]_i_13_n_1 ,\s1CommDeltaTime_reg[7]_i_13_n_2 ,\s1CommDeltaTime_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[7] ,\s1CommDeltaTime_reg_n_0_[6] ,\s1CommDeltaTime_reg_n_0_[5] ,\s1CommDeltaTime_reg_n_0_[4] }),
        .O({\s1CommDeltaTime_reg[7]_i_13_n_4 ,\s1CommDeltaTime_reg[7]_i_13_n_5 ,\s1CommDeltaTime_reg[7]_i_13_n_6 ,\s1CommDeltaTime_reg[7]_i_13_n_7 }),
        .S({\s1CommDeltaTime[7]_i_15_n_0 ,\s1CommDeltaTime[7]_i_16_n_0 ,\s1CommDeltaTime[7]_i_17_n_0 ,\s1CommDeltaTime[7]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[7]_i_14 
       (.CI(\s1CommDeltaTime_reg[3]_i_14_n_0 ),
        .CO({\s1CommDeltaTime_reg[7]_i_14_n_0 ,\s1CommDeltaTime_reg[7]_i_14_n_1 ,\s1CommDeltaTime_reg[7]_i_14_n_2 ,\s1CommDeltaTime_reg[7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[7] ,\s1CommDeltaTime_reg_n_0_[6] ,\s1CommDeltaTime_reg_n_0_[5] ,\s1CommDeltaTime_reg_n_0_[4] }),
        .O({\s1CommDeltaTime_reg[7]_i_14_n_4 ,\s1CommDeltaTime_reg[7]_i_14_n_5 ,\s1CommDeltaTime_reg[7]_i_14_n_6 ,\s1CommDeltaTime_reg[7]_i_14_n_7 }),
        .S({\s1CommDeltaTime[7]_i_19_n_0 ,\s1CommDeltaTime[7]_i_20_n_0 ,\s1CommDeltaTime[7]_i_21_n_0 ,\s1CommDeltaTime[7]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[7]_i_2 
       (.CI(\s1CommDeltaTime_reg[3]_i_2_n_0 ),
        .CO({\s1CommDeltaTime_reg[7]_i_2_n_0 ,\s1CommDeltaTime_reg[7]_i_2_n_1 ,\s1CommDeltaTime_reg[7]_i_2_n_2 ,\s1CommDeltaTime_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime_reg_n_0_[7] ,\s1CommTime_reg_n_0_[6] ,\s1CommTime_reg_n_0_[5] ,\s1CommTime_reg_n_0_[4] }),
        .O({\s1CommDeltaTime_reg[7]_i_2_n_4 ,\s1CommDeltaTime_reg[7]_i_2_n_5 ,\s1CommDeltaTime_reg[7]_i_2_n_6 ,\s1CommDeltaTime_reg[7]_i_2_n_7 }),
        .S({\s1CommDeltaTime[7]_i_5_n_0 ,\s1CommDeltaTime[7]_i_6_n_0 ,\s1CommDeltaTime[7]_i_7_n_0 ,\s1CommDeltaTime[7]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \s1CommDeltaTime_reg[7]_i_3 
       (.CI(\s1CommDeltaTime_reg[3]_i_3_n_0 ),
        .CO({\s1CommDeltaTime_reg[7]_i_3_n_0 ,\s1CommDeltaTime_reg[7]_i_3_n_1 ,\s1CommDeltaTime_reg[7]_i_3_n_2 ,\s1CommDeltaTime_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommDeltaTime_reg_n_0_[7] ,\s1CommDeltaTime_reg_n_0_[6] ,\s1CommDeltaTime_reg_n_0_[5] ,\s1CommDeltaTime_reg_n_0_[4] }),
        .O({\s1CommDeltaTime_reg[7]_i_3_n_4 ,\s1CommDeltaTime_reg[7]_i_3_n_5 ,\s1CommDeltaTime_reg[7]_i_3_n_6 ,\s1CommDeltaTime_reg[7]_i_3_n_7 }),
        .S({\s1CommDeltaTime[7]_i_9_n_0 ,\s1CommDeltaTime[7]_i_10_n_0 ,\s1CommDeltaTime[7]_i_11_n_0 ,\s1CommDeltaTime[7]_i_12_n_0 }));
  FDRE \s1CommDeltaTime_reg[8] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[8]),
        .Q(\s1CommDeltaTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \s1CommDeltaTime_reg[9] 
       (.C(clk160m),
        .CE(s1CommDeltaTime),
        .D(p_3_out[9]),
        .Q(\s1CommDeltaTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[11]_i_2 
       (.I0(realTimeCnt_reg[11]),
        .I1(s1CommTime01[11]),
        .O(\s1CommTime0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[11]_i_3 
       (.I0(realTimeCnt_reg[10]),
        .I1(s1CommTime01[10]),
        .O(\s1CommTime0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[11]_i_4 
       (.I0(realTimeCnt_reg[9]),
        .I1(s1CommTime01[9]),
        .O(\s1CommTime0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[11]_i_5 
       (.I0(realTimeCnt_reg[8]),
        .I1(s1CommTime01[8]),
        .O(\s1CommTime0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[15]_i_2 
       (.I0(realTimeCnt_reg[15]),
        .I1(s1CommTime01[15]),
        .O(\s1CommTime0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[15]_i_3 
       (.I0(realTimeCnt_reg[14]),
        .I1(s1CommTime01[14]),
        .O(\s1CommTime0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[15]_i_4 
       (.I0(realTimeCnt_reg[13]),
        .I1(s1CommTime01[13]),
        .O(\s1CommTime0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[15]_i_5 
       (.I0(realTimeCnt_reg[12]),
        .I1(s1CommTime01[12]),
        .O(\s1CommTime0[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[19]_i_2 
       (.I0(realTimeCnt_reg[19]),
        .I1(s1CommTime01[19]),
        .O(\s1CommTime0[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[19]_i_3 
       (.I0(realTimeCnt_reg[18]),
        .I1(s1CommTime01[18]),
        .O(\s1CommTime0[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[19]_i_4 
       (.I0(realTimeCnt_reg[17]),
        .I1(s1CommTime01[17]),
        .O(\s1CommTime0[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[19]_i_5 
       (.I0(realTimeCnt_reg[16]),
        .I1(s1CommTime01[16]),
        .O(\s1CommTime0[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[23]_i_2 
       (.I0(realTimeCnt_reg[23]),
        .I1(s1CommTime01[23]),
        .O(\s1CommTime0[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[23]_i_3 
       (.I0(realTimeCnt_reg[22]),
        .I1(s1CommTime01[22]),
        .O(\s1CommTime0[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[23]_i_4 
       (.I0(realTimeCnt_reg[21]),
        .I1(s1CommTime01[21]),
        .O(\s1CommTime0[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[23]_i_5 
       (.I0(realTimeCnt_reg[20]),
        .I1(s1CommTime01[20]),
        .O(\s1CommTime0[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[3]_i_2 
       (.I0(realTimeCnt_reg[3]),
        .I1(s1CommTime01[3]),
        .O(\s1CommTime0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[3]_i_3 
       (.I0(realTimeCnt_reg[2]),
        .I1(s1CommTime01[2]),
        .O(\s1CommTime0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[3]_i_4 
       (.I0(realTimeCnt_reg[1]),
        .I1(s1CommTime01[1]),
        .O(\s1CommTime0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[3]_i_5 
       (.I0(realTimeCnt_reg[0]),
        .I1(s1CommTime01[0]),
        .O(\s1CommTime0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[7]_i_2 
       (.I0(realTimeCnt_reg[7]),
        .I1(s1CommTime01[7]),
        .O(\s1CommTime0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[7]_i_3 
       (.I0(realTimeCnt_reg[6]),
        .I1(s1CommTime01[6]),
        .O(\s1CommTime0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[7]_i_4 
       (.I0(realTimeCnt_reg[5]),
        .I1(s1CommTime01[5]),
        .O(\s1CommTime0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime0[7]_i_5 
       (.I0(realTimeCnt_reg[4]),
        .I1(s1CommTime01[4]),
        .O(\s1CommTime0[7]_i_5_n_0 ));
  FDRE \s1CommTime0_reg[0] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[0]),
        .Q(s1CommTime0[0]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[10] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[10]),
        .Q(s1CommTime0[10]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[11] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[11]),
        .Q(s1CommTime0[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime0_reg[11]_i_1 
       (.CI(\s1CommTime0_reg[7]_i_1_n_0 ),
        .CO({\s1CommTime0_reg[11]_i_1_n_0 ,\s1CommTime0_reg[11]_i_1_n_1 ,\s1CommTime0_reg[11]_i_1_n_2 ,\s1CommTime0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[11:8]),
        .O(s1CommTime002_out[11:8]),
        .S({\s1CommTime0[11]_i_2_n_0 ,\s1CommTime0[11]_i_3_n_0 ,\s1CommTime0[11]_i_4_n_0 ,\s1CommTime0[11]_i_5_n_0 }));
  FDRE \s1CommTime0_reg[12] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[12]),
        .Q(s1CommTime0[12]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[13] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[13]),
        .Q(s1CommTime0[13]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[14] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[14]),
        .Q(s1CommTime0[14]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[15] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[15]),
        .Q(s1CommTime0[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime0_reg[15]_i_1 
       (.CI(\s1CommTime0_reg[11]_i_1_n_0 ),
        .CO({\s1CommTime0_reg[15]_i_1_n_0 ,\s1CommTime0_reg[15]_i_1_n_1 ,\s1CommTime0_reg[15]_i_1_n_2 ,\s1CommTime0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[15:12]),
        .O(s1CommTime002_out[15:12]),
        .S({\s1CommTime0[15]_i_2_n_0 ,\s1CommTime0[15]_i_3_n_0 ,\s1CommTime0[15]_i_4_n_0 ,\s1CommTime0[15]_i_5_n_0 }));
  FDRE \s1CommTime0_reg[16] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[16]),
        .Q(s1CommTime0[16]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[17] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[17]),
        .Q(s1CommTime0[17]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[18] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[18]),
        .Q(s1CommTime0[18]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[19] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[19]),
        .Q(s1CommTime0[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime0_reg[19]_i_1 
       (.CI(\s1CommTime0_reg[15]_i_1_n_0 ),
        .CO({\s1CommTime0_reg[19]_i_1_n_0 ,\s1CommTime0_reg[19]_i_1_n_1 ,\s1CommTime0_reg[19]_i_1_n_2 ,\s1CommTime0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[19:16]),
        .O(s1CommTime002_out[19:16]),
        .S({\s1CommTime0[19]_i_2_n_0 ,\s1CommTime0[19]_i_3_n_0 ,\s1CommTime0[19]_i_4_n_0 ,\s1CommTime0[19]_i_5_n_0 }));
  FDRE \s1CommTime0_reg[1] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[1]),
        .Q(s1CommTime0[1]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[20] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[20]),
        .Q(s1CommTime0[20]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[21] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[21]),
        .Q(s1CommTime0[21]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[22] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[22]),
        .Q(s1CommTime0[22]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[23] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[23]),
        .Q(s1CommTime0[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime0_reg[23]_i_1 
       (.CI(\s1CommTime0_reg[19]_i_1_n_0 ),
        .CO({\NLW_s1CommTime0_reg[23]_i_1_CO_UNCONNECTED [3],\s1CommTime0_reg[23]_i_1_n_1 ,\s1CommTime0_reg[23]_i_1_n_2 ,\s1CommTime0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,realTimeCnt_reg[22:20]}),
        .O(s1CommTime002_out[23:20]),
        .S({\s1CommTime0[23]_i_2_n_0 ,\s1CommTime0[23]_i_3_n_0 ,\s1CommTime0[23]_i_4_n_0 ,\s1CommTime0[23]_i_5_n_0 }));
  FDRE \s1CommTime0_reg[2] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[2]),
        .Q(s1CommTime0[2]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[3] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[3]),
        .Q(s1CommTime0[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s1CommTime0_reg[3]_i_1_n_0 ,\s1CommTime0_reg[3]_i_1_n_1 ,\s1CommTime0_reg[3]_i_1_n_2 ,\s1CommTime0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(realTimeCnt_reg[3:0]),
        .O(s1CommTime002_out[3:0]),
        .S({\s1CommTime0[3]_i_2_n_0 ,\s1CommTime0[3]_i_3_n_0 ,\s1CommTime0[3]_i_4_n_0 ,\s1CommTime0[3]_i_5_n_0 }));
  FDRE \s1CommTime0_reg[4] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[4]),
        .Q(s1CommTime0[4]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[5] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[5]),
        .Q(s1CommTime0[5]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[6] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[6]),
        .Q(s1CommTime0[6]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[7] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[7]),
        .Q(s1CommTime0[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime0_reg[7]_i_1 
       (.CI(\s1CommTime0_reg[3]_i_1_n_0 ),
        .CO({\s1CommTime0_reg[7]_i_1_n_0 ,\s1CommTime0_reg[7]_i_1_n_1 ,\s1CommTime0_reg[7]_i_1_n_2 ,\s1CommTime0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[7:4]),
        .O(s1CommTime002_out[7:4]),
        .S({\s1CommTime0[7]_i_2_n_0 ,\s1CommTime0[7]_i_3_n_0 ,\s1CommTime0[7]_i_4_n_0 ,\s1CommTime0[7]_i_5_n_0 }));
  FDRE \s1CommTime0_reg[8] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[8]),
        .Q(s1CommTime0[8]),
        .R(1'b0));
  FDRE \s1CommTime0_reg[9] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime002_out[9]),
        .Q(s1CommTime0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[11]_i_2 
       (.I0(realTimeCnt_reg[11]),
        .I1(s1CommTime11[11]),
        .O(\s1CommTime1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[11]_i_3 
       (.I0(realTimeCnt_reg[10]),
        .I1(s1CommTime11[10]),
        .O(\s1CommTime1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[11]_i_4 
       (.I0(realTimeCnt_reg[9]),
        .I1(s1CommTime11[9]),
        .O(\s1CommTime1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[11]_i_5 
       (.I0(realTimeCnt_reg[8]),
        .I1(s1CommTime11[8]),
        .O(\s1CommTime1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[15]_i_2 
       (.I0(realTimeCnt_reg[15]),
        .I1(s1CommTime11[15]),
        .O(\s1CommTime1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[15]_i_3 
       (.I0(realTimeCnt_reg[14]),
        .I1(s1CommTime11[14]),
        .O(\s1CommTime1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[15]_i_4 
       (.I0(realTimeCnt_reg[13]),
        .I1(s1CommTime11[13]),
        .O(\s1CommTime1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[15]_i_5 
       (.I0(realTimeCnt_reg[12]),
        .I1(s1CommTime11[12]),
        .O(\s1CommTime1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[19]_i_2 
       (.I0(realTimeCnt_reg[19]),
        .I1(s1CommTime11[19]),
        .O(\s1CommTime1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[19]_i_3 
       (.I0(realTimeCnt_reg[18]),
        .I1(s1CommTime11[18]),
        .O(\s1CommTime1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[19]_i_4 
       (.I0(realTimeCnt_reg[17]),
        .I1(s1CommTime11[17]),
        .O(\s1CommTime1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[19]_i_5 
       (.I0(realTimeCnt_reg[16]),
        .I1(s1CommTime11[16]),
        .O(\s1CommTime1[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \s1CommTime1[23]_i_1 
       (.I0(hostS1RxGateHTimeCnt_reg__0),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(\s1CommDeltaTime[23]_i_3_n_0 ),
        .O(\s1CommTime1[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[23]_i_3 
       (.I0(realTimeCnt_reg[23]),
        .I1(s1CommTime11[23]),
        .O(\s1CommTime1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[23]_i_4 
       (.I0(realTimeCnt_reg[22]),
        .I1(s1CommTime11[22]),
        .O(\s1CommTime1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[23]_i_5 
       (.I0(realTimeCnt_reg[21]),
        .I1(s1CommTime11[21]),
        .O(\s1CommTime1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[23]_i_6 
       (.I0(realTimeCnt_reg[20]),
        .I1(s1CommTime11[20]),
        .O(\s1CommTime1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[3]_i_2 
       (.I0(realTimeCnt_reg[3]),
        .I1(s1CommTime11[3]),
        .O(\s1CommTime1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[3]_i_3 
       (.I0(realTimeCnt_reg[2]),
        .I1(s1CommTime11[2]),
        .O(\s1CommTime1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[3]_i_4 
       (.I0(realTimeCnt_reg[1]),
        .I1(s1CommTime11[1]),
        .O(\s1CommTime1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[3]_i_5 
       (.I0(realTimeCnt_reg[0]),
        .I1(s1CommTime11[0]),
        .O(\s1CommTime1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[7]_i_2 
       (.I0(realTimeCnt_reg[7]),
        .I1(s1CommTime11[7]),
        .O(\s1CommTime1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[7]_i_3 
       (.I0(realTimeCnt_reg[6]),
        .I1(s1CommTime11[6]),
        .O(\s1CommTime1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[7]_i_4 
       (.I0(realTimeCnt_reg[5]),
        .I1(s1CommTime11[5]),
        .O(\s1CommTime1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s1CommTime1[7]_i_5 
       (.I0(realTimeCnt_reg[4]),
        .I1(s1CommTime11[4]),
        .O(\s1CommTime1[7]_i_5_n_0 ));
  FDRE \s1CommTime1_reg[0] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[0]),
        .Q(s1CommTime1[0]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[10] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[10]),
        .Q(s1CommTime1[10]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[11] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[11]),
        .Q(s1CommTime1[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime1_reg[11]_i_1 
       (.CI(\s1CommTime1_reg[7]_i_1_n_0 ),
        .CO({\s1CommTime1_reg[11]_i_1_n_0 ,\s1CommTime1_reg[11]_i_1_n_1 ,\s1CommTime1_reg[11]_i_1_n_2 ,\s1CommTime1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[11:8]),
        .O(s1CommTime101_out[11:8]),
        .S({\s1CommTime1[11]_i_2_n_0 ,\s1CommTime1[11]_i_3_n_0 ,\s1CommTime1[11]_i_4_n_0 ,\s1CommTime1[11]_i_5_n_0 }));
  FDRE \s1CommTime1_reg[12] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[12]),
        .Q(s1CommTime1[12]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[13] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[13]),
        .Q(s1CommTime1[13]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[14] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[14]),
        .Q(s1CommTime1[14]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[15] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[15]),
        .Q(s1CommTime1[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime1_reg[15]_i_1 
       (.CI(\s1CommTime1_reg[11]_i_1_n_0 ),
        .CO({\s1CommTime1_reg[15]_i_1_n_0 ,\s1CommTime1_reg[15]_i_1_n_1 ,\s1CommTime1_reg[15]_i_1_n_2 ,\s1CommTime1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[15:12]),
        .O(s1CommTime101_out[15:12]),
        .S({\s1CommTime1[15]_i_2_n_0 ,\s1CommTime1[15]_i_3_n_0 ,\s1CommTime1[15]_i_4_n_0 ,\s1CommTime1[15]_i_5_n_0 }));
  FDRE \s1CommTime1_reg[16] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[16]),
        .Q(s1CommTime1[16]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[17] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[17]),
        .Q(s1CommTime1[17]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[18] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[18]),
        .Q(s1CommTime1[18]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[19] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[19]),
        .Q(s1CommTime1[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime1_reg[19]_i_1 
       (.CI(\s1CommTime1_reg[15]_i_1_n_0 ),
        .CO({\s1CommTime1_reg[19]_i_1_n_0 ,\s1CommTime1_reg[19]_i_1_n_1 ,\s1CommTime1_reg[19]_i_1_n_2 ,\s1CommTime1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[19:16]),
        .O(s1CommTime101_out[19:16]),
        .S({\s1CommTime1[19]_i_2_n_0 ,\s1CommTime1[19]_i_3_n_0 ,\s1CommTime1[19]_i_4_n_0 ,\s1CommTime1[19]_i_5_n_0 }));
  FDRE \s1CommTime1_reg[1] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[1]),
        .Q(s1CommTime1[1]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[20] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[20]),
        .Q(s1CommTime1[20]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[21] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[21]),
        .Q(s1CommTime1[21]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[22] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[22]),
        .Q(s1CommTime1[22]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[23] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[23]),
        .Q(s1CommTime1[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime1_reg[23]_i_2 
       (.CI(\s1CommTime1_reg[19]_i_1_n_0 ),
        .CO({\NLW_s1CommTime1_reg[23]_i_2_CO_UNCONNECTED [3],\s1CommTime1_reg[23]_i_2_n_1 ,\s1CommTime1_reg[23]_i_2_n_2 ,\s1CommTime1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,realTimeCnt_reg[22:20]}),
        .O(s1CommTime101_out[23:20]),
        .S({\s1CommTime1[23]_i_3_n_0 ,\s1CommTime1[23]_i_4_n_0 ,\s1CommTime1[23]_i_5_n_0 ,\s1CommTime1[23]_i_6_n_0 }));
  FDRE \s1CommTime1_reg[2] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[2]),
        .Q(s1CommTime1[2]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[3] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[3]),
        .Q(s1CommTime1[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s1CommTime1_reg[3]_i_1_n_0 ,\s1CommTime1_reg[3]_i_1_n_1 ,\s1CommTime1_reg[3]_i_1_n_2 ,\s1CommTime1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(realTimeCnt_reg[3:0]),
        .O(s1CommTime101_out[3:0]),
        .S({\s1CommTime1[3]_i_2_n_0 ,\s1CommTime1[3]_i_3_n_0 ,\s1CommTime1[3]_i_4_n_0 ,\s1CommTime1[3]_i_5_n_0 }));
  FDRE \s1CommTime1_reg[4] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[4]),
        .Q(s1CommTime1[4]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[5] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[5]),
        .Q(s1CommTime1[5]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[6] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[6]),
        .Q(s1CommTime1[6]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[7] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[7]),
        .Q(s1CommTime1[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1CommTime1_reg[7]_i_1 
       (.CI(\s1CommTime1_reg[3]_i_1_n_0 ),
        .CO({\s1CommTime1_reg[7]_i_1_n_0 ,\s1CommTime1_reg[7]_i_1_n_1 ,\s1CommTime1_reg[7]_i_1_n_2 ,\s1CommTime1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[7:4]),
        .O(s1CommTime101_out[7:4]),
        .S({\s1CommTime1[7]_i_2_n_0 ,\s1CommTime1[7]_i_3_n_0 ,\s1CommTime1[7]_i_4_n_0 ,\s1CommTime1[7]_i_5_n_0 }));
  FDRE \s1CommTime1_reg[8] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[8]),
        .Q(s1CommTime1[8]),
        .R(1'b0));
  FDRE \s1CommTime1_reg[9] 
       (.C(clk160m),
        .CE(\s1CommTime1[23]_i_1_n_0 ),
        .D(s1CommTime101_out[9]),
        .Q(s1CommTime1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[0]_i_1 
       (.I0(s1CommTime0[0]),
        .I1(s1CommTime1[0]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[10]_i_1 
       (.I0(s1CommTime0[10]),
        .I1(s1CommTime1[10]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[10]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[11]_i_1 
       (.I0(s1CommTime0[11]),
        .I1(s1CommTime1[11]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[11]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[12]_i_1 
       (.I0(s1CommTime0[12]),
        .I1(s1CommTime1[12]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[12]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[13]_i_1 
       (.I0(s1CommTime0[13]),
        .I1(s1CommTime1[13]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[13]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[14]_i_1 
       (.I0(s1CommTime0[14]),
        .I1(s1CommTime1[14]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[14]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[15]_i_1 
       (.I0(s1CommTime0[15]),
        .I1(s1CommTime1[15]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[15]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[16]_i_1 
       (.I0(s1CommTime0[16]),
        .I1(s1CommTime1[16]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[16]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[17]_i_1 
       (.I0(s1CommTime0[17]),
        .I1(s1CommTime1[17]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[17]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[18]_i_1 
       (.I0(s1CommTime0[18]),
        .I1(s1CommTime1[18]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[18]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[19]_i_1 
       (.I0(s1CommTime0[19]),
        .I1(s1CommTime1[19]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[19]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[1]_i_1 
       (.I0(s1CommTime0[1]),
        .I1(s1CommTime1[1]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[20]_i_1 
       (.I0(s1CommTime0[20]),
        .I1(s1CommTime1[20]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[20]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[21]_i_1 
       (.I0(s1CommTime0[21]),
        .I1(s1CommTime1[21]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[21]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[22]_i_1 
       (.I0(s1CommTime0[22]),
        .I1(s1CommTime1[22]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[22]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \s1CommTime[23]_i_1 
       (.I0(\s1CommDeltaTime[23]_i_3_n_0 ),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(\s1CommTime[23]_i_4_n_0 ),
        .I4(hostS1RxGateHTimeCnt_reg__0),
        .O(\s1CommTime[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_10 
       (.I0(s1CommTime0[20]),
        .I1(s1CommTime1[20]),
        .I2(s1CommTime1[21]),
        .I3(s1CommTime0[21]),
        .O(\s1CommTime[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_11 
       (.I0(s1CommTime0[18]),
        .I1(s1CommTime1[18]),
        .I2(s1CommTime1[19]),
        .I3(s1CommTime0[19]),
        .O(\s1CommTime[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_12 
       (.I0(s1CommTime0[16]),
        .I1(s1CommTime1[16]),
        .I2(s1CommTime1[17]),
        .I3(s1CommTime0[17]),
        .O(\s1CommTime[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_13 
       (.I0(s1CommTime0[22]),
        .I1(s1CommTime1[22]),
        .I2(s1CommTime0[23]),
        .I3(s1CommTime1[23]),
        .O(\s1CommTime[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_14 
       (.I0(s1CommTime0[20]),
        .I1(s1CommTime1[20]),
        .I2(s1CommTime0[21]),
        .I3(s1CommTime1[21]),
        .O(\s1CommTime[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_15 
       (.I0(s1CommTime0[18]),
        .I1(s1CommTime1[18]),
        .I2(s1CommTime0[19]),
        .I3(s1CommTime1[19]),
        .O(\s1CommTime[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_16 
       (.I0(s1CommTime0[16]),
        .I1(s1CommTime1[16]),
        .I2(s1CommTime0[17]),
        .I3(s1CommTime1[17]),
        .O(\s1CommTime[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s1CommTime[23]_i_17 
       (.I0(\s1CommTime_reg_n_0_[20] ),
        .I1(\s1CommTime_reg_n_0_[21] ),
        .I2(\s1CommTime_reg_n_0_[18] ),
        .I3(\s1CommTime_reg_n_0_[19] ),
        .I4(\s1CommTime_reg_n_0_[23] ),
        .I5(\s1CommTime_reg_n_0_[22] ),
        .O(\s1CommTime[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h0000557F)) 
    \s1CommTime[23]_i_18 
       (.I0(\s1CommTime_reg_n_0_[3] ),
        .I1(\s1CommTime_reg_n_0_[1] ),
        .I2(\s1CommTime_reg_n_0_[0] ),
        .I3(\s1CommTime_reg_n_0_[2] ),
        .I4(\s1CommTime_reg_n_0_[4] ),
        .O(\s1CommTime[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \s1CommTime[23]_i_2 
       (.I0(hostS1RxGateHTimeCnt_reg__0),
        .I1(hostS1RxGateHTimeCnt_reg[1]),
        .I2(hostS1RxGateHTimeCnt_reg[2]),
        .I3(\s1CommDeltaTime[23]_i_3_n_0 ),
        .O(\s1CommTime[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_20 
       (.I0(s1CommTime0[14]),
        .I1(s1CommTime1[14]),
        .I2(s1CommTime1[15]),
        .I3(s1CommTime0[15]),
        .O(\s1CommTime[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_21 
       (.I0(s1CommTime0[12]),
        .I1(s1CommTime1[12]),
        .I2(s1CommTime1[13]),
        .I3(s1CommTime0[13]),
        .O(\s1CommTime[23]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_22 
       (.I0(s1CommTime0[10]),
        .I1(s1CommTime1[10]),
        .I2(s1CommTime1[11]),
        .I3(s1CommTime0[11]),
        .O(\s1CommTime[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_23 
       (.I0(s1CommTime0[8]),
        .I1(s1CommTime1[8]),
        .I2(s1CommTime1[9]),
        .I3(s1CommTime0[9]),
        .O(\s1CommTime[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_24 
       (.I0(s1CommTime0[14]),
        .I1(s1CommTime1[14]),
        .I2(s1CommTime0[15]),
        .I3(s1CommTime1[15]),
        .O(\s1CommTime[23]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_25 
       (.I0(s1CommTime0[12]),
        .I1(s1CommTime1[12]),
        .I2(s1CommTime0[13]),
        .I3(s1CommTime1[13]),
        .O(\s1CommTime[23]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_26 
       (.I0(s1CommTime0[10]),
        .I1(s1CommTime1[10]),
        .I2(s1CommTime0[11]),
        .I3(s1CommTime1[11]),
        .O(\s1CommTime[23]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_27 
       (.I0(s1CommTime0[8]),
        .I1(s1CommTime1[8]),
        .I2(s1CommTime0[9]),
        .I3(s1CommTime1[9]),
        .O(\s1CommTime[23]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_28 
       (.I0(s1CommTime0[6]),
        .I1(s1CommTime1[6]),
        .I2(s1CommTime1[7]),
        .I3(s1CommTime0[7]),
        .O(\s1CommTime[23]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_29 
       (.I0(s1CommTime0[4]),
        .I1(s1CommTime1[4]),
        .I2(s1CommTime1[5]),
        .I3(s1CommTime0[5]),
        .O(\s1CommTime[23]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[23]_i_3 
       (.I0(s1CommTime0[23]),
        .I1(s1CommTime1[23]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[23]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_30 
       (.I0(s1CommTime0[2]),
        .I1(s1CommTime1[2]),
        .I2(s1CommTime1[3]),
        .I3(s1CommTime0[3]),
        .O(\s1CommTime[23]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_31 
       (.I0(s1CommTime0[0]),
        .I1(s1CommTime1[0]),
        .I2(s1CommTime1[1]),
        .I3(s1CommTime0[1]),
        .O(\s1CommTime[23]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_32 
       (.I0(s1CommTime0[6]),
        .I1(s1CommTime1[6]),
        .I2(s1CommTime0[7]),
        .I3(s1CommTime1[7]),
        .O(\s1CommTime[23]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_33 
       (.I0(s1CommTime0[4]),
        .I1(s1CommTime1[4]),
        .I2(s1CommTime0[5]),
        .I3(s1CommTime1[5]),
        .O(\s1CommTime[23]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_34 
       (.I0(s1CommTime0[2]),
        .I1(s1CommTime1[2]),
        .I2(s1CommTime0[3]),
        .I3(s1CommTime1[3]),
        .O(\s1CommTime[23]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s1CommTime[23]_i_35 
       (.I0(s1CommTime0[0]),
        .I1(s1CommTime1[0]),
        .I2(s1CommTime0[1]),
        .I3(s1CommTime1[1]),
        .O(\s1CommTime[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \s1CommTime[23]_i_4 
       (.I0(\s1CommTime[23]_i_6_n_0 ),
        .I1(\s1CommTime_reg_n_0_[11] ),
        .I2(\s1CommTime_reg_n_0_[10] ),
        .I3(\s1CommTime_reg_n_0_[13] ),
        .I4(\s1CommTime_reg_n_0_[12] ),
        .I5(\s1CommTime[23]_i_7_n_0 ),
        .O(\s1CommTime[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \s1CommTime[23]_i_6 
       (.I0(\s1CommTime_reg_n_0_[16] ),
        .I1(\s1CommTime_reg_n_0_[17] ),
        .I2(\s1CommTime_reg_n_0_[14] ),
        .I3(\s1CommTime_reg_n_0_[15] ),
        .I4(\s1CommTime[23]_i_17_n_0 ),
        .O(\s1CommTime[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1111111101111111)) 
    \s1CommTime[23]_i_7 
       (.I0(\s1CommTime_reg_n_0_[9] ),
        .I1(\s1CommTime_reg_n_0_[8] ),
        .I2(\s1CommTime_reg_n_0_[7] ),
        .I3(\s1CommTime_reg_n_0_[6] ),
        .I4(\s1CommTime_reg_n_0_[5] ),
        .I5(\s1CommTime[23]_i_18_n_0 ),
        .O(\s1CommTime[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s1CommTime[23]_i_9 
       (.I0(s1CommTime0[22]),
        .I1(s1CommTime1[22]),
        .I2(s1CommTime1[23]),
        .I3(s1CommTime0[23]),
        .O(\s1CommTime[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[2]_i_1 
       (.I0(s1CommTime0[2]),
        .I1(s1CommTime1[2]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[3]_i_1 
       (.I0(s1CommTime0[3]),
        .I1(s1CommTime1[3]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[4]_i_1 
       (.I0(s1CommTime0[4]),
        .I1(s1CommTime1[4]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[5]_i_1 
       (.I0(s1CommTime0[5]),
        .I1(s1CommTime1[5]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[6]_i_1 
       (.I0(s1CommTime0[6]),
        .I1(s1CommTime1[6]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[6]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[7]_i_1 
       (.I0(s1CommTime0[7]),
        .I1(s1CommTime1[7]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[7]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[8]_i_1 
       (.I0(s1CommTime0[8]),
        .I1(s1CommTime1[8]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[8]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s1CommTime[9]_i_1 
       (.I0(s1CommTime0[9]),
        .I1(s1CommTime1[9]),
        .I2(s1CommTime10_out),
        .O(s1CommTime[9]));
  FDSE \s1CommTime_reg[0] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[0]),
        .Q(\s1CommTime_reg_n_0_[0] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[10] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[10]),
        .Q(\s1CommTime_reg_n_0_[10] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[11] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[11]),
        .Q(\s1CommTime_reg_n_0_[11] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[12] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[12]),
        .Q(\s1CommTime_reg_n_0_[12] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[13] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[13]),
        .Q(\s1CommTime_reg_n_0_[13] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[14] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[14]),
        .Q(\s1CommTime_reg_n_0_[14] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[15] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[15]),
        .Q(\s1CommTime_reg_n_0_[15] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[16] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[16]),
        .Q(\s1CommTime_reg_n_0_[16] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[17] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[17]),
        .Q(\s1CommTime_reg_n_0_[17] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[18] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[18]),
        .Q(\s1CommTime_reg_n_0_[18] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[19] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[19]),
        .Q(\s1CommTime_reg_n_0_[19] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[1] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[1]),
        .Q(\s1CommTime_reg_n_0_[1] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[20] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[20]),
        .Q(\s1CommTime_reg_n_0_[20] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[21] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[21]),
        .Q(\s1CommTime_reg_n_0_[21] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[22] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[22]),
        .Q(\s1CommTime_reg_n_0_[22] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[23] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[23]),
        .Q(\s1CommTime_reg_n_0_[23] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommTime_reg[23]_i_19 
       (.CI(1'b0),
        .CO({\s1CommTime_reg[23]_i_19_n_0 ,\s1CommTime_reg[23]_i_19_n_1 ,\s1CommTime_reg[23]_i_19_n_2 ,\s1CommTime_reg[23]_i_19_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1CommTime[23]_i_28_n_0 ,\s1CommTime[23]_i_29_n_0 ,\s1CommTime[23]_i_30_n_0 ,\s1CommTime[23]_i_31_n_0 }),
        .O(\NLW_s1CommTime_reg[23]_i_19_O_UNCONNECTED [3:0]),
        .S({\s1CommTime[23]_i_32_n_0 ,\s1CommTime[23]_i_33_n_0 ,\s1CommTime[23]_i_34_n_0 ,\s1CommTime[23]_i_35_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommTime_reg[23]_i_5 
       (.CI(\s1CommTime_reg[23]_i_8_n_0 ),
        .CO({s1CommTime10_out,\s1CommTime_reg[23]_i_5_n_1 ,\s1CommTime_reg[23]_i_5_n_2 ,\s1CommTime_reg[23]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime[23]_i_9_n_0 ,\s1CommTime[23]_i_10_n_0 ,\s1CommTime[23]_i_11_n_0 ,\s1CommTime[23]_i_12_n_0 }),
        .O(\NLW_s1CommTime_reg[23]_i_5_O_UNCONNECTED [3:0]),
        .S({\s1CommTime[23]_i_13_n_0 ,\s1CommTime[23]_i_14_n_0 ,\s1CommTime[23]_i_15_n_0 ,\s1CommTime[23]_i_16_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s1CommTime_reg[23]_i_8 
       (.CI(\s1CommTime_reg[23]_i_19_n_0 ),
        .CO({\s1CommTime_reg[23]_i_8_n_0 ,\s1CommTime_reg[23]_i_8_n_1 ,\s1CommTime_reg[23]_i_8_n_2 ,\s1CommTime_reg[23]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1CommTime[23]_i_20_n_0 ,\s1CommTime[23]_i_21_n_0 ,\s1CommTime[23]_i_22_n_0 ,\s1CommTime[23]_i_23_n_0 }),
        .O(\NLW_s1CommTime_reg[23]_i_8_O_UNCONNECTED [3:0]),
        .S({\s1CommTime[23]_i_24_n_0 ,\s1CommTime[23]_i_25_n_0 ,\s1CommTime[23]_i_26_n_0 ,\s1CommTime[23]_i_27_n_0 }));
  FDRE \s1CommTime_reg[2] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[2]),
        .Q(\s1CommTime_reg_n_0_[2] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[3] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[3]),
        .Q(\s1CommTime_reg_n_0_[3] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[4] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[4]),
        .Q(\s1CommTime_reg_n_0_[4] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[5] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[5]),
        .Q(\s1CommTime_reg_n_0_[5] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[6] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[6]),
        .Q(\s1CommTime_reg_n_0_[6] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDSE \s1CommTime_reg[7] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[7]),
        .Q(\s1CommTime_reg_n_0_[7] ),
        .S(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[8] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[8]),
        .Q(\s1CommTime_reg_n_0_[8] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  FDRE \s1CommTime_reg[9] 
       (.C(clk160m),
        .CE(\s1CommTime[23]_i_2_n_0 ),
        .D(s1CommTime[9]),
        .Q(\s1CommTime_reg_n_0_[9] ),
        .R(\s1CommTime[23]_i_1_n_0 ));
  (* srl_bus_name = "\inst/s1EmuRxDataBuf_reg[0] " *) 
  (* srl_name = "\inst/s1EmuRxDataBuf_reg[0][31]_srl32 " *) 
  SRLC32E \s1EmuRxDataBuf_reg[0][31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(hostS1TxData_w),
        .Q(\NLW_s1EmuRxDataBuf_reg[0][31]_srl32_Q_UNCONNECTED ),
        .Q31(\s1EmuRxDataBuf_reg[0][31]_srl32_n_1 ));
  (* srl_bus_name = "\inst/s1EmuRxDataBuf_reg[1] " *) 
  (* srl_name = "\inst/s1EmuRxDataBuf_reg[1][30]_srl31 " *) 
  SRLC32E \s1EmuRxDataBuf_reg[1][30]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(\s1EmuRxDataBuf_reg[0][31]_srl32_n_1 ),
        .Q(\s1EmuRxDataBuf_reg[1][30]_srl31_n_0 ),
        .Q31(\NLW_s1EmuRxDataBuf_reg[1][30]_srl31_Q31_UNCONNECTED ));
  FDRE \s1EmuRxDataBuf_reg[1][31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1EmuRxDataBuf_reg[1][30]_srl31_n_0 ),
        .Q(\s1EmuRxDataBuf_reg_n_0_[1][31] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/s1EmuRxDataBuf_reg[2] " *) 
  (* srl_name = "\inst/s1EmuRxDataBuf_reg[2][30]_srl31 " *) 
  SRLC32E \s1EmuRxDataBuf_reg[2][30]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(\s1EmuRxDataBuf_reg_n_0_[1][31] ),
        .Q(\s1EmuRxDataBuf_reg[2][30]_srl31_n_0 ),
        .Q31(\NLW_s1EmuRxDataBuf_reg[2][30]_srl31_Q31_UNCONNECTED ));
  FDRE \s1EmuRxDataBuf_reg[2][31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1EmuRxDataBuf_reg[2][30]_srl31_n_0 ),
        .Q(\s1EmuRxDataBuf_reg_n_0_[2][31] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/s1EmuRxDataBuf_reg[3] " *) 
  (* srl_name = "\inst/s1EmuRxDataBuf_reg[3][30]_srl31 " *) 
  SRLC32E \s1EmuRxDataBuf_reg[3][30]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk160m),
        .D(\s1EmuRxDataBuf_reg_n_0_[2][31] ),
        .Q(\s1EmuRxDataBuf_reg[3][30]_srl31_n_0 ),
        .Q31(\NLW_s1EmuRxDataBuf_reg[3][30]_srl31_Q31_UNCONNECTED ));
  FDRE \s1EmuRxDataBuf_reg[3][31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1EmuRxDataBuf_reg[3][30]_srl31_n_0 ),
        .Q(\s1EmuRxDataBuf_reg_n_0_[3][31] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s1RxPackHTimeCnt[0]_i_1 
       (.I0(s1RxPackHTimeCnt_reg[0]),
        .O(\s1RxPackHTimeCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s1RxPackHTimeCnt[1]_i_1 
       (.I0(s1RxPackHTimeCnt_reg[0]),
        .I1(s1RxPackHTimeCnt_reg[1]),
        .O(p_0_in__0__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s1RxPackHTimeCnt[2]_i_1 
       (.I0(s1RxPackHTimeCnt_reg[1]),
        .I1(s1RxPackHTimeCnt_reg[0]),
        .I2(s1RxPackHTimeCnt_reg[2]),
        .O(p_0_in__0__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s1RxPackHTimeCnt[3]_i_1 
       (.I0(s1RxPackHTimeCnt_reg[2]),
        .I1(s1RxPackHTimeCnt_reg[0]),
        .I2(s1RxPackHTimeCnt_reg[1]),
        .I3(s1RxPackHTimeCnt_reg[3]),
        .O(p_0_in__0__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s1RxPackHTimeCnt[4]_i_1 
       (.I0(s1RxPackHTimeCnt_reg[3]),
        .I1(s1RxPackHTimeCnt_reg[1]),
        .I2(s1RxPackHTimeCnt_reg[0]),
        .I3(s1RxPackHTimeCnt_reg[2]),
        .I4(s1RxPackHTimeCnt_reg[4]),
        .O(p_0_in__0__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s1RxPackHTimeCnt[5]_i_1 
       (.I0(s1RxPackHTimeCnt_reg[4]),
        .I1(s1RxPackHTimeCnt_reg[2]),
        .I2(s1RxPackHTimeCnt_reg[0]),
        .I3(s1RxPackHTimeCnt_reg[1]),
        .I4(s1RxPackHTimeCnt_reg[3]),
        .I5(s1RxPackHTimeCnt_reg[5]),
        .O(p_0_in__0__1[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \s1RxPackHTimeCnt[6]_i_1 
       (.I0(\s1RxPackHTimeCnt[6]_i_2_n_0 ),
        .I1(s1RxPackHTimeCnt_reg[4]),
        .I2(s1RxPackHTimeCnt_reg[5]),
        .I3(s1RxPackHTimeCnt_reg[6]),
        .O(p_0_in__0__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s1RxPackHTimeCnt[6]_i_2 
       (.I0(s1RxPackHTimeCnt_reg[2]),
        .I1(s1RxPackHTimeCnt_reg[0]),
        .I2(s1RxPackHTimeCnt_reg[1]),
        .I3(s1RxPackHTimeCnt_reg[3]),
        .O(\s1RxPackHTimeCnt[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s1RxPackHTimeCnt[7]_inv_i_1 
       (.I0(\s1RxPackHTimeCnt[6]_i_2_n_0 ),
        .I1(s1RxPackHTimeCnt_reg[6]),
        .I2(s1RxPackHTimeCnt_reg[5]),
        .I3(s1RxPackHTimeCnt_reg[4]),
        .O(p_0_in__0__1[7]));
  FDRE \s1RxPackHTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(\s1RxPackHTimeCnt[0]_i_1_n_0 ),
        .Q(s1RxPackHTimeCnt_reg[0]),
        .R(p_13_in));
  FDRE \s1RxPackHTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[1]),
        .Q(s1RxPackHTimeCnt_reg[1]),
        .R(p_13_in));
  FDRE \s1RxPackHTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[2]),
        .Q(s1RxPackHTimeCnt_reg[2]),
        .R(p_13_in));
  FDRE \s1RxPackHTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[3]),
        .Q(s1RxPackHTimeCnt_reg[3]),
        .R(p_13_in));
  FDRE \s1RxPackHTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[4]),
        .Q(s1RxPackHTimeCnt_reg[4]),
        .R(p_13_in));
  FDRE \s1RxPackHTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[5]),
        .Q(s1RxPackHTimeCnt_reg[5]),
        .R(p_13_in));
  FDRE \s1RxPackHTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[6]),
        .Q(s1RxPackHTimeCnt_reg[6]),
        .R(p_13_in));
  (* inverted = "yes" *) 
  FDSE \s1RxPackHTimeCnt_reg[7]_inv 
       (.C(clk160m),
        .CE(s1RxPackHTimeCnt_reg[7]),
        .D(p_0_in__0__1[7]),
        .Q(s1RxPackHTimeCnt_reg[7]),
        .S(p_13_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RXPROC_2 s1RxProc
       (.D(s1RxIn_f),
        .E(p_2_out),
        .O({s1RxProc_n_18,s1RxProc_n_19,s1RxProc_n_20,s1RxProc_n_21}),
        .Q(s1RxData2_wb),
        .SR(hostS1TxProc_n_19),
        .clk160m(clk160m),
        .hdfioA({hdfioA[13],hdfioA[5]}),
        .hdfoA(hdfoA[5]),
        .hostS2RxPack_w(hostS2RxPack_w),
        .\laCh[7] ({\bmem_reg_n_0_[5][17] ,\bmem_reg_n_0_[5][16] }),
        .\laCh[7]_0 (s1VideoGate_f_reg_n_0),
        .p_13_in(p_13_in),
        .rxClk4m_f_reg_0(s1RxProc_n_13),
        .\rxData0_reg[7]_0 ({s1RxProc_n_22,s1RxProc_n_23,s1RxProc_n_24,s1RxProc_n_25}),
        .\rxData2_reg[7]_0 (s1RxProc_n_1),
        .\rxData3_reg[11]_0 (s1RxData3_wb),
        .rxPack_f_reg_inv_0(s1RxProc_n_14),
        .s1RxPackHTimeCnt_reg(s1RxPackHTimeCnt_reg),
        .s1RxPackHTimeCnt_reg_4_sp_1(s1RxProc_n_15),
        .s1SyncInhibit_f(s1SyncInhibit_f),
        .s1SyncPreDataGateTimeCnt_reg(s1SyncPreDataGateTimeCnt_reg[15:11]),
        .\s1SyncPreDataGateTimeCnt_reg[0]_0 (\s1SyncPreDataGateTimeCnt[0]_i_4_n_0 ),
        .s1SyncPreDataGateTimeCnt_reg_0_sp_1(\s1SyncPreDataGateTimeCnt[0]_i_3_n_0 ),
        .s1SyncPreDataGate_f15_out(s1SyncPreDataGate_f15_out),
        .s1SyncPreDataGate_f16_out(s1SyncPreDataGate_f16_out),
        .s1SyncPreDataGate_f_reg(s1RxProc_n_11),
        .s1SyncPreDataGate_f_reg_0(s1SyncPreDataGate_f_reg_n_0),
        .s1SyncPreDataGate_f_reg_1(s1SyncPreDataGate_f_i_2_n_0),
        .s1SyncRespDelayTimeCnt_reg(s1SyncRespDelayTimeCnt_reg),
        .\s1SyncRespDelayTimeCnt_reg[11] ({s1RxProc_n_26,s1RxProc_n_27,s1RxProc_n_28,s1RxProc_n_29}),
        .\s1SyncRespDelayTimeCnt_reg[14]_0 ({s1RxProc_n_30,s1RxProc_n_31,s1RxProc_n_32}),
        .s1SyncRespDelayTimeCnt_reg_0_sp_1(\s1SyncRespDelayTimeCnt[0]_i_3_n_0 ),
        .s1SyncRespDelayTimeCnt_reg_14_sp_1(s1RxProc_n_17),
        .\testBuf_reg[0] (\testBuf_reg_n_0_[0] ));
  FDRE s1SyncInhibit_f_reg
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[7]),
        .Q(s1SyncInhibit_f),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \s1SyncPreDataGateTimeCnt[0]_i_3 
       (.I0(s1SyncRespDelayTimeCnt_reg[7]),
        .I1(s1SyncRespDelayTimeCnt_reg[8]),
        .I2(s1SyncRespDelayTimeCnt_reg[5]),
        .I3(s1SyncRespDelayTimeCnt_reg[6]),
        .I4(s1SyncRespDelayTimeCnt_reg[10]),
        .I5(s1SyncRespDelayTimeCnt_reg[9]),
        .O(\s1SyncPreDataGateTimeCnt[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \s1SyncPreDataGateTimeCnt[0]_i_4 
       (.I0(s1SyncRespDelayTimeCnt_reg[0]),
        .I1(s1SyncRespDelayTimeCnt_reg[1]),
        .I2(s1SyncRespDelayTimeCnt_reg[2]),
        .I3(s1SyncRespDelayTimeCnt_reg[3]),
        .I4(s1SyncRespDelayTimeCnt_reg[4]),
        .O(\s1SyncPreDataGateTimeCnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1SyncPreDataGateTimeCnt[0]_i_6 
       (.I0(s1SyncPreDataGateTimeCnt_reg[0]),
        .O(\s1SyncPreDataGateTimeCnt[0]_i_6_n_0 ));
  FDSE \s1SyncPreDataGateTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_7 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[0]),
        .S(s1SyncPreDataGate_f15_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncPreDataGateTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_0 ,\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_1 ,\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_2 ,\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_4 ,\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_5 ,\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_6 ,\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_7 }),
        .S({s1SyncPreDataGateTimeCnt_reg[3:1],\s1SyncPreDataGateTimeCnt[0]_i_6_n_0 }));
  FDRE \s1SyncPreDataGateTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_5 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[10]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_4 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[11]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_7 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[12]),
        .R(s1SyncPreDataGate_f15_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncPreDataGateTimeCnt_reg[12]_i_1 
       (.CI(\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_s1SyncPreDataGateTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_1 ,\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_2 ,\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_4 ,\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_5 ,\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_6 ,\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_7 }),
        .S(s1SyncPreDataGateTimeCnt_reg[15:12]));
  FDRE \s1SyncPreDataGateTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_6 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[13]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_5 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[14]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[12]_i_1_n_4 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[15]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_6 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[1]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_5 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[2]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_4 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[3]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_7 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[4]),
        .R(s1SyncPreDataGate_f15_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncPreDataGateTimeCnt_reg[4]_i_1 
       (.CI(\s1SyncPreDataGateTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_0 ,\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_1 ,\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_2 ,\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_4 ,\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_5 ,\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_6 ,\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_7 }),
        .S(s1SyncPreDataGateTimeCnt_reg[7:4]));
  FDRE \s1SyncPreDataGateTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_6 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[5]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_5 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[6]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_4 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[7]),
        .R(s1SyncPreDataGate_f15_out));
  FDRE \s1SyncPreDataGateTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_7 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[8]),
        .R(s1SyncPreDataGate_f15_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1SyncPreDataGateTimeCnt_reg[8]_i_1 
       (.CI(\s1SyncPreDataGateTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_0 ,\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_1 ,\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_2 ,\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_4 ,\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_5 ,\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_6 ,\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_7 }),
        .S(s1SyncPreDataGateTimeCnt_reg[11:8]));
  FDRE \s1SyncPreDataGateTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(p_13_in),
        .D(\s1SyncPreDataGateTimeCnt_reg[8]_i_1_n_6 ),
        .Q(s1SyncPreDataGateTimeCnt_reg[9]),
        .R(s1SyncPreDataGate_f15_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    s1SyncPreDataGate_f_i_2
       (.I0(s1SyncPreDataGateTimeCnt_reg[4]),
        .I1(s1SyncPreDataGateTimeCnt_reg[3]),
        .I2(s1SyncPreDataGateTimeCnt_reg[2]),
        .I3(s1SyncPreDataGateTimeCnt_reg[1]),
        .I4(s1SyncPreDataGateTimeCnt_reg[0]),
        .I5(s1SyncPreDataGate_f_i_4_n_0),
        .O(s1SyncPreDataGate_f_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    s1SyncPreDataGate_f_i_4
       (.I0(s1SyncPreDataGateTimeCnt_reg[7]),
        .I1(s1SyncPreDataGateTimeCnt_reg[8]),
        .I2(s1SyncPreDataGateTimeCnt_reg[5]),
        .I3(s1SyncPreDataGateTimeCnt_reg[6]),
        .I4(s1SyncPreDataGateTimeCnt_reg[10]),
        .I5(s1SyncPreDataGateTimeCnt_reg[9]),
        .O(s1SyncPreDataGate_f_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    s1SyncPreDataGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(s1RxProc_n_11),
        .Q(s1SyncPreDataGate_f_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    s1SyncPreDataGate_ff_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(s1SyncPreDataGate_f_reg_n_0),
        .Q(s1SyncPreDataGate_ff),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h15FF)) 
    \s1SyncRespDelayTimeCnt[0]_i_3 
       (.I0(s1SyncRespDelayTimeCnt_reg[10]),
        .I1(s1SyncRespDelayTimeCnt_reg[8]),
        .I2(s1SyncRespDelayTimeCnt_reg[9]),
        .I3(s1SyncRespDelayTimeCnt_reg[11]),
        .O(\s1SyncRespDelayTimeCnt[0]_i_3_n_0 ));
  FDRE \s1SyncRespDelayTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_21),
        .Q(s1SyncRespDelayTimeCnt_reg[0]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_27),
        .Q(s1SyncRespDelayTimeCnt_reg[10]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_26),
        .Q(s1SyncRespDelayTimeCnt_reg[11]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_32),
        .Q(s1SyncRespDelayTimeCnt_reg[12]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_31),
        .Q(s1SyncRespDelayTimeCnt_reg[13]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_30),
        .Q(s1SyncRespDelayTimeCnt_reg[14]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_20),
        .Q(s1SyncRespDelayTimeCnt_reg[1]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_19),
        .Q(s1SyncRespDelayTimeCnt_reg[2]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_18),
        .Q(s1SyncRespDelayTimeCnt_reg[3]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_25),
        .Q(s1SyncRespDelayTimeCnt_reg[4]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_24),
        .Q(s1SyncRespDelayTimeCnt_reg[5]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_23),
        .Q(s1SyncRespDelayTimeCnt_reg[6]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_22),
        .Q(s1SyncRespDelayTimeCnt_reg[7]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_29),
        .Q(s1SyncRespDelayTimeCnt_reg[8]),
        .R(1'b0));
  FDRE \s1SyncRespDelayTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(s1RxProc_n_17),
        .D(s1RxProc_n_28),
        .Q(s1SyncRespDelayTimeCnt_reg[9]),
        .R(1'b0));
  FDRE \s1SyncRfFreq_reg[0] 
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[0]),
        .Q(s1SyncRfFreq[0]),
        .R(1'b0));
  FDRE \s1SyncRfFreq_reg[1] 
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[1]),
        .Q(s1SyncRfFreq[1]),
        .R(1'b0));
  FDRE \s1SyncRfFreq_reg[2] 
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[2]),
        .Q(s1SyncRfFreq[2]),
        .R(1'b0));
  FDRE \s1SyncRfFreq_reg[3] 
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[3]),
        .Q(s1SyncRfFreq[3]),
        .R(1'b0));
  FDRE \s1SyncRfFreq_reg[4] 
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[4]),
        .Q(s1SyncRfFreq[4]),
        .R(1'b0));
  FDRE \s1SyncRfFreq_reg[5] 
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[5]),
        .Q(s1SyncRfFreq[5]),
        .R(1'b0));
  FDRE s1SyncSspaProtect_f_reg
       (.C(clk160m),
        .CE(s1SyncPreDataGate_f16_out),
        .D(s1RxData2_wb[6]),
        .Q(s1SyncSspaProtect_f),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[10] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[6]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[11] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[7]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[12] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[8]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[13] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[9]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[14] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[10]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[15] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[11]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s1SyncWgPulseWidth_reg[2] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(1'b0),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[4] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[0]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s1SyncWgPulseWidth_reg[5] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[1]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s1SyncWgPulseWidth_reg[6] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[2]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[7] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[3]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[8] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[4]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1SyncWgPulseWidth_reg[9] 
       (.C(clk160m),
        .CE(p_2_out),
        .D(s1RxData3_wb[5]),
        .Q(\s1SyncWgPulseWidth_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXPROC_3 s1TxProc
       (.Q({\bmem_reg_n_0_[5][19] ,\bmem_reg_n_0_[5][18] ,\bmem_reg_n_0_[5][17] ,\bmem_reg_n_0_[5][16] }),
        .fibRxA(fibRxA[1:0]),
        .hostS1RxIn_f__0(hostS1RxIn_f__0),
        .hostS1RxIn_f_reg_i_1_0({\bmem_reg_n_0_[13][15] ,\bmem_reg_n_0_[13][14] ,\bmem_reg_n_0_[13][11] ,\bmem_reg_n_0_[13][10] ,\bmem_reg_n_0_[13][9] ,\bmem_reg_n_0_[13][8] }),
        .hostS2RxIn_f__0(hostS2RxIn_f__0),
        .laCh(laCh[1]),
        .\laCh[1] (txSysData1_n_3),
        .\laCh[1]_0 (\laCh[1]_INST_0_i_4_n_0 ),
        .\laCh[1]_INST_0_i_1_0 (s1VideoGate_f_reg_n_0),
        .\laCh[1]_INST_0_i_1_1 (s1WgTrigGate_f_reg_n_0),
        .\laCh[1]_INST_0_i_1_2 (hostPreDataGate_f_reg_n_0),
        .p_4_in(p_4_in),
        .p_5_in(p_5_in),
        .p_6_in(p_6_in),
        .rfInA({rfInA[3],rfInA[1]}),
        .s1TxData_w(s1TxData_w));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTimeCnt[0]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(s1VideoGateDelayTimeCnt0[0]));
  LUT6 #(
    .INIT(64'h070707070707070F)) 
    \s1VideoGateDelayTimeCnt[14]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[12] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[9] ),
        .O(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[0]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .S(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[10]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[10] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[11]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[11] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[12]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[12] ),
        .R(s1VideoGateDelayTimeCnt));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTimeCnt_reg[12]_i_1 
       (.CI(\s1VideoGateDelayTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\s1VideoGateDelayTimeCnt_reg[12]_i_1_n_0 ,\s1VideoGateDelayTimeCnt_reg[12]_i_1_n_1 ,\s1VideoGateDelayTimeCnt_reg[12]_i_1_n_2 ,\s1VideoGateDelayTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1VideoGateDelayTimeCnt0[12:9]),
        .S({\s1VideoGateDelayTimeCnt_reg_n_0_[12] ,\s1VideoGateDelayTimeCnt_reg_n_0_[11] ,\s1VideoGateDelayTimeCnt_reg_n_0_[10] ,\s1VideoGateDelayTimeCnt_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[13]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[13] ),
        .R(s1VideoGateDelayTimeCnt));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTimeCnt_reg[13]_i_1 
       (.CI(\s1VideoGateDelayTimeCnt_reg[12]_i_1_n_0 ),
        .CO(\NLW_s1VideoGateDelayTimeCnt_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1VideoGateDelayTimeCnt_reg[13]_i_1_O_UNCONNECTED [3:1],s1VideoGateDelayTimeCnt0[13]}),
        .S({1'b0,1'b0,1'b0,\s1VideoGateDelayTimeCnt_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(1'b0),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[1]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[2]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[3]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[3] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[4]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[4] ),
        .R(s1VideoGateDelayTimeCnt));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTimeCnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\s1VideoGateDelayTimeCnt_reg[4]_i_1_n_0 ,\s1VideoGateDelayTimeCnt_reg[4]_i_1_n_1 ,\s1VideoGateDelayTimeCnt_reg[4]_i_1_n_2 ,\s1VideoGateDelayTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1VideoGateDelayTimeCnt0[4:1]),
        .S({\s1VideoGateDelayTimeCnt_reg_n_0_[4] ,\s1VideoGateDelayTimeCnt_reg_n_0_[3] ,\s1VideoGateDelayTimeCnt_reg_n_0_[2] ,\s1VideoGateDelayTimeCnt_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[5]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[5] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[6]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[6] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \s1VideoGateDelayTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[7]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[7] ),
        .R(s1VideoGateDelayTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[8]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[8] ),
        .R(s1VideoGateDelayTimeCnt));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTimeCnt_reg[8]_i_1 
       (.CI(\s1VideoGateDelayTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\s1VideoGateDelayTimeCnt_reg[8]_i_1_n_0 ,\s1VideoGateDelayTimeCnt_reg[8]_i_1_n_1 ,\s1VideoGateDelayTimeCnt_reg[8]_i_1_n_2 ,\s1VideoGateDelayTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1VideoGateDelayTimeCnt0[8:5]),
        .S({\s1VideoGateDelayTimeCnt_reg_n_0_[8] ,\s1VideoGateDelayTimeCnt_reg_n_0_[7] ,\s1VideoGateDelayTimeCnt_reg_n_0_[6] ,\s1VideoGateDelayTimeCnt_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b1)) 
    \s1VideoGateDelayTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTimeCnt[14]_i_1_n_0 ),
        .D(s1VideoGateDelayTimeCnt0[9]),
        .Q(\s1VideoGateDelayTimeCnt_reg_n_0_[9] ),
        .R(s1VideoGateDelayTimeCnt));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[0]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][0] ),
        .I5(\s1VideoGateDelayTime_reg[3]_i_2_n_7 ),
        .O(s1VideoGateDelayTime[0]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[10]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][10] ),
        .I5(\s1VideoGateDelayTime_reg[11]_i_2_n_5 ),
        .O(s1VideoGateDelayTime[10]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[11]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][11] ),
        .I5(\s1VideoGateDelayTime_reg[11]_i_2_n_4 ),
        .O(s1VideoGateDelayTime[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[11]_i_3 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[11] ),
        .O(\s1VideoGateDelayTime[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[11]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[10] ),
        .O(\s1VideoGateDelayTime[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[11]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[9] ),
        .O(\s1VideoGateDelayTime[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[11]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[8] ),
        .O(\s1VideoGateDelayTime[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[12]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][12] ),
        .I5(\s1VideoGateDelayTime_reg[15]_i_2_n_7 ),
        .O(s1VideoGateDelayTime[12]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[13]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][13] ),
        .I5(\s1VideoGateDelayTime_reg[15]_i_2_n_6 ),
        .O(s1VideoGateDelayTime[13]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[14]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][14] ),
        .I5(\s1VideoGateDelayTime_reg[15]_i_2_n_5 ),
        .O(s1VideoGateDelayTime[14]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[15]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][15] ),
        .I5(\s1VideoGateDelayTime_reg[15]_i_2_n_4 ),
        .O(s1VideoGateDelayTime[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[15]_i_3 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[15] ),
        .O(\s1VideoGateDelayTime[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[15]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[14] ),
        .O(\s1VideoGateDelayTime[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[15]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[13] ),
        .O(\s1VideoGateDelayTime[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[15]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[12] ),
        .O(\s1VideoGateDelayTime[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[16]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][16] ),
        .I5(\s1VideoGateDelayTime_reg[19]_i_4_n_7 ),
        .O(s1VideoGateDelayTime[16]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[17]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][17] ),
        .I5(\s1VideoGateDelayTime_reg[19]_i_4_n_6 ),
        .O(s1VideoGateDelayTime[17]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[18]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][18] ),
        .I5(\s1VideoGateDelayTime_reg[19]_i_4_n_5 ),
        .O(s1VideoGateDelayTime[18]));
  LUT4 #(
    .INIT(16'h0110)) 
    \s1VideoGateDelayTime[19]_i_1 
       (.I0(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1VideoGateDelayTime[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s1VideoGateDelayTime[19]_i_10 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .O(\s1VideoGateDelayTime[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[19]_i_2 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][19] ),
        .I5(\s1VideoGateDelayTime_reg[19]_i_4_n_4 ),
        .O(s1VideoGateDelayTime[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s1VideoGateDelayTime[19]_i_3 
       (.I0(\s1VideoGateDelayTime[19]_i_5_n_0 ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[5] ),
        .O(\s1VideoGateDelayTime[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s1VideoGateDelayTime[19]_i_5 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[8] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[12] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[6] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[7] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[3] ),
        .I5(\s1VideoGateDelayTime[19]_i_10_n_0 ),
        .O(\s1VideoGateDelayTime[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[19]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[19] ),
        .O(\s1VideoGateDelayTime[19]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[19]_i_7 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[18] ),
        .O(\s1VideoGateDelayTime[19]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[19]_i_8 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[17] ),
        .O(\s1VideoGateDelayTime[19]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[19]_i_9 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[16] ),
        .O(\s1VideoGateDelayTime[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[1]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][1] ),
        .I5(\s1VideoGateDelayTime_reg[3]_i_2_n_6 ),
        .O(s1VideoGateDelayTime[1]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[2]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][2] ),
        .I5(\s1VideoGateDelayTime_reg[3]_i_2_n_5 ),
        .O(s1VideoGateDelayTime[2]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[3]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][3] ),
        .I5(\s1VideoGateDelayTime_reg[3]_i_2_n_4 ),
        .O(s1VideoGateDelayTime[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[3]_i_3 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[3] ),
        .O(\s1VideoGateDelayTime[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[3]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[2] ),
        .O(\s1VideoGateDelayTime[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[3]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[1] ),
        .O(\s1VideoGateDelayTime[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[3]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[0] ),
        .O(\s1VideoGateDelayTime[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[4]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][4] ),
        .I5(\s1VideoGateDelayTime_reg[7]_i_2_n_7 ),
        .O(s1VideoGateDelayTime[4]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[5]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][5] ),
        .I5(\s1VideoGateDelayTime_reg[7]_i_2_n_6 ),
        .O(s1VideoGateDelayTime[5]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[6]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][6] ),
        .I5(\s1VideoGateDelayTime_reg[7]_i_2_n_5 ),
        .O(s1VideoGateDelayTime[6]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[7]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][7] ),
        .I5(\s1VideoGateDelayTime_reg[7]_i_2_n_4 ),
        .O(s1VideoGateDelayTime[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[7]_i_3 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[7] ),
        .O(\s1VideoGateDelayTime[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[7]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[6] ),
        .O(\s1VideoGateDelayTime[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[7]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[5] ),
        .O(\s1VideoGateDelayTime[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateDelayTime[7]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[4] ),
        .O(\s1VideoGateDelayTime[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[8]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][8] ),
        .I5(\s1VideoGateDelayTime_reg[11]_i_2_n_7 ),
        .O(s1VideoGateDelayTime[8]));
  LUT6 #(
    .INIT(64'hFFFF0002FFFD0000)) 
    \s1VideoGateDelayTime[9]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\bmem_reg_n_0_[10][9] ),
        .I5(\s1VideoGateDelayTime_reg[11]_i_2_n_6 ),
        .O(s1VideoGateDelayTime[9]));
  FDRE \s1VideoGateDelayTime_reg[0] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[0]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[10] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[10]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[11] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[11]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTime_reg[11]_i_2 
       (.CI(\s1VideoGateDelayTime_reg[7]_i_2_n_0 ),
        .CO({\s1VideoGateDelayTime_reg[11]_i_2_n_0 ,\s1VideoGateDelayTime_reg[11]_i_2_n_1 ,\s1VideoGateDelayTime_reg[11]_i_2_n_2 ,\s1VideoGateDelayTime_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1VideoGateDelayTime_reg_n_0_[11] ,\s1VideoGateDelayTime_reg_n_0_[10] ,\s1VideoGateDelayTime_reg_n_0_[9] ,\s1VideoGateDelayTime_reg_n_0_[8] }),
        .O({\s1VideoGateDelayTime_reg[11]_i_2_n_4 ,\s1VideoGateDelayTime_reg[11]_i_2_n_5 ,\s1VideoGateDelayTime_reg[11]_i_2_n_6 ,\s1VideoGateDelayTime_reg[11]_i_2_n_7 }),
        .S({\s1VideoGateDelayTime[11]_i_3_n_0 ,\s1VideoGateDelayTime[11]_i_4_n_0 ,\s1VideoGateDelayTime[11]_i_5_n_0 ,\s1VideoGateDelayTime[11]_i_6_n_0 }));
  FDRE \s1VideoGateDelayTime_reg[12] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[12]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[13] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[13]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[14] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[14]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[15] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[15]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTime_reg[15]_i_2 
       (.CI(\s1VideoGateDelayTime_reg[11]_i_2_n_0 ),
        .CO({\s1VideoGateDelayTime_reg[15]_i_2_n_0 ,\s1VideoGateDelayTime_reg[15]_i_2_n_1 ,\s1VideoGateDelayTime_reg[15]_i_2_n_2 ,\s1VideoGateDelayTime_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1VideoGateDelayTime_reg_n_0_[15] ,\s1VideoGateDelayTime_reg_n_0_[14] ,\s1VideoGateDelayTime_reg_n_0_[13] ,\s1VideoGateDelayTime_reg_n_0_[12] }),
        .O({\s1VideoGateDelayTime_reg[15]_i_2_n_4 ,\s1VideoGateDelayTime_reg[15]_i_2_n_5 ,\s1VideoGateDelayTime_reg[15]_i_2_n_6 ,\s1VideoGateDelayTime_reg[15]_i_2_n_7 }),
        .S({\s1VideoGateDelayTime[15]_i_3_n_0 ,\s1VideoGateDelayTime[15]_i_4_n_0 ,\s1VideoGateDelayTime[15]_i_5_n_0 ,\s1VideoGateDelayTime[15]_i_6_n_0 }));
  FDRE \s1VideoGateDelayTime_reg[16] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[16]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[17] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[17]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[18] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[18]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[19] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[19]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTime_reg[19]_i_4 
       (.CI(\s1VideoGateDelayTime_reg[15]_i_2_n_0 ),
        .CO({\NLW_s1VideoGateDelayTime_reg[19]_i_4_CO_UNCONNECTED [3],\s1VideoGateDelayTime_reg[19]_i_4_n_1 ,\s1VideoGateDelayTime_reg[19]_i_4_n_2 ,\s1VideoGateDelayTime_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1VideoGateDelayTime_reg_n_0_[18] ,\s1VideoGateDelayTime_reg_n_0_[17] ,\s1VideoGateDelayTime_reg_n_0_[16] }),
        .O({\s1VideoGateDelayTime_reg[19]_i_4_n_4 ,\s1VideoGateDelayTime_reg[19]_i_4_n_5 ,\s1VideoGateDelayTime_reg[19]_i_4_n_6 ,\s1VideoGateDelayTime_reg[19]_i_4_n_7 }),
        .S({\s1VideoGateDelayTime[19]_i_6_n_0 ,\s1VideoGateDelayTime[19]_i_7_n_0 ,\s1VideoGateDelayTime[19]_i_8_n_0 ,\s1VideoGateDelayTime[19]_i_9_n_0 }));
  FDRE \s1VideoGateDelayTime_reg[1] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[1]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[2] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[2]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[3] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[3]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTime_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\s1VideoGateDelayTime_reg[3]_i_2_n_0 ,\s1VideoGateDelayTime_reg[3]_i_2_n_1 ,\s1VideoGateDelayTime_reg[3]_i_2_n_2 ,\s1VideoGateDelayTime_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\s1VideoGateDelayTime_reg_n_0_[3] ,\s1VideoGateDelayTime_reg_n_0_[2] ,\s1VideoGateDelayTime_reg_n_0_[1] ,\s1VideoGateDelayTime_reg_n_0_[0] }),
        .O({\s1VideoGateDelayTime_reg[3]_i_2_n_4 ,\s1VideoGateDelayTime_reg[3]_i_2_n_5 ,\s1VideoGateDelayTime_reg[3]_i_2_n_6 ,\s1VideoGateDelayTime_reg[3]_i_2_n_7 }),
        .S({\s1VideoGateDelayTime[3]_i_3_n_0 ,\s1VideoGateDelayTime[3]_i_4_n_0 ,\s1VideoGateDelayTime[3]_i_5_n_0 ,\s1VideoGateDelayTime[3]_i_6_n_0 }));
  FDRE \s1VideoGateDelayTime_reg[4] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[4]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[5] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[5]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[6] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[6]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[7] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[7]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateDelayTime_reg[7]_i_2 
       (.CI(\s1VideoGateDelayTime_reg[3]_i_2_n_0 ),
        .CO({\s1VideoGateDelayTime_reg[7]_i_2_n_0 ,\s1VideoGateDelayTime_reg[7]_i_2_n_1 ,\s1VideoGateDelayTime_reg[7]_i_2_n_2 ,\s1VideoGateDelayTime_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1VideoGateDelayTime_reg_n_0_[7] ,\s1VideoGateDelayTime_reg_n_0_[6] ,\s1VideoGateDelayTime_reg_n_0_[5] ,\s1VideoGateDelayTime_reg_n_0_[4] }),
        .O({\s1VideoGateDelayTime_reg[7]_i_2_n_4 ,\s1VideoGateDelayTime_reg[7]_i_2_n_5 ,\s1VideoGateDelayTime_reg[7]_i_2_n_6 ,\s1VideoGateDelayTime_reg[7]_i_2_n_7 }),
        .S({\s1VideoGateDelayTime[7]_i_3_n_0 ,\s1VideoGateDelayTime[7]_i_4_n_0 ,\s1VideoGateDelayTime[7]_i_5_n_0 ,\s1VideoGateDelayTime[7]_i_6_n_0 }));
  FDRE \s1VideoGateDelayTime_reg[8] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[8]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \s1VideoGateDelayTime_reg[9] 
       (.C(clk160m),
        .CE(\s1VideoGateDelayTime[19]_i_1_n_0 ),
        .D(s1VideoGateDelayTime[9]),
        .Q(\s1VideoGateDelayTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1VideoGateWidthTimeCnt[0]_i_10 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[5] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[5] ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[4] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[3] ),
        .I5(\s1VideoGateDelayTime_reg_n_0_[3] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1VideoGateWidthTimeCnt[0]_i_11 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[2] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[1] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1VideoGateDelayTime_reg_n_0_[0] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \s1VideoGateWidthTimeCnt[0]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[18] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[19] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \s1VideoGateWidthTimeCnt[0]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[17] ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[16] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I3(\s1VideoGateDelayTime_reg_n_0_[15] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1VideoGateWidthTimeCnt[0]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[14] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[13] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[12] ),
        .I5(\s1VideoGateDelayTime_reg_n_0_[12] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1VideoGateWidthTimeCnt[0]_i_7 
       (.I0(s1VideoGateWidthTimeCnt_reg[0]),
        .O(\s1VideoGateWidthTimeCnt[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1VideoGateWidthTimeCnt[0]_i_8 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[11] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[10] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I5(\s1VideoGateDelayTime_reg_n_0_[9] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1VideoGateWidthTimeCnt[0]_i_9 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[8] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[8] ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[7] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[7] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[6] ),
        .I5(\s1VideoGateDelayTime_reg_n_0_[6] ),
        .O(\s1VideoGateWidthTimeCnt[0]_i_9_n_0 ));
  FDSE \s1VideoGateWidthTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_7 ),
        .Q(s1VideoGateWidthTimeCnt_reg[0]),
        .S(s1VideoGate_f1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[0]_i_1 
       (.CI(\s1VideoGateWidthTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\NLW_s1VideoGateWidthTimeCnt_reg[0]_i_1_CO_UNCONNECTED [3],s1VideoGate_f1,\s1VideoGateWidthTimeCnt_reg[0]_i_1_n_2 ,\s1VideoGateWidthTimeCnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1VideoGateWidthTimeCnt_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\s1VideoGateWidthTimeCnt[0]_i_4_n_0 ,\s1VideoGateWidthTimeCnt[0]_i_5_n_0 ,\s1VideoGateWidthTimeCnt[0]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_0 ,\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_1 ,\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_2 ,\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_4 ,\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_5 ,\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_6 ,\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_7 }),
        .S({s1VideoGateWidthTimeCnt_reg[3:1],\s1VideoGateWidthTimeCnt[0]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\s1VideoGateWidthTimeCnt_reg[0]_i_3_n_0 ,\s1VideoGateWidthTimeCnt_reg[0]_i_3_n_1 ,\s1VideoGateWidthTimeCnt_reg[0]_i_3_n_2 ,\s1VideoGateWidthTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1VideoGateWidthTimeCnt_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\s1VideoGateWidthTimeCnt[0]_i_8_n_0 ,\s1VideoGateWidthTimeCnt[0]_i_9_n_0 ,\s1VideoGateWidthTimeCnt[0]_i_10_n_0 ,\s1VideoGateWidthTimeCnt[0]_i_11_n_0 }));
  FDRE \s1VideoGateWidthTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_5 ),
        .Q(s1VideoGateWidthTimeCnt_reg[10]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_4 ),
        .Q(s1VideoGateWidthTimeCnt_reg[11]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_7 ),
        .Q(s1VideoGateWidthTimeCnt_reg[12]),
        .R(s1VideoGate_f1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[12]_i_1 
       (.CI(\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_0 ,\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_1 ,\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_2 ,\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_4 ,\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_5 ,\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_6 ,\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_7 }),
        .S(s1VideoGateWidthTimeCnt_reg[15:12]));
  FDRE \s1VideoGateWidthTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_6 ),
        .Q(s1VideoGateWidthTimeCnt_reg[13]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_5 ),
        .Q(s1VideoGateWidthTimeCnt_reg[14]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_4 ),
        .Q(s1VideoGateWidthTimeCnt_reg[15]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_7 ),
        .Q(s1VideoGateWidthTimeCnt_reg[16]),
        .R(s1VideoGate_f1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[16]_i_1 
       (.CI(\s1VideoGateWidthTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_s1VideoGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED [3],\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_1 ,\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_2 ,\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_4 ,\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_5 ,\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_6 ,\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_7 }),
        .S(s1VideoGateWidthTimeCnt_reg[19:16]));
  FDRE \s1VideoGateWidthTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_6 ),
        .Q(s1VideoGateWidthTimeCnt_reg[17]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_5 ),
        .Q(s1VideoGateWidthTimeCnt_reg[18]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[16]_i_1_n_4 ),
        .Q(s1VideoGateWidthTimeCnt_reg[19]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_6 ),
        .Q(s1VideoGateWidthTimeCnt_reg[1]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_5 ),
        .Q(s1VideoGateWidthTimeCnt_reg[2]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_4 ),
        .Q(s1VideoGateWidthTimeCnt_reg[3]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_7 ),
        .Q(s1VideoGateWidthTimeCnt_reg[4]),
        .R(s1VideoGate_f1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[4]_i_1 
       (.CI(\s1VideoGateWidthTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_0 ,\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_1 ,\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_2 ,\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_4 ,\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_5 ,\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_6 ,\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_7 }),
        .S(s1VideoGateWidthTimeCnt_reg[7:4]));
  FDRE \s1VideoGateWidthTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_6 ),
        .Q(s1VideoGateWidthTimeCnt_reg[5]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_5 ),
        .Q(s1VideoGateWidthTimeCnt_reg[6]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_4 ),
        .Q(s1VideoGateWidthTimeCnt_reg[7]),
        .R(s1VideoGate_f1));
  FDRE \s1VideoGateWidthTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_7 ),
        .Q(s1VideoGateWidthTimeCnt_reg[8]),
        .R(s1VideoGate_f1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1VideoGateWidthTimeCnt_reg[8]_i_1 
       (.CI(\s1VideoGateWidthTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_0 ,\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_1 ,\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_2 ,\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_4 ,\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_5 ,\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_6 ,\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_7 }),
        .S(s1VideoGateWidthTimeCnt_reg[11:8]));
  FDRE \s1VideoGateWidthTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1VideoGateWidthTimeCnt_reg[8]_i_1_n_6 ),
        .Q(s1VideoGateWidthTimeCnt_reg[9]),
        .R(s1VideoGate_f1));
  LUT3 #(
    .INIT(8'h10)) 
    \s1VideoGateWidthTime[15]_i_1 
       (.I0(s1SyncInhibit_f),
        .I1(s1SyncPreDataGate_f_reg_n_0),
        .I2(s1SyncPreDataGate_ff),
        .O(s1VideoGateDelayTimeCnt));
  FDRE \s1VideoGateWidthTime_reg[10] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[10] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[11] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[11] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[12] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[12] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[13] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[13] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[14] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[14] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[15] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[15] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[2] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[2] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[4] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[4] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[5] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[5] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[6] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[6] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[7] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[7] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[8] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[8] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \s1VideoGateWidthTime_reg[9] 
       (.C(clk160m),
        .CE(s1VideoGateDelayTimeCnt),
        .D(\s1SyncWgPulseWidth_reg_n_0_[9] ),
        .Q(\s1VideoGateWidthTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44F444E444F444F4)) 
    s1VideoGate_f_i_1
       (.I0(s1SyncInhibit_f),
        .I1(s1VideoGate_f1),
        .I2(s1VideoGate_f_reg_n_0),
        .I3(s1VideoGate_f10_out),
        .I4(s1SyncPreDataGate_f_reg_n_0),
        .I5(s1SyncPreDataGate_ff),
        .O(s1VideoGate_f_i_1_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    s1VideoGate_f_i_10
       (.I0(s1VideoGateWidthTimeCnt_reg[1]),
        .I1(\s1VideoGateWidthTime_reg_n_0_[2] ),
        .I2(s1VideoGateWidthTimeCnt_reg[2]),
        .I3(s1VideoGateWidthTimeCnt_reg[0]),
        .O(s1VideoGate_f_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    s1VideoGate_f_i_4
       (.I0(s1VideoGateWidthTimeCnt_reg[18]),
        .I1(s1VideoGateWidthTimeCnt_reg[19]),
        .O(s1VideoGate_f_i_4_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    s1VideoGate_f_i_5
       (.I0(s1VideoGateWidthTimeCnt_reg[17]),
        .I1(\s1VideoGateWidthTime_reg_n_0_[15] ),
        .I2(s1VideoGateWidthTimeCnt_reg[15]),
        .I3(s1VideoGateWidthTimeCnt_reg[16]),
        .O(s1VideoGate_f_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s1VideoGate_f_i_6
       (.I0(\s1VideoGateWidthTime_reg_n_0_[14] ),
        .I1(s1VideoGateWidthTimeCnt_reg[14]),
        .I2(\s1VideoGateWidthTime_reg_n_0_[13] ),
        .I3(s1VideoGateWidthTimeCnt_reg[13]),
        .I4(s1VideoGateWidthTimeCnt_reg[12]),
        .I5(\s1VideoGateWidthTime_reg_n_0_[12] ),
        .O(s1VideoGate_f_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s1VideoGate_f_i_7
       (.I0(\s1VideoGateWidthTime_reg_n_0_[11] ),
        .I1(s1VideoGateWidthTimeCnt_reg[11]),
        .I2(\s1VideoGateWidthTime_reg_n_0_[10] ),
        .I3(s1VideoGateWidthTimeCnt_reg[10]),
        .I4(s1VideoGateWidthTimeCnt_reg[9]),
        .I5(\s1VideoGateWidthTime_reg_n_0_[9] ),
        .O(s1VideoGate_f_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s1VideoGate_f_i_8
       (.I0(\s1VideoGateWidthTime_reg_n_0_[8] ),
        .I1(s1VideoGateWidthTimeCnt_reg[8]),
        .I2(\s1VideoGateWidthTime_reg_n_0_[7] ),
        .I3(s1VideoGateWidthTimeCnt_reg[7]),
        .I4(s1VideoGateWidthTimeCnt_reg[6]),
        .I5(\s1VideoGateWidthTime_reg_n_0_[6] ),
        .O(s1VideoGate_f_i_8_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    s1VideoGate_f_i_9
       (.I0(\s1VideoGateWidthTime_reg_n_0_[5] ),
        .I1(s1VideoGateWidthTimeCnt_reg[5]),
        .I2(\s1VideoGateWidthTime_reg_n_0_[4] ),
        .I3(s1VideoGateWidthTimeCnt_reg[4]),
        .I4(s1VideoGateWidthTimeCnt_reg[3]),
        .O(s1VideoGate_f_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s1VideoGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(s1VideoGate_f_i_1_n_0),
        .Q(s1VideoGate_f_reg_n_0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 s1VideoGate_f_reg_i_2
       (.CI(s1VideoGate_f_reg_i_3_n_0),
        .CO({NLW_s1VideoGate_f_reg_i_2_CO_UNCONNECTED[3],s1VideoGate_f10_out,s1VideoGate_f_reg_i_2_n_2,s1VideoGate_f_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_s1VideoGate_f_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,s1VideoGate_f_i_4_n_0,s1VideoGate_f_i_5_n_0,s1VideoGate_f_i_6_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 s1VideoGate_f_reg_i_3
       (.CI(1'b0),
        .CO({s1VideoGate_f_reg_i_3_n_0,s1VideoGate_f_reg_i_3_n_1,s1VideoGate_f_reg_i_3_n_2,s1VideoGate_f_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_s1VideoGate_f_reg_i_3_O_UNCONNECTED[3:0]),
        .S({s1VideoGate_f_i_7_n_0,s1VideoGate_f_i_8_n_0,s1VideoGate_f_i_9_n_0,s1VideoGate_f_i_10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[11]_i_10 
       (.I0(\bmem_reg_n_0_[4][14] ),
        .I1(\bmem_reg_n_0_[4][22] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[11]_i_11 
       (.I0(\bmem_reg_n_0_[4][13] ),
        .I1(\bmem_reg_n_0_[4][21] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[11]_i_12 
       (.I0(\bmem_reg_n_0_[4][12] ),
        .I1(\bmem_reg_n_0_[4][20] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[11]_i_13 
       (.I0(\bmem_reg_n_0_[4][11] ),
        .I1(\bmem_reg_n_0_[4][19] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[11]_i_14 
       (.I0(\bmem_reg_n_0_[4][15] ),
        .I1(\bmem_reg_n_0_[4][23] ),
        .I2(\bmem_reg_n_0_[9][11] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[11] ),
        .O(\s1WgTrigGateDelayTime[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[11]_i_15 
       (.I0(\bmem_reg_n_0_[4][14] ),
        .I1(\bmem_reg_n_0_[4][22] ),
        .I2(\bmem_reg_n_0_[9][10] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[10] ),
        .O(\s1WgTrigGateDelayTime[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[11]_i_16 
       (.I0(\bmem_reg_n_0_[4][13] ),
        .I1(\bmem_reg_n_0_[4][21] ),
        .I2(\bmem_reg_n_0_[9][9] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[9] ),
        .O(\s1WgTrigGateDelayTime[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[11]_i_17 
       (.I0(\bmem_reg_n_0_[4][12] ),
        .I1(\bmem_reg_n_0_[4][20] ),
        .I2(\bmem_reg_n_0_[9][8] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[8] ),
        .O(\s1WgTrigGateDelayTime[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[11]_i_2 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[10] ),
        .I2(\bmem_reg_n_0_[9][10] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[10] ),
        .I4(\s1WgTrigGateDelayTime[11]_i_10_n_0 ),
        .O(\s1WgTrigGateDelayTime[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[11]_i_3 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[9] ),
        .I2(\bmem_reg_n_0_[9][9] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[9] ),
        .I4(\s1WgTrigGateDelayTime[11]_i_11_n_0 ),
        .O(\s1WgTrigGateDelayTime[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[11]_i_4 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[8] ),
        .I2(\bmem_reg_n_0_[9][8] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[8] ),
        .I4(\s1WgTrigGateDelayTime[11]_i_12_n_0 ),
        .O(\s1WgTrigGateDelayTime[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[11]_i_5 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[7] ),
        .I2(\bmem_reg_n_0_[9][7] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[7] ),
        .I4(\s1WgTrigGateDelayTime[11]_i_13_n_0 ),
        .O(\s1WgTrigGateDelayTime[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[11]_i_6 
       (.I0(\s1WgTrigGateDelayTime[11]_i_2_n_0 ),
        .I1(\s1WgTrigGateDelayTime[11]_i_14_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[11] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[11] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[11]_i_7 
       (.I0(\s1WgTrigGateDelayTime[11]_i_3_n_0 ),
        .I1(\s1WgTrigGateDelayTime[11]_i_15_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[10] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[10] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[11]_i_8 
       (.I0(\s1WgTrigGateDelayTime[11]_i_4_n_0 ),
        .I1(\s1WgTrigGateDelayTime[11]_i_16_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[9] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[9] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[11]_i_9 
       (.I0(\s1WgTrigGateDelayTime[11]_i_5_n_0 ),
        .I1(\s1WgTrigGateDelayTime[11]_i_17_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[8] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[8] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[15]_i_10 
       (.I0(\bmem_reg_n_0_[4][15] ),
        .I1(\bmem_reg_n_0_[4][23] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[15]_i_11 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[15] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[15] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][15] ),
        .I5(\bmem_reg_n_0_[4][27] ),
        .O(\s1WgTrigGateDelayTime[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[15]_i_12 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[14] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[14] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][14] ),
        .I5(\bmem_reg_n_0_[4][26] ),
        .O(\s1WgTrigGateDelayTime[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[15]_i_13 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[13] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[13] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][13] ),
        .I5(\bmem_reg_n_0_[4][25] ),
        .O(\s1WgTrigGateDelayTime[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[15]_i_14 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[12] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[12] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][12] ),
        .I5(\bmem_reg_n_0_[4][24] ),
        .O(\s1WgTrigGateDelayTime[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h22222222F0F000F0)) 
    \s1WgTrigGateDelayTime[15]_i_2 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[14] ),
        .I1(\bmem_reg_n_0_[9][14] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[14] ),
        .I3(\bmem_reg_n_0_[4][26] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22222222F0F000F0)) 
    \s1WgTrigGateDelayTime[15]_i_3 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[13] ),
        .I1(\bmem_reg_n_0_[9][13] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[13] ),
        .I3(\bmem_reg_n_0_[4][25] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22222222F0F000F0)) 
    \s1WgTrigGateDelayTime[15]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[12] ),
        .I1(\bmem_reg_n_0_[9][12] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[12] ),
        .I3(\bmem_reg_n_0_[4][24] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[15]_i_5 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[11] ),
        .I2(\bmem_reg_n_0_[9][11] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[11] ),
        .I4(\s1WgTrigGateDelayTime[15]_i_10_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[15]_i_6 
       (.I0(\s1WgTrigGateDelayTime[15]_i_2_n_0 ),
        .I1(\s1WgTrigGateDelayTime[15]_i_11_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[15]_i_7 
       (.I0(\s1WgTrigGateDelayTime[15]_i_3_n_0 ),
        .I1(\s1WgTrigGateDelayTime[15]_i_12_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[15]_i_8 
       (.I0(\s1WgTrigGateDelayTime[15]_i_4_n_0 ),
        .I1(\s1WgTrigGateDelayTime[15]_i_13_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[15]_i_9 
       (.I0(\s1WgTrigGateDelayTime[15]_i_5_n_0 ),
        .I1(\s1WgTrigGateDelayTime[15]_i_14_n_0 ),
        .O(\s1WgTrigGateDelayTime[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h1000FFFF)) 
    \s1WgTrigGateDelayTime[19]_i_1 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\s1VideoGateDelayTime[19]_i_3_n_0 ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[19]_i_10 
       (.I0(\s1WgTrigGateDelayTime[19]_i_6_n_0 ),
        .I1(\s1WgTrigGateDelayTime[19]_i_16_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s1WgTrigGateDelayTime[19]_i_11 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[9] ),
        .O(\s1WgTrigGateDelayTime[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \s1WgTrigGateDelayTime[19]_i_12 
       (.I0(\bmem_reg_n_0_[4][30] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA3CAA33553C5533)) 
    \s1WgTrigGateDelayTime[19]_i_13 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[19] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[19] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[4][31] ),
        .I5(\bmem_reg_n_0_[9][19] ),
        .O(\s1WgTrigGateDelayTime[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[19]_i_14 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[18] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[18] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][18] ),
        .I5(\bmem_reg_n_0_[4][30] ),
        .O(\s1WgTrigGateDelayTime[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[19]_i_15 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[17] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[17] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][17] ),
        .I5(\bmem_reg_n_0_[4][29] ),
        .O(\s1WgTrigGateDelayTime[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA3C553CAA335533)) 
    \s1WgTrigGateDelayTime[19]_i_16 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[16] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[16] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\bmem_reg_n_0_[9][16] ),
        .I5(\bmem_reg_n_0_[4][28] ),
        .O(\s1WgTrigGateDelayTime[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \s1WgTrigGateDelayTime[19]_i_3 
       (.I0(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[5] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_11_n_0 ),
        .I5(\s1VideoGateDelayTime[19]_i_5_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22222222F0F000F0)) 
    \s1WgTrigGateDelayTime[19]_i_4 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[17] ),
        .I1(\bmem_reg_n_0_[9][17] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[17] ),
        .I3(\bmem_reg_n_0_[4][29] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22222222F0F000F0)) 
    \s1WgTrigGateDelayTime[19]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[16] ),
        .I1(\bmem_reg_n_0_[9][16] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[16] ),
        .I3(\bmem_reg_n_0_[4][28] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22222222F0F000F0)) 
    \s1WgTrigGateDelayTime[19]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[15] ),
        .I1(\bmem_reg_n_0_[9][15] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[15] ),
        .I3(\bmem_reg_n_0_[4][27] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h707777778F888888)) 
    \s1WgTrigGateDelayTime[19]_i_7 
       (.I0(\s1WgTrigGateDelayTime[19]_i_12_n_0 ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[18] ),
        .I2(\bmem_reg_n_0_[9][18] ),
        .I3(\s1VideoGateDelayTime_reg_n_0_[18] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1WgTrigGateDelayTime[19]_i_13_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[19]_i_8 
       (.I0(\s1WgTrigGateDelayTime[19]_i_4_n_0 ),
        .I1(\s1WgTrigGateDelayTime[19]_i_14_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s1WgTrigGateDelayTime[19]_i_9 
       (.I0(\s1WgTrigGateDelayTime[19]_i_5_n_0 ),
        .I1(\s1WgTrigGateDelayTime[19]_i_15_n_0 ),
        .O(\s1WgTrigGateDelayTime[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \s1WgTrigGateDelayTime[3]_i_2 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[2] ),
        .I1(\bmem_reg_n_0_[9][2] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[2] ),
        .O(\s1WgTrigGateDelayTime[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \s1WgTrigGateDelayTime[3]_i_3 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[1] ),
        .I1(\bmem_reg_n_0_[9][1] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[1] ),
        .O(\s1WgTrigGateDelayTime[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \s1WgTrigGateDelayTime[3]_i_4 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[0] ),
        .I2(\bmem_reg_n_0_[9][0] ),
        .O(\s1WgTrigGateDelayTime[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \s1WgTrigGateDelayTime[3]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[3] ),
        .I1(\bmem_reg_n_0_[9][3] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[3] ),
        .I4(\s1WgTrigGateDelayTime[3]_i_2_n_0 ),
        .O(\s1WgTrigGateDelayTime[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \s1WgTrigGateDelayTime[3]_i_6 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[2] ),
        .I1(\bmem_reg_n_0_[9][2] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[2] ),
        .I4(\s1WgTrigGateDelayTime[3]_i_3_n_0 ),
        .O(\s1WgTrigGateDelayTime[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \s1WgTrigGateDelayTime[3]_i_7 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[1] ),
        .I1(\bmem_reg_n_0_[9][1] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[1] ),
        .I4(\s1WgTrigGateDelayTime[3]_i_4_n_0 ),
        .O(\s1WgTrigGateDelayTime[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h7D28)) 
    \s1WgTrigGateDelayTime[3]_i_8 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[0] ),
        .I2(\bmem_reg_n_0_[9][0] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[7]_i_10 
       (.I0(\bmem_reg_n_0_[4][10] ),
        .I1(\bmem_reg_n_0_[4][18] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[7]_i_11 
       (.I0(\bmem_reg_n_0_[4][9] ),
        .I1(\bmem_reg_n_0_[4][17] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \s1WgTrigGateDelayTime[7]_i_12 
       (.I0(\bmem_reg_n_0_[4][8] ),
        .I1(\bmem_reg_n_0_[4][16] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[7]_i_13 
       (.I0(\bmem_reg_n_0_[4][11] ),
        .I1(\bmem_reg_n_0_[4][19] ),
        .I2(\bmem_reg_n_0_[9][7] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[7] ),
        .O(\s1WgTrigGateDelayTime[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[7]_i_14 
       (.I0(\bmem_reg_n_0_[4][10] ),
        .I1(\bmem_reg_n_0_[4][18] ),
        .I2(\bmem_reg_n_0_[9][6] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[6] ),
        .O(\s1WgTrigGateDelayTime[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[7]_i_15 
       (.I0(\bmem_reg_n_0_[4][9] ),
        .I1(\bmem_reg_n_0_[4][17] ),
        .I2(\bmem_reg_n_0_[9][5] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[5] ),
        .O(\s1WgTrigGateDelayTime[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0FAA0F330F550F33)) 
    \s1WgTrigGateDelayTime[7]_i_16 
       (.I0(\bmem_reg_n_0_[4][8] ),
        .I1(\bmem_reg_n_0_[4][16] ),
        .I2(\bmem_reg_n_0_[9][4] ),
        .I3(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[4] ),
        .O(\s1WgTrigGateDelayTime[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[7]_i_2 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[6] ),
        .I2(\bmem_reg_n_0_[9][6] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[6] ),
        .I4(\s1WgTrigGateDelayTime[7]_i_10_n_0 ),
        .O(\s1WgTrigGateDelayTime[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[7]_i_3 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[5] ),
        .I2(\bmem_reg_n_0_[9][5] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[5] ),
        .I4(\s1WgTrigGateDelayTime[7]_i_11_n_0 ),
        .O(\s1WgTrigGateDelayTime[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \s1WgTrigGateDelayTime[7]_i_4 
       (.I0(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I1(\s1VideoGateDelayTime_reg_n_0_[4] ),
        .I2(\bmem_reg_n_0_[9][4] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[4] ),
        .I4(\s1WgTrigGateDelayTime[7]_i_12_n_0 ),
        .O(\s1WgTrigGateDelayTime[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \s1WgTrigGateDelayTime[7]_i_5 
       (.I0(\s1VideoGateDelayTime_reg_n_0_[3] ),
        .I1(\bmem_reg_n_0_[9][3] ),
        .I2(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[3] ),
        .O(\s1WgTrigGateDelayTime[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[7]_i_6 
       (.I0(\s1WgTrigGateDelayTime[7]_i_2_n_0 ),
        .I1(\s1WgTrigGateDelayTime[7]_i_13_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[7] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[7] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[7]_i_7 
       (.I0(\s1WgTrigGateDelayTime[7]_i_3_n_0 ),
        .I1(\s1WgTrigGateDelayTime[7]_i_14_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[6] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[6] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[7]_i_8 
       (.I0(\s1WgTrigGateDelayTime[7]_i_4_n_0 ),
        .I1(\s1WgTrigGateDelayTime[7]_i_15_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[5] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[5] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9696666696969966)) 
    \s1WgTrigGateDelayTime[7]_i_9 
       (.I0(\s1WgTrigGateDelayTime[7]_i_5_n_0 ),
        .I1(\s1WgTrigGateDelayTime[7]_i_16_n_0 ),
        .I2(\s1VideoGateDelayTime_reg_n_0_[4] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[4] ),
        .I4(\s1WgTrigGateDelayTime[19]_i_3_n_0 ),
        .I5(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .O(\s1WgTrigGateDelayTime[7]_i_9_n_0 ));
  FDRE \s1WgTrigGateDelayTime_reg[0] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[0]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[10] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[10]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[11] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[11]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateDelayTime_reg[11]_i_1 
       (.CI(\s1WgTrigGateDelayTime_reg[7]_i_1_n_0 ),
        .CO({\s1WgTrigGateDelayTime_reg[11]_i_1_n_0 ,\s1WgTrigGateDelayTime_reg[11]_i_1_n_1 ,\s1WgTrigGateDelayTime_reg[11]_i_1_n_2 ,\s1WgTrigGateDelayTime_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1WgTrigGateDelayTime[11]_i_2_n_0 ,\s1WgTrigGateDelayTime[11]_i_3_n_0 ,\s1WgTrigGateDelayTime[11]_i_4_n_0 ,\s1WgTrigGateDelayTime[11]_i_5_n_0 }),
        .O(s1WgTrigGateDelayTime[11:8]),
        .S({\s1WgTrigGateDelayTime[11]_i_6_n_0 ,\s1WgTrigGateDelayTime[11]_i_7_n_0 ,\s1WgTrigGateDelayTime[11]_i_8_n_0 ,\s1WgTrigGateDelayTime[11]_i_9_n_0 }));
  FDRE \s1WgTrigGateDelayTime_reg[12] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[12]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[13] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[13]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[14] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[14]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[15] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[15]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateDelayTime_reg[15]_i_1 
       (.CI(\s1WgTrigGateDelayTime_reg[11]_i_1_n_0 ),
        .CO({\s1WgTrigGateDelayTime_reg[15]_i_1_n_0 ,\s1WgTrigGateDelayTime_reg[15]_i_1_n_1 ,\s1WgTrigGateDelayTime_reg[15]_i_1_n_2 ,\s1WgTrigGateDelayTime_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1WgTrigGateDelayTime[15]_i_2_n_0 ,\s1WgTrigGateDelayTime[15]_i_3_n_0 ,\s1WgTrigGateDelayTime[15]_i_4_n_0 ,\s1WgTrigGateDelayTime[15]_i_5_n_0 }),
        .O(s1WgTrigGateDelayTime[15:12]),
        .S({\s1WgTrigGateDelayTime[15]_i_6_n_0 ,\s1WgTrigGateDelayTime[15]_i_7_n_0 ,\s1WgTrigGateDelayTime[15]_i_8_n_0 ,\s1WgTrigGateDelayTime[15]_i_9_n_0 }));
  FDRE \s1WgTrigGateDelayTime_reg[16] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[16]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[17] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[17]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[18] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[18]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[19] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[19]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateDelayTime_reg[19]_i_2 
       (.CI(\s1WgTrigGateDelayTime_reg[15]_i_1_n_0 ),
        .CO({\NLW_s1WgTrigGateDelayTime_reg[19]_i_2_CO_UNCONNECTED [3],\s1WgTrigGateDelayTime_reg[19]_i_2_n_1 ,\s1WgTrigGateDelayTime_reg[19]_i_2_n_2 ,\s1WgTrigGateDelayTime_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s1WgTrigGateDelayTime[19]_i_4_n_0 ,\s1WgTrigGateDelayTime[19]_i_5_n_0 ,\s1WgTrigGateDelayTime[19]_i_6_n_0 }),
        .O(s1WgTrigGateDelayTime[19:16]),
        .S({\s1WgTrigGateDelayTime[19]_i_7_n_0 ,\s1WgTrigGateDelayTime[19]_i_8_n_0 ,\s1WgTrigGateDelayTime[19]_i_9_n_0 ,\s1WgTrigGateDelayTime[19]_i_10_n_0 }));
  FDRE \s1WgTrigGateDelayTime_reg[1] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[1]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[2] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[2]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[3] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[3]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateDelayTime_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s1WgTrigGateDelayTime_reg[3]_i_1_n_0 ,\s1WgTrigGateDelayTime_reg[3]_i_1_n_1 ,\s1WgTrigGateDelayTime_reg[3]_i_1_n_2 ,\s1WgTrigGateDelayTime_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1WgTrigGateDelayTime[3]_i_2_n_0 ,\s1WgTrigGateDelayTime[3]_i_3_n_0 ,\s1WgTrigGateDelayTime[3]_i_4_n_0 ,1'b0}),
        .O(s1WgTrigGateDelayTime[3:0]),
        .S({\s1WgTrigGateDelayTime[3]_i_5_n_0 ,\s1WgTrigGateDelayTime[3]_i_6_n_0 ,\s1WgTrigGateDelayTime[3]_i_7_n_0 ,\s1WgTrigGateDelayTime[3]_i_8_n_0 }));
  FDRE \s1WgTrigGateDelayTime_reg[4] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[4]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[5] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[5]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[6] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[6]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[7] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[7]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateDelayTime_reg[7]_i_1 
       (.CI(\s1WgTrigGateDelayTime_reg[3]_i_1_n_0 ),
        .CO({\s1WgTrigGateDelayTime_reg[7]_i_1_n_0 ,\s1WgTrigGateDelayTime_reg[7]_i_1_n_1 ,\s1WgTrigGateDelayTime_reg[7]_i_1_n_2 ,\s1WgTrigGateDelayTime_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s1WgTrigGateDelayTime[7]_i_2_n_0 ,\s1WgTrigGateDelayTime[7]_i_3_n_0 ,\s1WgTrigGateDelayTime[7]_i_4_n_0 ,\s1WgTrigGateDelayTime[7]_i_5_n_0 }),
        .O(s1WgTrigGateDelayTime[7:4]),
        .S({\s1WgTrigGateDelayTime[7]_i_6_n_0 ,\s1WgTrigGateDelayTime[7]_i_7_n_0 ,\s1WgTrigGateDelayTime[7]_i_8_n_0 ,\s1WgTrigGateDelayTime[7]_i_9_n_0 }));
  FDRE \s1WgTrigGateDelayTime_reg[8] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[8]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \s1WgTrigGateDelayTime_reg[9] 
       (.C(clk160m),
        .CE(\s1WgTrigGateDelayTime[19]_i_1_n_0 ),
        .D(s1WgTrigGateDelayTime[9]),
        .Q(\s1WgTrigGateDelayTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_10 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[5] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[5] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[4] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[4] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[3] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[3] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_11 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[2] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[2] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[1] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[1] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[0] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[0] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_4 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[18] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[19] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_5 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[17] ),
        .I1(\s1WgTrigGateDelayTime_reg_n_0_[16] ),
        .I2(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I3(\s1WgTrigGateDelayTime_reg_n_0_[15] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_6 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[14] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[14] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[13] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[13] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[12] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[12] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_7 
       (.I0(s1WgTrigGateWidthTimeCnt_reg[0]),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_8 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[11] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[11] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[10] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[10] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[9] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[9] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \s1WgTrigGateWidthTimeCnt[0]_i_9 
       (.I0(\s1WgTrigGateDelayTime_reg_n_0_[8] ),
        .I1(\s1VideoGateDelayTimeCnt_reg_n_0_[8] ),
        .I2(\s1WgTrigGateDelayTime_reg_n_0_[7] ),
        .I3(\s1VideoGateDelayTimeCnt_reg_n_0_[7] ),
        .I4(\s1VideoGateDelayTimeCnt_reg_n_0_[6] ),
        .I5(\s1WgTrigGateDelayTime_reg_n_0_[6] ),
        .O(\s1WgTrigGateWidthTimeCnt[0]_i_9_n_0 ));
  FDSE \s1WgTrigGateWidthTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_7 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[0]),
        .S(s1WgTrigGateWidthTimeCnt0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[0]_i_1 
       (.CI(\s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\NLW_s1WgTrigGateWidthTimeCnt_reg[0]_i_1_CO_UNCONNECTED [3],s1WgTrigGateWidthTimeCnt0,\s1WgTrigGateWidthTimeCnt_reg[0]_i_1_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1WgTrigGateWidthTimeCnt_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\s1WgTrigGateWidthTimeCnt[0]_i_4_n_0 ,\s1WgTrigGateWidthTimeCnt[0]_i_5_n_0 ,\s1WgTrigGateWidthTimeCnt[0]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_0 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_1 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_4 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_5 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_6 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_7 }),
        .S({s1WgTrigGateWidthTimeCnt_reg[3:1],\s1WgTrigGateWidthTimeCnt[0]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_0 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_1 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1WgTrigGateWidthTimeCnt_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\s1WgTrigGateWidthTimeCnt[0]_i_8_n_0 ,\s1WgTrigGateWidthTimeCnt[0]_i_9_n_0 ,\s1WgTrigGateWidthTimeCnt[0]_i_10_n_0 ,\s1WgTrigGateWidthTimeCnt[0]_i_11_n_0 }));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_5 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[10]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_4 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[11]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_7 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[12]),
        .R(s1WgTrigGateWidthTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[12]_i_1 
       (.CI(\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_0 ,\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_1 ,\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_4 ,\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_5 ,\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_6 ,\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_7 }),
        .S(s1WgTrigGateWidthTimeCnt_reg[15:12]));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_6 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[13]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_5 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[14]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_4 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[15]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_7 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[16]),
        .R(s1WgTrigGateWidthTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[16]_i_1 
       (.CI(\s1WgTrigGateWidthTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_s1WgTrigGateWidthTimeCnt_reg[16]_i_1_CO_UNCONNECTED [3],\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_1 ,\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_4 ,\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_5 ,\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_6 ,\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_7 }),
        .S(s1WgTrigGateWidthTimeCnt_reg[19:16]));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_6 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[17]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_5 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[18]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[16]_i_1_n_4 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[19]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_6 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[1]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_5 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[2]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_4 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[3]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_7 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[4]),
        .R(s1WgTrigGateWidthTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[4]_i_1 
       (.CI(\s1WgTrigGateWidthTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_0 ,\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_1 ,\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_4 ,\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_5 ,\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_6 ,\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_7 }),
        .S(s1WgTrigGateWidthTimeCnt_reg[7:4]));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_6 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[5]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_5 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[6]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_4 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[7]),
        .R(s1WgTrigGateWidthTimeCnt0));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_7 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[8]),
        .R(s1WgTrigGateWidthTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s1WgTrigGateWidthTimeCnt_reg[8]_i_1 
       (.CI(\s1WgTrigGateWidthTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_0 ,\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_1 ,\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_2 ,\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_4 ,\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_5 ,\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_6 ,\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_7 }),
        .S(s1WgTrigGateWidthTimeCnt_reg[11:8]));
  FDRE \s1WgTrigGateWidthTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\s1WgTrigGateWidthTimeCnt_reg[8]_i_1_n_6 ),
        .Q(s1WgTrigGateWidthTimeCnt_reg[9]),
        .R(s1WgTrigGateWidthTimeCnt0));
  LUT3 #(
    .INIT(8'hF4)) 
    s1WgTrigGate_f_i_1
       (.I0(s1SyncInhibit_f),
        .I1(s1WgTrigGateWidthTimeCnt0),
        .I2(s1WgTrigGate_f_i_2_n_0),
        .O(s1WgTrigGate_f_i_1_n_0));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    s1WgTrigGate_f_i_2
       (.I0(s1WgTrigGate_f_reg_n_0),
        .I1(s1WgTrigGateWidthTimeCnt_reg[1]),
        .I2(s1WgTrigGateWidthTimeCnt_reg[0]),
        .I3(s1WgTrigGate_f_i_3_n_0),
        .I4(s1WgTrigGate_f_i_4_n_0),
        .I5(s1WgTrigGate_f_i_5_n_0),
        .O(s1WgTrigGate_f_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    s1WgTrigGate_f_i_3
       (.I0(s1WgTrigGateWidthTimeCnt_reg[10]),
        .I1(s1WgTrigGateWidthTimeCnt_reg[11]),
        .I2(s1WgTrigGateWidthTimeCnt_reg[8]),
        .I3(s1WgTrigGateWidthTimeCnt_reg[9]),
        .I4(s1WgTrigGateWidthTimeCnt_reg[13]),
        .I5(s1WgTrigGateWidthTimeCnt_reg[12]),
        .O(s1WgTrigGate_f_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    s1WgTrigGate_f_i_4
       (.I0(s1WgTrigGateWidthTimeCnt_reg[4]),
        .I1(s1WgTrigGateWidthTimeCnt_reg[5]),
        .I2(s1WgTrigGateWidthTimeCnt_reg[2]),
        .I3(s1WgTrigGateWidthTimeCnt_reg[3]),
        .I4(s1WgTrigGateWidthTimeCnt_reg[7]),
        .I5(s1WgTrigGateWidthTimeCnt_reg[6]),
        .O(s1WgTrigGate_f_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    s1WgTrigGate_f_i_5
       (.I0(s1WgTrigGateWidthTimeCnt_reg[16]),
        .I1(s1WgTrigGateWidthTimeCnt_reg[17]),
        .I2(s1WgTrigGateWidthTimeCnt_reg[14]),
        .I3(s1WgTrigGateWidthTimeCnt_reg[15]),
        .I4(s1WgTrigGateWidthTimeCnt_reg[19]),
        .I5(s1WgTrigGateWidthTimeCnt_reg[18]),
        .O(s1WgTrigGate_f_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s1WgTrigGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(s1WgTrigGate_f_i_1_n_0),
        .Q(s1WgTrigGate_f_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \s2CommDelayTime[0]_i_1 
       (.I0(\rmem[8][31]_i_2_n_0 ),
        .I1(hostS2RxGateHTimeCnt_reg[1]),
        .I2(\s2CommDeltaTime_reg_n_0_[23] ),
        .I3(hostS2RxGateHTimeCnt_reg[2]),
        .I4(hostS2RxGateHTimeCnt_reg[0]),
        .O(\s2CommDelayTime[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_10 
       (.I0(s2CommDelayTime_reg[22]),
        .I1(\s2CommDeltaTime_reg_n_0_[22] ),
        .I2(\s2CommDeltaTime_reg_n_0_[23] ),
        .I3(s2CommDelayTime_reg[23]),
        .O(\s2CommDelayTime[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_11 
       (.I0(s2CommDelayTime_reg[20]),
        .I1(\s2CommDeltaTime_reg_n_0_[20] ),
        .I2(\s2CommDeltaTime_reg_n_0_[21] ),
        .I3(s2CommDelayTime_reg[21]),
        .O(\s2CommDelayTime[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_12 
       (.I0(s2CommDelayTime_reg[18]),
        .I1(\s2CommDeltaTime_reg_n_0_[18] ),
        .I2(\s2CommDeltaTime_reg_n_0_[19] ),
        .I3(s2CommDelayTime_reg[19]),
        .O(\s2CommDelayTime[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_13 
       (.I0(s2CommDelayTime_reg[16]),
        .I1(\s2CommDeltaTime_reg_n_0_[16] ),
        .I2(\s2CommDeltaTime_reg_n_0_[17] ),
        .I3(s2CommDelayTime_reg[17]),
        .O(\s2CommDelayTime[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_14 
       (.I0(\s2CommDeltaTime_reg_n_0_[22] ),
        .I1(s2CommDelayTime_reg[22]),
        .I2(s2CommDelayTime_reg[23]),
        .I3(\s2CommDeltaTime_reg_n_0_[23] ),
        .O(\s2CommDelayTime[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_15 
       (.I0(\s2CommDeltaTime_reg_n_0_[20] ),
        .I1(s2CommDelayTime_reg[20]),
        .I2(s2CommDelayTime_reg[21]),
        .I3(\s2CommDeltaTime_reg_n_0_[21] ),
        .O(\s2CommDelayTime[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_16 
       (.I0(\s2CommDeltaTime_reg_n_0_[18] ),
        .I1(s2CommDelayTime_reg[18]),
        .I2(s2CommDelayTime_reg[19]),
        .I3(\s2CommDeltaTime_reg_n_0_[19] ),
        .O(\s2CommDelayTime[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_17 
       (.I0(\s2CommDeltaTime_reg_n_0_[16] ),
        .I1(s2CommDelayTime_reg[16]),
        .I2(s2CommDelayTime_reg[17]),
        .I3(\s2CommDeltaTime_reg_n_0_[17] ),
        .O(\s2CommDelayTime[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_19 
       (.I0(\s2CommDeltaTime_reg_n_0_[22] ),
        .I1(s2CommDelayTime_reg[22]),
        .I2(s2CommDelayTime_reg[23]),
        .I3(\s2CommDeltaTime_reg_n_0_[23] ),
        .O(\s2CommDelayTime[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022200000)) 
    \s2CommDelayTime[0]_i_2 
       (.I0(\rmem[8][31]_i_2_n_0 ),
        .I1(hostS2RxGateHTimeCnt_reg[1]),
        .I2(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I3(\s2CommDelayTime_reg[0]_i_5_n_0 ),
        .I4(hostS2RxGateHTimeCnt_reg[2]),
        .I5(hostS2RxGateHTimeCnt_reg[0]),
        .O(\s2CommDelayTime[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_20 
       (.I0(\s2CommDeltaTime_reg_n_0_[20] ),
        .I1(s2CommDelayTime_reg[20]),
        .I2(s2CommDelayTime_reg[21]),
        .I3(\s2CommDeltaTime_reg_n_0_[21] ),
        .O(\s2CommDelayTime[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_21 
       (.I0(\s2CommDeltaTime_reg_n_0_[18] ),
        .I1(s2CommDelayTime_reg[18]),
        .I2(s2CommDelayTime_reg[19]),
        .I3(\s2CommDeltaTime_reg_n_0_[19] ),
        .O(\s2CommDelayTime[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_22 
       (.I0(\s2CommDeltaTime_reg_n_0_[16] ),
        .I1(s2CommDelayTime_reg[16]),
        .I2(s2CommDelayTime_reg[17]),
        .I3(\s2CommDeltaTime_reg_n_0_[17] ),
        .O(\s2CommDelayTime[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_23 
       (.I0(\s2CommDeltaTime_reg_n_0_[22] ),
        .I1(s2CommDelayTime_reg[22]),
        .I2(s2CommDelayTime_reg[23]),
        .I3(\s2CommDeltaTime_reg_n_0_[23] ),
        .O(\s2CommDelayTime[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_24 
       (.I0(\s2CommDeltaTime_reg_n_0_[20] ),
        .I1(s2CommDelayTime_reg[20]),
        .I2(s2CommDelayTime_reg[21]),
        .I3(\s2CommDeltaTime_reg_n_0_[21] ),
        .O(\s2CommDelayTime[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_25 
       (.I0(\s2CommDeltaTime_reg_n_0_[18] ),
        .I1(s2CommDelayTime_reg[18]),
        .I2(s2CommDelayTime_reg[19]),
        .I3(\s2CommDeltaTime_reg_n_0_[19] ),
        .O(\s2CommDelayTime[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_26 
       (.I0(\s2CommDeltaTime_reg_n_0_[16] ),
        .I1(s2CommDelayTime_reg[16]),
        .I2(s2CommDelayTime_reg[17]),
        .I3(\s2CommDeltaTime_reg_n_0_[17] ),
        .O(\s2CommDelayTime[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_28 
       (.I0(s2CommDelayTime_reg[14]),
        .I1(\s2CommDeltaTime_reg_n_0_[14] ),
        .I2(\s2CommDeltaTime_reg_n_0_[15] ),
        .I3(s2CommDelayTime_reg[15]),
        .O(\s2CommDelayTime[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_29 
       (.I0(s2CommDelayTime_reg[12]),
        .I1(\s2CommDeltaTime_reg_n_0_[12] ),
        .I2(\s2CommDeltaTime_reg_n_0_[13] ),
        .I3(s2CommDelayTime_reg[13]),
        .O(\s2CommDelayTime[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_30 
       (.I0(s2CommDelayTime_reg__0[10]),
        .I1(\s2CommDeltaTime_reg_n_0_[10] ),
        .I2(\s2CommDeltaTime_reg_n_0_[11] ),
        .I3(s2CommDelayTime_reg__0[11]),
        .O(\s2CommDelayTime[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_31 
       (.I0(s2CommDelayTime_reg__0[8]),
        .I1(\s2CommDeltaTime_reg_n_0_[8] ),
        .I2(\s2CommDeltaTime_reg_n_0_[9] ),
        .I3(s2CommDelayTime_reg__0[9]),
        .O(\s2CommDelayTime[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_32 
       (.I0(\s2CommDeltaTime_reg_n_0_[14] ),
        .I1(s2CommDelayTime_reg[14]),
        .I2(s2CommDelayTime_reg[15]),
        .I3(\s2CommDeltaTime_reg_n_0_[15] ),
        .O(\s2CommDelayTime[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_33 
       (.I0(\s2CommDeltaTime_reg_n_0_[12] ),
        .I1(s2CommDelayTime_reg[12]),
        .I2(s2CommDelayTime_reg[13]),
        .I3(\s2CommDeltaTime_reg_n_0_[13] ),
        .O(\s2CommDelayTime[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_34 
       (.I0(\s2CommDeltaTime_reg_n_0_[10] ),
        .I1(s2CommDelayTime_reg__0[10]),
        .I2(s2CommDelayTime_reg__0[11]),
        .I3(\s2CommDeltaTime_reg_n_0_[11] ),
        .O(\s2CommDelayTime[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_35 
       (.I0(\s2CommDeltaTime_reg_n_0_[8] ),
        .I1(s2CommDelayTime_reg__0[8]),
        .I2(s2CommDelayTime_reg__0[9]),
        .I3(\s2CommDeltaTime_reg_n_0_[9] ),
        .O(\s2CommDelayTime[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_37 
       (.I0(\s2CommDeltaTime_reg_n_0_[14] ),
        .I1(s2CommDelayTime_reg[14]),
        .I2(s2CommDelayTime_reg[15]),
        .I3(\s2CommDeltaTime_reg_n_0_[15] ),
        .O(\s2CommDelayTime[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_38 
       (.I0(\s2CommDeltaTime_reg_n_0_[12] ),
        .I1(s2CommDelayTime_reg[12]),
        .I2(s2CommDelayTime_reg[13]),
        .I3(\s2CommDeltaTime_reg_n_0_[13] ),
        .O(\s2CommDelayTime[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_39 
       (.I0(\s2CommDeltaTime_reg_n_0_[10] ),
        .I1(s2CommDelayTime_reg__0[10]),
        .I2(s2CommDelayTime_reg__0[11]),
        .I3(\s2CommDeltaTime_reg_n_0_[11] ),
        .O(\s2CommDelayTime[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_40 
       (.I0(\s2CommDeltaTime_reg_n_0_[8] ),
        .I1(s2CommDelayTime_reg__0[8]),
        .I2(s2CommDelayTime_reg__0[9]),
        .I3(\s2CommDeltaTime_reg_n_0_[9] ),
        .O(\s2CommDelayTime[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_41 
       (.I0(\s2CommDeltaTime_reg_n_0_[14] ),
        .I1(s2CommDelayTime_reg[14]),
        .I2(s2CommDelayTime_reg[15]),
        .I3(\s2CommDeltaTime_reg_n_0_[15] ),
        .O(\s2CommDelayTime[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_42 
       (.I0(\s2CommDeltaTime_reg_n_0_[12] ),
        .I1(s2CommDelayTime_reg[12]),
        .I2(s2CommDelayTime_reg[13]),
        .I3(\s2CommDeltaTime_reg_n_0_[13] ),
        .O(\s2CommDelayTime[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_43 
       (.I0(\s2CommDeltaTime_reg_n_0_[10] ),
        .I1(s2CommDelayTime_reg__0[10]),
        .I2(s2CommDelayTime_reg__0[11]),
        .I3(\s2CommDeltaTime_reg_n_0_[11] ),
        .O(\s2CommDelayTime[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_44 
       (.I0(\s2CommDeltaTime_reg_n_0_[8] ),
        .I1(s2CommDelayTime_reg__0[8]),
        .I2(s2CommDelayTime_reg__0[9]),
        .I3(\s2CommDeltaTime_reg_n_0_[9] ),
        .O(\s2CommDelayTime[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_45 
       (.I0(s2CommDelayTime_reg__0[6]),
        .I1(\s2CommDeltaTime_reg_n_0_[6] ),
        .I2(\s2CommDeltaTime_reg_n_0_[7] ),
        .I3(s2CommDelayTime_reg__0[7]),
        .O(\s2CommDelayTime[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_46 
       (.I0(s2CommDelayTime_reg__0[4]),
        .I1(\s2CommDeltaTime_reg_n_0_[4] ),
        .I2(\s2CommDeltaTime_reg_n_0_[5] ),
        .I3(s2CommDelayTime_reg__0[5]),
        .O(\s2CommDelayTime[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_47 
       (.I0(s2CommDelayTime_reg__0[2]),
        .I1(\s2CommDeltaTime_reg_n_0_[2] ),
        .I2(\s2CommDeltaTime_reg_n_0_[3] ),
        .I3(s2CommDelayTime_reg__0[3]),
        .O(\s2CommDelayTime[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_48 
       (.I0(s2CommDelayTime_reg[0]),
        .I1(\s2CommDeltaTime_reg_n_0_[0] ),
        .I2(\s2CommDeltaTime_reg_n_0_[1] ),
        .I3(s2CommDelayTime_reg__0[1]),
        .O(\s2CommDelayTime[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_49 
       (.I0(\s2CommDeltaTime_reg_n_0_[6] ),
        .I1(s2CommDelayTime_reg__0[6]),
        .I2(s2CommDelayTime_reg__0[7]),
        .I3(\s2CommDeltaTime_reg_n_0_[7] ),
        .O(\s2CommDelayTime[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_50 
       (.I0(\s2CommDeltaTime_reg_n_0_[4] ),
        .I1(s2CommDelayTime_reg__0[4]),
        .I2(s2CommDelayTime_reg__0[5]),
        .I3(\s2CommDeltaTime_reg_n_0_[5] ),
        .O(\s2CommDelayTime[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_51 
       (.I0(\s2CommDeltaTime_reg_n_0_[2] ),
        .I1(s2CommDelayTime_reg__0[2]),
        .I2(s2CommDelayTime_reg__0[3]),
        .I3(\s2CommDeltaTime_reg_n_0_[3] ),
        .O(\s2CommDelayTime[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_52 
       (.I0(\s2CommDeltaTime_reg_n_0_[0] ),
        .I1(s2CommDelayTime_reg[0]),
        .I2(s2CommDelayTime_reg__0[1]),
        .I3(\s2CommDeltaTime_reg_n_0_[1] ),
        .O(\s2CommDelayTime[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_53 
       (.I0(\s2CommDeltaTime_reg_n_0_[6] ),
        .I1(s2CommDelayTime_reg__0[6]),
        .I2(s2CommDelayTime_reg__0[7]),
        .I3(\s2CommDeltaTime_reg_n_0_[7] ),
        .O(\s2CommDelayTime[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_54 
       (.I0(\s2CommDeltaTime_reg_n_0_[4] ),
        .I1(s2CommDelayTime_reg__0[4]),
        .I2(s2CommDelayTime_reg__0[5]),
        .I3(\s2CommDeltaTime_reg_n_0_[5] ),
        .O(\s2CommDelayTime[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_55 
       (.I0(\s2CommDeltaTime_reg_n_0_[2] ),
        .I1(s2CommDelayTime_reg__0[2]),
        .I2(s2CommDelayTime_reg__0[3]),
        .I3(\s2CommDeltaTime_reg_n_0_[3] ),
        .O(\s2CommDelayTime[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s2CommDelayTime[0]_i_56 
       (.I0(\s2CommDeltaTime_reg_n_0_[0] ),
        .I1(s2CommDelayTime_reg[0]),
        .I2(s2CommDelayTime_reg__0[1]),
        .I3(\s2CommDeltaTime_reg_n_0_[1] ),
        .O(\s2CommDelayTime[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_57 
       (.I0(\s2CommDeltaTime_reg_n_0_[6] ),
        .I1(s2CommDelayTime_reg__0[6]),
        .I2(s2CommDelayTime_reg__0[7]),
        .I3(\s2CommDeltaTime_reg_n_0_[7] ),
        .O(\s2CommDelayTime[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_58 
       (.I0(\s2CommDeltaTime_reg_n_0_[4] ),
        .I1(s2CommDelayTime_reg__0[4]),
        .I2(s2CommDelayTime_reg__0[5]),
        .I3(\s2CommDeltaTime_reg_n_0_[5] ),
        .O(\s2CommDelayTime[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_59 
       (.I0(\s2CommDeltaTime_reg_n_0_[2] ),
        .I1(s2CommDelayTime_reg__0[2]),
        .I2(s2CommDelayTime_reg__0[3]),
        .I3(\s2CommDeltaTime_reg_n_0_[3] ),
        .O(\s2CommDelayTime[0]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[0]_i_6 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[3]),
        .O(\s2CommDelayTime[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s2CommDelayTime[0]_i_60 
       (.I0(\s2CommDeltaTime_reg_n_0_[0] ),
        .I1(s2CommDelayTime_reg[0]),
        .I2(s2CommDelayTime_reg__0[1]),
        .I3(\s2CommDeltaTime_reg_n_0_[1] ),
        .O(\s2CommDelayTime[0]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[0]_i_7 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[2]),
        .O(\s2CommDelayTime[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[0]_i_8 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[1]),
        .O(\s2CommDelayTime[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[12]_i_2 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[15]),
        .O(\s2CommDelayTime[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[12]_i_3 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[14]),
        .O(\s2CommDelayTime[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[12]_i_4 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[13]),
        .O(\s2CommDelayTime[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[12]_i_5 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[12]),
        .O(\s2CommDelayTime[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[16]_i_2 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[19]),
        .O(\s2CommDelayTime[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[16]_i_3 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[18]),
        .O(\s2CommDelayTime[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[16]_i_4 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[17]),
        .O(\s2CommDelayTime[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[16]_i_5 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[16]),
        .O(\s2CommDelayTime[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[20]_i_2 
       (.I0(s2CommDelayTime_reg[23]),
        .I1(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .O(\s2CommDelayTime[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[20]_i_3 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[22]),
        .O(\s2CommDelayTime[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[20]_i_4 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[21]),
        .O(\s2CommDelayTime[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[20]_i_5 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg[20]),
        .O(\s2CommDelayTime[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[4]_i_2 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[7]),
        .O(\s2CommDelayTime[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[4]_i_3 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[6]),
        .O(\s2CommDelayTime[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[4]_i_4 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[5]),
        .O(\s2CommDelayTime[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[4]_i_5 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[4]),
        .O(\s2CommDelayTime[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[8]_i_2 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[11]),
        .O(\s2CommDelayTime[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[8]_i_3 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[10]),
        .O(\s2CommDelayTime[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[8]_i_4 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[9]),
        .O(\s2CommDelayTime[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s2CommDelayTime[8]_i_5 
       (.I0(\s2CommDelayTime_reg[0]_i_4_n_0 ),
        .I1(s2CommDelayTime_reg__0[8]),
        .O(\s2CommDelayTime[8]_i_5_n_0 ));
  FDRE \s2CommDelayTime_reg[0] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[0]_i_3_n_7 ),
        .Q(s2CommDelayTime_reg[0]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_18 
       (.CI(\s2CommDelayTime_reg[0]_i_36_n_0 ),
        .CO({\s2CommDelayTime_reg[0]_i_18_n_0 ,\s2CommDelayTime_reg[0]_i_18_n_1 ,\s2CommDelayTime_reg[0]_i_18_n_2 ,\s2CommDelayTime_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime[0]_i_37_n_0 ,\s2CommDelayTime[0]_i_38_n_0 ,\s2CommDelayTime[0]_i_39_n_0 ,\s2CommDelayTime[0]_i_40_n_0 }),
        .O(\NLW_s2CommDelayTime_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\s2CommDelayTime[0]_i_41_n_0 ,\s2CommDelayTime[0]_i_42_n_0 ,\s2CommDelayTime[0]_i_43_n_0 ,\s2CommDelayTime[0]_i_44_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_27 
       (.CI(1'b0),
        .CO({\s2CommDelayTime_reg[0]_i_27_n_0 ,\s2CommDelayTime_reg[0]_i_27_n_1 ,\s2CommDelayTime_reg[0]_i_27_n_2 ,\s2CommDelayTime_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime[0]_i_45_n_0 ,\s2CommDelayTime[0]_i_46_n_0 ,\s2CommDelayTime[0]_i_47_n_0 ,\s2CommDelayTime[0]_i_48_n_0 }),
        .O(\NLW_s2CommDelayTime_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\s2CommDelayTime[0]_i_49_n_0 ,\s2CommDelayTime[0]_i_50_n_0 ,\s2CommDelayTime[0]_i_51_n_0 ,\s2CommDelayTime[0]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\s2CommDelayTime_reg[0]_i_3_n_0 ,\s2CommDelayTime_reg[0]_i_3_n_1 ,\s2CommDelayTime_reg[0]_i_3_n_2 ,\s2CommDelayTime_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,1'b0}),
        .O({\s2CommDelayTime_reg[0]_i_3_n_4 ,\s2CommDelayTime_reg[0]_i_3_n_5 ,\s2CommDelayTime_reg[0]_i_3_n_6 ,\s2CommDelayTime_reg[0]_i_3_n_7 }),
        .S({\s2CommDelayTime[0]_i_6_n_0 ,\s2CommDelayTime[0]_i_7_n_0 ,\s2CommDelayTime[0]_i_8_n_0 ,s2CommDelayTime_reg[0]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_36 
       (.CI(1'b0),
        .CO({\s2CommDelayTime_reg[0]_i_36_n_0 ,\s2CommDelayTime_reg[0]_i_36_n_1 ,\s2CommDelayTime_reg[0]_i_36_n_2 ,\s2CommDelayTime_reg[0]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime[0]_i_53_n_0 ,\s2CommDelayTime[0]_i_54_n_0 ,\s2CommDelayTime[0]_i_55_n_0 ,\s2CommDelayTime[0]_i_56_n_0 }),
        .O(\NLW_s2CommDelayTime_reg[0]_i_36_O_UNCONNECTED [3:0]),
        .S({\s2CommDelayTime[0]_i_57_n_0 ,\s2CommDelayTime[0]_i_58_n_0 ,\s2CommDelayTime[0]_i_59_n_0 ,\s2CommDelayTime[0]_i_60_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_4 
       (.CI(\s2CommDelayTime_reg[0]_i_9_n_0 ),
        .CO({\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_1 ,\s2CommDelayTime_reg[0]_i_4_n_2 ,\s2CommDelayTime_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime[0]_i_10_n_0 ,\s2CommDelayTime[0]_i_11_n_0 ,\s2CommDelayTime[0]_i_12_n_0 ,\s2CommDelayTime[0]_i_13_n_0 }),
        .O(\NLW_s2CommDelayTime_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\s2CommDelayTime[0]_i_14_n_0 ,\s2CommDelayTime[0]_i_15_n_0 ,\s2CommDelayTime[0]_i_16_n_0 ,\s2CommDelayTime[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_5 
       (.CI(\s2CommDelayTime_reg[0]_i_18_n_0 ),
        .CO({\s2CommDelayTime_reg[0]_i_5_n_0 ,\s2CommDelayTime_reg[0]_i_5_n_1 ,\s2CommDelayTime_reg[0]_i_5_n_2 ,\s2CommDelayTime_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime[0]_i_19_n_0 ,\s2CommDelayTime[0]_i_20_n_0 ,\s2CommDelayTime[0]_i_21_n_0 ,\s2CommDelayTime[0]_i_22_n_0 }),
        .O(\NLW_s2CommDelayTime_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\s2CommDelayTime[0]_i_23_n_0 ,\s2CommDelayTime[0]_i_24_n_0 ,\s2CommDelayTime[0]_i_25_n_0 ,\s2CommDelayTime[0]_i_26_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[0]_i_9 
       (.CI(\s2CommDelayTime_reg[0]_i_27_n_0 ),
        .CO({\s2CommDelayTime_reg[0]_i_9_n_0 ,\s2CommDelayTime_reg[0]_i_9_n_1 ,\s2CommDelayTime_reg[0]_i_9_n_2 ,\s2CommDelayTime_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime[0]_i_28_n_0 ,\s2CommDelayTime[0]_i_29_n_0 ,\s2CommDelayTime[0]_i_30_n_0 ,\s2CommDelayTime[0]_i_31_n_0 }),
        .O(\NLW_s2CommDelayTime_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\s2CommDelayTime[0]_i_32_n_0 ,\s2CommDelayTime[0]_i_33_n_0 ,\s2CommDelayTime[0]_i_34_n_0 ,\s2CommDelayTime[0]_i_35_n_0 }));
  FDRE \s2CommDelayTime_reg[10] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[8]_i_1_n_5 ),
        .Q(s2CommDelayTime_reg__0[10]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[11] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[8]_i_1_n_4 ),
        .Q(s2CommDelayTime_reg__0[11]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[12] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[12]_i_1_n_7 ),
        .Q(s2CommDelayTime_reg[12]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[12]_i_1 
       (.CI(\s2CommDelayTime_reg[8]_i_1_n_0 ),
        .CO({\s2CommDelayTime_reg[12]_i_1_n_0 ,\s2CommDelayTime_reg[12]_i_1_n_1 ,\s2CommDelayTime_reg[12]_i_1_n_2 ,\s2CommDelayTime_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s2CommDelayTime_reg[12]_i_1_n_4 ,\s2CommDelayTime_reg[12]_i_1_n_5 ,\s2CommDelayTime_reg[12]_i_1_n_6 ,\s2CommDelayTime_reg[12]_i_1_n_7 }),
        .S({\s2CommDelayTime[12]_i_2_n_0 ,\s2CommDelayTime[12]_i_3_n_0 ,\s2CommDelayTime[12]_i_4_n_0 ,\s2CommDelayTime[12]_i_5_n_0 }));
  FDRE \s2CommDelayTime_reg[13] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[12]_i_1_n_6 ),
        .Q(s2CommDelayTime_reg[13]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[14] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[12]_i_1_n_5 ),
        .Q(s2CommDelayTime_reg[14]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[15] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[12]_i_1_n_4 ),
        .Q(s2CommDelayTime_reg[15]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[16] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[16]_i_1_n_7 ),
        .Q(s2CommDelayTime_reg[16]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[16]_i_1 
       (.CI(\s2CommDelayTime_reg[12]_i_1_n_0 ),
        .CO({\s2CommDelayTime_reg[16]_i_1_n_0 ,\s2CommDelayTime_reg[16]_i_1_n_1 ,\s2CommDelayTime_reg[16]_i_1_n_2 ,\s2CommDelayTime_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s2CommDelayTime_reg[16]_i_1_n_4 ,\s2CommDelayTime_reg[16]_i_1_n_5 ,\s2CommDelayTime_reg[16]_i_1_n_6 ,\s2CommDelayTime_reg[16]_i_1_n_7 }),
        .S({\s2CommDelayTime[16]_i_2_n_0 ,\s2CommDelayTime[16]_i_3_n_0 ,\s2CommDelayTime[16]_i_4_n_0 ,\s2CommDelayTime[16]_i_5_n_0 }));
  FDRE \s2CommDelayTime_reg[17] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[16]_i_1_n_6 ),
        .Q(s2CommDelayTime_reg[17]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[18] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[16]_i_1_n_5 ),
        .Q(s2CommDelayTime_reg[18]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[19] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[16]_i_1_n_4 ),
        .Q(s2CommDelayTime_reg[19]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[1] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[0]_i_3_n_6 ),
        .Q(s2CommDelayTime_reg__0[1]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[20] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[20]_i_1_n_7 ),
        .Q(s2CommDelayTime_reg[20]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[20]_i_1 
       (.CI(\s2CommDelayTime_reg[16]_i_1_n_0 ),
        .CO({\NLW_s2CommDelayTime_reg[20]_i_1_CO_UNCONNECTED [3],\s2CommDelayTime_reg[20]_i_1_n_1 ,\s2CommDelayTime_reg[20]_i_1_n_2 ,\s2CommDelayTime_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s2CommDelayTime_reg[20]_i_1_n_4 ,\s2CommDelayTime_reg[20]_i_1_n_5 ,\s2CommDelayTime_reg[20]_i_1_n_6 ,\s2CommDelayTime_reg[20]_i_1_n_7 }),
        .S({\s2CommDelayTime[20]_i_2_n_0 ,\s2CommDelayTime[20]_i_3_n_0 ,\s2CommDelayTime[20]_i_4_n_0 ,\s2CommDelayTime[20]_i_5_n_0 }));
  FDRE \s2CommDelayTime_reg[21] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[20]_i_1_n_6 ),
        .Q(s2CommDelayTime_reg[21]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[22] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[20]_i_1_n_5 ),
        .Q(s2CommDelayTime_reg[22]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[23] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[20]_i_1_n_4 ),
        .Q(s2CommDelayTime_reg[23]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[2] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[0]_i_3_n_5 ),
        .Q(s2CommDelayTime_reg__0[2]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[3] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[0]_i_3_n_4 ),
        .Q(s2CommDelayTime_reg__0[3]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[4] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[4]_i_1_n_7 ),
        .Q(s2CommDelayTime_reg__0[4]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[4]_i_1 
       (.CI(\s2CommDelayTime_reg[0]_i_3_n_0 ),
        .CO({\s2CommDelayTime_reg[4]_i_1_n_0 ,\s2CommDelayTime_reg[4]_i_1_n_1 ,\s2CommDelayTime_reg[4]_i_1_n_2 ,\s2CommDelayTime_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s2CommDelayTime_reg[4]_i_1_n_4 ,\s2CommDelayTime_reg[4]_i_1_n_5 ,\s2CommDelayTime_reg[4]_i_1_n_6 ,\s2CommDelayTime_reg[4]_i_1_n_7 }),
        .S({\s2CommDelayTime[4]_i_2_n_0 ,\s2CommDelayTime[4]_i_3_n_0 ,\s2CommDelayTime[4]_i_4_n_0 ,\s2CommDelayTime[4]_i_5_n_0 }));
  FDRE \s2CommDelayTime_reg[5] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[4]_i_1_n_6 ),
        .Q(s2CommDelayTime_reg__0[5]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[6] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[4]_i_1_n_5 ),
        .Q(s2CommDelayTime_reg__0[6]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[7] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[4]_i_1_n_4 ),
        .Q(s2CommDelayTime_reg__0[7]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  FDRE \s2CommDelayTime_reg[8] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[8]_i_1_n_7 ),
        .Q(s2CommDelayTime_reg__0[8]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDelayTime_reg[8]_i_1 
       (.CI(\s2CommDelayTime_reg[4]_i_1_n_0 ),
        .CO({\s2CommDelayTime_reg[8]_i_1_n_0 ,\s2CommDelayTime_reg[8]_i_1_n_1 ,\s2CommDelayTime_reg[8]_i_1_n_2 ,\s2CommDelayTime_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 ,\s2CommDelayTime_reg[0]_i_4_n_0 }),
        .O({\s2CommDelayTime_reg[8]_i_1_n_4 ,\s2CommDelayTime_reg[8]_i_1_n_5 ,\s2CommDelayTime_reg[8]_i_1_n_6 ,\s2CommDelayTime_reg[8]_i_1_n_7 }),
        .S({\s2CommDelayTime[8]_i_2_n_0 ,\s2CommDelayTime[8]_i_3_n_0 ,\s2CommDelayTime[8]_i_4_n_0 ,\s2CommDelayTime[8]_i_5_n_0 }));
  FDRE \s2CommDelayTime_reg[9] 
       (.C(clk160m),
        .CE(\s2CommDelayTime[0]_i_2_n_0 ),
        .D(\s2CommDelayTime_reg[8]_i_1_n_6 ),
        .Q(s2CommDelayTime_reg__0[9]),
        .R(\s2CommDelayTime[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[0]_i_1 
       (.I0(data1[0]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[0]_i_2_n_0 ),
        .O(s2CommDeltaTime[0]));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    \s2CommDeltaTime[0]_i_2 
       (.I0(\s2CommDeltaTime_reg[3]_i_8_n_7 ),
        .I1(\s2CommDeltaTime_reg_n_0_[0] ),
        .I2(data1[0]),
        .I3(\bmem_reg_n_0_[13][10] ),
        .I4(\bmem_reg_n_0_[13][11] ),
        .I5(\s2CommDeltaTime_reg[3]_i_9_n_7 ),
        .O(\s2CommDeltaTime[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[10]_i_1 
       (.I0(data1[10]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[10]_i_2_n_0 ),
        .O(s2CommDeltaTime[10]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s2CommDeltaTime[10]_i_2 
       (.I0(s2CommDeltaTime0[10]),
        .I1(\s2CommDeltaTime_reg[11]_i_9_n_5 ),
        .I2(data1[10]),
        .I3(\bmem_reg_n_0_[13][10] ),
        .I4(\bmem_reg_n_0_[13][11] ),
        .I5(\s2CommDeltaTime_reg[11]_i_8_n_5 ),
        .O(\s2CommDeltaTime[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[10]_i_4 
       (.I0(\s2CommDeltaTime_reg_n_0_[10] ),
        .O(\s2CommDeltaTime[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[10]_i_5 
       (.I0(\s2CommDeltaTime_reg_n_0_[9] ),
        .O(\s2CommDeltaTime[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[10]_i_6 
       (.I0(\s2CommDeltaTime_reg_n_0_[8] ),
        .O(\s2CommDeltaTime[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[11]_i_1 
       (.I0(data1[11]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[11]_i_3_n_0 ),
        .O(s2CommDeltaTime[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_10 
       (.I0(\bmem_reg[7]_143 [27]),
        .I1(\s2CommDeltaTime_reg_n_0_[11] ),
        .O(\s2CommDeltaTime[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_11 
       (.I0(\bmem_reg[7]_143 [26]),
        .I1(\s2CommDeltaTime_reg_n_0_[10] ),
        .O(\s2CommDeltaTime[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_12 
       (.I0(\bmem_reg[7]_143 [25]),
        .I1(\s2CommDeltaTime_reg_n_0_[9] ),
        .O(\s2CommDeltaTime[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_13 
       (.I0(\bmem_reg[7]_143 [24]),
        .I1(\s2CommDeltaTime_reg_n_0_[8] ),
        .O(\s2CommDeltaTime[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_14 
       (.I0(\bmem_reg[7]_143 [11]),
        .I1(\s2CommDeltaTime_reg_n_0_[11] ),
        .O(\s2CommDeltaTime[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_15 
       (.I0(\bmem_reg[7]_143 [10]),
        .I1(\s2CommDeltaTime_reg_n_0_[10] ),
        .O(\s2CommDeltaTime[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_16 
       (.I0(\bmem_reg[7]_143 [9]),
        .I1(\s2CommDeltaTime_reg_n_0_[9] ),
        .O(\s2CommDeltaTime[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_17 
       (.I0(\bmem_reg[7]_143 [8]),
        .I1(\s2CommDeltaTime_reg_n_0_[8] ),
        .O(\s2CommDeltaTime[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[11]_i_3 
       (.I0(data1[11]),
        .I1(\s2CommDeltaTime_reg[11]_i_8_n_4 ),
        .I2(s2CommDeltaTime0[11]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[11]_i_9_n_4 ),
        .O(\s2CommDeltaTime[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_4 
       (.I0(memSaveBuf1[11]),
        .I1(\s2CommTime_reg_n_0_[11] ),
        .O(\s2CommDeltaTime[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_5 
       (.I0(memSaveBuf1[10]),
        .I1(\s2CommTime_reg_n_0_[10] ),
        .O(\s2CommDeltaTime[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_6 
       (.I0(memSaveBuf1[9]),
        .I1(\s2CommTime_reg_n_0_[9] ),
        .O(\s2CommDeltaTime[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[11]_i_7 
       (.I0(memSaveBuf1[8]),
        .I1(\s2CommTime_reg_n_0_[8] ),
        .O(\s2CommDeltaTime[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[12]_i_1 
       (.I0(data1[12]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[12]_i_2_n_0 ),
        .O(s2CommDeltaTime[12]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[12]_i_2 
       (.I0(data1[12]),
        .I1(\s2CommDeltaTime_reg[15]_i_8_n_7 ),
        .I2(s2CommDeltaTime0[12]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[15]_i_9_n_7 ),
        .O(\s2CommDeltaTime[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[13]_i_1 
       (.I0(data1[13]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[13]_i_2_n_0 ),
        .O(s2CommDeltaTime[13]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[13]_i_2 
       (.I0(data1[13]),
        .I1(\s2CommDeltaTime_reg[15]_i_8_n_6 ),
        .I2(s2CommDeltaTime0[13]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[15]_i_9_n_6 ),
        .O(\s2CommDeltaTime[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[14]_i_1 
       (.I0(data1[14]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[14]_i_2_n_0 ),
        .O(s2CommDeltaTime[14]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[14]_i_2 
       (.I0(data1[14]),
        .I1(\s2CommDeltaTime_reg[15]_i_8_n_5 ),
        .I2(s2CommDeltaTime0[14]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[15]_i_9_n_5 ),
        .O(\s2CommDeltaTime[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[14]_i_4 
       (.I0(\s2CommDeltaTime_reg_n_0_[14] ),
        .O(\s2CommDeltaTime[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[14]_i_5 
       (.I0(\s2CommDeltaTime_reg_n_0_[13] ),
        .O(\s2CommDeltaTime[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[14]_i_6 
       (.I0(\s2CommDeltaTime_reg_n_0_[12] ),
        .O(\s2CommDeltaTime[14]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[14]_i_7 
       (.I0(\s2CommDeltaTime_reg_n_0_[11] ),
        .O(\s2CommDeltaTime[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[15]_i_1 
       (.I0(data1[15]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[15]_i_3_n_0 ),
        .O(s2CommDeltaTime[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_10 
       (.I0(\bmem_reg[7]_143 [31]),
        .I1(\s2CommDeltaTime_reg_n_0_[15] ),
        .O(\s2CommDeltaTime[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_11 
       (.I0(\bmem_reg[7]_143 [30]),
        .I1(\s2CommDeltaTime_reg_n_0_[14] ),
        .O(\s2CommDeltaTime[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_12 
       (.I0(\bmem_reg[7]_143 [29]),
        .I1(\s2CommDeltaTime_reg_n_0_[13] ),
        .O(\s2CommDeltaTime[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_13 
       (.I0(\bmem_reg[7]_143 [28]),
        .I1(\s2CommDeltaTime_reg_n_0_[12] ),
        .O(\s2CommDeltaTime[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_14 
       (.I0(\bmem_reg[7]_143 [15]),
        .I1(\s2CommDeltaTime_reg_n_0_[15] ),
        .O(\s2CommDeltaTime[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_15 
       (.I0(\bmem_reg[7]_143 [14]),
        .I1(\s2CommDeltaTime_reg_n_0_[14] ),
        .O(\s2CommDeltaTime[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_16 
       (.I0(\bmem_reg[7]_143 [13]),
        .I1(\s2CommDeltaTime_reg_n_0_[13] ),
        .O(\s2CommDeltaTime[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_17 
       (.I0(\bmem_reg[7]_143 [12]),
        .I1(\s2CommDeltaTime_reg_n_0_[12] ),
        .O(\s2CommDeltaTime[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[15]_i_3 
       (.I0(data1[15]),
        .I1(\s2CommDeltaTime_reg[15]_i_8_n_4 ),
        .I2(s2CommDeltaTime0[15]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[15]_i_9_n_4 ),
        .O(\s2CommDeltaTime[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_4 
       (.I0(memSaveBuf1[15]),
        .I1(\s2CommTime_reg_n_0_[15] ),
        .O(\s2CommDeltaTime[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_5 
       (.I0(memSaveBuf1[14]),
        .I1(\s2CommTime_reg_n_0_[14] ),
        .O(\s2CommDeltaTime[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_6 
       (.I0(memSaveBuf1[13]),
        .I1(\s2CommTime_reg_n_0_[13] ),
        .O(\s2CommDeltaTime[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[15]_i_7 
       (.I0(memSaveBuf1[12]),
        .I1(\s2CommTime_reg_n_0_[12] ),
        .O(\s2CommDeltaTime[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[16]_i_1 
       (.I0(data1[16]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[16]_i_2_n_0 ),
        .O(s2CommDeltaTime[16]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[16]_i_2 
       (.I0(data1[16]),
        .I1(\s2CommDeltaTime_reg[19]_i_8_n_7 ),
        .I2(s2CommDeltaTime0[16]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[19]_i_9_n_7 ),
        .O(\s2CommDeltaTime[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[17]_i_1 
       (.I0(data1[17]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[17]_i_2_n_0 ),
        .O(s2CommDeltaTime[17]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[17]_i_2 
       (.I0(data1[17]),
        .I1(\s2CommDeltaTime_reg[19]_i_8_n_6 ),
        .I2(s2CommDeltaTime0[17]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[19]_i_9_n_6 ),
        .O(\s2CommDeltaTime[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[18]_i_1 
       (.I0(data1[18]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[18]_i_2_n_0 ),
        .O(s2CommDeltaTime[18]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \s2CommDeltaTime[18]_i_2 
       (.I0(s2CommDeltaTime0[18]),
        .I1(\s2CommDeltaTime_reg[19]_i_9_n_5 ),
        .I2(data1[18]),
        .I3(\bmem_reg_n_0_[13][10] ),
        .I4(\bmem_reg_n_0_[13][11] ),
        .I5(\s2CommDeltaTime_reg[19]_i_8_n_5 ),
        .O(\s2CommDeltaTime[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[18]_i_4 
       (.I0(\s2CommDeltaTime_reg_n_0_[18] ),
        .O(\s2CommDeltaTime[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[18]_i_5 
       (.I0(\s2CommDeltaTime_reg_n_0_[17] ),
        .O(\s2CommDeltaTime[18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[18]_i_6 
       (.I0(\s2CommDeltaTime_reg_n_0_[16] ),
        .O(\s2CommDeltaTime[18]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[18]_i_7 
       (.I0(\s2CommDeltaTime_reg_n_0_[15] ),
        .O(\s2CommDeltaTime[18]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[19]_i_1 
       (.I0(data1[19]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[19]_i_3_n_0 ),
        .O(s2CommDeltaTime[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_10 
       (.I0(\s2CommDeltaTime_reg_n_0_[19] ),
        .O(\s2CommDeltaTime[19]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_11 
       (.I0(\s2CommDeltaTime_reg_n_0_[18] ),
        .O(\s2CommDeltaTime[19]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_12 
       (.I0(\s2CommDeltaTime_reg_n_0_[17] ),
        .O(\s2CommDeltaTime[19]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_13 
       (.I0(\s2CommDeltaTime_reg_n_0_[16] ),
        .O(\s2CommDeltaTime[19]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_14 
       (.I0(\s2CommDeltaTime_reg_n_0_[19] ),
        .O(\s2CommDeltaTime[19]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_15 
       (.I0(\s2CommDeltaTime_reg_n_0_[18] ),
        .O(\s2CommDeltaTime[19]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_16 
       (.I0(\s2CommDeltaTime_reg_n_0_[17] ),
        .O(\s2CommDeltaTime[19]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_17 
       (.I0(\s2CommDeltaTime_reg_n_0_[16] ),
        .O(\s2CommDeltaTime[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[19]_i_3 
       (.I0(data1[19]),
        .I1(\s2CommDeltaTime_reg[19]_i_8_n_4 ),
        .I2(s2CommDeltaTime0[19]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[19]_i_9_n_4 ),
        .O(\s2CommDeltaTime[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_4 
       (.I0(\s2CommTime_reg_n_0_[19] ),
        .O(\s2CommDeltaTime[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_5 
       (.I0(\s2CommTime_reg_n_0_[18] ),
        .O(\s2CommDeltaTime[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[19]_i_6 
       (.I0(\s2CommTime_reg_n_0_[17] ),
        .O(\s2CommDeltaTime[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[19]_i_7 
       (.I0(memSaveBuf1[16]),
        .I1(\s2CommTime_reg_n_0_[16] ),
        .O(\s2CommDeltaTime[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[1]_i_1 
       (.I0(data1[1]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[1]_i_2_n_0 ),
        .O(s2CommDeltaTime[1]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[1]_i_2 
       (.I0(data1[1]),
        .I1(\s2CommDeltaTime_reg[3]_i_9_n_6 ),
        .I2(\s2CommDeltaTime_reg_n_0_[1] ),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[3]_i_8_n_6 ),
        .O(\s2CommDeltaTime[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[20]_i_1 
       (.I0(data1[20]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[20]_i_2_n_0 ),
        .O(s2CommDeltaTime[20]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[20]_i_2 
       (.I0(data1[20]),
        .I1(\s2CommDeltaTime_reg[23]_i_12_n_7 ),
        .I2(s2CommDeltaTime0[20]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[23]_i_14_n_7 ),
        .O(\s2CommDeltaTime[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[21]_i_1 
       (.I0(data1[21]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[21]_i_2_n_0 ),
        .O(s2CommDeltaTime[21]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[21]_i_2 
       (.I0(data1[21]),
        .I1(\s2CommDeltaTime_reg[23]_i_12_n_6 ),
        .I2(s2CommDeltaTime0[21]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[23]_i_14_n_6 ),
        .O(\s2CommDeltaTime[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[22]_i_1 
       (.I0(data1[22]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[22]_i_2_n_0 ),
        .O(s2CommDeltaTime[22]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[22]_i_2 
       (.I0(data1[22]),
        .I1(\s2CommDeltaTime_reg[23]_i_12_n_5 ),
        .I2(s2CommDeltaTime0[22]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[23]_i_14_n_5 ),
        .O(\s2CommDeltaTime[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[22]_i_4 
       (.I0(\s2CommDeltaTime_reg_n_0_[22] ),
        .O(\s2CommDeltaTime[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[22]_i_5 
       (.I0(\s2CommDeltaTime_reg_n_0_[21] ),
        .O(\s2CommDeltaTime[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[22]_i_6 
       (.I0(\s2CommDeltaTime_reg_n_0_[20] ),
        .O(\s2CommDeltaTime[22]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[22]_i_7 
       (.I0(\s2CommDeltaTime_reg_n_0_[19] ),
        .O(\s2CommDeltaTime[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \s2CommDeltaTime[23]_i_1 
       (.I0(\bmem_reg_n_0_[13][10] ),
        .I1(\bmem_reg_n_0_[13][11] ),
        .I2(hostS2RxGateHTimeCnt_reg[0]),
        .I3(hostS2RxGateHTimeCnt_reg[1]),
        .I4(hostS2RxGateHTimeCnt_reg[2]),
        .I5(\rmem[8][31]_i_2_n_0 ),
        .O(\s2CommDeltaTime[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s2CommDeltaTime[23]_i_10 
       (.I0(hostS2RxGateHTimeCnt_reg[10]),
        .I1(hostS2RxGateHTimeCnt_reg[11]),
        .I2(hostS2RxGateHTimeCnt_reg[8]),
        .I3(hostS2RxGateHTimeCnt_reg[9]),
        .O(\s2CommDeltaTime[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s2CommDeltaTime[23]_i_11 
       (.I0(hostS2RxGateHTimeCnt_reg[5]),
        .I1(hostS2RxGateHTimeCnt_reg[4]),
        .I2(hostS2RxGateHTimeCnt_reg[7]),
        .I3(hostS2RxGateHTimeCnt_reg[6]),
        .I4(\s2CommDeltaTime[23]_i_15_n_0 ),
        .O(\s2CommDeltaTime[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \s2CommDeltaTime[23]_i_15 
       (.I0(hostS2RxGateHTimeCnt_reg[2]),
        .I1(hostS2RxGateHTimeCnt_reg[3]),
        .I2(hostS2RxGateHTimeCnt_reg[0]),
        .I3(hostS2RxGateHTimeCnt_reg[1]),
        .O(\s2CommDeltaTime[23]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_16 
       (.I0(\s2CommDeltaTime_reg_n_0_[23] ),
        .O(\s2CommDeltaTime[23]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_17 
       (.I0(\s2CommDeltaTime_reg_n_0_[22] ),
        .O(\s2CommDeltaTime[23]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_18 
       (.I0(\s2CommDeltaTime_reg_n_0_[21] ),
        .O(\s2CommDeltaTime[23]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_19 
       (.I0(\s2CommDeltaTime_reg_n_0_[20] ),
        .O(\s2CommDeltaTime[23]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[23]_i_2 
       (.I0(data1[23]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[23]_i_5_n_0 ),
        .O(s2CommDeltaTime[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_20 
       (.I0(\s2CommDeltaTime_reg_n_0_[23] ),
        .O(\s2CommDeltaTime[23]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_21 
       (.I0(\s2CommDeltaTime_reg_n_0_[23] ),
        .O(\s2CommDeltaTime[23]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_22 
       (.I0(\s2CommDeltaTime_reg_n_0_[22] ),
        .O(\s2CommDeltaTime[23]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_23 
       (.I0(\s2CommDeltaTime_reg_n_0_[21] ),
        .O(\s2CommDeltaTime[23]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_24 
       (.I0(\s2CommDeltaTime_reg_n_0_[20] ),
        .O(\s2CommDeltaTime[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s2CommDeltaTime[23]_i_4 
       (.I0(\s2CommDeltaTime[23]_i_10_n_0 ),
        .I1(hostS2RxGateHTimeCnt_reg[14]),
        .I2(hostS2RxGateHTimeCnt_reg[15]),
        .I3(hostS2RxGateHTimeCnt_reg[12]),
        .I4(hostS2RxGateHTimeCnt_reg[13]),
        .I5(\s2CommDeltaTime[23]_i_11_n_0 ),
        .O(\s2CommDeltaTime[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[23]_i_5 
       (.I0(data1[23]),
        .I1(\s2CommDeltaTime_reg[23]_i_12_n_4 ),
        .I2(s2CommDeltaTime0[23]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[23]_i_14_n_4 ),
        .O(\s2CommDeltaTime[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_6 
       (.I0(\s2CommTime_reg_n_0_[23] ),
        .O(\s2CommDeltaTime[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_7 
       (.I0(\s2CommTime_reg_n_0_[22] ),
        .O(\s2CommDeltaTime[23]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_8 
       (.I0(\s2CommTime_reg_n_0_[21] ),
        .O(\s2CommDeltaTime[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s2CommDeltaTime[23]_i_9 
       (.I0(\s2CommTime_reg_n_0_[20] ),
        .O(\s2CommDeltaTime[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[2]_i_1 
       (.I0(data1[2]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[2]_i_2_n_0 ),
        .O(s2CommDeltaTime[2]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[2]_i_2 
       (.I0(data1[2]),
        .I1(\s2CommDeltaTime_reg[3]_i_9_n_5 ),
        .I2(\s2CommDeltaTime_reg_n_0_[2] ),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[3]_i_8_n_5 ),
        .O(\s2CommDeltaTime[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[3]_i_1 
       (.I0(data1[3]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[3]_i_3_n_0 ),
        .O(s2CommDeltaTime[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_10 
       (.I0(\bmem_reg[7]_143 [3]),
        .I1(\s2CommDeltaTime_reg_n_0_[3] ),
        .O(\s2CommDeltaTime[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_11 
       (.I0(\bmem_reg[7]_143 [2]),
        .I1(\s2CommDeltaTime_reg_n_0_[2] ),
        .O(\s2CommDeltaTime[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_12 
       (.I0(\bmem_reg[7]_143 [1]),
        .I1(\s2CommDeltaTime_reg_n_0_[1] ),
        .O(\s2CommDeltaTime[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_13 
       (.I0(\bmem_reg[7]_143 [0]),
        .I1(\s2CommDeltaTime_reg_n_0_[0] ),
        .O(\s2CommDeltaTime[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_14 
       (.I0(\bmem_reg[7]_143 [19]),
        .I1(\s2CommDeltaTime_reg_n_0_[3] ),
        .O(\s2CommDeltaTime[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_15 
       (.I0(\bmem_reg[7]_143 [18]),
        .I1(\s2CommDeltaTime_reg_n_0_[2] ),
        .O(\s2CommDeltaTime[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_16 
       (.I0(\bmem_reg[7]_143 [17]),
        .I1(\s2CommDeltaTime_reg_n_0_[1] ),
        .O(\s2CommDeltaTime[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_17 
       (.I0(\bmem_reg[7]_143 [16]),
        .I1(\s2CommDeltaTime_reg_n_0_[0] ),
        .O(\s2CommDeltaTime[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCAAFFF0CCAA00)) 
    \s2CommDeltaTime[3]_i_3 
       (.I0(\s2CommDeltaTime_reg[3]_i_8_n_4 ),
        .I1(\s2CommDeltaTime_reg_n_0_[3] ),
        .I2(data1[3]),
        .I3(\bmem_reg_n_0_[13][10] ),
        .I4(\bmem_reg_n_0_[13][11] ),
        .I5(\s2CommDeltaTime_reg[3]_i_9_n_4 ),
        .O(\s2CommDeltaTime[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_4 
       (.I0(memSaveBuf1[3]),
        .I1(\s2CommTime_reg_n_0_[3] ),
        .O(\s2CommDeltaTime[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_5 
       (.I0(memSaveBuf1[2]),
        .I1(\s2CommTime_reg_n_0_[2] ),
        .O(\s2CommDeltaTime[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_6 
       (.I0(memSaveBuf1[1]),
        .I1(\s2CommTime_reg_n_0_[1] ),
        .O(\s2CommDeltaTime[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[3]_i_7 
       (.I0(memSaveBuf1[0]),
        .I1(\s2CommTime_reg_n_0_[0] ),
        .O(\s2CommDeltaTime[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[4]_i_1 
       (.I0(data1[4]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[4]_i_2_n_0 ),
        .O(s2CommDeltaTime[4]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[4]_i_2 
       (.I0(data1[4]),
        .I1(\s2CommDeltaTime_reg[7]_i_8_n_7 ),
        .I2(\s2CommDeltaTime_reg[7]_i_9_n_7 ),
        .I3(\bmem_reg_n_0_[13][10] ),
        .I4(\bmem_reg_n_0_[13][11] ),
        .I5(\s2CommDeltaTime_reg_n_0_[4] ),
        .O(\s2CommDeltaTime[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[5]_i_1 
       (.I0(data1[5]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[5]_i_2_n_0 ),
        .O(s2CommDeltaTime[5]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[5]_i_2 
       (.I0(data1[5]),
        .I1(\s2CommDeltaTime_reg[7]_i_8_n_6 ),
        .I2(\s2CommDeltaTime_reg_n_0_[5] ),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[7]_i_9_n_6 ),
        .O(\s2CommDeltaTime[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[6]_i_1 
       (.I0(data1[6]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[6]_i_2_n_0 ),
        .O(s2CommDeltaTime[6]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[6]_i_2 
       (.I0(data1[6]),
        .I1(\s2CommDeltaTime_reg[7]_i_8_n_5 ),
        .I2(\s2CommDeltaTime_reg_n_0_[6] ),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[7]_i_9_n_5 ),
        .O(\s2CommDeltaTime[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[7]_i_1 
       (.I0(data1[7]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[7]_i_3_n_0 ),
        .O(s2CommDeltaTime[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_10 
       (.I0(\bmem_reg[7]_143 [23]),
        .I1(\s2CommDeltaTime_reg_n_0_[7] ),
        .O(\s2CommDeltaTime[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_11 
       (.I0(\bmem_reg[7]_143 [22]),
        .I1(\s2CommDeltaTime_reg_n_0_[6] ),
        .O(\s2CommDeltaTime[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_12 
       (.I0(\bmem_reg[7]_143 [21]),
        .I1(\s2CommDeltaTime_reg_n_0_[5] ),
        .O(\s2CommDeltaTime[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_13 
       (.I0(\bmem_reg[7]_143 [20]),
        .I1(\s2CommDeltaTime_reg_n_0_[4] ),
        .O(\s2CommDeltaTime[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_14 
       (.I0(\bmem_reg[7]_143 [7]),
        .I1(\s2CommDeltaTime_reg_n_0_[7] ),
        .O(\s2CommDeltaTime[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_15 
       (.I0(\bmem_reg[7]_143 [6]),
        .I1(\s2CommDeltaTime_reg_n_0_[6] ),
        .O(\s2CommDeltaTime[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_16 
       (.I0(\bmem_reg[7]_143 [5]),
        .I1(\s2CommDeltaTime_reg_n_0_[5] ),
        .O(\s2CommDeltaTime[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_17 
       (.I0(\bmem_reg[7]_143 [4]),
        .I1(\s2CommDeltaTime_reg_n_0_[4] ),
        .O(\s2CommDeltaTime[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[7]_i_3 
       (.I0(data1[7]),
        .I1(\s2CommDeltaTime_reg[7]_i_8_n_4 ),
        .I2(s2CommDeltaTime0[7]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[7]_i_9_n_4 ),
        .O(\s2CommDeltaTime[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_4 
       (.I0(memSaveBuf1[7]),
        .I1(\s2CommTime_reg_n_0_[7] ),
        .O(\s2CommDeltaTime[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_5 
       (.I0(memSaveBuf1[6]),
        .I1(\s2CommTime_reg_n_0_[6] ),
        .O(\s2CommDeltaTime[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_6 
       (.I0(memSaveBuf1[5]),
        .I1(\s2CommTime_reg_n_0_[5] ),
        .O(\s2CommDeltaTime[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommDeltaTime[7]_i_7 
       (.I0(memSaveBuf1[4]),
        .I1(\s2CommTime_reg_n_0_[4] ),
        .O(\s2CommDeltaTime[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[8]_i_1 
       (.I0(data1[8]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[8]_i_2_n_0 ),
        .O(s2CommDeltaTime[8]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[8]_i_2 
       (.I0(data1[8]),
        .I1(\s2CommDeltaTime_reg[11]_i_8_n_7 ),
        .I2(s2CommDeltaTime0[8]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[11]_i_9_n_7 ),
        .O(\s2CommDeltaTime[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2CommDeltaTime[9]_i_1 
       (.I0(data1[9]),
        .I1(\s2CommDeltaTime[23]_i_4_n_0 ),
        .I2(\s2CommDeltaTime[9]_i_2_n_0 ),
        .O(s2CommDeltaTime[9]));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \s2CommDeltaTime[9]_i_2 
       (.I0(data1[9]),
        .I1(\s2CommDeltaTime_reg[11]_i_8_n_6 ),
        .I2(s2CommDeltaTime0[9]),
        .I3(\bmem_reg_n_0_[13][11] ),
        .I4(\bmem_reg_n_0_[13][10] ),
        .I5(\s2CommDeltaTime_reg[11]_i_9_n_6 ),
        .O(\s2CommDeltaTime[9]_i_2_n_0 ));
  FDRE \s2CommDeltaTime_reg[0] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[0]),
        .Q(\s2CommDeltaTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[10] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[10]),
        .Q(\s2CommDeltaTime_reg_n_0_[10] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\s2CommDeltaTime_reg[10]_i_3_n_0 ,\s2CommDeltaTime_reg[10]_i_3_n_1 ,\s2CommDeltaTime_reg[10]_i_3_n_2 ,\s2CommDeltaTime_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[10] ,\s2CommDeltaTime_reg_n_0_[9] ,\s2CommDeltaTime_reg_n_0_[8] ,1'b0}),
        .O(s2CommDeltaTime0[10:7]),
        .S({\s2CommDeltaTime[10]_i_4_n_0 ,\s2CommDeltaTime[10]_i_5_n_0 ,\s2CommDeltaTime[10]_i_6_n_0 ,\s2CommDeltaTime_reg_n_0_[7] }));
  FDRE \s2CommDeltaTime_reg[11] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[11]),
        .Q(\s2CommDeltaTime_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[11]_i_2 
       (.CI(\s2CommDeltaTime_reg[7]_i_2_n_0 ),
        .CO({\s2CommDeltaTime_reg[11]_i_2_n_0 ,\s2CommDeltaTime_reg[11]_i_2_n_1 ,\s2CommDeltaTime_reg[11]_i_2_n_2 ,\s2CommDeltaTime_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[11] ,\s2CommTime_reg_n_0_[10] ,\s2CommTime_reg_n_0_[9] ,\s2CommTime_reg_n_0_[8] }),
        .O(data1[11:8]),
        .S({\s2CommDeltaTime[11]_i_4_n_0 ,\s2CommDeltaTime[11]_i_5_n_0 ,\s2CommDeltaTime[11]_i_6_n_0 ,\s2CommDeltaTime[11]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[11]_i_8 
       (.CI(\s2CommDeltaTime_reg[7]_i_8_n_0 ),
        .CO({\s2CommDeltaTime_reg[11]_i_8_n_0 ,\s2CommDeltaTime_reg[11]_i_8_n_1 ,\s2CommDeltaTime_reg[11]_i_8_n_2 ,\s2CommDeltaTime_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[11] ,\s2CommDeltaTime_reg_n_0_[10] ,\s2CommDeltaTime_reg_n_0_[9] ,\s2CommDeltaTime_reg_n_0_[8] }),
        .O({\s2CommDeltaTime_reg[11]_i_8_n_4 ,\s2CommDeltaTime_reg[11]_i_8_n_5 ,\s2CommDeltaTime_reg[11]_i_8_n_6 ,\s2CommDeltaTime_reg[11]_i_8_n_7 }),
        .S({\s2CommDeltaTime[11]_i_10_n_0 ,\s2CommDeltaTime[11]_i_11_n_0 ,\s2CommDeltaTime[11]_i_12_n_0 ,\s2CommDeltaTime[11]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[11]_i_9 
       (.CI(\s2CommDeltaTime_reg[7]_i_9_n_0 ),
        .CO({\s2CommDeltaTime_reg[11]_i_9_n_0 ,\s2CommDeltaTime_reg[11]_i_9_n_1 ,\s2CommDeltaTime_reg[11]_i_9_n_2 ,\s2CommDeltaTime_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[11] ,\s2CommDeltaTime_reg_n_0_[10] ,\s2CommDeltaTime_reg_n_0_[9] ,\s2CommDeltaTime_reg_n_0_[8] }),
        .O({\s2CommDeltaTime_reg[11]_i_9_n_4 ,\s2CommDeltaTime_reg[11]_i_9_n_5 ,\s2CommDeltaTime_reg[11]_i_9_n_6 ,\s2CommDeltaTime_reg[11]_i_9_n_7 }),
        .S({\s2CommDeltaTime[11]_i_14_n_0 ,\s2CommDeltaTime[11]_i_15_n_0 ,\s2CommDeltaTime[11]_i_16_n_0 ,\s2CommDeltaTime[11]_i_17_n_0 }));
  FDRE \s2CommDeltaTime_reg[12] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[12]),
        .Q(\s2CommDeltaTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[13] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[13]),
        .Q(\s2CommDeltaTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[14] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[14]),
        .Q(\s2CommDeltaTime_reg_n_0_[14] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[14]_i_3 
       (.CI(\s2CommDeltaTime_reg[10]_i_3_n_0 ),
        .CO({\s2CommDeltaTime_reg[14]_i_3_n_0 ,\s2CommDeltaTime_reg[14]_i_3_n_1 ,\s2CommDeltaTime_reg[14]_i_3_n_2 ,\s2CommDeltaTime_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[14] ,\s2CommDeltaTime_reg_n_0_[13] ,\s2CommDeltaTime_reg_n_0_[12] ,\s2CommDeltaTime_reg_n_0_[11] }),
        .O(s2CommDeltaTime0[14:11]),
        .S({\s2CommDeltaTime[14]_i_4_n_0 ,\s2CommDeltaTime[14]_i_5_n_0 ,\s2CommDeltaTime[14]_i_6_n_0 ,\s2CommDeltaTime[14]_i_7_n_0 }));
  FDRE \s2CommDeltaTime_reg[15] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[15]),
        .Q(\s2CommDeltaTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[15]_i_2 
       (.CI(\s2CommDeltaTime_reg[11]_i_2_n_0 ),
        .CO({\s2CommDeltaTime_reg[15]_i_2_n_0 ,\s2CommDeltaTime_reg[15]_i_2_n_1 ,\s2CommDeltaTime_reg[15]_i_2_n_2 ,\s2CommDeltaTime_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[15] ,\s2CommTime_reg_n_0_[14] ,\s2CommTime_reg_n_0_[13] ,\s2CommTime_reg_n_0_[12] }),
        .O(data1[15:12]),
        .S({\s2CommDeltaTime[15]_i_4_n_0 ,\s2CommDeltaTime[15]_i_5_n_0 ,\s2CommDeltaTime[15]_i_6_n_0 ,\s2CommDeltaTime[15]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[15]_i_8 
       (.CI(\s2CommDeltaTime_reg[11]_i_8_n_0 ),
        .CO({\s2CommDeltaTime_reg[15]_i_8_n_0 ,\s2CommDeltaTime_reg[15]_i_8_n_1 ,\s2CommDeltaTime_reg[15]_i_8_n_2 ,\s2CommDeltaTime_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[15] ,\s2CommDeltaTime_reg_n_0_[14] ,\s2CommDeltaTime_reg_n_0_[13] ,\s2CommDeltaTime_reg_n_0_[12] }),
        .O({\s2CommDeltaTime_reg[15]_i_8_n_4 ,\s2CommDeltaTime_reg[15]_i_8_n_5 ,\s2CommDeltaTime_reg[15]_i_8_n_6 ,\s2CommDeltaTime_reg[15]_i_8_n_7 }),
        .S({\s2CommDeltaTime[15]_i_10_n_0 ,\s2CommDeltaTime[15]_i_11_n_0 ,\s2CommDeltaTime[15]_i_12_n_0 ,\s2CommDeltaTime[15]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[15]_i_9 
       (.CI(\s2CommDeltaTime_reg[11]_i_9_n_0 ),
        .CO({\s2CommDeltaTime_reg[15]_i_9_n_0 ,\s2CommDeltaTime_reg[15]_i_9_n_1 ,\s2CommDeltaTime_reg[15]_i_9_n_2 ,\s2CommDeltaTime_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[15] ,\s2CommDeltaTime_reg_n_0_[14] ,\s2CommDeltaTime_reg_n_0_[13] ,\s2CommDeltaTime_reg_n_0_[12] }),
        .O({\s2CommDeltaTime_reg[15]_i_9_n_4 ,\s2CommDeltaTime_reg[15]_i_9_n_5 ,\s2CommDeltaTime_reg[15]_i_9_n_6 ,\s2CommDeltaTime_reg[15]_i_9_n_7 }),
        .S({\s2CommDeltaTime[15]_i_14_n_0 ,\s2CommDeltaTime[15]_i_15_n_0 ,\s2CommDeltaTime[15]_i_16_n_0 ,\s2CommDeltaTime[15]_i_17_n_0 }));
  FDRE \s2CommDeltaTime_reg[16] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[16]),
        .Q(\s2CommDeltaTime_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[17] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[17]),
        .Q(\s2CommDeltaTime_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[18] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[18]),
        .Q(\s2CommDeltaTime_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[18]_i_3 
       (.CI(\s2CommDeltaTime_reg[14]_i_3_n_0 ),
        .CO({\s2CommDeltaTime_reg[18]_i_3_n_0 ,\s2CommDeltaTime_reg[18]_i_3_n_1 ,\s2CommDeltaTime_reg[18]_i_3_n_2 ,\s2CommDeltaTime_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[18] ,\s2CommDeltaTime_reg_n_0_[17] ,\s2CommDeltaTime_reg_n_0_[16] ,\s2CommDeltaTime_reg_n_0_[15] }),
        .O(s2CommDeltaTime0[18:15]),
        .S({\s2CommDeltaTime[18]_i_4_n_0 ,\s2CommDeltaTime[18]_i_5_n_0 ,\s2CommDeltaTime[18]_i_6_n_0 ,\s2CommDeltaTime[18]_i_7_n_0 }));
  FDRE \s2CommDeltaTime_reg[19] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[19]),
        .Q(\s2CommDeltaTime_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[19]_i_2 
       (.CI(\s2CommDeltaTime_reg[15]_i_2_n_0 ),
        .CO({\s2CommDeltaTime_reg[19]_i_2_n_0 ,\s2CommDeltaTime_reg[19]_i_2_n_1 ,\s2CommDeltaTime_reg[19]_i_2_n_2 ,\s2CommDeltaTime_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[19] ,\s2CommTime_reg_n_0_[18] ,\s2CommTime_reg_n_0_[17] ,\s2CommTime_reg_n_0_[16] }),
        .O(data1[19:16]),
        .S({\s2CommDeltaTime[19]_i_4_n_0 ,\s2CommDeltaTime[19]_i_5_n_0 ,\s2CommDeltaTime[19]_i_6_n_0 ,\s2CommDeltaTime[19]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[19]_i_8 
       (.CI(\s2CommDeltaTime_reg[15]_i_8_n_0 ),
        .CO({\s2CommDeltaTime_reg[19]_i_8_n_0 ,\s2CommDeltaTime_reg[19]_i_8_n_1 ,\s2CommDeltaTime_reg[19]_i_8_n_2 ,\s2CommDeltaTime_reg[19]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[19] ,\s2CommDeltaTime_reg_n_0_[18] ,\s2CommDeltaTime_reg_n_0_[17] ,\s2CommDeltaTime_reg_n_0_[16] }),
        .O({\s2CommDeltaTime_reg[19]_i_8_n_4 ,\s2CommDeltaTime_reg[19]_i_8_n_5 ,\s2CommDeltaTime_reg[19]_i_8_n_6 ,\s2CommDeltaTime_reg[19]_i_8_n_7 }),
        .S({\s2CommDeltaTime[19]_i_10_n_0 ,\s2CommDeltaTime[19]_i_11_n_0 ,\s2CommDeltaTime[19]_i_12_n_0 ,\s2CommDeltaTime[19]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[19]_i_9 
       (.CI(\s2CommDeltaTime_reg[15]_i_9_n_0 ),
        .CO({\s2CommDeltaTime_reg[19]_i_9_n_0 ,\s2CommDeltaTime_reg[19]_i_9_n_1 ,\s2CommDeltaTime_reg[19]_i_9_n_2 ,\s2CommDeltaTime_reg[19]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[19] ,\s2CommDeltaTime_reg_n_0_[18] ,\s2CommDeltaTime_reg_n_0_[17] ,\s2CommDeltaTime_reg_n_0_[16] }),
        .O({\s2CommDeltaTime_reg[19]_i_9_n_4 ,\s2CommDeltaTime_reg[19]_i_9_n_5 ,\s2CommDeltaTime_reg[19]_i_9_n_6 ,\s2CommDeltaTime_reg[19]_i_9_n_7 }),
        .S({\s2CommDeltaTime[19]_i_14_n_0 ,\s2CommDeltaTime[19]_i_15_n_0 ,\s2CommDeltaTime[19]_i_16_n_0 ,\s2CommDeltaTime[19]_i_17_n_0 }));
  FDRE \s2CommDeltaTime_reg[1] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[1]),
        .Q(\s2CommDeltaTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[20] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[20]),
        .Q(\s2CommDeltaTime_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[21] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[21]),
        .Q(\s2CommDeltaTime_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[22] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[22]),
        .Q(\s2CommDeltaTime_reg_n_0_[22] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[22]_i_3 
       (.CI(\s2CommDeltaTime_reg[18]_i_3_n_0 ),
        .CO({\s2CommDeltaTime_reg[22]_i_3_n_0 ,\s2CommDeltaTime_reg[22]_i_3_n_1 ,\s2CommDeltaTime_reg[22]_i_3_n_2 ,\s2CommDeltaTime_reg[22]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[22] ,\s2CommDeltaTime_reg_n_0_[21] ,\s2CommDeltaTime_reg_n_0_[20] ,\s2CommDeltaTime_reg_n_0_[19] }),
        .O(s2CommDeltaTime0[22:19]),
        .S({\s2CommDeltaTime[22]_i_4_n_0 ,\s2CommDeltaTime[22]_i_5_n_0 ,\s2CommDeltaTime[22]_i_6_n_0 ,\s2CommDeltaTime[22]_i_7_n_0 }));
  FDRE \s2CommDeltaTime_reg[23] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[23]),
        .Q(\s2CommDeltaTime_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[23]_i_12 
       (.CI(\s2CommDeltaTime_reg[19]_i_8_n_0 ),
        .CO({\NLW_s2CommDeltaTime_reg[23]_i_12_CO_UNCONNECTED [3],\s2CommDeltaTime_reg[23]_i_12_n_1 ,\s2CommDeltaTime_reg[23]_i_12_n_2 ,\s2CommDeltaTime_reg[23]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s2CommDeltaTime_reg_n_0_[22] ,\s2CommDeltaTime_reg_n_0_[21] ,\s2CommDeltaTime_reg_n_0_[20] }),
        .O({\s2CommDeltaTime_reg[23]_i_12_n_4 ,\s2CommDeltaTime_reg[23]_i_12_n_5 ,\s2CommDeltaTime_reg[23]_i_12_n_6 ,\s2CommDeltaTime_reg[23]_i_12_n_7 }),
        .S({\s2CommDeltaTime[23]_i_16_n_0 ,\s2CommDeltaTime[23]_i_17_n_0 ,\s2CommDeltaTime[23]_i_18_n_0 ,\s2CommDeltaTime[23]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[23]_i_13 
       (.CI(\s2CommDeltaTime_reg[22]_i_3_n_0 ),
        .CO(\NLW_s2CommDeltaTime_reg[23]_i_13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s2CommDeltaTime_reg[23]_i_13_O_UNCONNECTED [3:1],s2CommDeltaTime0[23]}),
        .S({1'b0,1'b0,1'b0,\s2CommDeltaTime[23]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[23]_i_14 
       (.CI(\s2CommDeltaTime_reg[19]_i_9_n_0 ),
        .CO({\NLW_s2CommDeltaTime_reg[23]_i_14_CO_UNCONNECTED [3],\s2CommDeltaTime_reg[23]_i_14_n_1 ,\s2CommDeltaTime_reg[23]_i_14_n_2 ,\s2CommDeltaTime_reg[23]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s2CommDeltaTime_reg_n_0_[22] ,\s2CommDeltaTime_reg_n_0_[21] ,\s2CommDeltaTime_reg_n_0_[20] }),
        .O({\s2CommDeltaTime_reg[23]_i_14_n_4 ,\s2CommDeltaTime_reg[23]_i_14_n_5 ,\s2CommDeltaTime_reg[23]_i_14_n_6 ,\s2CommDeltaTime_reg[23]_i_14_n_7 }),
        .S({\s2CommDeltaTime[23]_i_21_n_0 ,\s2CommDeltaTime[23]_i_22_n_0 ,\s2CommDeltaTime[23]_i_23_n_0 ,\s2CommDeltaTime[23]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[23]_i_3 
       (.CI(\s2CommDeltaTime_reg[19]_i_2_n_0 ),
        .CO({\NLW_s2CommDeltaTime_reg[23]_i_3_CO_UNCONNECTED [3],\s2CommDeltaTime_reg[23]_i_3_n_1 ,\s2CommDeltaTime_reg[23]_i_3_n_2 ,\s2CommDeltaTime_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\s2CommTime_reg_n_0_[22] ,\s2CommTime_reg_n_0_[21] ,\s2CommTime_reg_n_0_[20] }),
        .O(data1[23:20]),
        .S({\s2CommDeltaTime[23]_i_6_n_0 ,\s2CommDeltaTime[23]_i_7_n_0 ,\s2CommDeltaTime[23]_i_8_n_0 ,\s2CommDeltaTime[23]_i_9_n_0 }));
  FDRE \s2CommDeltaTime_reg[2] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[2]),
        .Q(\s2CommDeltaTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[3] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[3]),
        .Q(\s2CommDeltaTime_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\s2CommDeltaTime_reg[3]_i_2_n_0 ,\s2CommDeltaTime_reg[3]_i_2_n_1 ,\s2CommDeltaTime_reg[3]_i_2_n_2 ,\s2CommDeltaTime_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\s2CommTime_reg_n_0_[3] ,\s2CommTime_reg_n_0_[2] ,\s2CommTime_reg_n_0_[1] ,\s2CommTime_reg_n_0_[0] }),
        .O(data1[3:0]),
        .S({\s2CommDeltaTime[3]_i_4_n_0 ,\s2CommDeltaTime[3]_i_5_n_0 ,\s2CommDeltaTime[3]_i_6_n_0 ,\s2CommDeltaTime[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\s2CommDeltaTime_reg[3]_i_8_n_0 ,\s2CommDeltaTime_reg[3]_i_8_n_1 ,\s2CommDeltaTime_reg[3]_i_8_n_2 ,\s2CommDeltaTime_reg[3]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({\s2CommDeltaTime_reg_n_0_[3] ,\s2CommDeltaTime_reg_n_0_[2] ,\s2CommDeltaTime_reg_n_0_[1] ,\s2CommDeltaTime_reg_n_0_[0] }),
        .O({\s2CommDeltaTime_reg[3]_i_8_n_4 ,\s2CommDeltaTime_reg[3]_i_8_n_5 ,\s2CommDeltaTime_reg[3]_i_8_n_6 ,\s2CommDeltaTime_reg[3]_i_8_n_7 }),
        .S({\s2CommDeltaTime[3]_i_10_n_0 ,\s2CommDeltaTime[3]_i_11_n_0 ,\s2CommDeltaTime[3]_i_12_n_0 ,\s2CommDeltaTime[3]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\s2CommDeltaTime_reg[3]_i_9_n_0 ,\s2CommDeltaTime_reg[3]_i_9_n_1 ,\s2CommDeltaTime_reg[3]_i_9_n_2 ,\s2CommDeltaTime_reg[3]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({\s2CommDeltaTime_reg_n_0_[3] ,\s2CommDeltaTime_reg_n_0_[2] ,\s2CommDeltaTime_reg_n_0_[1] ,\s2CommDeltaTime_reg_n_0_[0] }),
        .O({\s2CommDeltaTime_reg[3]_i_9_n_4 ,\s2CommDeltaTime_reg[3]_i_9_n_5 ,\s2CommDeltaTime_reg[3]_i_9_n_6 ,\s2CommDeltaTime_reg[3]_i_9_n_7 }),
        .S({\s2CommDeltaTime[3]_i_14_n_0 ,\s2CommDeltaTime[3]_i_15_n_0 ,\s2CommDeltaTime[3]_i_16_n_0 ,\s2CommDeltaTime[3]_i_17_n_0 }));
  FDRE \s2CommDeltaTime_reg[4] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[4]),
        .Q(\s2CommDeltaTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[5] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[5]),
        .Q(\s2CommDeltaTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[6] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[6]),
        .Q(\s2CommDeltaTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[7] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[7]),
        .Q(\s2CommDeltaTime_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[7]_i_2 
       (.CI(\s2CommDeltaTime_reg[3]_i_2_n_0 ),
        .CO({\s2CommDeltaTime_reg[7]_i_2_n_0 ,\s2CommDeltaTime_reg[7]_i_2_n_1 ,\s2CommDeltaTime_reg[7]_i_2_n_2 ,\s2CommDeltaTime_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommTime_reg_n_0_[7] ,\s2CommTime_reg_n_0_[6] ,\s2CommTime_reg_n_0_[5] ,\s2CommTime_reg_n_0_[4] }),
        .O(data1[7:4]),
        .S({\s2CommDeltaTime[7]_i_4_n_0 ,\s2CommDeltaTime[7]_i_5_n_0 ,\s2CommDeltaTime[7]_i_6_n_0 ,\s2CommDeltaTime[7]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[7]_i_8 
       (.CI(\s2CommDeltaTime_reg[3]_i_9_n_0 ),
        .CO({\s2CommDeltaTime_reg[7]_i_8_n_0 ,\s2CommDeltaTime_reg[7]_i_8_n_1 ,\s2CommDeltaTime_reg[7]_i_8_n_2 ,\s2CommDeltaTime_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[7] ,\s2CommDeltaTime_reg_n_0_[6] ,\s2CommDeltaTime_reg_n_0_[5] ,\s2CommDeltaTime_reg_n_0_[4] }),
        .O({\s2CommDeltaTime_reg[7]_i_8_n_4 ,\s2CommDeltaTime_reg[7]_i_8_n_5 ,\s2CommDeltaTime_reg[7]_i_8_n_6 ,\s2CommDeltaTime_reg[7]_i_8_n_7 }),
        .S({\s2CommDeltaTime[7]_i_10_n_0 ,\s2CommDeltaTime[7]_i_11_n_0 ,\s2CommDeltaTime[7]_i_12_n_0 ,\s2CommDeltaTime[7]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommDeltaTime_reg[7]_i_9 
       (.CI(\s2CommDeltaTime_reg[3]_i_8_n_0 ),
        .CO({\s2CommDeltaTime_reg[7]_i_9_n_0 ,\s2CommDeltaTime_reg[7]_i_9_n_1 ,\s2CommDeltaTime_reg[7]_i_9_n_2 ,\s2CommDeltaTime_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2CommDeltaTime_reg_n_0_[7] ,\s2CommDeltaTime_reg_n_0_[6] ,\s2CommDeltaTime_reg_n_0_[5] ,\s2CommDeltaTime_reg_n_0_[4] }),
        .O({\s2CommDeltaTime_reg[7]_i_9_n_4 ,\s2CommDeltaTime_reg[7]_i_9_n_5 ,\s2CommDeltaTime_reg[7]_i_9_n_6 ,\s2CommDeltaTime_reg[7]_i_9_n_7 }),
        .S({\s2CommDeltaTime[7]_i_14_n_0 ,\s2CommDeltaTime[7]_i_15_n_0 ,\s2CommDeltaTime[7]_i_16_n_0 ,\s2CommDeltaTime[7]_i_17_n_0 }));
  FDRE \s2CommDeltaTime_reg[8] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[8]),
        .Q(\s2CommDeltaTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \s2CommDeltaTime_reg[9] 
       (.C(clk160m),
        .CE(\s2CommDeltaTime[23]_i_1_n_0 ),
        .D(s2CommDeltaTime[9]),
        .Q(\s2CommDeltaTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[11]_i_2 
       (.I0(realTimeCnt_reg[11]),
        .I1(s2CommTime1[11]),
        .O(\s2CommTime[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[11]_i_3 
       (.I0(realTimeCnt_reg[10]),
        .I1(s2CommTime1[10]),
        .O(\s2CommTime[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[11]_i_4 
       (.I0(realTimeCnt_reg[9]),
        .I1(s2CommTime1[9]),
        .O(\s2CommTime[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[11]_i_5 
       (.I0(realTimeCnt_reg[8]),
        .I1(s2CommTime1[8]),
        .O(\s2CommTime[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[15]_i_2 
       (.I0(realTimeCnt_reg[15]),
        .I1(s2CommTime1[15]),
        .O(\s2CommTime[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[15]_i_3 
       (.I0(realTimeCnt_reg[14]),
        .I1(s2CommTime1[14]),
        .O(\s2CommTime[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[15]_i_4 
       (.I0(realTimeCnt_reg[13]),
        .I1(s2CommTime1[13]),
        .O(\s2CommTime[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[15]_i_5 
       (.I0(realTimeCnt_reg[12]),
        .I1(s2CommTime1[12]),
        .O(\s2CommTime[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[19]_i_2 
       (.I0(realTimeCnt_reg[19]),
        .I1(s2CommTime1[19]),
        .O(\s2CommTime[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[19]_i_3 
       (.I0(realTimeCnt_reg[18]),
        .I1(s2CommTime1[18]),
        .O(\s2CommTime[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[19]_i_4 
       (.I0(realTimeCnt_reg[17]),
        .I1(s2CommTime1[17]),
        .O(\s2CommTime[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[19]_i_5 
       (.I0(realTimeCnt_reg[16]),
        .I1(s2CommTime1[16]),
        .O(\s2CommTime[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \s2CommTime[23]_i_1 
       (.I0(\rmem[8][31]_i_2_n_0 ),
        .I1(hostS2RxGateHTimeCnt_reg[1]),
        .I2(\s2CommTime[23]_i_4_n_0 ),
        .I3(hostS2RxGateHTimeCnt_reg[0]),
        .I4(hostS2RxGateHTimeCnt_reg[2]),
        .O(\s2CommTime[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s2CommTime[23]_i_10 
       (.I0(\s2CommTime_reg_n_0_[17] ),
        .I1(\s2CommTime_reg_n_0_[14] ),
        .I2(\s2CommTime_reg_n_0_[22] ),
        .I3(\s2CommTime_reg_n_0_[23] ),
        .I4(\s2CommTime[23]_i_12_n_0 ),
        .O(\s2CommTime[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000557F)) 
    \s2CommTime[23]_i_11 
       (.I0(\s2CommTime_reg_n_0_[3] ),
        .I1(\s2CommTime_reg_n_0_[1] ),
        .I2(\s2CommTime_reg_n_0_[0] ),
        .I3(\s2CommTime_reg_n_0_[2] ),
        .I4(\s2CommTime_reg_n_0_[4] ),
        .O(\s2CommTime[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s2CommTime[23]_i_12 
       (.I0(\s2CommTime_reg_n_0_[15] ),
        .I1(\s2CommTime_reg_n_0_[19] ),
        .I2(\s2CommTime_reg_n_0_[16] ),
        .I3(\s2CommTime_reg_n_0_[20] ),
        .I4(\s2CommTime_reg_n_0_[21] ),
        .I5(\s2CommTime_reg_n_0_[18] ),
        .O(\s2CommTime[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \s2CommTime[23]_i_2 
       (.I0(\rmem[8][31]_i_2_n_0 ),
        .I1(hostS2RxGateHTimeCnt_reg[1]),
        .I2(hostS2RxGateHTimeCnt_reg[2]),
        .I3(hostS2RxGateHTimeCnt_reg[0]),
        .O(\s2CommTime[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7FFF)) 
    \s2CommTime[23]_i_4 
       (.I0(\s2CommTime_reg_n_0_[10] ),
        .I1(\s2CommTime_reg_n_0_[11] ),
        .I2(\s2CommTime_reg_n_0_[12] ),
        .I3(\s2CommTime_reg_n_0_[13] ),
        .I4(\s2CommTime[23]_i_9_n_0 ),
        .I5(\s2CommTime[23]_i_10_n_0 ),
        .O(\s2CommTime[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[23]_i_5 
       (.I0(realTimeCnt_reg[23]),
        .I1(s2CommTime1[23]),
        .O(\s2CommTime[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[23]_i_6 
       (.I0(realTimeCnt_reg[22]),
        .I1(s2CommTime1[22]),
        .O(\s2CommTime[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[23]_i_7 
       (.I0(realTimeCnt_reg[21]),
        .I1(s2CommTime1[21]),
        .O(\s2CommTime[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[23]_i_8 
       (.I0(realTimeCnt_reg[20]),
        .I1(s2CommTime1[20]),
        .O(\s2CommTime[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF7F)) 
    \s2CommTime[23]_i_9 
       (.I0(\s2CommTime_reg_n_0_[7] ),
        .I1(\s2CommTime_reg_n_0_[5] ),
        .I2(\s2CommTime_reg_n_0_[6] ),
        .I3(\s2CommTime[23]_i_11_n_0 ),
        .I4(\s2CommTime_reg_n_0_[8] ),
        .I5(\s2CommTime_reg_n_0_[9] ),
        .O(\s2CommTime[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[3]_i_2 
       (.I0(realTimeCnt_reg[3]),
        .I1(s2CommTime1[3]),
        .O(\s2CommTime[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[3]_i_3 
       (.I0(realTimeCnt_reg[2]),
        .I1(s2CommTime1[2]),
        .O(\s2CommTime[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[3]_i_4 
       (.I0(realTimeCnt_reg[1]),
        .I1(s2CommTime1[1]),
        .O(\s2CommTime[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[3]_i_5 
       (.I0(realTimeCnt_reg[0]),
        .I1(s2CommTime1[0]),
        .O(\s2CommTime[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[7]_i_2 
       (.I0(realTimeCnt_reg[7]),
        .I1(s2CommTime1[7]),
        .O(\s2CommTime[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[7]_i_3 
       (.I0(realTimeCnt_reg[6]),
        .I1(s2CommTime1[6]),
        .O(\s2CommTime[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[7]_i_4 
       (.I0(realTimeCnt_reg[5]),
        .I1(s2CommTime1[5]),
        .O(\s2CommTime[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \s2CommTime[7]_i_5 
       (.I0(realTimeCnt_reg[4]),
        .I1(s2CommTime1[4]),
        .O(\s2CommTime[7]_i_5_n_0 ));
  FDSE \s2CommTime_reg[0] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[0]),
        .Q(\s2CommTime_reg_n_0_[0] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[10] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[10]),
        .Q(\s2CommTime_reg_n_0_[10] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[11] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[11]),
        .Q(\s2CommTime_reg_n_0_[11] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommTime_reg[11]_i_1 
       (.CI(\s2CommTime_reg[7]_i_1_n_0 ),
        .CO({\s2CommTime_reg[11]_i_1_n_0 ,\s2CommTime_reg[11]_i_1_n_1 ,\s2CommTime_reg[11]_i_1_n_2 ,\s2CommTime_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[11:8]),
        .O(s2CommTime00_out[11:8]),
        .S({\s2CommTime[11]_i_2_n_0 ,\s2CommTime[11]_i_3_n_0 ,\s2CommTime[11]_i_4_n_0 ,\s2CommTime[11]_i_5_n_0 }));
  FDSE \s2CommTime_reg[12] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[12]),
        .Q(\s2CommTime_reg_n_0_[12] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[13] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[13]),
        .Q(\s2CommTime_reg_n_0_[13] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[14] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[14]),
        .Q(\s2CommTime_reg_n_0_[14] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[15] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[15]),
        .Q(\s2CommTime_reg_n_0_[15] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommTime_reg[15]_i_1 
       (.CI(\s2CommTime_reg[11]_i_1_n_0 ),
        .CO({\s2CommTime_reg[15]_i_1_n_0 ,\s2CommTime_reg[15]_i_1_n_1 ,\s2CommTime_reg[15]_i_1_n_2 ,\s2CommTime_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[15:12]),
        .O(s2CommTime00_out[15:12]),
        .S({\s2CommTime[15]_i_2_n_0 ,\s2CommTime[15]_i_3_n_0 ,\s2CommTime[15]_i_4_n_0 ,\s2CommTime[15]_i_5_n_0 }));
  FDRE \s2CommTime_reg[16] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[16]),
        .Q(\s2CommTime_reg_n_0_[16] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[17] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[17]),
        .Q(\s2CommTime_reg_n_0_[17] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[18] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[18]),
        .Q(\s2CommTime_reg_n_0_[18] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[19] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[19]),
        .Q(\s2CommTime_reg_n_0_[19] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommTime_reg[19]_i_1 
       (.CI(\s2CommTime_reg[15]_i_1_n_0 ),
        .CO({\s2CommTime_reg[19]_i_1_n_0 ,\s2CommTime_reg[19]_i_1_n_1 ,\s2CommTime_reg[19]_i_1_n_2 ,\s2CommTime_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[19:16]),
        .O(s2CommTime00_out[19:16]),
        .S({\s2CommTime[19]_i_2_n_0 ,\s2CommTime[19]_i_3_n_0 ,\s2CommTime[19]_i_4_n_0 ,\s2CommTime[19]_i_5_n_0 }));
  FDSE \s2CommTime_reg[1] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[1]),
        .Q(\s2CommTime_reg_n_0_[1] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[20] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[20]),
        .Q(\s2CommTime_reg_n_0_[20] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[21] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[21]),
        .Q(\s2CommTime_reg_n_0_[21] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[22] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[22]),
        .Q(\s2CommTime_reg_n_0_[22] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[23] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[23]),
        .Q(\s2CommTime_reg_n_0_[23] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommTime_reg[23]_i_3 
       (.CI(\s2CommTime_reg[19]_i_1_n_0 ),
        .CO({\NLW_s2CommTime_reg[23]_i_3_CO_UNCONNECTED [3],\s2CommTime_reg[23]_i_3_n_1 ,\s2CommTime_reg[23]_i_3_n_2 ,\s2CommTime_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,realTimeCnt_reg[22:20]}),
        .O(s2CommTime00_out[23:20]),
        .S({\s2CommTime[23]_i_5_n_0 ,\s2CommTime[23]_i_6_n_0 ,\s2CommTime[23]_i_7_n_0 ,\s2CommTime[23]_i_8_n_0 }));
  FDRE \s2CommTime_reg[2] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[2]),
        .Q(\s2CommTime_reg_n_0_[2] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[3] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[3]),
        .Q(\s2CommTime_reg_n_0_[3] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommTime_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s2CommTime_reg[3]_i_1_n_0 ,\s2CommTime_reg[3]_i_1_n_1 ,\s2CommTime_reg[3]_i_1_n_2 ,\s2CommTime_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(realTimeCnt_reg[3:0]),
        .O(s2CommTime00_out[3:0]),
        .S({\s2CommTime[3]_i_2_n_0 ,\s2CommTime[3]_i_3_n_0 ,\s2CommTime[3]_i_4_n_0 ,\s2CommTime[3]_i_5_n_0 }));
  FDRE \s2CommTime_reg[4] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[4]),
        .Q(\s2CommTime_reg_n_0_[4] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[5] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[5]),
        .Q(\s2CommTime_reg_n_0_[5] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[6] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[6]),
        .Q(\s2CommTime_reg_n_0_[6] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  FDSE \s2CommTime_reg[7] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[7]),
        .Q(\s2CommTime_reg_n_0_[7] ),
        .S(\s2CommTime[23]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s2CommTime_reg[7]_i_1 
       (.CI(\s2CommTime_reg[3]_i_1_n_0 ),
        .CO({\s2CommTime_reg[7]_i_1_n_0 ,\s2CommTime_reg[7]_i_1_n_1 ,\s2CommTime_reg[7]_i_1_n_2 ,\s2CommTime_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(realTimeCnt_reg[7:4]),
        .O(s2CommTime00_out[7:4]),
        .S({\s2CommTime[7]_i_2_n_0 ,\s2CommTime[7]_i_3_n_0 ,\s2CommTime[7]_i_4_n_0 ,\s2CommTime[7]_i_5_n_0 }));
  FDRE \s2CommTime_reg[8] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[8]),
        .Q(\s2CommTime_reg_n_0_[8] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  FDRE \s2CommTime_reg[9] 
       (.C(clk160m),
        .CE(\s2CommTime[23]_i_2_n_0 ),
        .D(s2CommTime00_out[9]),
        .Q(\s2CommTime_reg_n_0_[9] ),
        .R(\s2CommTime[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF200000000)) 
    \spEmuPreDataGateTimeCnt[0]_i_1 
       (.I0(spEmuPreDataGateTimeCnt_reg[13]),
        .I1(\spEmuWgRfFreq[5]_i_2_n_0 ),
        .I2(\spEmuWgRfFreq[5]_i_3_n_0 ),
        .I3(\spEmuWgRfFreq[5]_i_4_n_0 ),
        .I4(\spEmuWgRfFreq[5]_i_5_n_0 ),
        .I5(\spEmuPreDataGateTimeCnt_reg[0]_i_3_n_0 ),
        .O(spEmuPreDataGateTimeCnt));
  LUT2 #(
    .INIT(4'h1)) 
    \spEmuPreDataGateTimeCnt[0]_i_10 
       (.I0(spEmuPreDataGateTimeCnt_reg[31]),
        .I1(spEmuPreDataGateTimeCnt_reg[30]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \spEmuPreDataGateTimeCnt[0]_i_11 
       (.I0(spEmuPreDataGateTimeCnt_reg[29]),
        .I1(spEmuPreDataGateTimeCnt_reg[28]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_12 
       (.I0(spEmuWgPriTime[27]),
        .I1(spEmuPreDataGateTimeCnt_reg[27]),
        .I2(spEmuWgPriTime[26]),
        .I3(spEmuPreDataGateTimeCnt_reg[26]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_13 
       (.I0(spEmuWgPriTime[25]),
        .I1(spEmuPreDataGateTimeCnt_reg[25]),
        .I2(spEmuWgPriTime[24]),
        .I3(spEmuPreDataGateTimeCnt_reg[24]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_15 
       (.I0(spEmuPreDataGateTimeCnt_reg[23]),
        .I1(spEmuWgPriTime[23]),
        .I2(spEmuPreDataGateTimeCnt_reg[22]),
        .I3(spEmuWgPriTime[22]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_16 
       (.I0(spEmuPreDataGateTimeCnt_reg[21]),
        .I1(spEmuWgPriTime[21]),
        .I2(spEmuPreDataGateTimeCnt_reg[20]),
        .I3(spEmuWgPriTime[20]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_17 
       (.I0(spEmuPreDataGateTimeCnt_reg[19]),
        .I1(spEmuWgPriTime[19]),
        .I2(spEmuPreDataGateTimeCnt_reg[18]),
        .I3(spEmuWgPriTime[18]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_18 
       (.I0(spEmuPreDataGateTimeCnt_reg[17]),
        .I1(spEmuWgPriTime[17]),
        .I2(spEmuPreDataGateTimeCnt_reg[16]),
        .I3(spEmuWgPriTime[16]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_19 
       (.I0(spEmuWgPriTime[23]),
        .I1(spEmuPreDataGateTimeCnt_reg[23]),
        .I2(spEmuWgPriTime[22]),
        .I3(spEmuPreDataGateTimeCnt_reg[22]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_20 
       (.I0(spEmuWgPriTime[21]),
        .I1(spEmuPreDataGateTimeCnt_reg[21]),
        .I2(spEmuWgPriTime[20]),
        .I3(spEmuPreDataGateTimeCnt_reg[20]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_21 
       (.I0(spEmuWgPriTime[19]),
        .I1(spEmuPreDataGateTimeCnt_reg[19]),
        .I2(spEmuWgPriTime[18]),
        .I3(spEmuPreDataGateTimeCnt_reg[18]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_22 
       (.I0(spEmuWgPriTime[17]),
        .I1(spEmuPreDataGateTimeCnt_reg[17]),
        .I2(spEmuWgPriTime[16]),
        .I3(spEmuPreDataGateTimeCnt_reg[16]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_24 
       (.I0(spEmuPreDataGateTimeCnt_reg[15]),
        .I1(spEmuWgPriTime[15]),
        .I2(spEmuPreDataGateTimeCnt_reg[14]),
        .I3(spEmuWgPriTime[14]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_25 
       (.I0(spEmuPreDataGateTimeCnt_reg[13]),
        .I1(spEmuWgPriTime[13]),
        .I2(spEmuPreDataGateTimeCnt_reg[12]),
        .I3(spEmuWgPriTime[12]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_26 
       (.I0(spEmuPreDataGateTimeCnt_reg[11]),
        .I1(spEmuWgPriTime[11]),
        .I2(spEmuPreDataGateTimeCnt_reg[10]),
        .I3(spEmuWgPriTime[10]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_27 
       (.I0(spEmuPreDataGateTimeCnt_reg[9]),
        .I1(spEmuWgPriTime[9]),
        .I2(spEmuPreDataGateTimeCnt_reg[8]),
        .I3(spEmuWgPriTime[8]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_28 
       (.I0(spEmuWgPriTime[15]),
        .I1(spEmuPreDataGateTimeCnt_reg[15]),
        .I2(spEmuWgPriTime[14]),
        .I3(spEmuPreDataGateTimeCnt_reg[14]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_29 
       (.I0(spEmuWgPriTime[13]),
        .I1(spEmuPreDataGateTimeCnt_reg[13]),
        .I2(spEmuWgPriTime[12]),
        .I3(spEmuPreDataGateTimeCnt_reg[12]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_30 
       (.I0(spEmuWgPriTime[11]),
        .I1(spEmuPreDataGateTimeCnt_reg[11]),
        .I2(spEmuWgPriTime[10]),
        .I3(spEmuPreDataGateTimeCnt_reg[10]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_31 
       (.I0(spEmuWgPriTime[9]),
        .I1(spEmuPreDataGateTimeCnt_reg[9]),
        .I2(spEmuWgPriTime[8]),
        .I3(spEmuPreDataGateTimeCnt_reg[8]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_32 
       (.I0(spEmuPreDataGateTimeCnt_reg[7]),
        .I1(spEmuWgPriTime[7]),
        .I2(spEmuPreDataGateTimeCnt_reg[6]),
        .I3(spEmuWgPriTime[6]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_33 
       (.I0(spEmuPreDataGateTimeCnt_reg[5]),
        .I1(spEmuWgPriTime[5]),
        .I2(spEmuPreDataGateTimeCnt_reg[4]),
        .I3(spEmuWgPriTime[4]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \spEmuPreDataGateTimeCnt[0]_i_34 
       (.I0(spEmuPreDataGateTimeCnt_reg[3]),
        .I1(spEmuPreDataGateTimeCnt_reg[2]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \spEmuPreDataGateTimeCnt[0]_i_35 
       (.I0(spEmuPreDataGateTimeCnt_reg[1]),
        .I1(spEmuPreDataGateTimeCnt_reg[0]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_36 
       (.I0(spEmuWgPriTime[7]),
        .I1(spEmuPreDataGateTimeCnt_reg[7]),
        .I2(spEmuWgPriTime[6]),
        .I3(spEmuPreDataGateTimeCnt_reg[6]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \spEmuPreDataGateTimeCnt[0]_i_37 
       (.I0(spEmuWgPriTime[5]),
        .I1(spEmuPreDataGateTimeCnt_reg[5]),
        .I2(spEmuWgPriTime[4]),
        .I3(spEmuPreDataGateTimeCnt_reg[4]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \spEmuPreDataGateTimeCnt[0]_i_38 
       (.I0(spEmuPreDataGateTimeCnt_reg[2]),
        .I1(spEmuPreDataGateTimeCnt_reg[3]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \spEmuPreDataGateTimeCnt[0]_i_39 
       (.I0(spEmuPreDataGateTimeCnt_reg[0]),
        .I1(spEmuPreDataGateTimeCnt_reg[1]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \spEmuPreDataGateTimeCnt[0]_i_4 
       (.I0(spEmuPreDataGateTimeCnt_reg[0]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \spEmuPreDataGateTimeCnt[0]_i_6 
       (.I0(spEmuPreDataGateTimeCnt_reg[30]),
        .I1(spEmuPreDataGateTimeCnt_reg[31]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \spEmuPreDataGateTimeCnt[0]_i_7 
       (.I0(spEmuPreDataGateTimeCnt_reg[28]),
        .I1(spEmuPreDataGateTimeCnt_reg[29]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_8 
       (.I0(spEmuPreDataGateTimeCnt_reg[27]),
        .I1(spEmuWgPriTime[27]),
        .I2(spEmuPreDataGateTimeCnt_reg[26]),
        .I3(spEmuWgPriTime[26]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \spEmuPreDataGateTimeCnt[0]_i_9 
       (.I0(spEmuPreDataGateTimeCnt_reg[25]),
        .I1(spEmuWgPriTime[25]),
        .I2(spEmuPreDataGateTimeCnt_reg[24]),
        .I3(spEmuWgPriTime[24]),
        .O(\spEmuPreDataGateTimeCnt[0]_i_9_n_0 ));
  FDSE \spEmuPreDataGateTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[0]),
        .S(spEmuPreDataGateTimeCnt));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[0]_i_14 
       (.CI(\spEmuPreDataGateTimeCnt_reg[0]_i_23_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[0]_i_14_n_0 ,\spEmuPreDataGateTimeCnt_reg[0]_i_14_n_1 ,\spEmuPreDataGateTimeCnt_reg[0]_i_14_n_2 ,\spEmuPreDataGateTimeCnt_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\spEmuPreDataGateTimeCnt[0]_i_24_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_25_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_26_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_27_n_0 }),
        .O(\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\spEmuPreDataGateTimeCnt[0]_i_28_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_29_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_30_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_0 ,\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_1 ,\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_2 ,\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_4 ,\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_5 ,\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_6 ,\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_7 }),
        .S({spEmuPreDataGateTimeCnt_reg[3:1],\spEmuPreDataGateTimeCnt[0]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\spEmuPreDataGateTimeCnt_reg[0]_i_23_n_0 ,\spEmuPreDataGateTimeCnt_reg[0]_i_23_n_1 ,\spEmuPreDataGateTimeCnt_reg[0]_i_23_n_2 ,\spEmuPreDataGateTimeCnt_reg[0]_i_23_n_3 }),
        .CYINIT(1'b1),
        .DI({\spEmuPreDataGateTimeCnt[0]_i_32_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_33_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_34_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_35_n_0 }),
        .O(\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\spEmuPreDataGateTimeCnt[0]_i_36_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_37_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_38_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[0]_i_3 
       (.CI(\spEmuPreDataGateTimeCnt_reg[0]_i_5_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[0]_i_3_n_0 ,\spEmuPreDataGateTimeCnt_reg[0]_i_3_n_1 ,\spEmuPreDataGateTimeCnt_reg[0]_i_3_n_2 ,\spEmuPreDataGateTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\spEmuPreDataGateTimeCnt[0]_i_6_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_7_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_8_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_9_n_0 }),
        .O(\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\spEmuPreDataGateTimeCnt[0]_i_10_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_11_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_12_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[0]_i_5 
       (.CI(\spEmuPreDataGateTimeCnt_reg[0]_i_14_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[0]_i_5_n_0 ,\spEmuPreDataGateTimeCnt_reg[0]_i_5_n_1 ,\spEmuPreDataGateTimeCnt_reg[0]_i_5_n_2 ,\spEmuPreDataGateTimeCnt_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\spEmuPreDataGateTimeCnt[0]_i_15_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_16_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_17_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_18_n_0 }),
        .O(\NLW_spEmuPreDataGateTimeCnt_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\spEmuPreDataGateTimeCnt[0]_i_19_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_20_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_21_n_0 ,\spEmuPreDataGateTimeCnt[0]_i_22_n_0 }));
  FDRE \spEmuPreDataGateTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[10]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[11]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[12]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[12]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_0 ,\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[15:12]));
  FDRE \spEmuPreDataGateTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[13]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[14]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[15]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[16]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[16]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_0 ,\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[19:16]));
  FDRE \spEmuPreDataGateTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[17]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[18]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[19]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[1]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[20] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[20]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[20]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[16]_i_1_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_0 ,\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[23:20]));
  FDRE \spEmuPreDataGateTimeCnt_reg[21] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[21]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[22] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[22]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[23] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[23]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[24] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[24]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[24]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[20]_i_1_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_0 ,\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[27:24]));
  FDRE \spEmuPreDataGateTimeCnt_reg[25] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[25]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[26] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[26]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[27] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[27]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[28] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[28]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[28]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_spEmuPreDataGateTimeCnt_reg[28]_i_1_CO_UNCONNECTED [3],\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[31:28]));
  FDRE \spEmuPreDataGateTimeCnt_reg[29] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[29]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[2]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[30] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[30]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[28]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[31]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[3]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[4]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[4]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_0 ,\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[7:4]));
  FDRE \spEmuPreDataGateTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[5]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_5 ),
        .Q(spEmuPreDataGateTimeCnt_reg[6]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_4 ),
        .Q(spEmuPreDataGateTimeCnt_reg[7]),
        .R(spEmuPreDataGateTimeCnt));
  FDRE \spEmuPreDataGateTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_7 ),
        .Q(spEmuPreDataGateTimeCnt_reg[8]),
        .R(spEmuPreDataGateTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \spEmuPreDataGateTimeCnt_reg[8]_i_1 
       (.CI(\spEmuPreDataGateTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_0 ,\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_1 ,\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_2 ,\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_4 ,\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_5 ,\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_6 ,\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_7 }),
        .S(spEmuPreDataGateTimeCnt_reg[11:8]));
  FDRE \spEmuPreDataGateTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\spEmuPreDataGateTimeCnt_reg[8]_i_1_n_6 ),
        .Q(spEmuPreDataGateTimeCnt_reg[9]),
        .R(spEmuPreDataGateTimeCnt));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h3B)) 
    spEmuPreDataGate_f_i_1
       (.I0(spEmuPreDataGate_f_reg_n_0),
        .I1(spEmuPreDataGate_f1),
        .I2(p_0_in19_in),
        .O(spEmuPreDataGate_f_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_10
       (.I0(spEmuPreDataGateTimeCnt_reg[20]),
        .I1(spEmuPreDataGateTimeCnt_reg[21]),
        .O(spEmuPreDataGate_f_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_11
       (.I0(spEmuPreDataGateTimeCnt_reg[18]),
        .I1(spEmuPreDataGateTimeCnt_reg[19]),
        .O(spEmuPreDataGate_f_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_12
       (.I0(spEmuPreDataGateTimeCnt_reg[16]),
        .I1(spEmuPreDataGateTimeCnt_reg[17]),
        .O(spEmuPreDataGate_f_i_12_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_14
       (.I0(spEmuPreDataGateTimeCnt_reg[15]),
        .I1(p_0_in[15]),
        .I2(p_0_in[14]),
        .I3(spEmuPreDataGateTimeCnt_reg[14]),
        .O(spEmuPreDataGate_f_i_14_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_15
       (.I0(spEmuPreDataGateTimeCnt_reg[13]),
        .I1(p_0_in[13]),
        .I2(p_0_in[12]),
        .I3(spEmuPreDataGateTimeCnt_reg[12]),
        .O(spEmuPreDataGate_f_i_15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_16
       (.I0(spEmuPreDataGateTimeCnt_reg[11]),
        .I1(p_0_in[11]),
        .I2(p_0_in[10]),
        .I3(spEmuPreDataGateTimeCnt_reg[10]),
        .O(spEmuPreDataGate_f_i_16_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_17
       (.I0(spEmuPreDataGateTimeCnt_reg[9]),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(spEmuPreDataGateTimeCnt_reg[8]),
        .O(spEmuPreDataGate_f_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_18
       (.I0(p_0_in[15]),
        .I1(spEmuPreDataGateTimeCnt_reg[15]),
        .I2(p_0_in[14]),
        .I3(spEmuPreDataGateTimeCnt_reg[14]),
        .O(spEmuPreDataGate_f_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_19
       (.I0(p_0_in[13]),
        .I1(spEmuPreDataGateTimeCnt_reg[13]),
        .I2(p_0_in[12]),
        .I3(spEmuPreDataGateTimeCnt_reg[12]),
        .O(spEmuPreDataGate_f_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_20
       (.I0(p_0_in[11]),
        .I1(spEmuPreDataGateTimeCnt_reg[11]),
        .I2(p_0_in[10]),
        .I3(spEmuPreDataGateTimeCnt_reg[10]),
        .O(spEmuPreDataGate_f_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_21
       (.I0(p_0_in[9]),
        .I1(spEmuPreDataGateTimeCnt_reg[9]),
        .I2(p_0_in[8]),
        .I3(spEmuPreDataGateTimeCnt_reg[8]),
        .O(spEmuPreDataGate_f_i_21_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_22
       (.I0(spEmuPreDataGateTimeCnt_reg[7]),
        .I1(p_0_in[7]),
        .I2(p_0_in[6]),
        .I3(spEmuPreDataGateTimeCnt_reg[6]),
        .O(spEmuPreDataGate_f_i_22_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_23
       (.I0(spEmuPreDataGateTimeCnt_reg[5]),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(spEmuPreDataGateTimeCnt_reg[4]),
        .O(spEmuPreDataGate_f_i_23_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_24
       (.I0(spEmuPreDataGateTimeCnt_reg[3]),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(spEmuPreDataGateTimeCnt_reg[2]),
        .O(spEmuPreDataGate_f_i_24_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    spEmuPreDataGate_f_i_25
       (.I0(spEmuPreDataGateTimeCnt_reg[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(spEmuPreDataGateTimeCnt_reg[0]),
        .O(spEmuPreDataGate_f_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_26
       (.I0(p_0_in[7]),
        .I1(spEmuPreDataGateTimeCnt_reg[7]),
        .I2(p_0_in[6]),
        .I3(spEmuPreDataGateTimeCnt_reg[6]),
        .O(spEmuPreDataGate_f_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_27
       (.I0(p_0_in[5]),
        .I1(spEmuPreDataGateTimeCnt_reg[5]),
        .I2(p_0_in[4]),
        .I3(spEmuPreDataGateTimeCnt_reg[4]),
        .O(spEmuPreDataGate_f_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_28
       (.I0(p_0_in[3]),
        .I1(spEmuPreDataGateTimeCnt_reg[3]),
        .I2(p_0_in[2]),
        .I3(spEmuPreDataGateTimeCnt_reg[2]),
        .O(spEmuPreDataGate_f_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    spEmuPreDataGate_f_i_29
       (.I0(p_0_in[1]),
        .I1(spEmuPreDataGateTimeCnt_reg[1]),
        .I2(p_0_in[0]),
        .I3(spEmuPreDataGateTimeCnt_reg[0]),
        .O(spEmuPreDataGate_f_i_29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_4
       (.I0(spEmuPreDataGateTimeCnt_reg[31]),
        .I1(spEmuPreDataGateTimeCnt_reg[30]),
        .O(spEmuPreDataGate_f_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_5
       (.I0(spEmuPreDataGateTimeCnt_reg[29]),
        .I1(spEmuPreDataGateTimeCnt_reg[28]),
        .O(spEmuPreDataGate_f_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_6
       (.I0(spEmuPreDataGateTimeCnt_reg[26]),
        .I1(spEmuPreDataGateTimeCnt_reg[27]),
        .O(spEmuPreDataGate_f_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_7
       (.I0(spEmuPreDataGateTimeCnt_reg[25]),
        .I1(spEmuPreDataGateTimeCnt_reg[24]),
        .O(spEmuPreDataGate_f_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    spEmuPreDataGate_f_i_9
       (.I0(spEmuPreDataGateTimeCnt_reg[22]),
        .I1(spEmuPreDataGateTimeCnt_reg[23]),
        .O(spEmuPreDataGate_f_i_9_n_0));
  FDRE spEmuPreDataGate_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(spEmuPreDataGate_f_i_1_n_0),
        .Q(spEmuPreDataGate_f_reg_n_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 spEmuPreDataGate_f_reg_i_13
       (.CI(1'b0),
        .CO({spEmuPreDataGate_f_reg_i_13_n_0,spEmuPreDataGate_f_reg_i_13_n_1,spEmuPreDataGate_f_reg_i_13_n_2,spEmuPreDataGate_f_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({spEmuPreDataGate_f_i_22_n_0,spEmuPreDataGate_f_i_23_n_0,spEmuPreDataGate_f_i_24_n_0,spEmuPreDataGate_f_i_25_n_0}),
        .O(NLW_spEmuPreDataGate_f_reg_i_13_O_UNCONNECTED[3:0]),
        .S({spEmuPreDataGate_f_i_26_n_0,spEmuPreDataGate_f_i_27_n_0,spEmuPreDataGate_f_i_28_n_0,spEmuPreDataGate_f_i_29_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 spEmuPreDataGate_f_reg_i_2
       (.CI(spEmuPreDataGate_f_reg_i_3_n_0),
        .CO({spEmuPreDataGate_f1,spEmuPreDataGate_f_reg_i_2_n_1,spEmuPreDataGate_f_reg_i_2_n_2,spEmuPreDataGate_f_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_spEmuPreDataGate_f_reg_i_2_O_UNCONNECTED[3:0]),
        .S({spEmuPreDataGate_f_i_4_n_0,spEmuPreDataGate_f_i_5_n_0,spEmuPreDataGate_f_i_6_n_0,spEmuPreDataGate_f_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 spEmuPreDataGate_f_reg_i_3
       (.CI(spEmuPreDataGate_f_reg_i_8_n_0),
        .CO({spEmuPreDataGate_f_reg_i_3_n_0,spEmuPreDataGate_f_reg_i_3_n_1,spEmuPreDataGate_f_reg_i_3_n_2,spEmuPreDataGate_f_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_spEmuPreDataGate_f_reg_i_3_O_UNCONNECTED[3:0]),
        .S({spEmuPreDataGate_f_i_9_n_0,spEmuPreDataGate_f_i_10_n_0,spEmuPreDataGate_f_i_11_n_0,spEmuPreDataGate_f_i_12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 spEmuPreDataGate_f_reg_i_8
       (.CI(spEmuPreDataGate_f_reg_i_13_n_0),
        .CO({spEmuPreDataGate_f_reg_i_8_n_0,spEmuPreDataGate_f_reg_i_8_n_1,spEmuPreDataGate_f_reg_i_8_n_2,spEmuPreDataGate_f_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({spEmuPreDataGate_f_i_14_n_0,spEmuPreDataGate_f_i_15_n_0,spEmuPreDataGate_f_i_16_n_0,spEmuPreDataGate_f_i_17_n_0}),
        .O(NLW_spEmuPreDataGate_f_reg_i_8_O_UNCONNECTED[3:0]),
        .S({spEmuPreDataGate_f_i_18_n_0,spEmuPreDataGate_f_i_19_n_0,spEmuPreDataGate_f_i_20_n_0,spEmuPreDataGate_f_i_21_n_0}));
  FDRE \spEmuWgPriTime_reg[10] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][6] ),
        .Q(spEmuWgPriTime[10]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[11] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][7] ),
        .Q(spEmuWgPriTime[11]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[12] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][8] ),
        .Q(spEmuWgPriTime[12]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[13] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][9] ),
        .Q(spEmuWgPriTime[13]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[14] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][10] ),
        .Q(spEmuWgPriTime[14]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[15] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][11] ),
        .Q(spEmuWgPriTime[15]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[16] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][12] ),
        .Q(spEmuWgPriTime[16]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[17] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][13] ),
        .Q(spEmuWgPriTime[17]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[18] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][14] ),
        .Q(spEmuWgPriTime[18]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[19] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][15] ),
        .Q(spEmuWgPriTime[19]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[20] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][16] ),
        .Q(spEmuWgPriTime[20]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[21] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][17] ),
        .Q(spEmuWgPriTime[21]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[22] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][18] ),
        .Q(spEmuWgPriTime[22]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[23] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][19] ),
        .Q(spEmuWgPriTime[23]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[24] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][20] ),
        .Q(spEmuWgPriTime[24]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[25] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][21] ),
        .Q(spEmuWgPriTime[25]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[26] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][22] ),
        .Q(spEmuWgPriTime[26]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[27] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][23] ),
        .Q(spEmuWgPriTime[27]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[4] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][0] ),
        .Q(spEmuWgPriTime[4]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[5] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][1] ),
        .Q(spEmuWgPriTime[5]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[6] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][2] ),
        .Q(spEmuWgPriTime[6]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[7] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][3] ),
        .Q(spEmuWgPriTime[7]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[8] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][4] ),
        .Q(spEmuWgPriTime[8]),
        .R(1'b0));
  FDRE \spEmuWgPriTime_reg[9] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[15][5] ),
        .Q(spEmuWgPriTime[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \spEmuWgRfFreq[5]_i_1 
       (.I0(spEmuPreDataGateTimeCnt_reg[13]),
        .I1(\spEmuWgRfFreq[5]_i_2_n_0 ),
        .I2(\spEmuWgRfFreq[5]_i_3_n_0 ),
        .I3(\spEmuWgRfFreq[5]_i_4_n_0 ),
        .I4(\spEmuWgRfFreq[5]_i_5_n_0 ),
        .I5(\spEmuWgRfFreq[5]_i_6_n_0 ),
        .O(\spEmuWgRfFreq[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \spEmuWgRfFreq[5]_i_2 
       (.I0(spEmuPreDataGateTimeCnt_reg[12]),
        .I1(spEmuPreDataGateTimeCnt_reg[11]),
        .I2(spEmuPreDataGateTimeCnt_reg[7]),
        .I3(spEmuPreDataGateTimeCnt_reg[10]),
        .I4(spEmuPreDataGateTimeCnt_reg[8]),
        .I5(spEmuPreDataGateTimeCnt_reg[9]),
        .O(\spEmuWgRfFreq[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \spEmuWgRfFreq[5]_i_3 
       (.I0(spEmuPreDataGateTimeCnt_reg[17]),
        .I1(spEmuPreDataGateTimeCnt_reg[16]),
        .I2(spEmuPreDataGateTimeCnt_reg[23]),
        .I3(spEmuPreDataGateTimeCnt_reg[22]),
        .O(\spEmuWgRfFreq[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \spEmuWgRfFreq[5]_i_4 
       (.I0(\spEmuWgRfFreq[5]_i_7_n_0 ),
        .I1(\spEmuWgRfFreq[5]_i_8_n_0 ),
        .I2(spEmuPreDataGateTimeCnt_reg[14]),
        .I3(spEmuPreDataGateTimeCnt_reg[15]),
        .I4(spEmuPreDataGateTimeCnt_reg[24]),
        .I5(spEmuPreDataGateTimeCnt_reg[25]),
        .O(\spEmuWgRfFreq[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \spEmuWgRfFreq[5]_i_5 
       (.I0(spEmuPreDataGateTimeCnt_reg[27]),
        .I1(spEmuPreDataGateTimeCnt_reg[26]),
        .I2(spEmuPreDataGateTimeCnt_reg[18]),
        .I3(spEmuPreDataGateTimeCnt_reg[19]),
        .I4(spEmuPreDataGateTimeCnt_reg[20]),
        .I5(spEmuPreDataGateTimeCnt_reg[21]),
        .O(\spEmuWgRfFreq[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \spEmuWgRfFreq[5]_i_6 
       (.I0(\spEmuWgRfFreq[5]_i_2_n_0 ),
        .I1(\spEmuWgRfFreq[5]_i_9_n_0 ),
        .I2(spEmuPreDataGateTimeCnt_reg[6]),
        .I3(spEmuPreDataGateTimeCnt_reg[5]),
        .I4(spEmuPreDataGateTimeCnt_reg[13]),
        .I5(spEmuPreDataGateTimeCnt_reg[4]),
        .O(\spEmuWgRfFreq[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \spEmuWgRfFreq[5]_i_7 
       (.I0(spEmuPreDataGateTimeCnt_reg[28]),
        .I1(spEmuPreDataGateTimeCnt_reg[29]),
        .O(\spEmuWgRfFreq[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \spEmuWgRfFreq[5]_i_8 
       (.I0(spEmuPreDataGateTimeCnt_reg[30]),
        .I1(spEmuPreDataGateTimeCnt_reg[31]),
        .O(\spEmuWgRfFreq[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \spEmuWgRfFreq[5]_i_9 
       (.I0(spEmuPreDataGateTimeCnt_reg[0]),
        .I1(spEmuPreDataGateTimeCnt_reg[1]),
        .I2(spEmuPreDataGateTimeCnt_reg[2]),
        .I3(spEmuPreDataGateTimeCnt_reg[3]),
        .I4(spEmuPreDataGateTimeCnt_reg[14]),
        .I5(spEmuPreDataGateTimeCnt_reg[15]),
        .O(\spEmuWgRfFreq[5]_i_9_n_0 ));
  FDRE \spEmuWgRfFreq_reg[0] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[14][16] ),
        .Q(spEmuWgRfFreq[0]),
        .R(1'b0));
  FDRE \spEmuWgRfFreq_reg[1] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[14][17] ),
        .Q(spEmuWgRfFreq[1]),
        .R(1'b0));
  FDRE \spEmuWgRfFreq_reg[2] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[14][18] ),
        .Q(spEmuWgRfFreq[2]),
        .R(1'b0));
  FDRE \spEmuWgRfFreq_reg[3] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[14][19] ),
        .Q(spEmuWgRfFreq[3]),
        .R(1'b0));
  FDRE \spEmuWgRfFreq_reg[4] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[14][20] ),
        .Q(spEmuWgRfFreq[4]),
        .R(1'b0));
  FDRE \spEmuWgRfFreq_reg[5] 
       (.C(clk160m),
        .CE(\spEmuWgRfFreq[5]_i_1_n_0 ),
        .D(\bmem_reg_n_0_[14][21] ),
        .Q(spEmuWgRfFreq[5]),
        .R(1'b0));
  FDRE \testBuf_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(s1RxProc_n_1),
        .Q(\testBuf_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TXSYSDATA txSysData1
       (.Q({\bmem_reg_n_0_[5][19] ,\bmem_reg_n_0_[5][18] ,\bmem_reg_n_0_[5][17] ,\bmem_reg_n_0_[5][16] }),
        .aSndRx(aSndRx),
        .\bmem_reg[5][18] (txSysData1_n_2),
        .\bmem_reg[5][18]_0 (txSysData1_n_3),
        .\bmem_reg[5][18]_1 (txSysData1_n_4),
        .clk160m(clk160m),
        .fibRxB1(fibRxB1),
        .hostS1TxEnd_w(hostS1TxEnd_w),
        .inpChk0(inpChk0),
        .inpChk1(inpChk1),
        .inpChkA(inpChkA),
        .laCh(laCh[6]),
        .\laCh[1] (\laCh[1]_INST_0_i_6_n_0 ),
        .\laCh[2] (\laCh[2]_INST_0_i_6_n_0 ),
        .\laCh[6] (hostS1TxProc_n_5),
        .\laCh[6]_0 (hostS1RxProc_n_21),
        .\laCh[6]_1 (\laCh[6]_INST_0_i_4_n_0 ),
        .laCh_0_sp_1(\laCh[0]_INST_0_i_6_n_0 ),
        .preDataGate_f_reg_0(txSysPreData_f_reg_n_0),
        .txData_o(fibTxB1),
        .\txd0_reg[15]_0 ({\txSysData_reg_n_0_[0][15] ,\txSysData_reg_n_0_[0][14] ,\txSysData_reg_n_0_[0][13] ,\txSysData_reg_n_0_[0][12] ,\txSysData_reg_n_0_[0][11] ,\txSysData_reg_n_0_[0][10] ,\txSysData_reg_n_0_[0][9] ,\txSysData_reg_n_0_[0][8] ,\txSysData_reg_n_0_[0][7] ,\txSysData_reg_n_0_[0][6] ,\txSysData_reg_n_0_[0][5] ,\txSysData_reg_n_0_[0][4] ,\txSysData_reg_n_0_[0][3] ,\txSysData_reg_n_0_[0][2] ,\txSysData_reg_n_0_[0][1] ,\txSysData_reg_n_0_[0][0] }),
        .\txd1_reg[15]_0 ({\txSysData_reg_n_0_[1][15] ,\txSysData_reg_n_0_[1][14] ,\txSysData_reg_n_0_[1][13] ,\txSysData_reg_n_0_[1][12] ,\txSysData_reg_n_0_[1][11] ,\txSysData_reg_n_0_[1][10] ,\txSysData_reg_n_0_[1][9] ,\txSysData_reg_n_0_[1][8] ,\txSysData_reg_n_0_[1][7] ,\txSysData_reg_n_0_[1][6] ,\txSysData_reg_n_0_[1][5] ,\txSysData_reg_n_0_[1][4] ,\txSysData_reg_n_0_[1][3] ,\txSysData_reg_n_0_[1][2] ,\txSysData_reg_n_0_[1][1] ,\txSysData_reg_n_0_[1][0] }),
        .\txd2_reg[15]_0 ({\txSysData_reg_n_0_[2][15] ,\txSysData_reg_n_0_[2][14] ,\txSysData_reg_n_0_[2][13] ,\txSysData_reg_n_0_[2][12] ,\txSysData_reg_n_0_[2][11] ,\txSysData_reg_n_0_[2][10] ,\txSysData_reg_n_0_[2][9] ,\txSysData_reg_n_0_[2][8] ,\txSysData_reg_n_0_[2][7] ,\txSysData_reg_n_0_[2][6] ,\txSysData_reg_n_0_[2][5] ,\txSysData_reg_n_0_[2][4] ,\txSysData_reg_n_0_[2][3] ,\txSysData_reg_n_0_[2][2] ,\txSysData_reg_n_0_[2][1] ,\txSysData_reg_n_0_[2][0] }),
        .\txd3_reg[15]_0 ({\txSysData_reg_n_0_[3][15] ,\txSysData_reg_n_0_[3][14] ,\txSysData_reg_n_0_[3][13] ,\txSysData_reg_n_0_[3][12] ,\txSysData_reg_n_0_[3][11] ,\txSysData_reg_n_0_[3][10] ,\txSysData_reg_n_0_[3][9] ,\txSysData_reg_n_0_[3][8] ,\txSysData_reg_n_0_[3][7] ,\txSysData_reg_n_0_[3][6] ,\txSysData_reg_n_0_[3][5] ,\txSysData_reg_n_0_[3][4] ,\txSysData_reg_n_0_[3][3] ,\txSysData_reg_n_0_[3][2] ,\txSysData_reg_n_0_[3][1] ,\txSysData_reg_n_0_[3][0] }));
  FDRE \txSysDataChgBuf_reg[0] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][0] ),
        .Q(txSysDataChgBuf[0]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[10] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][10] ),
        .Q(txSysDataChgBuf[10]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[11] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][11] ),
        .Q(txSysDataChgBuf[11]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[12] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][12] ),
        .Q(txSysDataChgBuf[12]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[13] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][13] ),
        .Q(txSysDataChgBuf[13]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[14] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][14] ),
        .Q(txSysDataChgBuf[14]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[15] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][15] ),
        .Q(txSysDataChgBuf[15]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[16] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][16] ),
        .Q(txSysDataChgBuf[16]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[17] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][17] ),
        .Q(txSysDataChgBuf[17]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[18] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][18] ),
        .Q(txSysDataChgBuf[18]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[19] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][19] ),
        .Q(txSysDataChgBuf[19]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[1] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][1] ),
        .Q(txSysDataChgBuf[1]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[20] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][20] ),
        .Q(txSysDataChgBuf[20]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[21] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][21] ),
        .Q(txSysDataChgBuf[21]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[22] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][22] ),
        .Q(txSysDataChgBuf[22]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[23] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][23] ),
        .Q(txSysDataChgBuf[23]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[24] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][24] ),
        .Q(txSysDataChgBuf[24]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[25] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][25] ),
        .Q(txSysDataChgBuf[25]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[26] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][26] ),
        .Q(txSysDataChgBuf[26]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[27] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][27] ),
        .Q(txSysDataChgBuf[27]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[28] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][28] ),
        .Q(txSysDataChgBuf[28]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[29] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][29] ),
        .Q(txSysDataChgBuf[29]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[2] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][2] ),
        .Q(txSysDataChgBuf[2]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[30] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][30] ),
        .Q(txSysDataChgBuf[30]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[31] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][31] ),
        .Q(txSysDataChgBuf[31]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[3] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][3] ),
        .Q(txSysDataChgBuf[3]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[4] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][4] ),
        .Q(txSysDataChgBuf[4]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[5] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][5] ),
        .Q(txSysDataChgBuf[5]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[6] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][6] ),
        .Q(txSysDataChgBuf[6]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[7] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][7] ),
        .Q(txSysDataChgBuf[7]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[8] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][8] ),
        .Q(txSysDataChgBuf[8]),
        .R(1'b0));
  FDRE \txSysDataChgBuf_reg[9] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[98][9] ),
        .Q(txSysDataChgBuf[9]),
        .R(1'b0));
  FDRE \txSysData_reg[0][0] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][0] ),
        .Q(\txSysData_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][10] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][10] ),
        .Q(\txSysData_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][11] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][11] ),
        .Q(\txSysData_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][12] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][12] ),
        .Q(\txSysData_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][13] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][13] ),
        .Q(\txSysData_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][14] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][14] ),
        .Q(\txSysData_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][15] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][15] ),
        .Q(\txSysData_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][1] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][1] ),
        .Q(\txSysData_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][2] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][2] ),
        .Q(\txSysData_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][3] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][3] ),
        .Q(\txSysData_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][4] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][4] ),
        .Q(\txSysData_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][5] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][5] ),
        .Q(\txSysData_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][6] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][6] ),
        .Q(\txSysData_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][7] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][7] ),
        .Q(\txSysData_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][8] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][8] ),
        .Q(\txSysData_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \txSysData_reg[0][9] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[96][9] ),
        .Q(\txSysData_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][0] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[0]),
        .Q(\txSysData_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][10] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[10]),
        .Q(\txSysData_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][11] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[11]),
        .Q(\txSysData_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][12] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[12]),
        .Q(\txSysData_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][13] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[13]),
        .Q(\txSysData_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][14] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[14]),
        .Q(\txSysData_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][15] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[15]),
        .Q(\txSysData_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][1] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[1]),
        .Q(\txSysData_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][2] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[2]),
        .Q(\txSysData_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][3] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[3]),
        .Q(\txSysData_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][4] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[4]),
        .Q(\txSysData_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][5] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[5]),
        .Q(\txSysData_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][6] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[6]),
        .Q(\txSysData_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][7] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[7]),
        .Q(\txSysData_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][8] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[8]),
        .Q(\txSysData_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \txSysData_reg[1][9] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_1_in[9]),
        .Q(\txSysData_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][0] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][0] ),
        .Q(\txSysData_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][10] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][10] ),
        .Q(\txSysData_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][11] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][11] ),
        .Q(\txSysData_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][12] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][12] ),
        .Q(\txSysData_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][13] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][13] ),
        .Q(\txSysData_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][14] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][14] ),
        .Q(\txSysData_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][15] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][15] ),
        .Q(\txSysData_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][1] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][1] ),
        .Q(\txSysData_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][2] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][2] ),
        .Q(\txSysData_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][3] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][3] ),
        .Q(\txSysData_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][4] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][4] ),
        .Q(\txSysData_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][5] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][5] ),
        .Q(\txSysData_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][6] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][6] ),
        .Q(\txSysData_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][7] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][7] ),
        .Q(\txSysData_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][8] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][8] ),
        .Q(\txSysData_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \txSysData_reg[2][9] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(\mem_reg_n_0_[97][9] ),
        .Q(\txSysData_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][0] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[0]),
        .Q(\txSysData_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][10] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[10]),
        .Q(\txSysData_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][11] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[11]),
        .Q(\txSysData_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][12] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[12]),
        .Q(\txSysData_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][13] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[13]),
        .Q(\txSysData_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][14] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[14]),
        .Q(\txSysData_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][15] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[15]),
        .Q(\txSysData_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][1] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[1]),
        .Q(\txSysData_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][2] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[2]),
        .Q(\txSysData_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][3] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[3]),
        .Q(\txSysData_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][4] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[4]),
        .Q(\txSysData_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][5] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[5]),
        .Q(\txSysData_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][6] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[6]),
        .Q(\txSysData_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][7] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[7]),
        .Q(\txSysData_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][8] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[8]),
        .Q(\txSysData_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \txSysData_reg[3][9] 
       (.C(clk160m),
        .CE(txSysPreDataTimeCnt0),
        .D(p_3_in[9]),
        .Q(\txSysData_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_10 
       (.I0(\mem_reg_n_0_[98][18] ),
        .I1(txSysDataChgBuf[18]),
        .I2(txSysDataChgBuf[20]),
        .I3(\mem_reg_n_0_[98][20] ),
        .I4(txSysDataChgBuf[19]),
        .I5(\mem_reg_n_0_[98][19] ),
        .O(\txSysPreDataTimeCnt[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_11 
       (.I0(\mem_reg_n_0_[98][15] ),
        .I1(txSysDataChgBuf[15]),
        .I2(txSysDataChgBuf[17]),
        .I3(\mem_reg_n_0_[98][17] ),
        .I4(txSysDataChgBuf[16]),
        .I5(\mem_reg_n_0_[98][16] ),
        .O(\txSysPreDataTimeCnt[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_12 
       (.I0(\mem_reg_n_0_[98][12] ),
        .I1(txSysDataChgBuf[12]),
        .I2(txSysDataChgBuf[14]),
        .I3(\mem_reg_n_0_[98][14] ),
        .I4(txSysDataChgBuf[13]),
        .I5(\mem_reg_n_0_[98][13] ),
        .O(\txSysPreDataTimeCnt[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_13 
       (.I0(\mem_reg_n_0_[98][9] ),
        .I1(txSysDataChgBuf[9]),
        .I2(txSysDataChgBuf[11]),
        .I3(\mem_reg_n_0_[98][11] ),
        .I4(txSysDataChgBuf[10]),
        .I5(\mem_reg_n_0_[98][10] ),
        .O(\txSysPreDataTimeCnt[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_14 
       (.I0(\mem_reg_n_0_[98][6] ),
        .I1(txSysDataChgBuf[6]),
        .I2(txSysDataChgBuf[8]),
        .I3(\mem_reg_n_0_[98][8] ),
        .I4(txSysDataChgBuf[7]),
        .I5(\mem_reg_n_0_[98][7] ),
        .O(\txSysPreDataTimeCnt[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_15 
       (.I0(\mem_reg_n_0_[98][3] ),
        .I1(txSysDataChgBuf[3]),
        .I2(txSysDataChgBuf[5]),
        .I3(\mem_reg_n_0_[98][5] ),
        .I4(txSysDataChgBuf[4]),
        .I5(\mem_reg_n_0_[98][4] ),
        .O(\txSysPreDataTimeCnt[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_16 
       (.I0(\mem_reg_n_0_[98][0] ),
        .I1(txSysDataChgBuf[0]),
        .I2(txSysDataChgBuf[2]),
        .I3(\mem_reg_n_0_[98][2] ),
        .I4(txSysDataChgBuf[1]),
        .I5(\mem_reg_n_0_[98][1] ),
        .O(\txSysPreDataTimeCnt[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \txSysPreDataTimeCnt[0]_i_4 
       (.I0(\mem_reg_n_0_[98][30] ),
        .I1(txSysDataChgBuf[30]),
        .I2(\mem_reg_n_0_[98][31] ),
        .I3(txSysDataChgBuf[31]),
        .O(\txSysPreDataTimeCnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_5 
       (.I0(\mem_reg_n_0_[98][27] ),
        .I1(txSysDataChgBuf[27]),
        .I2(txSysDataChgBuf[29]),
        .I3(\mem_reg_n_0_[98][29] ),
        .I4(txSysDataChgBuf[28]),
        .I5(\mem_reg_n_0_[98][28] ),
        .O(\txSysPreDataTimeCnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_6 
       (.I0(\mem_reg_n_0_[98][24] ),
        .I1(txSysDataChgBuf[24]),
        .I2(txSysDataChgBuf[26]),
        .I3(\mem_reg_n_0_[98][26] ),
        .I4(txSysDataChgBuf[25]),
        .I5(\mem_reg_n_0_[98][25] ),
        .O(\txSysPreDataTimeCnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txSysPreDataTimeCnt[0]_i_7 
       (.I0(txSysPreDataTimeCnt_reg[0]),
        .O(\txSysPreDataTimeCnt[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txSysPreDataTimeCnt[0]_i_9 
       (.I0(\mem_reg_n_0_[98][21] ),
        .I1(txSysDataChgBuf[21]),
        .I2(txSysDataChgBuf[23]),
        .I3(\mem_reg_n_0_[98][23] ),
        .I4(txSysDataChgBuf[22]),
        .I5(\mem_reg_n_0_[98][22] ),
        .O(\txSysPreDataTimeCnt[0]_i_9_n_0 ));
  FDRE \txSysPreDataTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[0]_i_2_n_7 ),
        .Q(txSysPreDataTimeCnt_reg[0]),
        .R(txSysPreDataTimeCnt0));
  CARRY4 \txSysPreDataTimeCnt_reg[0]_i_1 
       (.CI(\txSysPreDataTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\NLW_txSysPreDataTimeCnt_reg[0]_i_1_CO_UNCONNECTED [3],txSysPreDataTimeCnt0,\txSysPreDataTimeCnt_reg[0]_i_1_n_2 ,\txSysPreDataTimeCnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_txSysPreDataTimeCnt_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\txSysPreDataTimeCnt[0]_i_4_n_0 ,\txSysPreDataTimeCnt[0]_i_5_n_0 ,\txSysPreDataTimeCnt[0]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txSysPreDataTimeCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\txSysPreDataTimeCnt_reg[0]_i_2_n_0 ,\txSysPreDataTimeCnt_reg[0]_i_2_n_1 ,\txSysPreDataTimeCnt_reg[0]_i_2_n_2 ,\txSysPreDataTimeCnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\txSysPreDataTimeCnt_reg[0]_i_2_n_4 ,\txSysPreDataTimeCnt_reg[0]_i_2_n_5 ,\txSysPreDataTimeCnt_reg[0]_i_2_n_6 ,\txSysPreDataTimeCnt_reg[0]_i_2_n_7 }),
        .S({txSysPreDataTimeCnt_reg[3:1],\txSysPreDataTimeCnt[0]_i_7_n_0 }));
  CARRY4 \txSysPreDataTimeCnt_reg[0]_i_3 
       (.CI(\txSysPreDataTimeCnt_reg[0]_i_8_n_0 ),
        .CO({\txSysPreDataTimeCnt_reg[0]_i_3_n_0 ,\txSysPreDataTimeCnt_reg[0]_i_3_n_1 ,\txSysPreDataTimeCnt_reg[0]_i_3_n_2 ,\txSysPreDataTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_txSysPreDataTimeCnt_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\txSysPreDataTimeCnt[0]_i_9_n_0 ,\txSysPreDataTimeCnt[0]_i_10_n_0 ,\txSysPreDataTimeCnt[0]_i_11_n_0 ,\txSysPreDataTimeCnt[0]_i_12_n_0 }));
  CARRY4 \txSysPreDataTimeCnt_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\txSysPreDataTimeCnt_reg[0]_i_8_n_0 ,\txSysPreDataTimeCnt_reg[0]_i_8_n_1 ,\txSysPreDataTimeCnt_reg[0]_i_8_n_2 ,\txSysPreDataTimeCnt_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_txSysPreDataTimeCnt_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\txSysPreDataTimeCnt[0]_i_13_n_0 ,\txSysPreDataTimeCnt[0]_i_14_n_0 ,\txSysPreDataTimeCnt[0]_i_15_n_0 ,\txSysPreDataTimeCnt[0]_i_16_n_0 }));
  FDRE \txSysPreDataTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[8]_i_1_n_5 ),
        .Q(txSysPreDataTimeCnt_reg[10]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[8]_i_1_n_4 ),
        .Q(txSysPreDataTimeCnt_reg[11]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[12]_i_1_n_7 ),
        .Q(txSysPreDataTimeCnt_reg[12]),
        .R(txSysPreDataTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txSysPreDataTimeCnt_reg[12]_i_1 
       (.CI(\txSysPreDataTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_txSysPreDataTimeCnt_reg[12]_i_1_CO_UNCONNECTED [3],\txSysPreDataTimeCnt_reg[12]_i_1_n_1 ,\txSysPreDataTimeCnt_reg[12]_i_1_n_2 ,\txSysPreDataTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txSysPreDataTimeCnt_reg[12]_i_1_n_4 ,\txSysPreDataTimeCnt_reg[12]_i_1_n_5 ,\txSysPreDataTimeCnt_reg[12]_i_1_n_6 ,\txSysPreDataTimeCnt_reg[12]_i_1_n_7 }),
        .S(txSysPreDataTimeCnt_reg[15:12]));
  FDRE \txSysPreDataTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[12]_i_1_n_6 ),
        .Q(txSysPreDataTimeCnt_reg[13]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[12]_i_1_n_5 ),
        .Q(txSysPreDataTimeCnt_reg[14]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[12]_i_1_n_4 ),
        .Q(txSysPreDataTimeCnt_reg[15]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[0]_i_2_n_6 ),
        .Q(txSysPreDataTimeCnt_reg[1]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[0]_i_2_n_5 ),
        .Q(txSysPreDataTimeCnt_reg[2]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[0]_i_2_n_4 ),
        .Q(txSysPreDataTimeCnt_reg[3]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[4]_i_1_n_7 ),
        .Q(txSysPreDataTimeCnt_reg[4]),
        .R(txSysPreDataTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txSysPreDataTimeCnt_reg[4]_i_1 
       (.CI(\txSysPreDataTimeCnt_reg[0]_i_2_n_0 ),
        .CO({\txSysPreDataTimeCnt_reg[4]_i_1_n_0 ,\txSysPreDataTimeCnt_reg[4]_i_1_n_1 ,\txSysPreDataTimeCnt_reg[4]_i_1_n_2 ,\txSysPreDataTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txSysPreDataTimeCnt_reg[4]_i_1_n_4 ,\txSysPreDataTimeCnt_reg[4]_i_1_n_5 ,\txSysPreDataTimeCnt_reg[4]_i_1_n_6 ,\txSysPreDataTimeCnt_reg[4]_i_1_n_7 }),
        .S(txSysPreDataTimeCnt_reg[7:4]));
  FDRE \txSysPreDataTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[4]_i_1_n_6 ),
        .Q(txSysPreDataTimeCnt_reg[5]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[4]_i_1_n_5 ),
        .Q(txSysPreDataTimeCnt_reg[6]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[4]_i_1_n_4 ),
        .Q(txSysPreDataTimeCnt_reg[7]),
        .R(txSysPreDataTimeCnt0));
  FDRE \txSysPreDataTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[8]_i_1_n_7 ),
        .Q(txSysPreDataTimeCnt_reg[8]),
        .R(txSysPreDataTimeCnt0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \txSysPreDataTimeCnt_reg[8]_i_1 
       (.CI(\txSysPreDataTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\txSysPreDataTimeCnt_reg[8]_i_1_n_0 ,\txSysPreDataTimeCnt_reg[8]_i_1_n_1 ,\txSysPreDataTimeCnt_reg[8]_i_1_n_2 ,\txSysPreDataTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txSysPreDataTimeCnt_reg[8]_i_1_n_4 ,\txSysPreDataTimeCnt_reg[8]_i_1_n_5 ,\txSysPreDataTimeCnt_reg[8]_i_1_n_6 ,\txSysPreDataTimeCnt_reg[8]_i_1_n_7 }),
        .S(txSysPreDataTimeCnt_reg[11:8]));
  FDRE \txSysPreDataTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\txSysPreDataTimeCnt_reg[8]_i_1_n_6 ),
        .Q(txSysPreDataTimeCnt_reg[9]),
        .R(txSysPreDataTimeCnt0));
  LUT3 #(
    .INIT(8'h0E)) 
    txSysPreData_f_i_1
       (.I0(txSysPreData_f_reg_n_0),
        .I1(txSysPreData_f),
        .I2(txSysPreDataTimeCnt0),
        .O(txSysPreData_f_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    txSysPreData_f_i_2
       (.I0(txSysPreData_f_i_3_n_0),
        .I1(txSysPreDataTimeCnt_reg[1]),
        .I2(txSysPreDataTimeCnt_reg[0]),
        .I3(txSysPreDataTimeCnt_reg[3]),
        .I4(txSysPreDataTimeCnt_reg[2]),
        .I5(txSysPreData_f_i_4_n_0),
        .O(txSysPreData_f));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    txSysPreData_f_i_3
       (.I0(txSysPreDataTimeCnt_reg[12]),
        .I1(txSysPreDataTimeCnt_reg[13]),
        .I2(txSysPreDataTimeCnt_reg[10]),
        .I3(txSysPreDataTimeCnt_reg[11]),
        .I4(txSysPreDataTimeCnt_reg[15]),
        .I5(txSysPreDataTimeCnt_reg[14]),
        .O(txSysPreData_f_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    txSysPreData_f_i_4
       (.I0(txSysPreDataTimeCnt_reg[7]),
        .I1(txSysPreDataTimeCnt_reg[6]),
        .I2(txSysPreDataTimeCnt_reg[5]),
        .I3(txSysPreDataTimeCnt_reg[4]),
        .I4(txSysPreDataTimeCnt_reg[9]),
        .I5(txSysPreDataTimeCnt_reg[8]),
        .O(txSysPreData_f_i_4_n_0));
  FDRE txSysPreData_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(txSysPreData_f_i_1_n_0),
        .Q(txSysPreData_f_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \wgActTimeCnt[0]_i_1 
       (.I0(wgActTimeCnt1),
        .I1(wgActTimeCnt0),
        .O(wgActTimeCnt));
  LUT3 #(
    .INIT(8'h4F)) 
    \wgActTimeCnt[0]_i_2 
       (.I0(hostWgPreDataGate_f),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[23]),
        .O(\wgActTimeCnt[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[0]_i_4 
       (.I0(wgActTimeCnt0__0[3]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[3]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[0]_i_5 
       (.I0(wgActTimeCnt0__0[2]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[2]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[0]_i_6 
       (.I0(wgActTimeCnt0__0[1]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[1]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h31)) 
    \wgActTimeCnt[0]_i_7 
       (.I0(hostWgPreDataGate_ff),
        .I1(wgActTimeCnt_reg[0]),
        .I2(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[12]_i_2 
       (.I0(wgActTimeCnt0__0[15]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[15]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[12]_i_3 
       (.I0(wgActTimeCnt0__0[14]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[14]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[12]_i_4 
       (.I0(wgActTimeCnt0__0[13]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[13]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[12]_i_5 
       (.I0(wgActTimeCnt0__0[12]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[12]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[16]_i_2 
       (.I0(wgActTimeCnt0__0[19]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[19]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[16]_i_3 
       (.I0(wgActTimeCnt0__0[18]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[18]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[16]_i_4 
       (.I0(wgActTimeCnt0__0[17]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[17]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[16]_i_5 
       (.I0(wgActTimeCnt0__0[16]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[16]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[20]_i_2 
       (.I0(wgActTimeCnt0__0[23]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[23]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[20]_i_3 
       (.I0(wgActTimeCnt0__0[22]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[22]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[20]_i_4 
       (.I0(wgActTimeCnt0__0[21]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[21]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[20]_i_5 
       (.I0(wgActTimeCnt0__0[20]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[20]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[4]_i_2 
       (.I0(wgActTimeCnt0__0[7]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[7]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[4]_i_3 
       (.I0(wgActTimeCnt0__0[6]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[6]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[4]_i_4 
       (.I0(wgActTimeCnt0__0[5]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[5]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[4]_i_5 
       (.I0(wgActTimeCnt0__0[4]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[4]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[8]_i_2 
       (.I0(wgActTimeCnt0__0[11]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[11]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[8]_i_3 
       (.I0(wgActTimeCnt0__0[10]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[10]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[8]_i_4 
       (.I0(wgActTimeCnt0__0[9]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[9]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \wgActTimeCnt[8]_i_5 
       (.I0(wgActTimeCnt0__0[8]),
        .I1(hostWgPreDataGate_ff),
        .I2(wgActTimeCnt_reg[8]),
        .I3(hostWgPreDataGate_f),
        .O(\wgActTimeCnt[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[0]_i_3_n_7 ),
        .Q(wgActTimeCnt_reg[0]),
        .R(wgActTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wgActTimeCnt_reg[0]_i_3_n_0 ,\wgActTimeCnt_reg[0]_i_3_n_1 ,\wgActTimeCnt_reg[0]_i_3_n_2 ,\wgActTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,hostWgPreDataGate_f}),
        .O({\wgActTimeCnt_reg[0]_i_3_n_4 ,\wgActTimeCnt_reg[0]_i_3_n_5 ,\wgActTimeCnt_reg[0]_i_3_n_6 ,\wgActTimeCnt_reg[0]_i_3_n_7 }),
        .S({\wgActTimeCnt[0]_i_4_n_0 ,\wgActTimeCnt[0]_i_5_n_0 ,\wgActTimeCnt[0]_i_6_n_0 ,\wgActTimeCnt[0]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\wgActTimeCnt_reg[0]_i_8_n_0 ,\wgActTimeCnt_reg[0]_i_8_n_1 ,\wgActTimeCnt_reg[0]_i_8_n_2 ,\wgActTimeCnt_reg[0]_i_8_n_3 }),
        .CYINIT(wgActTimeCnt_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActTimeCnt0__0[4:1]),
        .S(wgActTimeCnt_reg[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[8]_i_1_n_5 ),
        .Q(wgActTimeCnt_reg[10]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[8]_i_1_n_4 ),
        .Q(wgActTimeCnt_reg[11]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[12]_i_1_n_7 ),
        .Q(wgActTimeCnt_reg[12]),
        .R(wgActTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[12]_i_1 
       (.CI(\wgActTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\wgActTimeCnt_reg[12]_i_1_n_0 ,\wgActTimeCnt_reg[12]_i_1_n_1 ,\wgActTimeCnt_reg[12]_i_1_n_2 ,\wgActTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActTimeCnt_reg[12]_i_1_n_4 ,\wgActTimeCnt_reg[12]_i_1_n_5 ,\wgActTimeCnt_reg[12]_i_1_n_6 ,\wgActTimeCnt_reg[12]_i_1_n_7 }),
        .S({\wgActTimeCnt[12]_i_2_n_0 ,\wgActTimeCnt[12]_i_3_n_0 ,\wgActTimeCnt[12]_i_4_n_0 ,\wgActTimeCnt[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[12]_i_6 
       (.CI(\wgActTimeCnt_reg[8]_i_6_n_0 ),
        .CO({\wgActTimeCnt_reg[12]_i_6_n_0 ,\wgActTimeCnt_reg[12]_i_6_n_1 ,\wgActTimeCnt_reg[12]_i_6_n_2 ,\wgActTimeCnt_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActTimeCnt0__0[16:13]),
        .S(wgActTimeCnt_reg[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[12]_i_1_n_6 ),
        .Q(wgActTimeCnt_reg[13]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[12]_i_1_n_5 ),
        .Q(wgActTimeCnt_reg[14]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[12]_i_1_n_4 ),
        .Q(wgActTimeCnt_reg[15]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \wgActTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[16]_i_1_n_7 ),
        .Q(wgActTimeCnt_reg[16]),
        .R(wgActTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[16]_i_1 
       (.CI(\wgActTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\wgActTimeCnt_reg[16]_i_1_n_0 ,\wgActTimeCnt_reg[16]_i_1_n_1 ,\wgActTimeCnt_reg[16]_i_1_n_2 ,\wgActTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActTimeCnt_reg[16]_i_1_n_4 ,\wgActTimeCnt_reg[16]_i_1_n_5 ,\wgActTimeCnt_reg[16]_i_1_n_6 ,\wgActTimeCnt_reg[16]_i_1_n_7 }),
        .S({\wgActTimeCnt[16]_i_2_n_0 ,\wgActTimeCnt[16]_i_3_n_0 ,\wgActTimeCnt[16]_i_4_n_0 ,\wgActTimeCnt[16]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[16]_i_6 
       (.CI(\wgActTimeCnt_reg[12]_i_6_n_0 ),
        .CO({\wgActTimeCnt_reg[16]_i_6_n_0 ,\wgActTimeCnt_reg[16]_i_6_n_1 ,\wgActTimeCnt_reg[16]_i_6_n_2 ,\wgActTimeCnt_reg[16]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActTimeCnt0__0[20:17]),
        .S(wgActTimeCnt_reg[20:17]));
  FDRE #(
    .INIT(1'b1)) 
    \wgActTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[16]_i_1_n_6 ),
        .Q(wgActTimeCnt_reg[17]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \wgActTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[16]_i_1_n_5 ),
        .Q(wgActTimeCnt_reg[18]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b1)) 
    \wgActTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[16]_i_1_n_4 ),
        .Q(wgActTimeCnt_reg[19]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[0]_i_3_n_6 ),
        .Q(wgActTimeCnt_reg[1]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[20] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[20]_i_1_n_7 ),
        .Q(wgActTimeCnt_reg[20]),
        .R(wgActTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[20]_i_1 
       (.CI(\wgActTimeCnt_reg[16]_i_1_n_0 ),
        .CO({\NLW_wgActTimeCnt_reg[20]_i_1_CO_UNCONNECTED [3],\wgActTimeCnt_reg[20]_i_1_n_1 ,\wgActTimeCnt_reg[20]_i_1_n_2 ,\wgActTimeCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActTimeCnt_reg[20]_i_1_n_4 ,\wgActTimeCnt_reg[20]_i_1_n_5 ,\wgActTimeCnt_reg[20]_i_1_n_6 ,\wgActTimeCnt_reg[20]_i_1_n_7 }),
        .S({\wgActTimeCnt[20]_i_2_n_0 ,\wgActTimeCnt[20]_i_3_n_0 ,\wgActTimeCnt[20]_i_4_n_0 ,\wgActTimeCnt[20]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[20]_i_6 
       (.CI(\wgActTimeCnt_reg[16]_i_6_n_0 ),
        .CO({\NLW_wgActTimeCnt_reg[20]_i_6_CO_UNCONNECTED [3:2],\wgActTimeCnt_reg[20]_i_6_n_2 ,\wgActTimeCnt_reg[20]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wgActTimeCnt_reg[20]_i_6_O_UNCONNECTED [3],wgActTimeCnt0__0[23:21]}),
        .S({1'b0,wgActTimeCnt_reg[23:21]}));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[21] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[20]_i_1_n_6 ),
        .Q(wgActTimeCnt_reg[21]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[22] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[20]_i_1_n_5 ),
        .Q(wgActTimeCnt_reg[22]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[23] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[20]_i_1_n_4 ),
        .Q(wgActTimeCnt_reg[23]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[0]_i_3_n_5 ),
        .Q(wgActTimeCnt_reg[2]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[0]_i_3_n_4 ),
        .Q(wgActTimeCnt_reg[3]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[4]_i_1_n_7 ),
        .Q(wgActTimeCnt_reg[4]),
        .R(wgActTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[4]_i_1 
       (.CI(\wgActTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\wgActTimeCnt_reg[4]_i_1_n_0 ,\wgActTimeCnt_reg[4]_i_1_n_1 ,\wgActTimeCnt_reg[4]_i_1_n_2 ,\wgActTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActTimeCnt_reg[4]_i_1_n_4 ,\wgActTimeCnt_reg[4]_i_1_n_5 ,\wgActTimeCnt_reg[4]_i_1_n_6 ,\wgActTimeCnt_reg[4]_i_1_n_7 }),
        .S({\wgActTimeCnt[4]_i_2_n_0 ,\wgActTimeCnt[4]_i_3_n_0 ,\wgActTimeCnt[4]_i_4_n_0 ,\wgActTimeCnt[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[4]_i_6 
       (.CI(\wgActTimeCnt_reg[0]_i_8_n_0 ),
        .CO({\wgActTimeCnt_reg[4]_i_6_n_0 ,\wgActTimeCnt_reg[4]_i_6_n_1 ,\wgActTimeCnt_reg[4]_i_6_n_2 ,\wgActTimeCnt_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActTimeCnt0__0[8:5]),
        .S(wgActTimeCnt_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[4]_i_1_n_6 ),
        .Q(wgActTimeCnt_reg[5]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[4]_i_1_n_5 ),
        .Q(wgActTimeCnt_reg[6]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[4]_i_1_n_4 ),
        .Q(wgActTimeCnt_reg[7]),
        .R(wgActTimeCnt));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[8]_i_1_n_7 ),
        .Q(wgActTimeCnt_reg[8]),
        .R(wgActTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[8]_i_1 
       (.CI(\wgActTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\wgActTimeCnt_reg[8]_i_1_n_0 ,\wgActTimeCnt_reg[8]_i_1_n_1 ,\wgActTimeCnt_reg[8]_i_1_n_2 ,\wgActTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActTimeCnt_reg[8]_i_1_n_4 ,\wgActTimeCnt_reg[8]_i_1_n_5 ,\wgActTimeCnt_reg[8]_i_1_n_6 ,\wgActTimeCnt_reg[8]_i_1_n_7 }),
        .S({\wgActTimeCnt[8]_i_2_n_0 ,\wgActTimeCnt[8]_i_3_n_0 ,\wgActTimeCnt[8]_i_4_n_0 ,\wgActTimeCnt[8]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgActTimeCnt_reg[8]_i_6 
       (.CI(\wgActTimeCnt_reg[4]_i_6_n_0 ),
        .CO({\wgActTimeCnt_reg[8]_i_6_n_0 ,\wgActTimeCnt_reg[8]_i_6_n_1 ,\wgActTimeCnt_reg[8]_i_6_n_2 ,\wgActTimeCnt_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActTimeCnt0__0[12:9]),
        .S(wgActTimeCnt_reg[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \wgActTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(\wgActTimeCnt[0]_i_2_n_0 ),
        .D(\wgActTimeCnt_reg[8]_i_1_n_6 ),
        .Q(wgActTimeCnt_reg[9]),
        .R(wgActTimeCnt));
  LUT2 #(
    .INIT(4'h2)) 
    \wgActWaitTimeCnt[0]_i_1 
       (.I0(hostWgPreDataGate_ff),
        .I1(hostWgPreDataGate_f),
        .O(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wgActWaitTimeCnt[0]_i_2 
       (.I0(wgActWaitTimeCnt_reg[23]),
        .O(\wgActWaitTimeCnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wgActWaitTimeCnt[0]_i_4 
       (.I0(wgActWaitTimeCnt_reg[0]),
        .O(\wgActWaitTimeCnt[0]_i_4_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[0]_i_3_n_7 ),
        .Q(wgActWaitTimeCnt_reg[0]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wgActWaitTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wgActWaitTimeCnt_reg[0]_i_3_n_0 ,\wgActWaitTimeCnt_reg[0]_i_3_n_1 ,\wgActWaitTimeCnt_reg[0]_i_3_n_2 ,\wgActWaitTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wgActWaitTimeCnt_reg[0]_i_3_n_4 ,\wgActWaitTimeCnt_reg[0]_i_3_n_5 ,\wgActWaitTimeCnt_reg[0]_i_3_n_6 ,\wgActWaitTimeCnt_reg[0]_i_3_n_7 }),
        .S({wgActWaitTimeCnt_reg[3:1],\wgActWaitTimeCnt[0]_i_4_n_0 }));
  FDRE \wgActWaitTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[8]_i_1_n_5 ),
        .Q(wgActWaitTimeCnt_reg[10]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[8]_i_1_n_4 ),
        .Q(wgActWaitTimeCnt_reg[11]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[12]_i_1_n_7 ),
        .Q(wgActWaitTimeCnt_reg[12]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wgActWaitTimeCnt_reg[12]_i_1 
       (.CI(\wgActWaitTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\wgActWaitTimeCnt_reg[12]_i_1_n_0 ,\wgActWaitTimeCnt_reg[12]_i_1_n_1 ,\wgActWaitTimeCnt_reg[12]_i_1_n_2 ,\wgActWaitTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActWaitTimeCnt_reg[12]_i_1_n_4 ,\wgActWaitTimeCnt_reg[12]_i_1_n_5 ,\wgActWaitTimeCnt_reg[12]_i_1_n_6 ,\wgActWaitTimeCnt_reg[12]_i_1_n_7 }),
        .S(wgActWaitTimeCnt_reg[15:12]));
  FDRE \wgActWaitTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[12]_i_1_n_6 ),
        .Q(wgActWaitTimeCnt_reg[13]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[12]_i_1_n_5 ),
        .Q(wgActWaitTimeCnt_reg[14]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[12]_i_1_n_4 ),
        .Q(wgActWaitTimeCnt_reg[15]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[16]_i_1_n_7 ),
        .Q(wgActWaitTimeCnt_reg[16]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wgActWaitTimeCnt_reg[16]_i_1 
       (.CI(\wgActWaitTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\wgActWaitTimeCnt_reg[16]_i_1_n_0 ,\wgActWaitTimeCnt_reg[16]_i_1_n_1 ,\wgActWaitTimeCnt_reg[16]_i_1_n_2 ,\wgActWaitTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActWaitTimeCnt_reg[16]_i_1_n_4 ,\wgActWaitTimeCnt_reg[16]_i_1_n_5 ,\wgActWaitTimeCnt_reg[16]_i_1_n_6 ,\wgActWaitTimeCnt_reg[16]_i_1_n_7 }),
        .S(wgActWaitTimeCnt_reg[19:16]));
  FDRE \wgActWaitTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[16]_i_1_n_6 ),
        .Q(wgActWaitTimeCnt_reg[17]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[16]_i_1_n_5 ),
        .Q(wgActWaitTimeCnt_reg[18]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[16]_i_1_n_4 ),
        .Q(wgActWaitTimeCnt_reg[19]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[0]_i_3_n_6 ),
        .Q(wgActWaitTimeCnt_reg[1]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[20] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[20]_i_1_n_7 ),
        .Q(wgActWaitTimeCnt_reg[20]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wgActWaitTimeCnt_reg[20]_i_1 
       (.CI(\wgActWaitTimeCnt_reg[16]_i_1_n_0 ),
        .CO({\NLW_wgActWaitTimeCnt_reg[20]_i_1_CO_UNCONNECTED [3],\wgActWaitTimeCnt_reg[20]_i_1_n_1 ,\wgActWaitTimeCnt_reg[20]_i_1_n_2 ,\wgActWaitTimeCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActWaitTimeCnt_reg[20]_i_1_n_4 ,\wgActWaitTimeCnt_reg[20]_i_1_n_5 ,\wgActWaitTimeCnt_reg[20]_i_1_n_6 ,\wgActWaitTimeCnt_reg[20]_i_1_n_7 }),
        .S(wgActWaitTimeCnt_reg[23:20]));
  FDRE \wgActWaitTimeCnt_reg[21] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[20]_i_1_n_6 ),
        .Q(wgActWaitTimeCnt_reg[21]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[22] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[20]_i_1_n_5 ),
        .Q(wgActWaitTimeCnt_reg[22]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[23] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[20]_i_1_n_4 ),
        .Q(wgActWaitTimeCnt_reg[23]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[0]_i_3_n_5 ),
        .Q(wgActWaitTimeCnt_reg[2]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[0]_i_3_n_4 ),
        .Q(wgActWaitTimeCnt_reg[3]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[4]_i_1_n_7 ),
        .Q(wgActWaitTimeCnt_reg[4]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wgActWaitTimeCnt_reg[4]_i_1 
       (.CI(\wgActWaitTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\wgActWaitTimeCnt_reg[4]_i_1_n_0 ,\wgActWaitTimeCnt_reg[4]_i_1_n_1 ,\wgActWaitTimeCnt_reg[4]_i_1_n_2 ,\wgActWaitTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActWaitTimeCnt_reg[4]_i_1_n_4 ,\wgActWaitTimeCnt_reg[4]_i_1_n_5 ,\wgActWaitTimeCnt_reg[4]_i_1_n_6 ,\wgActWaitTimeCnt_reg[4]_i_1_n_7 }),
        .S(wgActWaitTimeCnt_reg[7:4]));
  FDRE \wgActWaitTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[4]_i_1_n_6 ),
        .Q(wgActWaitTimeCnt_reg[5]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[4]_i_1_n_5 ),
        .Q(wgActWaitTimeCnt_reg[6]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[4]_i_1_n_4 ),
        .Q(wgActWaitTimeCnt_reg[7]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  FDRE \wgActWaitTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[8]_i_1_n_7 ),
        .Q(wgActWaitTimeCnt_reg[8]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \wgActWaitTimeCnt_reg[8]_i_1 
       (.CI(\wgActWaitTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\wgActWaitTimeCnt_reg[8]_i_1_n_0 ,\wgActWaitTimeCnt_reg[8]_i_1_n_1 ,\wgActWaitTimeCnt_reg[8]_i_1_n_2 ,\wgActWaitTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgActWaitTimeCnt_reg[8]_i_1_n_4 ,\wgActWaitTimeCnt_reg[8]_i_1_n_5 ,\wgActWaitTimeCnt_reg[8]_i_1_n_6 ,\wgActWaitTimeCnt_reg[8]_i_1_n_7 }),
        .S(wgActWaitTimeCnt_reg[11:8]));
  FDRE \wgActWaitTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(\wgActWaitTimeCnt[0]_i_2_n_0 ),
        .D(\wgActWaitTimeCnt_reg[8]_i_1_n_6 ),
        .Q(wgActWaitTimeCnt_reg[9]),
        .R(\wgActWaitTimeCnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0DEE)) 
    \wgActWidthTimeCnt[0]_i_1 
       (.I0(wgActWidthTimeCnt[0]),
        .I1(\wgActWidthTimeCnt[1]_i_2_n_0 ),
        .I2(wgActTimeCnt0),
        .I3(wgActTimeCnt1),
        .O(\wgActWidthTimeCnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF302222)) 
    \wgActWidthTimeCnt[1]_i_1 
       (.I0(wgActWidthTimeCnt[1]),
        .I1(\wgActWidthTimeCnt[1]_i_2_n_0 ),
        .I2(wgActWidthTimeCnt0[1]),
        .I3(wgActTimeCnt0),
        .I4(wgActTimeCnt1),
        .O(\wgActWidthTimeCnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \wgActWidthTimeCnt[1]_i_2 
       (.I0(\wgActWidthTimeCnt_reg[23]_i_4_n_0 ),
        .I1(wgActTimeCnt1),
        .I2(hostWgPreDataGate_ff),
        .I3(hostWgPreDataGate_f),
        .O(\wgActWidthTimeCnt[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF30AA30)) 
    \wgActWidthTimeCnt[23]_i_1 
       (.I0(wgActTimeCnt0),
        .I1(hostWgPreDataGate_f),
        .I2(hostWgPreDataGate_ff),
        .I3(wgActTimeCnt1),
        .I4(\wgActWidthTimeCnt_reg[23]_i_4_n_0 ),
        .O(p_1_out));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_10 
       (.I0(wgActWaitTimeCnt_reg[22]),
        .I1(wgActWaitTimeCnt_reg[23]),
        .O(\wgActWidthTimeCnt[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_11 
       (.I0(wgActWaitTimeCnt_reg[20]),
        .I1(wgActWaitTimeCnt_reg[21]),
        .O(\wgActWidthTimeCnt[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_12 
       (.I0(wgActWaitTimeCnt_reg[18]),
        .I1(wgActWaitTimeCnt_reg[19]),
        .O(\wgActWidthTimeCnt[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_13 
       (.I0(wgActWaitTimeCnt_reg[16]),
        .I1(wgActWaitTimeCnt_reg[17]),
        .O(\wgActWidthTimeCnt[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_15 
       (.I0(wgActWidthTimeCnt[22]),
        .I1(wgActWidthTimeCnt[23]),
        .O(\wgActWidthTimeCnt[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_16 
       (.I0(wgActWidthTimeCnt[20]),
        .I1(wgActWidthTimeCnt[21]),
        .O(\wgActWidthTimeCnt[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_17 
       (.I0(wgActWidthTimeCnt[18]),
        .I1(wgActWidthTimeCnt[19]),
        .O(\wgActWidthTimeCnt[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_18 
       (.I0(wgActWidthTimeCnt[17]),
        .I1(wgActWidthTimeCnt[16]),
        .O(\wgActWidthTimeCnt[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_19 
       (.I0(wgActWidthTimeCnt[23]),
        .I1(wgActWidthTimeCnt[22]),
        .O(\wgActWidthTimeCnt[23]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_20 
       (.I0(wgActWidthTimeCnt[21]),
        .I1(wgActWidthTimeCnt[20]),
        .O(\wgActWidthTimeCnt[23]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_21 
       (.I0(wgActWidthTimeCnt[19]),
        .I1(wgActWidthTimeCnt[18]),
        .O(\wgActWidthTimeCnt[23]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wgActWidthTimeCnt[23]_i_22 
       (.I0(wgActWidthTimeCnt[16]),
        .I1(wgActWidthTimeCnt[17]),
        .O(\wgActWidthTimeCnt[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_24 
       (.I0(wgActWaitTimeCnt_reg[15]),
        .I1(\bmem_reg_n_0_[12][15] ),
        .I2(wgActWaitTimeCnt_reg[14]),
        .I3(\bmem_reg_n_0_[12][14] ),
        .O(\wgActWidthTimeCnt[23]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_25 
       (.I0(wgActWaitTimeCnt_reg[13]),
        .I1(\bmem_reg_n_0_[12][13] ),
        .I2(wgActWaitTimeCnt_reg[12]),
        .I3(\bmem_reg_n_0_[12][12] ),
        .O(\wgActWidthTimeCnt[23]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_26 
       (.I0(wgActWaitTimeCnt_reg[11]),
        .I1(\bmem_reg_n_0_[12][11] ),
        .I2(wgActWaitTimeCnt_reg[10]),
        .I3(\bmem_reg_n_0_[12][10] ),
        .O(\wgActWidthTimeCnt[23]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_27 
       (.I0(wgActWaitTimeCnt_reg[9]),
        .I1(\bmem_reg_n_0_[12][9] ),
        .I2(wgActWaitTimeCnt_reg[8]),
        .I3(\bmem_reg_n_0_[12][8] ),
        .O(\wgActWidthTimeCnt[23]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_28 
       (.I0(\bmem_reg_n_0_[12][14] ),
        .I1(wgActWaitTimeCnt_reg[14]),
        .I2(\bmem_reg_n_0_[12][15] ),
        .I3(wgActWaitTimeCnt_reg[15]),
        .O(\wgActWidthTimeCnt[23]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_29 
       (.I0(\bmem_reg_n_0_[12][13] ),
        .I1(wgActWaitTimeCnt_reg[13]),
        .I2(\bmem_reg_n_0_[12][12] ),
        .I3(wgActWaitTimeCnt_reg[12]),
        .O(\wgActWidthTimeCnt[23]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_30 
       (.I0(\bmem_reg_n_0_[12][11] ),
        .I1(wgActWaitTimeCnt_reg[11]),
        .I2(\bmem_reg_n_0_[12][10] ),
        .I3(wgActWaitTimeCnt_reg[10]),
        .O(\wgActWidthTimeCnt[23]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_31 
       (.I0(\bmem_reg_n_0_[12][8] ),
        .I1(wgActWaitTimeCnt_reg[8]),
        .I2(\bmem_reg_n_0_[12][9] ),
        .I3(wgActWaitTimeCnt_reg[9]),
        .O(\wgActWidthTimeCnt[23]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_33 
       (.I0(wgActWidthTimeCnt[15]),
        .I1(\bmem_reg_n_0_[12][31] ),
        .I2(wgActWidthTimeCnt[14]),
        .I3(\bmem_reg_n_0_[12][30] ),
        .O(\wgActWidthTimeCnt[23]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_34 
       (.I0(wgActWidthTimeCnt[13]),
        .I1(\bmem_reg_n_0_[12][29] ),
        .I2(wgActWidthTimeCnt[12]),
        .I3(\bmem_reg_n_0_[12][28] ),
        .O(\wgActWidthTimeCnt[23]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_35 
       (.I0(wgActWidthTimeCnt[11]),
        .I1(\bmem_reg_n_0_[12][27] ),
        .I2(wgActWidthTimeCnt[10]),
        .I3(\bmem_reg_n_0_[12][26] ),
        .O(\wgActWidthTimeCnt[23]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_36 
       (.I0(wgActWidthTimeCnt[9]),
        .I1(\bmem_reg_n_0_[12][25] ),
        .I2(wgActWidthTimeCnt[8]),
        .I3(\bmem_reg_n_0_[12][24] ),
        .O(\wgActWidthTimeCnt[23]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_37 
       (.I0(\bmem_reg_n_0_[12][31] ),
        .I1(wgActWidthTimeCnt[15]),
        .I2(\bmem_reg_n_0_[12][30] ),
        .I3(wgActWidthTimeCnt[14]),
        .O(\wgActWidthTimeCnt[23]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_38 
       (.I0(\bmem_reg_n_0_[12][29] ),
        .I1(wgActWidthTimeCnt[13]),
        .I2(\bmem_reg_n_0_[12][28] ),
        .I3(wgActWidthTimeCnt[12]),
        .O(\wgActWidthTimeCnt[23]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_39 
       (.I0(\bmem_reg_n_0_[12][27] ),
        .I1(wgActWidthTimeCnt[11]),
        .I2(\bmem_reg_n_0_[12][26] ),
        .I3(wgActWidthTimeCnt[10]),
        .O(\wgActWidthTimeCnt[23]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_40 
       (.I0(\bmem_reg_n_0_[12][25] ),
        .I1(wgActWidthTimeCnt[9]),
        .I2(\bmem_reg_n_0_[12][24] ),
        .I3(wgActWidthTimeCnt[8]),
        .O(\wgActWidthTimeCnt[23]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_41 
       (.I0(wgActWaitTimeCnt_reg[7]),
        .I1(\bmem_reg_n_0_[12][7] ),
        .I2(wgActWaitTimeCnt_reg[6]),
        .I3(\bmem_reg_n_0_[12][6] ),
        .O(\wgActWidthTimeCnt[23]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_42 
       (.I0(wgActWaitTimeCnt_reg[5]),
        .I1(\bmem_reg_n_0_[12][5] ),
        .I2(wgActWaitTimeCnt_reg[4]),
        .I3(\bmem_reg_n_0_[12][4] ),
        .O(\wgActWidthTimeCnt[23]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_43 
       (.I0(wgActWaitTimeCnt_reg[3]),
        .I1(\bmem_reg_n_0_[12][3] ),
        .I2(wgActWaitTimeCnt_reg[2]),
        .I3(\bmem_reg_n_0_[12][2] ),
        .O(\wgActWidthTimeCnt[23]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_44 
       (.I0(wgActWaitTimeCnt_reg[1]),
        .I1(\bmem_reg_n_0_[12][1] ),
        .I2(wgActWaitTimeCnt_reg[0]),
        .I3(\bmem_reg_n_0_[12][0] ),
        .O(\wgActWidthTimeCnt[23]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_45 
       (.I0(\bmem_reg_n_0_[12][7] ),
        .I1(wgActWaitTimeCnt_reg[7]),
        .I2(\bmem_reg_n_0_[12][6] ),
        .I3(wgActWaitTimeCnt_reg[6]),
        .O(\wgActWidthTimeCnt[23]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_46 
       (.I0(\bmem_reg_n_0_[12][5] ),
        .I1(wgActWaitTimeCnt_reg[5]),
        .I2(\bmem_reg_n_0_[12][4] ),
        .I3(wgActWaitTimeCnt_reg[4]),
        .O(\wgActWidthTimeCnt[23]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_47 
       (.I0(\bmem_reg_n_0_[12][2] ),
        .I1(wgActWaitTimeCnt_reg[2]),
        .I2(\bmem_reg_n_0_[12][3] ),
        .I3(wgActWaitTimeCnt_reg[3]),
        .O(\wgActWidthTimeCnt[23]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_48 
       (.I0(\bmem_reg_n_0_[12][1] ),
        .I1(wgActWaitTimeCnt_reg[1]),
        .I2(\bmem_reg_n_0_[12][0] ),
        .I3(wgActWaitTimeCnt_reg[0]),
        .O(\wgActWidthTimeCnt[23]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_49 
       (.I0(wgActWidthTimeCnt[7]),
        .I1(\bmem_reg_n_0_[12][23] ),
        .I2(wgActWidthTimeCnt[6]),
        .I3(\bmem_reg_n_0_[12][22] ),
        .O(\wgActWidthTimeCnt[23]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_50 
       (.I0(wgActWidthTimeCnt[5]),
        .I1(\bmem_reg_n_0_[12][21] ),
        .I2(wgActWidthTimeCnt[4]),
        .I3(\bmem_reg_n_0_[12][20] ),
        .O(\wgActWidthTimeCnt[23]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_51 
       (.I0(wgActWidthTimeCnt[3]),
        .I1(\bmem_reg_n_0_[12][19] ),
        .I2(wgActWidthTimeCnt[2]),
        .I3(\bmem_reg_n_0_[12][18] ),
        .O(\wgActWidthTimeCnt[23]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \wgActWidthTimeCnt[23]_i_52 
       (.I0(wgActWidthTimeCnt[1]),
        .I1(\bmem_reg_n_0_[12][17] ),
        .I2(wgActWidthTimeCnt[0]),
        .I3(\bmem_reg_n_0_[12][16] ),
        .O(\wgActWidthTimeCnt[23]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_53 
       (.I0(\bmem_reg_n_0_[12][23] ),
        .I1(wgActWidthTimeCnt[7]),
        .I2(\bmem_reg_n_0_[12][22] ),
        .I3(wgActWidthTimeCnt[6]),
        .O(\wgActWidthTimeCnt[23]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_54 
       (.I0(\bmem_reg_n_0_[12][21] ),
        .I1(wgActWidthTimeCnt[5]),
        .I2(\bmem_reg_n_0_[12][20] ),
        .I3(wgActWidthTimeCnt[4]),
        .O(\wgActWidthTimeCnt[23]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_55 
       (.I0(\bmem_reg_n_0_[12][19] ),
        .I1(wgActWidthTimeCnt[3]),
        .I2(\bmem_reg_n_0_[12][18] ),
        .I3(wgActWidthTimeCnt[2]),
        .O(\wgActWidthTimeCnt[23]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \wgActWidthTimeCnt[23]_i_56 
       (.I0(\bmem_reg_n_0_[12][17] ),
        .I1(wgActWidthTimeCnt[1]),
        .I2(\bmem_reg_n_0_[12][16] ),
        .I3(wgActWidthTimeCnt[0]),
        .O(\wgActWidthTimeCnt[23]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_6 
       (.I0(wgActWaitTimeCnt_reg[23]),
        .I1(wgActWaitTimeCnt_reg[22]),
        .O(\wgActWidthTimeCnt[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_7 
       (.I0(wgActWaitTimeCnt_reg[21]),
        .I1(wgActWaitTimeCnt_reg[20]),
        .O(\wgActWidthTimeCnt[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_8 
       (.I0(wgActWaitTimeCnt_reg[19]),
        .I1(wgActWaitTimeCnt_reg[18]),
        .O(\wgActWidthTimeCnt[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wgActWidthTimeCnt[23]_i_9 
       (.I0(wgActWaitTimeCnt_reg[17]),
        .I1(wgActWaitTimeCnt_reg[16]),
        .O(\wgActWidthTimeCnt[23]_i_9_n_0 ));
  FDRE \wgActWidthTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgActWidthTimeCnt[0]_i_1_n_0 ),
        .Q(wgActWidthTimeCnt[0]),
        .R(1'b0));
  FDRE \wgActWidthTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[10]),
        .Q(wgActWidthTimeCnt[10]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[11]),
        .Q(wgActWidthTimeCnt[11]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[12]),
        .Q(wgActWidthTimeCnt[12]),
        .R(p_1_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wgActWidthTimeCnt_reg[12]_i_1 
       (.CI(\wgActWidthTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[12]_i_1_n_0 ,\wgActWidthTimeCnt_reg[12]_i_1_n_1 ,\wgActWidthTimeCnt_reg[12]_i_1_n_2 ,\wgActWidthTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActWidthTimeCnt0[12:9]),
        .S(wgActWidthTimeCnt[12:9]));
  FDRE \wgActWidthTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[13]),
        .Q(wgActWidthTimeCnt[13]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[14]),
        .Q(wgActWidthTimeCnt[14]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[15]),
        .Q(wgActWidthTimeCnt[15]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[16]),
        .Q(wgActWidthTimeCnt[16]),
        .R(p_1_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wgActWidthTimeCnt_reg[16]_i_1 
       (.CI(\wgActWidthTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[16]_i_1_n_0 ,\wgActWidthTimeCnt_reg[16]_i_1_n_1 ,\wgActWidthTimeCnt_reg[16]_i_1_n_2 ,\wgActWidthTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActWidthTimeCnt0[16:13]),
        .S(wgActWidthTimeCnt[16:13]));
  FDRE \wgActWidthTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[17]),
        .Q(wgActWidthTimeCnt[17]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[18]),
        .Q(wgActWidthTimeCnt[18]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[19]),
        .Q(wgActWidthTimeCnt[19]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgActWidthTimeCnt[1]_i_1_n_0 ),
        .Q(wgActWidthTimeCnt[1]),
        .R(1'b0));
  FDRE \wgActWidthTimeCnt_reg[20] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[20]),
        .Q(wgActWidthTimeCnt[20]),
        .R(p_1_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wgActWidthTimeCnt_reg[20]_i_1 
       (.CI(\wgActWidthTimeCnt_reg[16]_i_1_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[20]_i_1_n_0 ,\wgActWidthTimeCnt_reg[20]_i_1_n_1 ,\wgActWidthTimeCnt_reg[20]_i_1_n_2 ,\wgActWidthTimeCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActWidthTimeCnt0[20:17]),
        .S(wgActWidthTimeCnt[20:17]));
  FDRE \wgActWidthTimeCnt_reg[21] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[21]),
        .Q(wgActWidthTimeCnt[21]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[22] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[22]),
        .Q(wgActWidthTimeCnt[22]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[23] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[23]),
        .Q(wgActWidthTimeCnt[23]),
        .R(p_1_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_14 
       (.CI(\wgActWidthTimeCnt_reg[23]_i_32_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[23]_i_14_n_0 ,\wgActWidthTimeCnt_reg[23]_i_14_n_1 ,\wgActWidthTimeCnt_reg[23]_i_14_n_2 ,\wgActWidthTimeCnt_reg[23]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\wgActWidthTimeCnt[23]_i_33_n_0 ,\wgActWidthTimeCnt[23]_i_34_n_0 ,\wgActWidthTimeCnt[23]_i_35_n_0 ,\wgActWidthTimeCnt[23]_i_36_n_0 }),
        .O(\NLW_wgActWidthTimeCnt_reg[23]_i_14_O_UNCONNECTED [3:0]),
        .S({\wgActWidthTimeCnt[23]_i_37_n_0 ,\wgActWidthTimeCnt[23]_i_38_n_0 ,\wgActWidthTimeCnt[23]_i_39_n_0 ,\wgActWidthTimeCnt[23]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_2 
       (.CI(\wgActWidthTimeCnt_reg[23]_i_5_n_0 ),
        .CO({wgActTimeCnt1,\wgActWidthTimeCnt_reg[23]_i_2_n_1 ,\wgActWidthTimeCnt_reg[23]_i_2_n_2 ,\wgActWidthTimeCnt_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\wgActWidthTimeCnt[23]_i_6_n_0 ,\wgActWidthTimeCnt[23]_i_7_n_0 ,\wgActWidthTimeCnt[23]_i_8_n_0 ,\wgActWidthTimeCnt[23]_i_9_n_0 }),
        .O(\NLW_wgActWidthTimeCnt_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({\wgActWidthTimeCnt[23]_i_10_n_0 ,\wgActWidthTimeCnt[23]_i_11_n_0 ,\wgActWidthTimeCnt[23]_i_12_n_0 ,\wgActWidthTimeCnt[23]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_23 
       (.CI(1'b0),
        .CO({\wgActWidthTimeCnt_reg[23]_i_23_n_0 ,\wgActWidthTimeCnt_reg[23]_i_23_n_1 ,\wgActWidthTimeCnt_reg[23]_i_23_n_2 ,\wgActWidthTimeCnt_reg[23]_i_23_n_3 }),
        .CYINIT(1'b1),
        .DI({\wgActWidthTimeCnt[23]_i_41_n_0 ,\wgActWidthTimeCnt[23]_i_42_n_0 ,\wgActWidthTimeCnt[23]_i_43_n_0 ,\wgActWidthTimeCnt[23]_i_44_n_0 }),
        .O(\NLW_wgActWidthTimeCnt_reg[23]_i_23_O_UNCONNECTED [3:0]),
        .S({\wgActWidthTimeCnt[23]_i_45_n_0 ,\wgActWidthTimeCnt[23]_i_46_n_0 ,\wgActWidthTimeCnt[23]_i_47_n_0 ,\wgActWidthTimeCnt[23]_i_48_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_3 
       (.CI(\wgActWidthTimeCnt_reg[20]_i_1_n_0 ),
        .CO({\NLW_wgActWidthTimeCnt_reg[23]_i_3_CO_UNCONNECTED [3:2],\wgActWidthTimeCnt_reg[23]_i_3_n_2 ,\wgActWidthTimeCnt_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wgActWidthTimeCnt_reg[23]_i_3_O_UNCONNECTED [3],wgActWidthTimeCnt0[23:21]}),
        .S({1'b0,wgActWidthTimeCnt[23:21]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_32 
       (.CI(1'b0),
        .CO({\wgActWidthTimeCnt_reg[23]_i_32_n_0 ,\wgActWidthTimeCnt_reg[23]_i_32_n_1 ,\wgActWidthTimeCnt_reg[23]_i_32_n_2 ,\wgActWidthTimeCnt_reg[23]_i_32_n_3 }),
        .CYINIT(1'b1),
        .DI({\wgActWidthTimeCnt[23]_i_49_n_0 ,\wgActWidthTimeCnt[23]_i_50_n_0 ,\wgActWidthTimeCnt[23]_i_51_n_0 ,\wgActWidthTimeCnt[23]_i_52_n_0 }),
        .O(\NLW_wgActWidthTimeCnt_reg[23]_i_32_O_UNCONNECTED [3:0]),
        .S({\wgActWidthTimeCnt[23]_i_53_n_0 ,\wgActWidthTimeCnt[23]_i_54_n_0 ,\wgActWidthTimeCnt[23]_i_55_n_0 ,\wgActWidthTimeCnt[23]_i_56_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_4 
       (.CI(\wgActWidthTimeCnt_reg[23]_i_14_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[23]_i_4_n_0 ,\wgActWidthTimeCnt_reg[23]_i_4_n_1 ,\wgActWidthTimeCnt_reg[23]_i_4_n_2 ,\wgActWidthTimeCnt_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\wgActWidthTimeCnt[23]_i_15_n_0 ,\wgActWidthTimeCnt[23]_i_16_n_0 ,\wgActWidthTimeCnt[23]_i_17_n_0 ,\wgActWidthTimeCnt[23]_i_18_n_0 }),
        .O(\NLW_wgActWidthTimeCnt_reg[23]_i_4_O_UNCONNECTED [3:0]),
        .S({\wgActWidthTimeCnt[23]_i_19_n_0 ,\wgActWidthTimeCnt[23]_i_20_n_0 ,\wgActWidthTimeCnt[23]_i_21_n_0 ,\wgActWidthTimeCnt[23]_i_22_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \wgActWidthTimeCnt_reg[23]_i_5 
       (.CI(\wgActWidthTimeCnt_reg[23]_i_23_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[23]_i_5_n_0 ,\wgActWidthTimeCnt_reg[23]_i_5_n_1 ,\wgActWidthTimeCnt_reg[23]_i_5_n_2 ,\wgActWidthTimeCnt_reg[23]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\wgActWidthTimeCnt[23]_i_24_n_0 ,\wgActWidthTimeCnt[23]_i_25_n_0 ,\wgActWidthTimeCnt[23]_i_26_n_0 ,\wgActWidthTimeCnt[23]_i_27_n_0 }),
        .O(\NLW_wgActWidthTimeCnt_reg[23]_i_5_O_UNCONNECTED [3:0]),
        .S({\wgActWidthTimeCnt[23]_i_28_n_0 ,\wgActWidthTimeCnt[23]_i_29_n_0 ,\wgActWidthTimeCnt[23]_i_30_n_0 ,\wgActWidthTimeCnt[23]_i_31_n_0 }));
  FDRE \wgActWidthTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[2]),
        .Q(wgActWidthTimeCnt[2]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[3]),
        .Q(wgActWidthTimeCnt[3]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[4]),
        .Q(wgActWidthTimeCnt[4]),
        .R(p_1_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wgActWidthTimeCnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\wgActWidthTimeCnt_reg[4]_i_1_n_0 ,\wgActWidthTimeCnt_reg[4]_i_1_n_1 ,\wgActWidthTimeCnt_reg[4]_i_1_n_2 ,\wgActWidthTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(wgActWidthTimeCnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActWidthTimeCnt0[4:1]),
        .S(wgActWidthTimeCnt[4:1]));
  FDRE \wgActWidthTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[5]),
        .Q(wgActWidthTimeCnt[5]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[6]),
        .Q(wgActWidthTimeCnt[6]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[7]),
        .Q(wgActWidthTimeCnt[7]),
        .R(p_1_out));
  FDRE \wgActWidthTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[8]),
        .Q(wgActWidthTimeCnt[8]),
        .R(p_1_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wgActWidthTimeCnt_reg[8]_i_1 
       (.CI(\wgActWidthTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\wgActWidthTimeCnt_reg[8]_i_1_n_0 ,\wgActWidthTimeCnt_reg[8]_i_1_n_1 ,\wgActWidthTimeCnt_reg[8]_i_1_n_2 ,\wgActWidthTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgActWidthTimeCnt0[8:5]),
        .S(wgActWidthTimeCnt[8:5]));
  FDRE \wgActWidthTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(wgActTimeCnt1),
        .D(wgActWidthTimeCnt0[9]),
        .Q(wgActWidthTimeCnt[9]),
        .R(p_1_out));
  LUT1 #(
    .INIT(2'h1)) 
    \wgBaseTimeCnt[0]_i_1 
       (.I0(wgBaseTimeCnt_reg[0]),
        .O(p_0_in__1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wgBaseTimeCnt[1]_i_1 
       (.I0(wgBaseTimeCnt_reg[0]),
        .I1(wgBaseTimeCnt_reg[1]),
        .O(p_0_in__1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wgBaseTimeCnt[2]_i_1 
       (.I0(wgBaseTimeCnt_reg[1]),
        .I1(wgBaseTimeCnt_reg[0]),
        .I2(wgBaseTimeCnt_reg[2]),
        .O(p_0_in__1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wgBaseTimeCnt[3]_i_1 
       (.I0(wgBaseTimeCnt_reg[0]),
        .I1(wgBaseTimeCnt_reg[1]),
        .I2(wgBaseTimeCnt_reg[2]),
        .I3(wgBaseTimeCnt_reg[3]),
        .O(p_0_in__1__0[3]));
  FDRE \wgBaseTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_0_in__1__0[0]),
        .Q(wgBaseTimeCnt_reg[0]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE \wgBaseTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_0_in__1__0[1]),
        .Q(wgBaseTimeCnt_reg[1]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE \wgBaseTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_0_in__1__0[2]),
        .Q(wgBaseTimeCnt_reg[2]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE \wgBaseTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(p_0_in__1__0[3]),
        .Q(wgBaseTimeCnt_reg[3]),
        .R(s1WgTrigGate_f_reg_n_0));
  LUT5 #(
    .INIT(32'h0000DDD0)) 
    wgClk_f_i_1
       (.I0(wgBaseTimeCnt_reg[3]),
        .I1(wgClk_f_i_2_n_0),
        .I2(wgDataBit_f_i_2_n_0),
        .I3(wgClk_f),
        .I4(s1WgTrigGate_f_reg_n_0),
        .O(wgClk_f_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    wgClk_f_i_2
       (.I0(wgBaseTimeCnt_reg[2]),
        .I1(wgBaseTimeCnt_reg[0]),
        .I2(wgBaseTimeCnt_reg[1]),
        .O(wgClk_f_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wgClk_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(wgClk_f_i_1_n_0),
        .Q(wgClk_f),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA00AAE2)) 
    wgDataBit_f_i_1
       (.I0(wgDataBit_f),
        .I1(wgDataBit_f_i_2_n_0),
        .I2(wgDataBit_f_i_3_n_0),
        .I3(s1WgTrigGate_f_reg_n_0),
        .I4(wgDataBit_f4_in),
        .O(wgDataBit_f_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000FF0020000000)) 
    wgDataBit_f_i_10
       (.I0(wgDataBit_f_i_13_n_0),
        .I1(wgTimeClk_reg[4]),
        .I2(wgTimeClk_reg[3]),
        .I3(wgDataBit_f_i_6_n_0),
        .I4(wgTimeClk_reg[1]),
        .I5(wgDataBit_f_i_14_n_0),
        .O(wgDataBit_f_i_10_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    wgDataBit_f_i_11
       (.I0(wgTimeClk_reg[10]),
        .I1(wgTimeClk_reg[9]),
        .I2(wgTimeClk_reg[8]),
        .I3(wgTimeClk_reg[7]),
        .O(wgDataBit_f_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    wgDataBit_f_i_12
       (.I0(wgTimeClk_reg[14]),
        .I1(wgTimeClk_reg[13]),
        .I2(wgTimeClk_reg[12]),
        .I3(wgTimeClk_reg[11]),
        .O(wgDataBit_f_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    wgDataBit_f_i_13
       (.I0(\wgData_reg_n_0_[8] ),
        .I1(\wgData_reg_n_0_[12] ),
        .I2(wgTimeClk_reg[0]),
        .I3(\wgData_reg_n_0_[9] ),
        .I4(wgTimeClk_reg[2]),
        .I5(\wgData_reg_n_0_[13] ),
        .O(wgDataBit_f_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFE20000000000)) 
    wgDataBit_f_i_14
       (.I0(\wgData_reg_n_0_[3] ),
        .I1(wgTimeClk_reg[0]),
        .I2(\wgData_reg_n_0_[2] ),
        .I3(wgDataBit_f_i_15_n_0),
        .I4(wgDataBit_f_i_16_n_0),
        .I5(wgTimeClk_reg[2]),
        .O(wgDataBit_f_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wgDataBit_f_i_15
       (.I0(wgTimeClk_reg[4]),
        .I1(wgTimeClk_reg[3]),
        .O(wgDataBit_f_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    wgDataBit_f_i_16
       (.I0(\wgData_reg_n_0_[11] ),
        .I1(wgTimeClk_reg[0]),
        .I2(\wgData_reg_n_0_[10] ),
        .I3(wgTimeClk_reg[4]),
        .I4(wgTimeClk_reg[3]),
        .O(wgDataBit_f_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    wgDataBit_f_i_2
       (.I0(wgTimeClk_reg[3]),
        .I1(wgTimeClk_reg[4]),
        .I2(wgDataBit_f_i_5_n_0),
        .I3(wgDataBit_f_i_6_n_0),
        .O(wgDataBit_f_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    wgDataBit_f_i_3
       (.I0(wgTimeClk_reg[4]),
        .I1(wgTimeClk_reg[3]),
        .I2(wgDataBit_f_i_7_n_0),
        .I3(wgDataBit_f_i_8_n_0),
        .I4(wgDataBit_f_i_9_n_0),
        .I5(wgDataBit_f_i_10_n_0),
        .O(wgDataBit_f_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    wgDataBit_f_i_4
       (.I0(wgTimeClk_reg[3]),
        .I1(wgTimeClk_reg[4]),
        .I2(wgDataBit_f_i_5_n_0),
        .I3(\wgRfoutEndTime[15]_i_5_n_0 ),
        .O(wgDataBit_f4_in));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    wgDataBit_f_i_5
       (.I0(wgBaseTimeCnt_reg[3]),
        .I1(wgBaseTimeCnt_reg[2]),
        .I2(wgBaseTimeCnt_reg[1]),
        .I3(wgBaseTimeCnt_reg[0]),
        .O(wgDataBit_f_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    wgDataBit_f_i_6
       (.I0(wgDataBit_f_i_11_n_0),
        .I1(wgTimeClk_reg[6]),
        .I2(wgTimeClk_reg[5]),
        .I3(wgTimeClk_reg[15]),
        .I4(wgDataBit_f_i_12_n_0),
        .O(wgDataBit_f_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    wgDataBit_f_i_7
       (.I0(\wgData_reg_n_0_[0] ),
        .I1(\wgData_reg_n_0_[4] ),
        .I2(wgTimeClk_reg[0]),
        .I3(\wgData_reg_n_0_[1] ),
        .I4(wgTimeClk_reg[2]),
        .I5(\wgData_reg_n_0_[5] ),
        .O(wgDataBit_f_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wgDataBit_f_i_8
       (.I0(wgDataBit_f_i_6_n_0),
        .I1(wgTimeClk_reg[1]),
        .O(wgDataBit_f_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h0000AA20)) 
    wgDataBit_f_i_9
       (.I0(\wgRfoutEndTime[15]_i_5_n_0 ),
        .I1(wgTimeClk_reg[0]),
        .I2(\wgData_reg_n_0_[23] ),
        .I3(wgTimeClk_reg[4]),
        .I4(wgTimeClk_reg[3]),
        .O(wgDataBit_f_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wgDataBit_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(wgDataBit_f_i_1_n_0),
        .Q(wgDataBit_f),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wgData[0]_i_1 
       (.I0(s1SyncRfFreq[0]),
        .O(p_0_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \wgData[1]_i_1 
       (.I0(s1SyncRfFreq[1]),
        .O(p_0_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \wgData[2]_i_1 
       (.I0(s1SyncRfFreq[2]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \wgData[3]_i_1 
       (.I0(s1SyncRfFreq[3]),
        .O(p_0_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \wgData[4]_i_1 
       (.I0(s1SyncRfFreq[4]),
        .O(p_0_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wgData[5]_i_1 
       (.I0(s1SyncRfFreq[5]),
        .O(p_0_out[5]));
  FDRE \wgData_reg[0] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(p_0_out[0]),
        .Q(\wgData_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wgData_reg[10] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncRfFreq[2]),
        .Q(\wgData_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wgData_reg[11] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncRfFreq[3]),
        .Q(\wgData_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wgData_reg[12] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncRfFreq[4]),
        .Q(\wgData_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wgData_reg[13] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncRfFreq[5]),
        .Q(\wgData_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wgData_reg[1] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(p_0_out[1]),
        .Q(\wgData_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wgData_reg[23] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncSspaProtect_f),
        .Q(\wgData_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \wgData_reg[2] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(p_0_out[2]),
        .Q(\wgData_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wgData_reg[3] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(p_0_out[3]),
        .Q(\wgData_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wgData_reg[4] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(p_0_out[4]),
        .Q(\wgData_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wgData_reg[5] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(p_0_out[5]),
        .Q(\wgData_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wgData_reg[8] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncRfFreq[0]),
        .Q(\wgData_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wgData_reg[9] 
       (.C(clk160m),
        .CE(s1RxProc_n_15),
        .D(s1SyncRfFreq[1]),
        .Q(\wgData_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wgRfoutCnt[0]_i_2 
       (.I0(wgRfoutCnt_reg__0[0]),
        .O(\wgRfoutCnt[0]_i_2_n_0 ));
  FDRE \wgRfoutCnt_reg[0] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[0]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg__0[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\wgRfoutCnt_reg[0]_i_1_n_0 ,\wgRfoutCnt_reg[0]_i_1_n_1 ,\wgRfoutCnt_reg[0]_i_1_n_2 ,\wgRfoutCnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wgRfoutCnt_reg[0]_i_1_n_4 ,\wgRfoutCnt_reg[0]_i_1_n_5 ,\wgRfoutCnt_reg[0]_i_1_n_6 ,\wgRfoutCnt_reg[0]_i_1_n_7 }),
        .S({wgRfoutCnt_reg__0[3:1],\wgRfoutCnt[0]_i_2_n_0 }));
  FDRE \wgRfoutCnt_reg[10] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[8]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[10]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[11] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[8]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[11]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[12] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[12]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[12]_i_1 
       (.CI(\wgRfoutCnt_reg[8]_i_1_n_0 ),
        .CO({\wgRfoutCnt_reg[12]_i_1_n_0 ,\wgRfoutCnt_reg[12]_i_1_n_1 ,\wgRfoutCnt_reg[12]_i_1_n_2 ,\wgRfoutCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[12]_i_1_n_4 ,\wgRfoutCnt_reg[12]_i_1_n_5 ,\wgRfoutCnt_reg[12]_i_1_n_6 ,\wgRfoutCnt_reg[12]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[15:12]));
  FDRE \wgRfoutCnt_reg[13] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[12]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[13]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[14] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[12]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[14]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[15] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[12]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[15]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[16] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[16]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[16]_i_1 
       (.CI(\wgRfoutCnt_reg[12]_i_1_n_0 ),
        .CO({\wgRfoutCnt_reg[16]_i_1_n_0 ,\wgRfoutCnt_reg[16]_i_1_n_1 ,\wgRfoutCnt_reg[16]_i_1_n_2 ,\wgRfoutCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[16]_i_1_n_4 ,\wgRfoutCnt_reg[16]_i_1_n_5 ,\wgRfoutCnt_reg[16]_i_1_n_6 ,\wgRfoutCnt_reg[16]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[19:16]));
  FDRE \wgRfoutCnt_reg[17] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[16]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[17]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[18] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[16]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[18]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[19] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[16]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[19]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[1] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[0]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg__0[1]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[20] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[20]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[20]_i_1 
       (.CI(\wgRfoutCnt_reg[16]_i_1_n_0 ),
        .CO({\wgRfoutCnt_reg[20]_i_1_n_0 ,\wgRfoutCnt_reg[20]_i_1_n_1 ,\wgRfoutCnt_reg[20]_i_1_n_2 ,\wgRfoutCnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[20]_i_1_n_4 ,\wgRfoutCnt_reg[20]_i_1_n_5 ,\wgRfoutCnt_reg[20]_i_1_n_6 ,\wgRfoutCnt_reg[20]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[23:20]));
  FDRE \wgRfoutCnt_reg[21] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[20]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[21]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[22] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[20]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[22]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[23] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[20]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[23]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[24] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[24]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[24]_i_1 
       (.CI(\wgRfoutCnt_reg[20]_i_1_n_0 ),
        .CO({\wgRfoutCnt_reg[24]_i_1_n_0 ,\wgRfoutCnt_reg[24]_i_1_n_1 ,\wgRfoutCnt_reg[24]_i_1_n_2 ,\wgRfoutCnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[24]_i_1_n_4 ,\wgRfoutCnt_reg[24]_i_1_n_5 ,\wgRfoutCnt_reg[24]_i_1_n_6 ,\wgRfoutCnt_reg[24]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[27:24]));
  FDRE \wgRfoutCnt_reg[25] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[24]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[25]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[26] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[24]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[26]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[27] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[24]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[27]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[28] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[28]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[28]_i_1 
       (.CI(\wgRfoutCnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_wgRfoutCnt_reg[28]_i_1_CO_UNCONNECTED [3],\wgRfoutCnt_reg[28]_i_1_n_1 ,\wgRfoutCnt_reg[28]_i_1_n_2 ,\wgRfoutCnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[28]_i_1_n_4 ,\wgRfoutCnt_reg[28]_i_1_n_5 ,\wgRfoutCnt_reg[28]_i_1_n_6 ,\wgRfoutCnt_reg[28]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[31:28]));
  FDRE \wgRfoutCnt_reg[29] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[28]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[29]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[2] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[0]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg__0[2]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[30] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[28]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[30]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[31] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[28]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[31]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[3] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[0]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg__0[3]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[4] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[4]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[4]_i_1 
       (.CI(\wgRfoutCnt_reg[0]_i_1_n_0 ),
        .CO({\wgRfoutCnt_reg[4]_i_1_n_0 ,\wgRfoutCnt_reg[4]_i_1_n_1 ,\wgRfoutCnt_reg[4]_i_1_n_2 ,\wgRfoutCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[4]_i_1_n_4 ,\wgRfoutCnt_reg[4]_i_1_n_5 ,\wgRfoutCnt_reg[4]_i_1_n_6 ,\wgRfoutCnt_reg[4]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[7:4]));
  FDRE \wgRfoutCnt_reg[5] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[4]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[5]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[6] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[4]_i_1_n_5 ),
        .Q(wgRfoutCnt_reg[6]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[7] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[4]_i_1_n_4 ),
        .Q(wgRfoutCnt_reg[7]),
        .R(1'b0));
  FDRE \wgRfoutCnt_reg[8] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[8]_i_1_n_7 ),
        .Q(wgRfoutCnt_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutCnt_reg[8]_i_1 
       (.CI(\wgRfoutCnt_reg[4]_i_1_n_0 ),
        .CO({\wgRfoutCnt_reg[8]_i_1_n_0 ,\wgRfoutCnt_reg[8]_i_1_n_1 ,\wgRfoutCnt_reg[8]_i_1_n_2 ,\wgRfoutCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutCnt_reg[8]_i_1_n_4 ,\wgRfoutCnt_reg[8]_i_1_n_5 ,\wgRfoutCnt_reg[8]_i_1_n_6 ,\wgRfoutCnt_reg[8]_i_1_n_7 }),
        .S(wgRfoutCnt_reg[11:8]));
  FDRE \wgRfoutCnt_reg[9] 
       (.C(clk160m),
        .CE(wgRfoutTime),
        .D(\wgRfoutCnt_reg[8]_i_1_n_6 ),
        .Q(wgRfoutCnt_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \wgRfoutEndTime[15]_i_1 
       (.I0(\wgRfoutEndTime[15]_i_2_n_0 ),
        .I1(\wgRfoutEndTime[15]_i_3_n_0 ),
        .I2(s1WgTrigGate_f_reg_n_0),
        .I3(wgTimeClk0),
        .O(wgTrigStartTime));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wgRfoutEndTime[15]_i_2 
       (.I0(wgBaseTimeCnt_reg[3]),
        .I1(wgBaseTimeCnt_reg[1]),
        .I2(wgBaseTimeCnt_reg[0]),
        .I3(wgBaseTimeCnt_reg[2]),
        .O(\wgRfoutEndTime[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \wgRfoutEndTime[15]_i_3 
       (.I0(wgTimeClk_reg[0]),
        .I1(wgTimeClk_reg[3]),
        .I2(wgTimeClk_reg[4]),
        .I3(\wgRfoutEndTime[15]_i_5_n_0 ),
        .O(\wgRfoutEndTime[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \wgRfoutEndTime[15]_i_4 
       (.I0(wgTimeClk_reg[10]),
        .I1(wgTimeClk_reg[11]),
        .I2(wgTimeClk_reg[8]),
        .I3(wgTimeClk_reg[9]),
        .I4(\wgRfoutEndTime[15]_i_6_n_0 ),
        .O(wgTimeClk0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wgRfoutEndTime[15]_i_5 
       (.I0(wgTimeClk_reg[1]),
        .I1(wgDataBit_f_i_6_n_0),
        .I2(wgTimeClk_reg[2]),
        .O(\wgRfoutEndTime[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wgRfoutEndTime[15]_i_6 
       (.I0(wgTimeClk_reg[13]),
        .I1(wgTimeClk_reg[12]),
        .I2(wgTimeClk_reg[15]),
        .I3(wgTimeClk_reg[14]),
        .O(\wgRfoutEndTime[15]_i_6_n_0 ));
  FDRE \wgRfoutEndTime_reg[10] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[10] ),
        .Q(wgRfoutEndTime[10]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[11] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[11] ),
        .Q(wgRfoutEndTime[11]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[12] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[12] ),
        .Q(wgRfoutEndTime[12]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[13] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[13] ),
        .Q(wgRfoutEndTime[13]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[14] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[14] ),
        .Q(wgRfoutEndTime[14]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[15] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[15] ),
        .Q(wgRfoutEndTime[15]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[2] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[2] ),
        .Q(wgRfoutEndTime[2]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[4] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[4] ),
        .Q(wgRfoutEndTime[4]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[5] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[5] ),
        .Q(wgRfoutEndTime[5]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[6] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[6] ),
        .Q(wgRfoutEndTime[6]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[7] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[7] ),
        .Q(wgRfoutEndTime[7]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[8] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[8] ),
        .Q(wgRfoutEndTime[8]),
        .R(1'b0));
  FDRE \wgRfoutEndTime_reg[9] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\s1VideoGateWidthTime_reg_n_0_[9] ),
        .Q(wgRfoutEndTime[9]),
        .R(1'b0));
  FDRE wgRfoutH_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(wgRfout_f_reg_0),
        .Q(wgRfoutH_f),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wgRfoutPeriod[0]_i_1 
       (.I0(wgRfoutPeriod_reg[31]),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \wgRfoutPeriod[0]_i_3 
       (.I0(wgRfoutPeriod_reg[0]),
        .O(\wgRfoutPeriod[0]_i_3_n_0 ));
  FDSE \wgRfoutPeriod_reg[0] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[0]_i_2_n_7 ),
        .Q(wgRfoutPeriod_reg[0]),
        .S(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\wgRfoutPeriod_reg[0]_i_2_n_0 ,\wgRfoutPeriod_reg[0]_i_2_n_1 ,\wgRfoutPeriod_reg[0]_i_2_n_2 ,\wgRfoutPeriod_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wgRfoutPeriod_reg[0]_i_2_n_4 ,\wgRfoutPeriod_reg[0]_i_2_n_5 ,\wgRfoutPeriod_reg[0]_i_2_n_6 ,\wgRfoutPeriod_reg[0]_i_2_n_7 }),
        .S({wgRfoutPeriod_reg[3:1],\wgRfoutPeriod[0]_i_3_n_0 }));
  FDRE \wgRfoutPeriod_reg[10] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[8]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[10]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[11] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[8]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[11]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[12] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[12]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[12]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[12]_i_1 
       (.CI(\wgRfoutPeriod_reg[8]_i_1_n_0 ),
        .CO({\wgRfoutPeriod_reg[12]_i_1_n_0 ,\wgRfoutPeriod_reg[12]_i_1_n_1 ,\wgRfoutPeriod_reg[12]_i_1_n_2 ,\wgRfoutPeriod_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[12]_i_1_n_4 ,\wgRfoutPeriod_reg[12]_i_1_n_5 ,\wgRfoutPeriod_reg[12]_i_1_n_6 ,\wgRfoutPeriod_reg[12]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[15:12]));
  FDRE \wgRfoutPeriod_reg[13] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[12]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[13]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[14] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[12]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[14]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[15] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[12]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[15]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[16] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[16]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[16]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[16]_i_1 
       (.CI(\wgRfoutPeriod_reg[12]_i_1_n_0 ),
        .CO({\wgRfoutPeriod_reg[16]_i_1_n_0 ,\wgRfoutPeriod_reg[16]_i_1_n_1 ,\wgRfoutPeriod_reg[16]_i_1_n_2 ,\wgRfoutPeriod_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[16]_i_1_n_4 ,\wgRfoutPeriod_reg[16]_i_1_n_5 ,\wgRfoutPeriod_reg[16]_i_1_n_6 ,\wgRfoutPeriod_reg[16]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[19:16]));
  FDRE \wgRfoutPeriod_reg[17] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[16]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[17]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[18] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[16]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[18]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[19] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[16]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[19]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[1] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[0]_i_2_n_6 ),
        .Q(wgRfoutPeriod_reg[1]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[20] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[20]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[20]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[20]_i_1 
       (.CI(\wgRfoutPeriod_reg[16]_i_1_n_0 ),
        .CO({\wgRfoutPeriod_reg[20]_i_1_n_0 ,\wgRfoutPeriod_reg[20]_i_1_n_1 ,\wgRfoutPeriod_reg[20]_i_1_n_2 ,\wgRfoutPeriod_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[20]_i_1_n_4 ,\wgRfoutPeriod_reg[20]_i_1_n_5 ,\wgRfoutPeriod_reg[20]_i_1_n_6 ,\wgRfoutPeriod_reg[20]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[23:20]));
  FDRE \wgRfoutPeriod_reg[21] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[20]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[21]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[22] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[20]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[22]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[23] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[20]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[23]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[24] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[24]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[24]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[24]_i_1 
       (.CI(\wgRfoutPeriod_reg[20]_i_1_n_0 ),
        .CO({\wgRfoutPeriod_reg[24]_i_1_n_0 ,\wgRfoutPeriod_reg[24]_i_1_n_1 ,\wgRfoutPeriod_reg[24]_i_1_n_2 ,\wgRfoutPeriod_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[24]_i_1_n_4 ,\wgRfoutPeriod_reg[24]_i_1_n_5 ,\wgRfoutPeriod_reg[24]_i_1_n_6 ,\wgRfoutPeriod_reg[24]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[27:24]));
  FDRE \wgRfoutPeriod_reg[25] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[24]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[25]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[26] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[24]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[26]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[27] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[24]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[27]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[28] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[28]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[28]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[28]_i_1 
       (.CI(\wgRfoutPeriod_reg[24]_i_1_n_0 ),
        .CO({\NLW_wgRfoutPeriod_reg[28]_i_1_CO_UNCONNECTED [3],\wgRfoutPeriod_reg[28]_i_1_n_1 ,\wgRfoutPeriod_reg[28]_i_1_n_2 ,\wgRfoutPeriod_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[28]_i_1_n_4 ,\wgRfoutPeriod_reg[28]_i_1_n_5 ,\wgRfoutPeriod_reg[28]_i_1_n_6 ,\wgRfoutPeriod_reg[28]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[31:28]));
  FDRE \wgRfoutPeriod_reg[29] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[28]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[29]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[2] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[0]_i_2_n_5 ),
        .Q(wgRfoutPeriod_reg[2]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[30] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[28]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[30]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[31] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[28]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[31]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[3] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[0]_i_2_n_4 ),
        .Q(wgRfoutPeriod_reg[3]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[4] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[4]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[4]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[4]_i_1 
       (.CI(\wgRfoutPeriod_reg[0]_i_2_n_0 ),
        .CO({\wgRfoutPeriod_reg[4]_i_1_n_0 ,\wgRfoutPeriod_reg[4]_i_1_n_1 ,\wgRfoutPeriod_reg[4]_i_1_n_2 ,\wgRfoutPeriod_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[4]_i_1_n_4 ,\wgRfoutPeriod_reg[4]_i_1_n_5 ,\wgRfoutPeriod_reg[4]_i_1_n_6 ,\wgRfoutPeriod_reg[4]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[7:4]));
  FDRE \wgRfoutPeriod_reg[5] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[4]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[5]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[6] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[4]_i_1_n_5 ),
        .Q(wgRfoutPeriod_reg[6]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[7] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[4]_i_1_n_4 ),
        .Q(wgRfoutPeriod_reg[7]),
        .R(\rmem[40][5]_i_1_n_0 ));
  FDRE \wgRfoutPeriod_reg[8] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[8]_i_1_n_7 ),
        .Q(wgRfoutPeriod_reg[8]),
        .R(\rmem[40][5]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutPeriod_reg[8]_i_1 
       (.CI(\wgRfoutPeriod_reg[4]_i_1_n_0 ),
        .CO({\wgRfoutPeriod_reg[8]_i_1_n_0 ,\wgRfoutPeriod_reg[8]_i_1_n_1 ,\wgRfoutPeriod_reg[8]_i_1_n_2 ,\wgRfoutPeriod_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutPeriod_reg[8]_i_1_n_4 ,\wgRfoutPeriod_reg[8]_i_1_n_5 ,\wgRfoutPeriod_reg[8]_i_1_n_6 ,\wgRfoutPeriod_reg[8]_i_1_n_7 }),
        .S(wgRfoutPeriod_reg[11:8]));
  FDRE \wgRfoutPeriod_reg[9] 
       (.C(clk160m),
        .CE(sel),
        .D(\wgRfoutPeriod_reg[8]_i_1_n_6 ),
        .Q(wgRfoutPeriod_reg[9]),
        .R(\rmem[40][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[3]_i_2 
       (.I0(\wgTrigStartTime_reg_n_0_[3] ),
        .I1(\bmem_reg_n_0_[4][11] ),
        .O(\wgRfoutStartTime[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[3]_i_3 
       (.I0(\wgTrigStartTime_reg_n_0_[2] ),
        .I1(\bmem_reg_n_0_[4][10] ),
        .O(\wgRfoutStartTime[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[3]_i_4 
       (.I0(\wgTrigStartTime_reg_n_0_[1] ),
        .I1(\bmem_reg_n_0_[4][9] ),
        .O(\wgRfoutStartTime[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[3]_i_5 
       (.I0(\wgTrigStartTime_reg_n_0_[0] ),
        .I1(\bmem_reg_n_0_[4][8] ),
        .O(\wgRfoutStartTime[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[7]_i_2 
       (.I0(\wgTrigStartTime_reg_n_0_[7] ),
        .I1(\bmem_reg_n_0_[4][15] ),
        .O(\wgRfoutStartTime[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[7]_i_3 
       (.I0(\wgTrigStartTime_reg_n_0_[6] ),
        .I1(\bmem_reg_n_0_[4][14] ),
        .O(\wgRfoutStartTime[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[7]_i_4 
       (.I0(\wgTrigStartTime_reg_n_0_[5] ),
        .I1(\bmem_reg_n_0_[4][13] ),
        .O(\wgRfoutStartTime[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgRfoutStartTime[7]_i_5 
       (.I0(\wgTrigStartTime_reg_n_0_[4] ),
        .I1(\bmem_reg_n_0_[4][12] ),
        .O(\wgRfoutStartTime[7]_i_5_n_0 ));
  FDRE \wgRfoutStartTime_reg[0] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[0]),
        .Q(\wgRfoutStartTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[10] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[10]),
        .Q(\wgRfoutStartTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[11] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[11]),
        .Q(\wgRfoutStartTime_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutStartTime_reg[11]_i_1 
       (.CI(\wgRfoutStartTime_reg[7]_i_1_n_0 ),
        .CO({\wgRfoutStartTime_reg[11]_i_1_n_0 ,\wgRfoutStartTime_reg[11]_i_1_n_1 ,\wgRfoutStartTime_reg[11]_i_1_n_2 ,\wgRfoutStartTime_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgRfoutStartTime0[11:8]),
        .S({\wgTrigStartTime_reg_n_0_[11] ,\wgTrigStartTime_reg_n_0_[10] ,\wgTrigStartTime_reg_n_0_[9] ,\wgTrigStartTime_reg_n_0_[8] }));
  FDRE \wgRfoutStartTime_reg[12] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[12]),
        .Q(\wgRfoutStartTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[13] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[13]),
        .Q(\wgRfoutStartTime_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[14] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[14]),
        .Q(\wgRfoutStartTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[15] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[15]),
        .Q(\wgRfoutStartTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutStartTime_reg[15]_i_1 
       (.CI(\wgRfoutStartTime_reg[11]_i_1_n_0 ),
        .CO({\NLW_wgRfoutStartTime_reg[15]_i_1_CO_UNCONNECTED [3],\wgRfoutStartTime_reg[15]_i_1_n_1 ,\wgRfoutStartTime_reg[15]_i_1_n_2 ,\wgRfoutStartTime_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgRfoutStartTime0[15:12]),
        .S({\wgTrigStartTime_reg_n_0_[15] ,\wgTrigStartTime_reg_n_0_[14] ,\wgTrigStartTime_reg_n_0_[13] ,\wgTrigStartTime_reg_n_0_[12] }));
  FDRE \wgRfoutStartTime_reg[1] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[1]),
        .Q(\wgRfoutStartTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[2] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[2]),
        .Q(\wgRfoutStartTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[3] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[3]),
        .Q(\wgRfoutStartTime_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutStartTime_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\wgRfoutStartTime_reg[3]_i_1_n_0 ,\wgRfoutStartTime_reg[3]_i_1_n_1 ,\wgRfoutStartTime_reg[3]_i_1_n_2 ,\wgRfoutStartTime_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wgTrigStartTime_reg_n_0_[3] ,\wgTrigStartTime_reg_n_0_[2] ,\wgTrigStartTime_reg_n_0_[1] ,\wgTrigStartTime_reg_n_0_[0] }),
        .O(wgRfoutStartTime0[3:0]),
        .S({\wgRfoutStartTime[3]_i_2_n_0 ,\wgRfoutStartTime[3]_i_3_n_0 ,\wgRfoutStartTime[3]_i_4_n_0 ,\wgRfoutStartTime[3]_i_5_n_0 }));
  FDRE \wgRfoutStartTime_reg[4] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[4]),
        .Q(\wgRfoutStartTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[5] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[5]),
        .Q(\wgRfoutStartTime_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[6] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[6]),
        .Q(\wgRfoutStartTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[7] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[7]),
        .Q(\wgRfoutStartTime_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutStartTime_reg[7]_i_1 
       (.CI(\wgRfoutStartTime_reg[3]_i_1_n_0 ),
        .CO({\wgRfoutStartTime_reg[7]_i_1_n_0 ,\wgRfoutStartTime_reg[7]_i_1_n_1 ,\wgRfoutStartTime_reg[7]_i_1_n_2 ,\wgRfoutStartTime_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wgTrigStartTime_reg_n_0_[7] ,\wgTrigStartTime_reg_n_0_[6] ,\wgTrigStartTime_reg_n_0_[5] ,\wgTrigStartTime_reg_n_0_[4] }),
        .O(wgRfoutStartTime0[7:4]),
        .S({\wgRfoutStartTime[7]_i_2_n_0 ,\wgRfoutStartTime[7]_i_3_n_0 ,\wgRfoutStartTime[7]_i_4_n_0 ,\wgRfoutStartTime[7]_i_5_n_0 }));
  FDRE \wgRfoutStartTime_reg[8] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[8]),
        .Q(\wgRfoutStartTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wgRfoutStartTime_reg[9] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutStartTime0[9]),
        .Q(\wgRfoutStartTime_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \wgRfoutTimeCnt[0]_i_1 
       (.I0(wgRfout_f_i_2_n_0),
        .I1(s1WgTrigGate_f_reg_n_0),
        .O(wgRfoutTimeCnt));
  LUT1 #(
    .INIT(2'h1)) 
    \wgRfoutTimeCnt[0]_i_2 
       (.I0(s1WgTrigGate_f_reg_n_0),
        .O(\wgRfoutTimeCnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wgRfoutTimeCnt[0]_i_4 
       (.I0(wgRfoutTimeCnt_reg[0]),
        .O(\wgRfoutTimeCnt[0]_i_4_n_0 ));
  FDSE \wgRfoutTimeCnt_reg[0] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[0]_i_3_n_7 ),
        .Q(wgRfoutTimeCnt_reg[0]),
        .S(wgRfoutTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTimeCnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\wgRfoutTimeCnt_reg[0]_i_3_n_0 ,\wgRfoutTimeCnt_reg[0]_i_3_n_1 ,\wgRfoutTimeCnt_reg[0]_i_3_n_2 ,\wgRfoutTimeCnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wgRfoutTimeCnt_reg[0]_i_3_n_4 ,\wgRfoutTimeCnt_reg[0]_i_3_n_5 ,\wgRfoutTimeCnt_reg[0]_i_3_n_6 ,\wgRfoutTimeCnt_reg[0]_i_3_n_7 }),
        .S({wgRfoutTimeCnt_reg[3:1],\wgRfoutTimeCnt[0]_i_4_n_0 }));
  FDRE \wgRfoutTimeCnt_reg[10] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[8]_i_1_n_5 ),
        .Q(wgRfoutTimeCnt_reg[10]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[11] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[8]_i_1_n_4 ),
        .Q(wgRfoutTimeCnt_reg[11]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[12] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[12]_i_1_n_7 ),
        .Q(wgRfoutTimeCnt_reg[12]),
        .R(wgRfoutTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTimeCnt_reg[12]_i_1 
       (.CI(\wgRfoutTimeCnt_reg[8]_i_1_n_0 ),
        .CO({\wgRfoutTimeCnt_reg[12]_i_1_n_0 ,\wgRfoutTimeCnt_reg[12]_i_1_n_1 ,\wgRfoutTimeCnt_reg[12]_i_1_n_2 ,\wgRfoutTimeCnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTimeCnt_reg[12]_i_1_n_4 ,\wgRfoutTimeCnt_reg[12]_i_1_n_5 ,\wgRfoutTimeCnt_reg[12]_i_1_n_6 ,\wgRfoutTimeCnt_reg[12]_i_1_n_7 }),
        .S(wgRfoutTimeCnt_reg[15:12]));
  FDRE \wgRfoutTimeCnt_reg[13] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[12]_i_1_n_6 ),
        .Q(wgRfoutTimeCnt_reg[13]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[14] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[12]_i_1_n_5 ),
        .Q(wgRfoutTimeCnt_reg[14]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[15] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[12]_i_1_n_4 ),
        .Q(wgRfoutTimeCnt_reg[15]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[16] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[16]_i_1_n_7 ),
        .Q(wgRfoutTimeCnt_reg[16]),
        .R(wgRfoutTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTimeCnt_reg[16]_i_1 
       (.CI(\wgRfoutTimeCnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_wgRfoutTimeCnt_reg[16]_i_1_CO_UNCONNECTED [3],\wgRfoutTimeCnt_reg[16]_i_1_n_1 ,\wgRfoutTimeCnt_reg[16]_i_1_n_2 ,\wgRfoutTimeCnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTimeCnt_reg[16]_i_1_n_4 ,\wgRfoutTimeCnt_reg[16]_i_1_n_5 ,\wgRfoutTimeCnt_reg[16]_i_1_n_6 ,\wgRfoutTimeCnt_reg[16]_i_1_n_7 }),
        .S(wgRfoutTimeCnt_reg[19:16]));
  FDRE \wgRfoutTimeCnt_reg[17] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[16]_i_1_n_6 ),
        .Q(wgRfoutTimeCnt_reg[17]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[18] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[16]_i_1_n_5 ),
        .Q(wgRfoutTimeCnt_reg[18]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[19] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[16]_i_1_n_4 ),
        .Q(wgRfoutTimeCnt_reg[19]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[1] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[0]_i_3_n_6 ),
        .Q(wgRfoutTimeCnt_reg[1]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[2] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[0]_i_3_n_5 ),
        .Q(wgRfoutTimeCnt_reg[2]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[3] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[0]_i_3_n_4 ),
        .Q(wgRfoutTimeCnt_reg[3]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[4] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[4]_i_1_n_7 ),
        .Q(wgRfoutTimeCnt_reg[4]),
        .R(wgRfoutTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTimeCnt_reg[4]_i_1 
       (.CI(\wgRfoutTimeCnt_reg[0]_i_3_n_0 ),
        .CO({\wgRfoutTimeCnt_reg[4]_i_1_n_0 ,\wgRfoutTimeCnt_reg[4]_i_1_n_1 ,\wgRfoutTimeCnt_reg[4]_i_1_n_2 ,\wgRfoutTimeCnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTimeCnt_reg[4]_i_1_n_4 ,\wgRfoutTimeCnt_reg[4]_i_1_n_5 ,\wgRfoutTimeCnt_reg[4]_i_1_n_6 ,\wgRfoutTimeCnt_reg[4]_i_1_n_7 }),
        .S(wgRfoutTimeCnt_reg[7:4]));
  FDRE \wgRfoutTimeCnt_reg[5] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[4]_i_1_n_6 ),
        .Q(wgRfoutTimeCnt_reg[5]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[6] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[4]_i_1_n_5 ),
        .Q(wgRfoutTimeCnt_reg[6]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[7] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[4]_i_1_n_4 ),
        .Q(wgRfoutTimeCnt_reg[7]),
        .R(wgRfoutTimeCnt));
  FDRE \wgRfoutTimeCnt_reg[8] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[8]_i_1_n_7 ),
        .Q(wgRfoutTimeCnt_reg[8]),
        .R(wgRfoutTimeCnt));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTimeCnt_reg[8]_i_1 
       (.CI(\wgRfoutTimeCnt_reg[4]_i_1_n_0 ),
        .CO({\wgRfoutTimeCnt_reg[8]_i_1_n_0 ,\wgRfoutTimeCnt_reg[8]_i_1_n_1 ,\wgRfoutTimeCnt_reg[8]_i_1_n_2 ,\wgRfoutTimeCnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTimeCnt_reg[8]_i_1_n_4 ,\wgRfoutTimeCnt_reg[8]_i_1_n_5 ,\wgRfoutTimeCnt_reg[8]_i_1_n_6 ,\wgRfoutTimeCnt_reg[8]_i_1_n_7 }),
        .S(wgRfoutTimeCnt_reg[11:8]));
  FDRE \wgRfoutTimeCnt_reg[9] 
       (.C(clk160m),
        .CE(\wgRfoutTimeCnt[0]_i_2_n_0 ),
        .D(\wgRfoutTimeCnt_reg[8]_i_1_n_6 ),
        .Q(wgRfoutTimeCnt_reg[9]),
        .R(wgRfoutTimeCnt));
  LUT1 #(
    .INIT(2'h1)) 
    \wgRfoutTime[0]_i_2 
       (.I0(wgRfoutTime_reg[0]),
        .O(\wgRfoutTime[0]_i_2_n_0 ));
  FDSE \wgRfoutTime_reg[0] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[0]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[0]),
        .S(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\wgRfoutTime_reg[0]_i_1_n_0 ,\wgRfoutTime_reg[0]_i_1_n_1 ,\wgRfoutTime_reg[0]_i_1_n_2 ,\wgRfoutTime_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wgRfoutTime_reg[0]_i_1_n_4 ,\wgRfoutTime_reg[0]_i_1_n_5 ,\wgRfoutTime_reg[0]_i_1_n_6 ,\wgRfoutTime_reg[0]_i_1_n_7 }),
        .S({wgRfoutTime_reg[3:1],\wgRfoutTime[0]_i_2_n_0 }));
  FDRE \wgRfoutTime_reg[10] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[8]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[10]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[11] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[8]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[11]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[12] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[12]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[12]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[12]_i_1 
       (.CI(\wgRfoutTime_reg[8]_i_1_n_0 ),
        .CO({\wgRfoutTime_reg[12]_i_1_n_0 ,\wgRfoutTime_reg[12]_i_1_n_1 ,\wgRfoutTime_reg[12]_i_1_n_2 ,\wgRfoutTime_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[12]_i_1_n_4 ,\wgRfoutTime_reg[12]_i_1_n_5 ,\wgRfoutTime_reg[12]_i_1_n_6 ,\wgRfoutTime_reg[12]_i_1_n_7 }),
        .S(wgRfoutTime_reg[15:12]));
  FDRE \wgRfoutTime_reg[13] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[12]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[13]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[14] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[12]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[14]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[15] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[12]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[15]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[16] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[16]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[16]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[16]_i_1 
       (.CI(\wgRfoutTime_reg[12]_i_1_n_0 ),
        .CO({\wgRfoutTime_reg[16]_i_1_n_0 ,\wgRfoutTime_reg[16]_i_1_n_1 ,\wgRfoutTime_reg[16]_i_1_n_2 ,\wgRfoutTime_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[16]_i_1_n_4 ,\wgRfoutTime_reg[16]_i_1_n_5 ,\wgRfoutTime_reg[16]_i_1_n_6 ,\wgRfoutTime_reg[16]_i_1_n_7 }),
        .S(wgRfoutTime_reg[19:16]));
  FDRE \wgRfoutTime_reg[17] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[16]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[17]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[18] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[16]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[18]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[19] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[16]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[19]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[1] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[0]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[1]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[20] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[20]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[20]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[20]_i_1 
       (.CI(\wgRfoutTime_reg[16]_i_1_n_0 ),
        .CO({\wgRfoutTime_reg[20]_i_1_n_0 ,\wgRfoutTime_reg[20]_i_1_n_1 ,\wgRfoutTime_reg[20]_i_1_n_2 ,\wgRfoutTime_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[20]_i_1_n_4 ,\wgRfoutTime_reg[20]_i_1_n_5 ,\wgRfoutTime_reg[20]_i_1_n_6 ,\wgRfoutTime_reg[20]_i_1_n_7 }),
        .S(wgRfoutTime_reg[23:20]));
  FDRE \wgRfoutTime_reg[21] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[20]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[21]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[22] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[20]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[22]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[23] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[20]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[23]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[24] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[24]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[24]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[24]_i_1 
       (.CI(\wgRfoutTime_reg[20]_i_1_n_0 ),
        .CO({\wgRfoutTime_reg[24]_i_1_n_0 ,\wgRfoutTime_reg[24]_i_1_n_1 ,\wgRfoutTime_reg[24]_i_1_n_2 ,\wgRfoutTime_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[24]_i_1_n_4 ,\wgRfoutTime_reg[24]_i_1_n_5 ,\wgRfoutTime_reg[24]_i_1_n_6 ,\wgRfoutTime_reg[24]_i_1_n_7 }),
        .S(wgRfoutTime_reg[27:24]));
  FDRE \wgRfoutTime_reg[25] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[24]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[25]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[26] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[24]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[26]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[27] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[24]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[27]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[28] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[28]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[28]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[28]_i_1 
       (.CI(\wgRfoutTime_reg[24]_i_1_n_0 ),
        .CO({\NLW_wgRfoutTime_reg[28]_i_1_CO_UNCONNECTED [3],\wgRfoutTime_reg[28]_i_1_n_1 ,\wgRfoutTime_reg[28]_i_1_n_2 ,\wgRfoutTime_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[28]_i_1_n_4 ,\wgRfoutTime_reg[28]_i_1_n_5 ,\wgRfoutTime_reg[28]_i_1_n_6 ,\wgRfoutTime_reg[28]_i_1_n_7 }),
        .S({wgRfoutTime_reg__0,wgRfoutTime_reg[30:28]}));
  FDRE \wgRfoutTime_reg[29] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[28]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[29]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[2] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[0]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[2]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[30] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[28]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[30]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[31] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[28]_i_1_n_4 ),
        .Q(wgRfoutTime_reg__0),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[3] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[0]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[3]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[4] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[4]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[4]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[4]_i_1 
       (.CI(\wgRfoutTime_reg[0]_i_1_n_0 ),
        .CO({\wgRfoutTime_reg[4]_i_1_n_0 ,\wgRfoutTime_reg[4]_i_1_n_1 ,\wgRfoutTime_reg[4]_i_1_n_2 ,\wgRfoutTime_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[4]_i_1_n_4 ,\wgRfoutTime_reg[4]_i_1_n_5 ,\wgRfoutTime_reg[4]_i_1_n_6 ,\wgRfoutTime_reg[4]_i_1_n_7 }),
        .S(wgRfoutTime_reg[7:4]));
  FDRE \wgRfoutTime_reg[5] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[4]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[5]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[6] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[4]_i_1_n_5 ),
        .Q(wgRfoutTime_reg[6]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[7] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[4]_i_1_n_4 ),
        .Q(wgRfoutTime_reg[7]),
        .R(wgRfoutTime));
  FDRE \wgRfoutTime_reg[8] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[8]_i_1_n_7 ),
        .Q(wgRfoutTime_reg[8]),
        .R(wgRfoutTime));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgRfoutTime_reg[8]_i_1 
       (.CI(\wgRfoutTime_reg[4]_i_1_n_0 ),
        .CO({\wgRfoutTime_reg[8]_i_1_n_0 ,\wgRfoutTime_reg[8]_i_1_n_1 ,\wgRfoutTime_reg[8]_i_1_n_2 ,\wgRfoutTime_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgRfoutTime_reg[8]_i_1_n_4 ,\wgRfoutTime_reg[8]_i_1_n_5 ,\wgRfoutTime_reg[8]_i_1_n_6 ,\wgRfoutTime_reg[8]_i_1_n_7 }),
        .S(wgRfoutTime_reg[11:8]));
  FDRE \wgRfoutTime_reg[9] 
       (.C(clk160m),
        .CE(1'b1),
        .D(\wgRfoutTime_reg[8]_i_1_n_6 ),
        .Q(wgRfoutTime_reg[9]),
        .R(wgRfoutTime));
  LUT4 #(
    .INIT(16'h00CE)) 
    wgRfout_f_i_1
       (.I0(wgRfout_f_reg_0),
        .I1(wgRfout_f_i_2_n_0),
        .I2(wgRfout_f_reg0),
        .I3(s1WgTrigGate_f_reg_n_0),
        .O(wgRfout_f_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    wgRfout_f_i_10
       (.I0(\wgRfoutStartTime_reg_n_0_[15] ),
        .I1(wgTimeClk_reg[15]),
        .O(wgRfout_f_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_11
       (.I0(\wgRfoutStartTime_reg_n_0_[14] ),
        .I1(wgTimeClk_reg[14]),
        .I2(\wgRfoutStartTime_reg_n_0_[13] ),
        .I3(wgTimeClk_reg[13]),
        .I4(wgTimeClk_reg[12]),
        .I5(\wgRfoutStartTime_reg_n_0_[12] ),
        .O(wgRfout_f_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_12
       (.I0(wgRfoutEndTime[11]),
        .I1(wgRfoutTimeCnt_reg[11]),
        .I2(wgRfoutEndTime[10]),
        .I3(wgRfoutTimeCnt_reg[10]),
        .I4(wgRfoutTimeCnt_reg[9]),
        .I5(wgRfoutEndTime[9]),
        .O(wgRfout_f_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_13
       (.I0(wgRfoutEndTime[8]),
        .I1(wgRfoutTimeCnt_reg[8]),
        .I2(wgRfoutEndTime[7]),
        .I3(wgRfoutTimeCnt_reg[7]),
        .I4(wgRfoutTimeCnt_reg[6]),
        .I5(wgRfoutEndTime[6]),
        .O(wgRfout_f_i_13_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    wgRfout_f_i_14
       (.I0(wgRfoutEndTime[5]),
        .I1(wgRfoutTimeCnt_reg[5]),
        .I2(wgRfoutEndTime[4]),
        .I3(wgRfoutTimeCnt_reg[4]),
        .I4(wgRfoutTimeCnt_reg[3]),
        .O(wgRfout_f_i_14_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    wgRfout_f_i_15
       (.I0(wgRfoutTimeCnt_reg[1]),
        .I1(wgRfoutEndTime[2]),
        .I2(wgRfoutTimeCnt_reg[2]),
        .I3(wgRfoutTimeCnt_reg[0]),
        .O(wgRfout_f_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_16
       (.I0(\wgRfoutStartTime_reg_n_0_[11] ),
        .I1(wgTimeClk_reg[11]),
        .I2(\wgRfoutStartTime_reg_n_0_[10] ),
        .I3(wgTimeClk_reg[10]),
        .I4(wgTimeClk_reg[9]),
        .I5(\wgRfoutStartTime_reg_n_0_[9] ),
        .O(wgRfout_f_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_17
       (.I0(\wgRfoutStartTime_reg_n_0_[8] ),
        .I1(wgTimeClk_reg[8]),
        .I2(\wgRfoutStartTime_reg_n_0_[7] ),
        .I3(wgTimeClk_reg[7]),
        .I4(wgTimeClk_reg[6]),
        .I5(\wgRfoutStartTime_reg_n_0_[6] ),
        .O(wgRfout_f_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_18
       (.I0(\wgRfoutStartTime_reg_n_0_[5] ),
        .I1(wgTimeClk_reg[5]),
        .I2(\wgRfoutStartTime_reg_n_0_[4] ),
        .I3(wgTimeClk_reg[4]),
        .I4(wgTimeClk_reg[3]),
        .I5(\wgRfoutStartTime_reg_n_0_[3] ),
        .O(wgRfout_f_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_19
       (.I0(\wgRfoutStartTime_reg_n_0_[2] ),
        .I1(wgTimeClk_reg[2]),
        .I2(\wgRfoutStartTime_reg_n_0_[1] ),
        .I3(wgTimeClk_reg[1]),
        .I4(wgTimeClk_reg[0]),
        .I5(\wgRfoutStartTime_reg_n_0_[0] ),
        .O(wgRfout_f_i_19_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wgRfout_f_i_2
       (.I0(wgBaseTimeCnt_reg[2]),
        .I1(wgBaseTimeCnt_reg[0]),
        .I2(wgBaseTimeCnt_reg[1]),
        .I3(wgBaseTimeCnt_reg[3]),
        .I4(wgTimeClk0),
        .I5(wgRfout_f0),
        .O(wgRfout_f_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    wgRfout_f_i_6
       (.I0(wgRfoutTimeCnt_reg[19]),
        .I1(wgRfoutTimeCnt_reg[18]),
        .O(wgRfout_f_i_6_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    wgRfout_f_i_7
       (.I0(wgRfoutTimeCnt_reg[17]),
        .I1(wgRfoutEndTime[15]),
        .I2(wgRfoutTimeCnt_reg[15]),
        .I3(wgRfoutTimeCnt_reg[16]),
        .O(wgRfout_f_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgRfout_f_i_8
       (.I0(wgRfoutEndTime[14]),
        .I1(wgRfoutTimeCnt_reg[14]),
        .I2(wgRfoutEndTime[13]),
        .I3(wgRfoutTimeCnt_reg[13]),
        .I4(wgRfoutTimeCnt_reg[12]),
        .I5(wgRfoutEndTime[12]),
        .O(wgRfout_f_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wgRfout_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(wgRfout_f_i_1_n_0),
        .Q(wgRfout_f_reg_0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgRfout_f_reg_i_3
       (.CI(wgRfout_f_reg_i_5_n_0),
        .CO({NLW_wgRfout_f_reg_i_3_CO_UNCONNECTED[3],wgRfout_f_reg0,wgRfout_f_reg_i_3_n_2,wgRfout_f_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgRfout_f_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,wgRfout_f_i_6_n_0,wgRfout_f_i_7_n_0,wgRfout_f_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgRfout_f_reg_i_4
       (.CI(wgRfout_f_reg_i_9_n_0),
        .CO({NLW_wgRfout_f_reg_i_4_CO_UNCONNECTED[3:2],wgRfout_f0,wgRfout_f_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgRfout_f_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,wgRfout_f_i_10_n_0,wgRfout_f_i_11_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgRfout_f_reg_i_5
       (.CI(1'b0),
        .CO({wgRfout_f_reg_i_5_n_0,wgRfout_f_reg_i_5_n_1,wgRfout_f_reg_i_5_n_2,wgRfout_f_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgRfout_f_reg_i_5_O_UNCONNECTED[3:0]),
        .S({wgRfout_f_i_12_n_0,wgRfout_f_i_13_n_0,wgRfout_f_i_14_n_0,wgRfout_f_i_15_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgRfout_f_reg_i_9
       (.CI(1'b0),
        .CO({wgRfout_f_reg_i_9_n_0,wgRfout_f_reg_i_9_n_1,wgRfout_f_reg_i_9_n_2,wgRfout_f_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgRfout_f_reg_i_9_O_UNCONNECTED[3:0]),
        .S({wgRfout_f_i_16_n_0,wgRfout_f_i_17_n_0,wgRfout_f_i_18_n_0,wgRfout_f_i_19_n_0}));
  LUT5 #(
    .INIT(32'h00000002)) 
    \wgTimeClk[0]_i_1 
       (.I0(wgTimeClk0),
        .I1(wgBaseTimeCnt_reg[0]),
        .I2(wgBaseTimeCnt_reg[1]),
        .I3(wgBaseTimeCnt_reg[2]),
        .I4(wgBaseTimeCnt_reg[3]),
        .O(\wgTimeClk[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wgTimeClk[0]_i_3 
       (.I0(wgTimeClk_reg[0]),
        .O(\wgTimeClk[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[0] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[0]_i_2_n_7 ),
        .Q(wgTimeClk_reg[0]),
        .R(s1WgTrigGate_f_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTimeClk_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\wgTimeClk_reg[0]_i_2_n_0 ,\wgTimeClk_reg[0]_i_2_n_1 ,\wgTimeClk_reg[0]_i_2_n_2 ,\wgTimeClk_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\wgTimeClk_reg[0]_i_2_n_4 ,\wgTimeClk_reg[0]_i_2_n_5 ,\wgTimeClk_reg[0]_i_2_n_6 ,\wgTimeClk_reg[0]_i_2_n_7 }),
        .S({wgTimeClk_reg[3:1],\wgTimeClk[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \wgTimeClk_reg[10] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[8]_i_1_n_5 ),
        .Q(wgTimeClk_reg[10]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[11] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[8]_i_1_n_4 ),
        .Q(wgTimeClk_reg[11]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[12] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[12]_i_1_n_7 ),
        .Q(wgTimeClk_reg[12]),
        .R(s1WgTrigGate_f_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTimeClk_reg[12]_i_1 
       (.CI(\wgTimeClk_reg[8]_i_1_n_0 ),
        .CO({\NLW_wgTimeClk_reg[12]_i_1_CO_UNCONNECTED [3],\wgTimeClk_reg[12]_i_1_n_1 ,\wgTimeClk_reg[12]_i_1_n_2 ,\wgTimeClk_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgTimeClk_reg[12]_i_1_n_4 ,\wgTimeClk_reg[12]_i_1_n_5 ,\wgTimeClk_reg[12]_i_1_n_6 ,\wgTimeClk_reg[12]_i_1_n_7 }),
        .S(wgTimeClk_reg[15:12]));
  FDRE #(
    .INIT(1'b1)) 
    \wgTimeClk_reg[13] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[12]_i_1_n_6 ),
        .Q(wgTimeClk_reg[13]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[14] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[12]_i_1_n_5 ),
        .Q(wgTimeClk_reg[14]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[15] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[12]_i_1_n_4 ),
        .Q(wgTimeClk_reg[15]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[1] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[0]_i_2_n_6 ),
        .Q(wgTimeClk_reg[1]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[2] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[0]_i_2_n_5 ),
        .Q(wgTimeClk_reg[2]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[3] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[0]_i_2_n_4 ),
        .Q(wgTimeClk_reg[3]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b1)) 
    \wgTimeClk_reg[4] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[4]_i_1_n_7 ),
        .Q(wgTimeClk_reg[4]),
        .R(s1WgTrigGate_f_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTimeClk_reg[4]_i_1 
       (.CI(\wgTimeClk_reg[0]_i_2_n_0 ),
        .CO({\wgTimeClk_reg[4]_i_1_n_0 ,\wgTimeClk_reg[4]_i_1_n_1 ,\wgTimeClk_reg[4]_i_1_n_2 ,\wgTimeClk_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgTimeClk_reg[4]_i_1_n_4 ,\wgTimeClk_reg[4]_i_1_n_5 ,\wgTimeClk_reg[4]_i_1_n_6 ,\wgTimeClk_reg[4]_i_1_n_7 }),
        .S(wgTimeClk_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[5] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[4]_i_1_n_6 ),
        .Q(wgTimeClk_reg[5]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[6] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[4]_i_1_n_5 ),
        .Q(wgTimeClk_reg[6]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wgTimeClk_reg[7] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[4]_i_1_n_4 ),
        .Q(wgTimeClk_reg[7]),
        .R(s1WgTrigGate_f_reg_n_0));
  FDRE #(
    .INIT(1'b1)) 
    \wgTimeClk_reg[8] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[8]_i_1_n_7 ),
        .Q(wgTimeClk_reg[8]),
        .R(s1WgTrigGate_f_reg_n_0));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTimeClk_reg[8]_i_1 
       (.CI(\wgTimeClk_reg[4]_i_1_n_0 ),
        .CO({\wgTimeClk_reg[8]_i_1_n_0 ,\wgTimeClk_reg[8]_i_1_n_1 ,\wgTimeClk_reg[8]_i_1_n_2 ,\wgTimeClk_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wgTimeClk_reg[8]_i_1_n_4 ,\wgTimeClk_reg[8]_i_1_n_5 ,\wgTimeClk_reg[8]_i_1_n_6 ,\wgTimeClk_reg[8]_i_1_n_7 }),
        .S(wgTimeClk_reg[11:8]));
  FDRE #(
    .INIT(1'b1)) 
    \wgTimeClk_reg[9] 
       (.C(clk160m),
        .CE(\wgTimeClk[0]_i_1_n_0 ),
        .D(\wgTimeClk_reg[8]_i_1_n_6 ),
        .Q(wgTimeClk_reg[9]),
        .R(s1WgTrigGate_f_reg_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[10]_i_2 
       (.I0(wgRfoutEndTime[10]),
        .I1(\bmem_reg_n_0_[4][6] ),
        .O(\wgTrigEndTime[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[10]_i_3 
       (.I0(wgRfoutEndTime[9]),
        .I1(\bmem_reg_n_0_[4][5] ),
        .O(\wgTrigEndTime[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[10]_i_4 
       (.I0(wgRfoutEndTime[8]),
        .I1(\bmem_reg_n_0_[4][4] ),
        .O(\wgTrigEndTime[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[10]_i_5 
       (.I0(wgRfoutEndTime[7]),
        .I1(\bmem_reg_n_0_[4][3] ),
        .O(\wgTrigEndTime[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[14]_i_2 
       (.I0(wgRfoutEndTime[11]),
        .I1(\bmem_reg_n_0_[4][7] ),
        .O(\wgTrigEndTime[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \wgTrigEndTime[16]_i_1 
       (.I0(\wgRfoutEndTime[15]_i_2_n_0 ),
        .I1(wgRfoutStartTime),
        .I2(s1WgTrigGate_f_reg_n_0),
        .I3(wgTimeClk0),
        .O(\wgTrigEndTime[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wgTrigEndTime[16]_i_3 
       (.I0(wgTimeClk_reg[3]),
        .I1(wgTimeClk_reg[4]),
        .I2(wgTimeClk_reg[0]),
        .I3(\wgRfoutEndTime[15]_i_5_n_0 ),
        .O(wgRfoutStartTime));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[6]_i_2 
       (.I0(wgRfoutEndTime[6]),
        .I1(\bmem_reg_n_0_[4][2] ),
        .O(\wgTrigEndTime[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[6]_i_3 
       (.I0(wgRfoutEndTime[5]),
        .I1(\bmem_reg_n_0_[4][1] ),
        .O(\wgTrigEndTime[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wgTrigEndTime[6]_i_4 
       (.I0(wgRfoutEndTime[4]),
        .I1(\bmem_reg_n_0_[4][0] ),
        .O(\wgTrigEndTime[6]_i_4_n_0 ));
  FDRE \wgTrigEndTime_reg[10] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[10]),
        .Q(wgTrigEndTime[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigEndTime_reg[10]_i_1 
       (.CI(\wgTrigEndTime_reg[6]_i_1_n_0 ),
        .CO({\wgTrigEndTime_reg[10]_i_1_n_0 ,\wgTrigEndTime_reg[10]_i_1_n_1 ,\wgTrigEndTime_reg[10]_i_1_n_2 ,\wgTrigEndTime_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wgRfoutEndTime[10:7]),
        .O(wgTrigEndTime0[10:7]),
        .S({\wgTrigEndTime[10]_i_2_n_0 ,\wgTrigEndTime[10]_i_3_n_0 ,\wgTrigEndTime[10]_i_4_n_0 ,\wgTrigEndTime[10]_i_5_n_0 }));
  FDRE \wgTrigEndTime_reg[11] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[11]),
        .Q(wgTrigEndTime[11]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[12] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[12]),
        .Q(wgTrigEndTime[12]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[13] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[13]),
        .Q(wgTrigEndTime[13]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[14] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[14]),
        .Q(wgTrigEndTime[14]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigEndTime_reg[14]_i_1 
       (.CI(\wgTrigEndTime_reg[10]_i_1_n_0 ),
        .CO({\wgTrigEndTime_reg[14]_i_1_n_0 ,\wgTrigEndTime_reg[14]_i_1_n_1 ,\wgTrigEndTime_reg[14]_i_1_n_2 ,\wgTrigEndTime_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wgRfoutEndTime[11]}),
        .O(wgTrigEndTime0[14:11]),
        .S({wgRfoutEndTime[14:12],\wgTrigEndTime[14]_i_2_n_0 }));
  FDRE \wgTrigEndTime_reg[15] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[15]),
        .Q(wgTrigEndTime[15]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[16] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[16]),
        .Q(wgTrigEndTime[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigEndTime_reg[16]_i_2 
       (.CI(\wgTrigEndTime_reg[14]_i_1_n_0 ),
        .CO({\NLW_wgTrigEndTime_reg[16]_i_2_CO_UNCONNECTED [3:2],wgTrigEndTime0[16],\NLW_wgTrigEndTime_reg[16]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wgTrigEndTime_reg[16]_i_2_O_UNCONNECTED [3:1],wgTrigEndTime0[15]}),
        .S({1'b0,1'b0,1'b1,wgRfoutEndTime[15]}));
  FDRE \wgTrigEndTime_reg[2] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgRfoutEndTime[2]),
        .Q(wgTrigEndTime[2]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[4] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[4]),
        .Q(wgTrigEndTime[4]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[5] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[5]),
        .Q(wgTrigEndTime[5]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[6] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[6]),
        .Q(wgTrigEndTime[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigEndTime_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\wgTrigEndTime_reg[6]_i_1_n_0 ,\wgTrigEndTime_reg[6]_i_1_n_1 ,\wgTrigEndTime_reg[6]_i_1_n_2 ,\wgTrigEndTime_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({wgRfoutEndTime[6:4],1'b0}),
        .O({wgTrigEndTime0[6:4],\NLW_wgTrigEndTime_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\wgTrigEndTime[6]_i_2_n_0 ,\wgTrigEndTime[6]_i_3_n_0 ,\wgTrigEndTime[6]_i_4_n_0 ,1'b0}));
  FDRE \wgTrigEndTime_reg[7] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[7]),
        .Q(wgTrigEndTime[7]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[8] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[8]),
        .Q(wgTrigEndTime[8]),
        .R(1'b0));
  FDRE \wgTrigEndTime_reg[9] 
       (.C(clk160m),
        .CE(\wgTrigEndTime[16]_i_1_n_0 ),
        .D(wgTrigEndTime0[9]),
        .Q(wgTrigEndTime[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wgTrigStartTime[5]_i_2 
       (.I0(\bmem_reg_n_0_[4][20] ),
        .O(\wgTrigStartTime[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wgTrigStartTime[5]_i_3 
       (.I0(\bmem_reg_n_0_[4][19] ),
        .O(\wgTrigStartTime[5]_i_3_n_0 ));
  FDRE \wgTrigStartTime_reg[0] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\bmem_reg_n_0_[4][16] ),
        .Q(\wgTrigStartTime_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[10] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[10]),
        .Q(\wgTrigStartTime_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[11] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[11]),
        .Q(\wgTrigStartTime_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[12] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[12]),
        .Q(\wgTrigStartTime_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[13] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[13]),
        .Q(\wgTrigStartTime_reg_n_0_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigStartTime_reg[13]_i_1 
       (.CI(\wgTrigStartTime_reg[9]_i_1_n_0 ),
        .CO({\wgTrigStartTime_reg[13]_i_1_n_0 ,\wgTrigStartTime_reg[13]_i_1_n_1 ,\wgTrigStartTime_reg[13]_i_1_n_2 ,\wgTrigStartTime_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgTrigStartTime0[13:10]),
        .S({\bmem_reg_n_0_[4][29] ,\bmem_reg_n_0_[4][28] ,\bmem_reg_n_0_[4][27] ,\bmem_reg_n_0_[4][26] }));
  FDRE \wgTrigStartTime_reg[14] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[14]),
        .Q(\wgTrigStartTime_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[15] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[15]),
        .Q(\wgTrigStartTime_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigStartTime_reg[15]_i_1 
       (.CI(\wgTrigStartTime_reg[13]_i_1_n_0 ),
        .CO({\NLW_wgTrigStartTime_reg[15]_i_1_CO_UNCONNECTED [3:1],\wgTrigStartTime_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wgTrigStartTime_reg[15]_i_1_O_UNCONNECTED [3:2],wgTrigStartTime0[15:14]}),
        .S({1'b0,1'b0,\bmem_reg_n_0_[4][31] ,\bmem_reg_n_0_[4][30] }));
  FDRE \wgTrigStartTime_reg[1] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(\bmem_reg_n_0_[4][17] ),
        .Q(\wgTrigStartTime_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[2] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[2]),
        .Q(\wgTrigStartTime_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[3] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[3]),
        .Q(\wgTrigStartTime_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[4] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[4]),
        .Q(\wgTrigStartTime_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[5] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[5]),
        .Q(\wgTrigStartTime_reg_n_0_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigStartTime_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\wgTrigStartTime_reg[5]_i_1_n_0 ,\wgTrigStartTime_reg[5]_i_1_n_1 ,\wgTrigStartTime_reg[5]_i_1_n_2 ,\wgTrigStartTime_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bmem_reg_n_0_[4][20] ,\bmem_reg_n_0_[4][19] ,1'b0}),
        .O(wgTrigStartTime0[5:2]),
        .S({\bmem_reg_n_0_[4][21] ,\wgTrigStartTime[5]_i_2_n_0 ,\wgTrigStartTime[5]_i_3_n_0 ,\bmem_reg_n_0_[4][18] }));
  FDRE \wgTrigStartTime_reg[6] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[6]),
        .Q(\wgTrigStartTime_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[7] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[7]),
        .Q(\wgTrigStartTime_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[8] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[8]),
        .Q(\wgTrigStartTime_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wgTrigStartTime_reg[9] 
       (.C(clk160m),
        .CE(wgTrigStartTime),
        .D(wgTrigStartTime0[9]),
        .Q(\wgTrigStartTime_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \wgTrigStartTime_reg[9]_i_1 
       (.CI(\wgTrigStartTime_reg[5]_i_1_n_0 ),
        .CO({\wgTrigStartTime_reg[9]_i_1_n_0 ,\wgTrigStartTime_reg[9]_i_1_n_1 ,\wgTrigStartTime_reg[9]_i_1_n_2 ,\wgTrigStartTime_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wgTrigStartTime0[9:6]),
        .S({\bmem_reg_n_0_[4][25] ,\bmem_reg_n_0_[4][24] ,\bmem_reg_n_0_[4][23] ,\bmem_reg_n_0_[4][22] }));
  LUT4 #(
    .INIT(16'hFF32)) 
    wgTrig_f_i_1
       (.I0(wgTrig_f),
        .I1(wgTrig_f_i_2_n_0),
        .I2(wgTrig_f_reg0),
        .I3(s1WgTrigGate_f_reg_n_0),
        .O(wgTrig_f_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    wgTrig_f_i_10
       (.I0(\wgTrigStartTime_reg_n_0_[15] ),
        .I1(wgTimeClk_reg[15]),
        .O(wgTrig_f_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_11
       (.I0(\wgTrigStartTime_reg_n_0_[14] ),
        .I1(wgTimeClk_reg[14]),
        .I2(\wgTrigStartTime_reg_n_0_[13] ),
        .I3(wgTimeClk_reg[13]),
        .I4(wgTimeClk_reg[12]),
        .I5(\wgTrigStartTime_reg_n_0_[12] ),
        .O(wgTrig_f_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_12
       (.I0(wgTrigEndTime[11]),
        .I1(wgRfoutTimeCnt_reg[11]),
        .I2(wgTrigEndTime[10]),
        .I3(wgRfoutTimeCnt_reg[10]),
        .I4(wgRfoutTimeCnt_reg[9]),
        .I5(wgTrigEndTime[9]),
        .O(wgTrig_f_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_13
       (.I0(wgTrigEndTime[8]),
        .I1(wgRfoutTimeCnt_reg[8]),
        .I2(wgTrigEndTime[7]),
        .I3(wgRfoutTimeCnt_reg[7]),
        .I4(wgRfoutTimeCnt_reg[6]),
        .I5(wgTrigEndTime[6]),
        .O(wgTrig_f_i_13_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    wgTrig_f_i_14
       (.I0(wgTrigEndTime[5]),
        .I1(wgRfoutTimeCnt_reg[5]),
        .I2(wgTrigEndTime[4]),
        .I3(wgRfoutTimeCnt_reg[4]),
        .I4(wgRfoutTimeCnt_reg[3]),
        .O(wgTrig_f_i_14_n_0));
  LUT4 #(
    .INIT(16'h0041)) 
    wgTrig_f_i_15
       (.I0(wgRfoutTimeCnt_reg[1]),
        .I1(wgTrigEndTime[2]),
        .I2(wgRfoutTimeCnt_reg[2]),
        .I3(wgRfoutTimeCnt_reg[0]),
        .O(wgTrig_f_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_16
       (.I0(\wgTrigStartTime_reg_n_0_[11] ),
        .I1(wgTimeClk_reg[11]),
        .I2(\wgTrigStartTime_reg_n_0_[10] ),
        .I3(wgTimeClk_reg[10]),
        .I4(wgTimeClk_reg[9]),
        .I5(\wgTrigStartTime_reg_n_0_[9] ),
        .O(wgTrig_f_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_17
       (.I0(\wgTrigStartTime_reg_n_0_[8] ),
        .I1(wgTimeClk_reg[8]),
        .I2(\wgTrigStartTime_reg_n_0_[7] ),
        .I3(wgTimeClk_reg[7]),
        .I4(wgTimeClk_reg[6]),
        .I5(\wgTrigStartTime_reg_n_0_[6] ),
        .O(wgTrig_f_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_18
       (.I0(\wgTrigStartTime_reg_n_0_[5] ),
        .I1(wgTimeClk_reg[5]),
        .I2(\wgTrigStartTime_reg_n_0_[4] ),
        .I3(wgTimeClk_reg[4]),
        .I4(wgTimeClk_reg[3]),
        .I5(\wgTrigStartTime_reg_n_0_[3] ),
        .O(wgTrig_f_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_19
       (.I0(\wgTrigStartTime_reg_n_0_[2] ),
        .I1(wgTimeClk_reg[2]),
        .I2(\wgTrigStartTime_reg_n_0_[1] ),
        .I3(wgTimeClk_reg[1]),
        .I4(wgTimeClk_reg[0]),
        .I5(\wgTrigStartTime_reg_n_0_[0] ),
        .O(wgTrig_f_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    wgTrig_f_i_2
       (.I0(wgTimeClk0),
        .I1(wgTrig_f0),
        .I2(wgBaseTimeCnt_reg[3]),
        .I3(wgBaseTimeCnt_reg[2]),
        .I4(wgBaseTimeCnt_reg[1]),
        .I5(wgBaseTimeCnt_reg[0]),
        .O(wgTrig_f_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    wgTrig_f_i_6
       (.I0(wgRfoutTimeCnt_reg[19]),
        .I1(wgRfoutTimeCnt_reg[18]),
        .O(wgTrig_f_i_6_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    wgTrig_f_i_7
       (.I0(wgTrigEndTime[16]),
        .I1(wgRfoutTimeCnt_reg[16]),
        .I2(wgTrigEndTime[15]),
        .I3(wgRfoutTimeCnt_reg[15]),
        .I4(wgRfoutTimeCnt_reg[17]),
        .O(wgTrig_f_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wgTrig_f_i_8
       (.I0(wgTrigEndTime[14]),
        .I1(wgRfoutTimeCnt_reg[14]),
        .I2(wgTrigEndTime[13]),
        .I3(wgRfoutTimeCnt_reg[13]),
        .I4(wgRfoutTimeCnt_reg[12]),
        .I5(wgTrigEndTime[12]),
        .O(wgTrig_f_i_8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    wgTrig_f_reg
       (.C(clk160m),
        .CE(1'b1),
        .D(wgTrig_f_i_1_n_0),
        .Q(wgTrig_f),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgTrig_f_reg_i_3
       (.CI(wgTrig_f_reg_i_5_n_0),
        .CO({NLW_wgTrig_f_reg_i_3_CO_UNCONNECTED[3],wgTrig_f_reg0,wgTrig_f_reg_i_3_n_2,wgTrig_f_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgTrig_f_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,wgTrig_f_i_6_n_0,wgTrig_f_i_7_n_0,wgTrig_f_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgTrig_f_reg_i_4
       (.CI(wgTrig_f_reg_i_9_n_0),
        .CO({NLW_wgTrig_f_reg_i_4_CO_UNCONNECTED[3:2],wgTrig_f0,wgTrig_f_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgTrig_f_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,wgTrig_f_i_10_n_0,wgTrig_f_i_11_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgTrig_f_reg_i_5
       (.CI(1'b0),
        .CO({wgTrig_f_reg_i_5_n_0,wgTrig_f_reg_i_5_n_1,wgTrig_f_reg_i_5_n_2,wgTrig_f_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgTrig_f_reg_i_5_O_UNCONNECTED[3:0]),
        .S({wgTrig_f_i_12_n_0,wgTrig_f_i_13_n_0,wgTrig_f_i_14_n_0,wgTrig_f_i_15_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wgTrig_f_reg_i_9
       (.CI(1'b0),
        .CO({wgTrig_f_reg_i_9_n_0,wgTrig_f_reg_i_9_n_1,wgTrig_f_reg_i_9_n_2,wgTrig_f_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wgTrig_f_reg_i_9_O_UNCONNECTED[3:0]),
        .S({wgTrig_f_i_16_n_0,wgTrig_f_i_17_n_0,wgTrig_f_i_18_n_0,wgTrig_f_i_19_n_0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
