Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Jun 10 16:46:40 2025
| Host              : BERNA-R7X3D running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.002        0.000                      0                30716        0.011        0.000                      0                30716        0.500        0.000                       0                 14558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.002        0.000                      0                30716        0.011        0.000                      0                30716        0.500        0.000                       0                 14558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/i_fu_290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_24_fu_386_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.121ns (29.400%)  route 2.692ns (70.600%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 5.582 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.193ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.172ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.621     1.829    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X80Y322        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/i_fu_290_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.908 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/i_fu_290_reg[0]/Q
                         net (fo=13, routed)          0.227     2.135    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[0]_2
    SLICE_X80Y319        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.234 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_636__0/O
                         net (fo=127, routed)         0.621     2.855    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_636__0_n_8
    SLICE_X73Y329        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     2.978 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_708__0/O
                         net (fo=1, routed)           0.021     2.999    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_708__0_n_8
    SLICE_X73Y329        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.067 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_344__0/O
                         net (fo=2, routed)           0.334     3.401    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_344__0_n_8
    SLICE_X76Y325        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.497 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_254__0/O
                         net (fo=1, routed)           0.010     3.507    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_254__0_n_8
    SLICE_X76Y325        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.571 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_114__0/O
                         net (fo=2, routed)           0.395     3.966    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/dout_tmp[14]
    SLICE_X83Y326        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.114 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_48__0/O
                         net (fo=2, routed)           0.202     4.316    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_48__0_n_8
    SLICE_X81Y326        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     4.405 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_9__0/O
                         net (fo=2, routed)           0.139     4.544    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_9__0_n_8
    SLICE_X80Y326        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     4.642 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_17__0/O
                         net (fo=1, routed)           0.009     4.651    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_17__0_n_8
    SLICE_X80Y326        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.841 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.867    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1__0_n_8
    SLICE_X80Y327        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.934 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_2__0/O[2]
                         net (fo=48, routed)          0.708     5.642    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[26]
    SLICE_X81Y333        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_24_fu_386_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.414     5.582    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X81Y333        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_24_fu_386_reg[26]/C
                         clock pessimism              0.143     5.725    
                         clock uncertainty           -0.106     5.618    
    SLICE_X81Y333        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.643    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_24_fu_386_reg[26]
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.028ns (26.755%)  route 2.814ns (73.245%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 5.565 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.172ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.219     2.070    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X76Y271        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.160 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435/O
                         net (fo=135, routed)         0.595     2.755    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435_n_8
    SLICE_X84Y278        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.855 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252/O
                         net (fo=1, routed)           0.011     2.866    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252_n_8
    SLICE_X84Y278        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.924 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     2.924    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138_n_8
    SLICE_X84Y278        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.952 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69/O
                         net (fo=1, routed)           0.422     3.374    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69_n_8
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.499 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41/O
                         net (fo=2, routed)           0.363     3.862    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41_n_8
    SLICE_X77Y260        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.961 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20/O
                         net (fo=2, routed)           0.202     4.162    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20_n_8
    SLICE_X76Y257        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.261 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3/O
                         net (fo=2, routed)           0.201     4.462    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3_n_8
    SLICE_X75Y257        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.611 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11/O
                         net (fo=1, routed)           0.008     4.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11_n_8
    SLICE_X75Y257        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.734 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.760    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1_n_8
    SLICE_X75Y258        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.775 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.801    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1_n_8
    SLICE_X75Y259        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.816 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.842    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1_n_8
    SLICE_X75Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.898 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_2/O[0]
                         net (fo=48, routed)          0.715     5.614    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[24]
    SLICE_X78Y265        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.397     5.565    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X78Y265        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[24]/C
                         clock pessimism              0.137     5.702    
                         clock uncertainty           -0.106     5.596    
    SLICE_X78Y265        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.621    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[24]
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_7_fu_454_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.073ns (28.011%)  route 2.758ns (71.989%))
  Logic Levels:           11  (CARRY8=3 LUT3=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 5.557 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.172ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.219     2.070    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X76Y271        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.160 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435/O
                         net (fo=135, routed)         0.595     2.755    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435_n_8
    SLICE_X84Y278        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.855 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252/O
                         net (fo=1, routed)           0.011     2.866    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252_n_8
    SLICE_X84Y278        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.924 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     2.924    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138_n_8
    SLICE_X84Y278        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.952 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69/O
                         net (fo=1, routed)           0.422     3.374    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69_n_8
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.499 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41/O
                         net (fo=2, routed)           0.363     3.862    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41_n_8
    SLICE_X77Y260        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.961 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20/O
                         net (fo=2, routed)           0.202     4.162    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20_n_8
    SLICE_X76Y257        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.261 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3/O
                         net (fo=2, routed)           0.201     4.462    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3_n_8
    SLICE_X75Y257        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.611 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11/O
                         net (fo=1, routed)           0.008     4.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11_n_8
    SLICE_X75Y257        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.734 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.760    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1_n_8
    SLICE_X75Y258        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.775 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.801    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1_n_8
    SLICE_X75Y259        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.917 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1/O[5]
                         net (fo=48, routed)          0.685     5.602    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[21]
    SLICE_X70Y261        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_7_fu_454_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.389     5.557    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X70Y261        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_7_fu_454_reg[21]/C
                         clock pessimism              0.137     5.694    
                         clock uncertainty           -0.106     5.588    
    SLICE_X70Y261        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.613    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_7_fu_454_reg[21]
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.073ns (27.959%)  route 2.765ns (72.041%))
  Logic Levels:           11  (CARRY8=3 LUT3=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 5.565 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.172ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.219     2.070    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X76Y271        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.160 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435/O
                         net (fo=135, routed)         0.595     2.755    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435_n_8
    SLICE_X84Y278        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.855 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252/O
                         net (fo=1, routed)           0.011     2.866    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252_n_8
    SLICE_X84Y278        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.924 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     2.924    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138_n_8
    SLICE_X84Y278        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.952 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69/O
                         net (fo=1, routed)           0.422     3.374    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69_n_8
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.499 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41/O
                         net (fo=2, routed)           0.363     3.862    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41_n_8
    SLICE_X77Y260        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.961 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20/O
                         net (fo=2, routed)           0.202     4.162    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20_n_8
    SLICE_X76Y257        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.261 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3/O
                         net (fo=2, routed)           0.201     4.462    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3_n_8
    SLICE_X75Y257        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.611 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11/O
                         net (fo=1, routed)           0.008     4.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11_n_8
    SLICE_X75Y257        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.734 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.760    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1_n_8
    SLICE_X75Y258        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.775 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.801    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1_n_8
    SLICE_X75Y259        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.917 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1/O[7]
                         net (fo=48, routed)          0.692     5.609    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[23]
    SLICE_X79Y265        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.397     5.565    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X79Y265        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[23]/C
                         clock pessimism              0.137     5.702    
                         clock uncertainty           -0.106     5.596    
    SLICE_X79Y265        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.621    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_470_reg[23]
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_11_fu_438_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.054ns (27.500%)  route 2.779ns (72.500%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 5.563 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.172ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.219     2.070    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X76Y271        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.160 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435/O
                         net (fo=135, routed)         0.595     2.755    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435_n_8
    SLICE_X84Y278        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.855 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252/O
                         net (fo=1, routed)           0.011     2.866    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252_n_8
    SLICE_X84Y278        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.924 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     2.924    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138_n_8
    SLICE_X84Y278        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.952 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69/O
                         net (fo=1, routed)           0.422     3.374    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69_n_8
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.499 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41/O
                         net (fo=2, routed)           0.363     3.862    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41_n_8
    SLICE_X77Y260        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.961 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20/O
                         net (fo=2, routed)           0.202     4.162    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20_n_8
    SLICE_X76Y257        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.261 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3/O
                         net (fo=2, routed)           0.201     4.462    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3_n_8
    SLICE_X75Y257        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.611 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11/O
                         net (fo=1, routed)           0.008     4.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11_n_8
    SLICE_X75Y257        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.734 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.760    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1_n_8
    SLICE_X75Y258        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.775 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.801    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1_n_8
    SLICE_X75Y259        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.816 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.842    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1_n_8
    SLICE_X75Y260        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.924 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_2/O[3]
                         net (fo=48, routed)          0.680     5.604    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[27]
    SLICE_X73Y261        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_11_fu_438_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.395     5.563    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X73Y261        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_11_fu_438_reg[27]/C
                         clock pessimism              0.137     5.700    
                         clock uncertainty           -0.106     5.594    
    SLICE_X73Y261        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     5.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_11_fu_438_reg[27]
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_35_fu_342_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.967ns (25.186%)  route 2.872ns (74.814%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 5.570 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.172ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.215     2.066    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X75Y268        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.165 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i___2_i_2/O
                         net (fo=663, routed)         0.669     2.834    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     2.910 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_108/O
                         net (fo=2, routed)           0.276     3.186    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_108_n_8
    SLICE_X85Y256        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.236 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_208/O
                         net (fo=1, routed)           0.010     3.246    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_208_n_8
    SLICE_X85Y256        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.310 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_89/O
                         net (fo=4, routed)           0.551     3.861    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_89_n_8
    SLICE_X78Y260        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.951 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_34/O
                         net (fo=2, routed)           0.227     4.178    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_34_n_8
    SLICE_X75Y260        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     4.343 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_8/O
                         net (fo=2, routed)           0.308     4.651    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_8_n_8
    SLICE_X75Y260        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.797 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_16/O
                         net (fo=1, routed)           0.010     4.807    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_16_n_8
    SLICE_X75Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[7])
                                                      0.198     5.005 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_2/O[7]
                         net (fo=48, routed)          0.606     5.611    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[31]
    SLICE_X78Y260        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_35_fu_342_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.402     5.570    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X78Y260        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_35_fu_342_reg[31]/C
                         clock pessimism              0.137     5.707    
                         clock uncertainty           -0.106     5.600    
    SLICE_X78Y260        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     5.625    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_35_fu_342_reg[31]
  -------------------------------------------------------------------
                         required time                          5.625    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_14_fu_426_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.060ns (27.650%)  route 2.774ns (72.350%))
  Logic Levels:           11  (CARRY8=3 LUT3=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 5.568 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.172ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.219     2.070    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X76Y271        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.160 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435/O
                         net (fo=135, routed)         0.595     2.755    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_435_n_8
    SLICE_X84Y278        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     2.855 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252/O
                         net (fo=1, routed)           0.011     2.866    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_252_n_8
    SLICE_X84Y278        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.924 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138/O
                         net (fo=1, routed)           0.000     2.924    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_138_n_8
    SLICE_X84Y278        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.952 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69/O
                         net (fo=1, routed)           0.422     3.374    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_69_n_8
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.499 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41/O
                         net (fo=2, routed)           0.363     3.862    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_41_n_8
    SLICE_X77Y260        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.961 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20/O
                         net (fo=2, routed)           0.202     4.162    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_20_n_8
    SLICE_X76Y257        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.261 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3/O
                         net (fo=2, routed)           0.201     4.462    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_3_n_8
    SLICE_X75Y257        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.611 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11/O
                         net (fo=1, routed)           0.008     4.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[7]_i_11_n_8
    SLICE_X75Y257        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.734 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.760    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_1_n_8
    SLICE_X75Y258        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.775 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.801    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1_n_8
    SLICE_X75Y259        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.904 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1/O[6]
                         net (fo=48, routed)          0.701     5.605    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[22]
    SLICE_X74Y260        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_14_fu_426_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.400     5.568    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X74Y260        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_14_fu_426_reg[22]/C
                         clock pessimism              0.137     5.705    
                         clock uncertainty           -0.106     5.598    
    SLICE_X74Y260        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.623    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_14_fu_426_reg[22]
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/i_fu_290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_8_fu_450_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.136ns (29.900%)  route 2.663ns (70.100%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 5.586 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.193ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.172ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.621     1.829    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X80Y322        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/i_fu_290_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.908 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/i_fu_290_reg[0]/Q
                         net (fo=13, routed)          0.227     2.135    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[0]_2
    SLICE_X80Y319        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.234 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_636__0/O
                         net (fo=127, routed)         0.621     2.855    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_636__0_n_8
    SLICE_X73Y329        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     2.978 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_708__0/O
                         net (fo=1, routed)           0.021     2.999    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_708__0_n_8
    SLICE_X73Y329        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.067 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_344__0/O
                         net (fo=2, routed)           0.334     3.401    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_344__0_n_8
    SLICE_X76Y325        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.497 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_254__0/O
                         net (fo=1, routed)           0.010     3.507    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_254__0_n_8
    SLICE_X76Y325        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.571 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_114__0/O
                         net (fo=2, routed)           0.395     3.966    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/dout_tmp[14]
    SLICE_X83Y326        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.114 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_48__0/O
                         net (fo=2, routed)           0.202     4.316    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_48__0_n_8
    SLICE_X81Y326        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     4.405 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_9__0/O
                         net (fo=2, routed)           0.139     4.544    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_9__0_n_8
    SLICE_X80Y326        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     4.642 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_17__0/O
                         net (fo=1, routed)           0.009     4.651    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_17__0_n_8
    SLICE_X80Y326        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.841 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.867    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1__0_n_8
    SLICE_X80Y327        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.949 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_2__0/O[3]
                         net (fo=48, routed)          0.679     5.628    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[27]
    SLICE_X81Y329        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_8_fu_450_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.418     5.586    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X81Y329        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_8_fu_450_reg[27]/C
                         clock pessimism              0.143     5.729    
                         clock uncertainty           -0.106     5.623    
    SLICE_X81Y329        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.648    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_8_fu_450_reg[27]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_13_fu_430_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.967ns (25.283%)  route 2.858ns (74.717%))
  Logic Levels:           8  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 5.563 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.193ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.172ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.563     1.771    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_clk
    SLICE_X76Y269        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.850 f  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg/Q
                         net (fo=67, routed)          0.215     2.066    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg
    SLICE_X75Y268        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.165 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i___2_i_2/O
                         net (fo=663, routed)         0.669     2.834    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/i_fu_290_reg[2]
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     2.910 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_108/O
                         net (fo=2, routed)           0.276     3.186    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[7]_i_108_n_8
    SLICE_X85Y256        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.236 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_208/O
                         net (fo=1, routed)           0.010     3.246    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_208_n_8
    SLICE_X85Y256        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.310 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_89/O
                         net (fo=4, routed)           0.551     3.861    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_89_n_8
    SLICE_X78Y260        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.951 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_34/O
                         net (fo=2, routed)           0.227     4.178    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_34_n_8
    SLICE_X75Y260        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     4.343 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_8/O
                         net (fo=2, routed)           0.308     4.651    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_8_n_8
    SLICE_X75Y260        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.797 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_16/O
                         net (fo=1, routed)           0.010     4.807    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[31]_i_16_n_8
    SLICE_X75Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[7])
                                                      0.198     5.005 r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[31]_i_2/O[7]
                         net (fo=48, routed)          0.591     5.596    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[31]
    SLICE_X73Y261        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_13_fu_430_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.395     5.563    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X73Y261        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_13_fu_430_reg[31]/C
                         clock pessimism              0.137     5.700    
                         clock uncertainty           -0.106     5.594    
    SLICE_X73Y261        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.619    design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_13_fu_430_reg[31]
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_47_fu_294_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.975ns (25.833%)  route 2.799ns (74.167%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 5.581 - 4.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.635ns (routing 0.193ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.172ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.635     1.843    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X79Y319        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y319        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.920 f  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=63, routed)          0.361     2.281    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X81Y317        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.404 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_636__0/O
                         net (fo=119, routed)         0.556     2.959    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_636__0_n_8
    SLICE_X79Y340        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.104 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_471__0/O
                         net (fo=1, routed)           0.025     3.129    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_471__0_n_8
    SLICE_X79Y340        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     3.191 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_230__0/O
                         net (fo=1, routed)           0.000     3.191    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_230__0_n_8
    SLICE_X79Y340        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.221 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_103__0/O
                         net (fo=1, routed)           0.427     3.648    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_103__0_n_8
    SLICE_X79Y330        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.687 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_42__0/O
                         net (fo=6, routed)           0.531     4.218    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[23]_i_42__0_n_8
    SLICE_X81Y324        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.370 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_9__0/O
                         net (fo=2, routed)           0.095     4.465    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_9__0_n_8
    SLICE_X80Y325        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     4.555 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_17__0/O
                         net (fo=1, routed)           0.009     4.564    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482[15]_i_17__0_n_8
    SLICE_X80Y325        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.754 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.780    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[15]_i_1__0_n_8
    SLICE_X80Y326        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.847 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/m_fu_482_reg[23]_i_1__0/O[2]
                         net (fo=48, routed)          0.770     5.617    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_48_fu_2026_p2[18]
    SLICE_X81Y331        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_47_fu_294_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.413     5.581    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/ap_clk
    SLICE_X81Y331        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_47_fu_294_reg[18]/C
                         clock pessimism              0.143     5.724    
                         clock uncertainty           -0.106     5.617    
    SLICE_X81Y331        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.642    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_47_fu_294_reg[18]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/in_data_146_fu_1138_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/in_data_146_load_1_reg_8978_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.540%)  route 0.169ns (74.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.432ns (routing 0.172ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.193ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.432     1.600    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X84Y300        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_146_fu_1138_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y300        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.658 r  design_1_i/sha256_top_0/inst/in_data_146_fu_1138_reg[2]/Q
                         net (fo=2, routed)           0.169     1.827    design_1_i/sha256_top_0/inst/in_data_146_fu_1138[2]
    SLICE_X84Y299        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_146_load_1_reg_8978_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.615     1.823    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X84Y299        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_146_load_1_reg_8978_reg[2]/C
                         clock pessimism             -0.069     1.754    
    SLICE_X84Y299        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.816    design_1_i/sha256_top_0/inst/in_data_146_load_1_reg_8978_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.209ns (routing 0.172ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.193ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.209     1.377    <hidden>
    SLICE_X49Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.438 r  <hidden>
                         net (fo=2, routed)           0.074     1.512    <hidden>
    SLICE_X48Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.359     1.567    <hidden>
    SLICE_X48Y147        FDRE                                         r  <hidden>
                         clock pessimism             -0.129     1.438    
    SLICE_X48Y147        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.500    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1949_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_s_reg_1859_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.059ns (23.695%)  route 0.190ns (76.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.419ns (routing 0.172ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.193ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.419     1.587    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_clk
    SLICE_X86Y296        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1949_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y296        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.646 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1949_reg[3]/Q
                         net (fo=1, routed)           0.190     1.836    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_s_reg_1859_reg[31]_0[27]
    SLICE_X86Y311        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_s_reg_1859_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.622     1.830    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_clk
    SLICE_X86Y311        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_s_reg_1859_reg[27]/C
                         clock pessimism             -0.069     1.761    
    SLICE_X86Y311        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.823    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_s_reg_1859_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/in_data_137_fu_1102_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/in_data_137_load_1_reg_8933_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.932%)  route 0.113ns (66.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.411ns (routing 0.172ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.193ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.411     1.579    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X76Y295        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_137_fu_1102_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y295        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.637 r  design_1_i/sha256_top_0/inst/in_data_137_fu_1102_reg[5]/Q
                         net (fo=2, routed)           0.113     1.750    design_1_i/sha256_top_0/inst/in_data_137_fu_1102[5]
    SLICE_X75Y294        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_137_load_1_reg_8933_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.606     1.814    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X75Y294        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_137_load_1_reg_8933_reg[5]/C
                         clock pessimism             -0.137     1.677    
    SLICE_X75Y294        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.737    design_1_i/sha256_top_0/inst/in_data_137_load_1_reg_8933_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.060ns (29.834%)  route 0.141ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      1.210ns (routing 0.172ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.193ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.210     1.378    <hidden>
    SLICE_X52Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y179        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.438 r  <hidden>
                         net (fo=5, routed)           0.141     1.579    <hidden>
    SLICE_X52Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.360     1.568    <hidden>
    SLICE_X52Y183        FDRE                                         r  <hidden>
                         clock pessimism             -0.065     1.503    
    SLICE_X52Y183        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.565    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/in_data_105_fu_690_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/in_data_21_fu_866_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.377%)  route 0.095ns (53.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.414ns (routing 0.172ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.193ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.414     1.582    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X80Y294        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_105_fu_690_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y294        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.642 r  design_1_i/sha256_top_0/inst/in_data_105_fu_690_reg[3]/Q
                         net (fo=2, routed)           0.066     1.708    design_1_i/sha256_top_0/inst/in_data_105_fu_690[3]
    SLICE_X81Y294        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.730 r  design_1_i/sha256_top_0/inst/in_data_21_fu_866[3]_i_1/O
                         net (fo=1, routed)           0.029     1.759    design_1_i/sha256_top_0/inst/in_data_21_fu_866[3]_i_1_n_8
    SLICE_X81Y294        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_21_fu_866_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.614     1.822    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X81Y294        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_21_fu_866_reg[3]/C
                         clock pessimism             -0.137     1.685    
    SLICE_X81Y294        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.745    design_1_i/sha256_top_0/inst/in_data_21_fu_866_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/in_data_18_fu_854_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1979_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.058ns (20.500%)  route 0.225ns (79.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.400ns (routing 0.172ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.193ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.400     1.568    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X77Y278        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_18_fu_854_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y278        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.626 r  design_1_i/sha256_top_0/inst/in_data_18_fu_854_reg[2]/Q
                         net (fo=2, routed)           0.225     1.851    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1979_reg[7]_0[2]
    SLICE_X76Y304        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1979_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.636     1.844    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_clk
    SLICE_X76Y304        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1979_reg[2]/C
                         clock pessimism             -0.069     1.775    
    SLICE_X76Y304        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.837    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1979_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.304%)  route 0.059ns (60.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.779ns (routing 0.105ns, distribution 0.674ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.119ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.779     0.918    <hidden>
    SLICE_X56Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.956 r  <hidden>
                         net (fo=2, routed)           0.059     1.014    <hidden>
    SLICE_X56Y96         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.910     1.082    <hidden>
    SLICE_X56Y96         SRLC32E                                      r  <hidden>
                         clock pessimism             -0.125     0.957    
    SLICE_X56Y96         SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.043     1.000    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1999_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_3_reg_1871_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.059ns (23.047%)  route 0.197ns (76.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.409ns (routing 0.172ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.193ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.409     1.577    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_clk
    SLICE_X76Y297        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1999_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y297        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.636 r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_1999_reg[2]/Q
                         net (fo=1, routed)           0.197     1.833    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_3_reg_1871_reg[31]_0[10]
    SLICE_X76Y303        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_3_reg_1871_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.620     1.828    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_clk
    SLICE_X76Y303        FDRE                                         r  design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_3_reg_1871_reg[10]/C
                         clock pessimism             -0.069     1.759    
    SLICE_X76Y303        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.819    design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/or_ln16_3_reg_1871_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/sha256_top_0/inst/in_data_126_fu_774_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/sha256_top_0/inst/in_data_126_load_1_reg_8091_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.847%)  route 0.119ns (67.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.416ns (routing 0.172ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.193ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.416     1.584    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X79Y297        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_126_fu_774_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y297        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.642 r  design_1_i/sha256_top_0/inst/in_data_126_fu_774_reg[2]/Q
                         net (fo=2, routed)           0.119     1.760    design_1_i/sha256_top_0/inst/in_data_126_fu_774[2]
    SLICE_X81Y296        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_126_load_1_reg_8091_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.613     1.821    design_1_i/sha256_top_0/inst/ap_clk
    SLICE_X81Y296        FDRE                                         r  design_1_i/sha256_top_0/inst/in_data_126_load_1_reg_8091_reg[2]/C
                         clock pessimism             -0.137     1.684    
    SLICE_X81Y296        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.746    design_1_i/sha256_top_0/inst/in_data_126_load_1_reg_8091_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y47   design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y60   design_1_i/sha256_top_0/inst/state_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y60   design_1_i/sha256_top_0/inst/state_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         4.000       2.645      RAMB36_X2Y47   design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         4.000       2.936      SLICE_X53Y234  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         4.000       2.936      SLICE_X54Y172  <hidden>
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y47   design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y47   design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB18_X2Y96   design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y47   design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y47   design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/mem_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.090ns (11.436%)  route 0.697ns (88.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.172ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.399     0.399    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y238        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     0.489 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     0.787    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y238        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.196     1.364    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y238        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.035ns (10.836%)  route 0.288ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.848ns (routing 0.119ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.183     0.183    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y238        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     0.218 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.323    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y238        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.848     1.020    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y238        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.079ns (4.224%)  route 1.791ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.172ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.791     3.441    <hidden>
    SLICE_X51Y122        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.230     1.398    <hidden>
    SLICE_X51Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.079ns (4.224%)  route 1.791ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.172ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.791     3.441    <hidden>
    SLICE_X51Y122        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.230     1.398    <hidden>
    SLICE_X51Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.079ns (4.224%)  route 1.791ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.172ns, distribution 1.058ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.791     3.441    <hidden>
    SLICE_X51Y122        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.230     1.398    <hidden>
    SLICE_X51Y122        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.079ns (4.423%)  route 1.707ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.172ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.707     3.357    <hidden>
    SLICE_X51Y121        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.211     1.379    <hidden>
    SLICE_X51Y121        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.079ns (4.423%)  route 1.707ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.172ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.707     3.357    <hidden>
    SLICE_X51Y121        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.211     1.379    <hidden>
    SLICE_X51Y121        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.079ns (4.423%)  route 1.707ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.172ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.707     3.357    <hidden>
    SLICE_X51Y121        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.211     1.379    <hidden>
    SLICE_X51Y121        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.229ns (15.719%)  route 1.228ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.364ns (routing 0.193ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.172ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.364     1.572    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X58Y229        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.651 f  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=424, routed)         1.007     2.658    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X53Y234        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.808 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.221     3.029    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X52Y234        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.194     1.362    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X52Y234        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.433ns  (logic 0.079ns (5.513%)  route 1.354ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.172ns, distribution 1.049ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.354     3.004    <hidden>
    SLICE_X51Y175        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.221     1.389    <hidden>
    SLICE_X51Y175        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.433ns  (logic 0.079ns (5.513%)  route 1.354ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.172ns, distribution 1.049ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.354     3.004    <hidden>
    SLICE_X51Y175        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.221     1.389    <hidden>
    SLICE_X51Y175        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.433ns  (logic 0.079ns (5.513%)  route 1.354ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.193ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.172ns, distribution 1.049ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.363     1.571    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y200        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.650 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.354     3.004    <hidden>
    SLICE_X51Y175        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       1.221     1.389    <hidden>
    SLICE_X51Y175        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.105ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.119ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.748     0.887    design_1_i/cycle_counter_0/inst/clk
    SLICE_X56Y215        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y215        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.926 r  design_1_i/cycle_counter_0/inst/reg_out_reg[12]/Q
                         net (fo=1, routed)           0.065     0.991    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X56Y214        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.848     1.020    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y214        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.105ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.119ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.749     0.888    design_1_i/cycle_counter_0/inst/clk
    SLICE_X55Y219        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.927 r  design_1_i/cycle_counter_0/inst/reg_out_reg[31]/Q
                         net (fo=1, routed)           0.076     1.003    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X55Y219        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.845     1.017    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X55Y219        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.105ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.119ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.749     0.888    design_1_i/cycle_counter_0/inst/clk
    SLICE_X55Y218        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.927 r  design_1_i/cycle_counter_0/inst/reg_out_reg[30]/Q
                         net (fo=1, routed)           0.077     1.004    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X55Y217        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.848     1.020    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X55Y217        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.754ns (routing 0.105ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.119ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.754     0.893    design_1_i/cycle_counter_0/inst/clk
    SLICE_X55Y216        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.932 r  design_1_i/cycle_counter_0/inst/reg_out_reg[18]/Q
                         net (fo=1, routed)           0.079     1.011    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X55Y215        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.851     1.023    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X55Y215        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.037ns (29.600%)  route 0.088ns (70.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.748ns (routing 0.105ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.119ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.748     0.887    design_1_i/cycle_counter_0/inst/clk
    SLICE_X56Y215        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y215        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.924 r  design_1_i/cycle_counter_0/inst/reg_out_reg[1]/Q
                         net (fo=1, routed)           0.088     1.012    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X56Y215        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.849     1.021    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y215        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.105ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.119ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.750     0.889    design_1_i/cycle_counter_0/inst/clk
    SLICE_X54Y217        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y217        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.927 r  design_1_i/cycle_counter_0/inst/reg_out_reg[10]/Q
                         net (fo=1, routed)           0.085     1.012    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X54Y217        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.853     1.025    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y217        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.105ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.119ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.758     0.897    design_1_i/cycle_counter_0/inst/clk
    SLICE_X57Y216        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y216        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.937 r  design_1_i/cycle_counter_0/inst/reg_out_reg[19]/Q
                         net (fo=1, routed)           0.078     1.015    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X58Y216        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.857     1.029    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y216        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.105ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.119ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.749     0.888    design_1_i/cycle_counter_0/inst/clk
    SLICE_X55Y218        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y218        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.927 r  design_1_i/cycle_counter_0/inst/reg_out_reg[27]/Q
                         net (fo=1, routed)           0.090     1.017    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X52Y218        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.840     1.012    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y218        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.105ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.119ns, distribution 0.727ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.749     0.888    design_1_i/cycle_counter_0/inst/clk
    SLICE_X55Y218        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y218        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.928 r  design_1_i/cycle_counter_0/inst/reg_out_reg[24]/Q
                         net (fo=1, routed)           0.093     1.021    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X53Y218        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.846     1.018    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y218        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/cycle_counter_0/inst/reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.760ns (routing 0.105ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.119ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.760     0.899    design_1_i/cycle_counter_0/inst/clk
    SLICE_X57Y218        FDRE                                         r  design_1_i/cycle_counter_0/inst/reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y218        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.937 r  design_1_i/cycle_counter_0/inst/reg_out_reg[16]/Q
                         net (fo=1, routed)           0.085     1.022    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X57Y218        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=14558, routed)       0.863     1.035    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y218        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





