\hypertarget{union__hw__can__ctrl2}{}\section{\+\_\+hw\+\_\+can\+\_\+ctrl2 Union Reference}
\label{union__hw__can__ctrl2}\index{\+\_\+hw\+\_\+can\+\_\+ctrl2@{\+\_\+hw\+\_\+can\+\_\+ctrl2}}


H\+W\+\_\+\+C\+A\+N\+\_\+\+C\+T\+R\+L2 -\/ Control 2 register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+can.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields}{\+\_\+hw\+\_\+can\+\_\+ctrl2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__can__ctrl2_a5309d64c7d9154cdfc0dc4c65e953849}{}\label{union__hw__can__ctrl2_a5309d64c7d9154cdfc0dc4c65e953849}

\item 
struct \hyperlink{struct__hw__can__ctrl2_1_1__hw__can__ctrl2__bitfields}{\+\_\+hw\+\_\+can\+\_\+ctrl2\+::\+\_\+hw\+\_\+can\+\_\+ctrl2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__can__ctrl2_a8da6cdfe269a4a56a6e9673230544808}{}\label{union__hw__can__ctrl2_a8da6cdfe269a4a56a6e9673230544808}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+N\+\_\+\+C\+T\+R\+L2 -\/ Control 2 register (RW) 

Reset value\+: 0x00\+B00000U

This register contains control bits for C\+AN errors, F\+I\+FO features, and mode selection. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+can.\+h\end{DoxyCompactItemize}
