-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mat_mul is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    in1_EN_A : OUT STD_LOGIC;
    in1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    in1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    in1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    in1_Clk_A : OUT STD_LOGIC;
    in1_Rst_A : OUT STD_LOGIC;
    in1_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    in1_EN_B : OUT STD_LOGIC;
    in1_WEN_B : OUT STD_LOGIC_VECTOR (3 downto 0);
    in1_Din_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    in1_Dout_B : IN STD_LOGIC_VECTOR (31 downto 0);
    in1_Clk_B : OUT STD_LOGIC;
    in1_Rst_B : OUT STD_LOGIC;
    in2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    in2_EN_A : OUT STD_LOGIC;
    in2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    in2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    in2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    in2_Clk_A : OUT STD_LOGIC;
    in2_Rst_A : OUT STD_LOGIC;
    in2_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    in2_EN_B : OUT STD_LOGIC;
    in2_WEN_B : OUT STD_LOGIC_VECTOR (3 downto 0);
    in2_Din_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    in2_Dout_B : IN STD_LOGIC_VECTOR (31 downto 0);
    in2_Clk_B : OUT STD_LOGIC;
    in2_Rst_B : OUT STD_LOGIC;
    out_r_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_EN_A : OUT STD_LOGIC;
    out_r_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    out_r_Clk_A : OUT STD_LOGIC;
    out_r_Rst_A : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of mat_mul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mat_mul_mat_mul,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.922000,HLS_SYN_LAT=37,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=892,HLS_SYN_LUT=709,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln9_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal icmp_ln108_reg_161 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_reg_161_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_reg_161_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_reg_161_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln9_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln9_reg_552 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln9_reg_552_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln9_reg_552_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln9_reg_552_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln16_fu_313_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln16_reg_557 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln16_reg_557_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln16_reg_557_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln16_reg_557_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_582_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_582_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_582_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_reg_586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_591 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_596 : STD_LOGIC_VECTOR (0 downto 0);
    signal in1_load_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_load_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_load_1_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_load_1_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln14_reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln14_1_reg_625 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln108_phi_fu_164_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_icmp_ln127_phi_fu_175_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln14_1_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_3_fu_348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_2_fu_371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_4_fu_390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln16_1_fu_490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten131_fu_74 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln9_1_fu_415_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten131_load : STD_LOGIC_VECTOR (4 downto 0);
    signal i2_fu_78 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal i_fu_263_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_i2_load : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten3_fu_82 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln10_1_fu_427_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten3_load : STD_LOGIC_VECTOR (4 downto 0);
    signal j4_fu_86 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal j_fu_293_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_j4_load : STD_LOGIC_VECTOR (2 downto 0);
    signal k5_fu_90 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal k_fu_395_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_k5_load : STD_LOGIC_VECTOR (2 downto 0);
    signal sum6_fu_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sum_fu_498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_EN_B_local : STD_LOGIC;
    signal in1_Addr_B_local : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_EN_A_local : STD_LOGIC;
    signal in1_Addr_A_local : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_EN_B_local : STD_LOGIC;
    signal in2_Addr_B_local : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_Addr_B_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_EN_A_local : STD_LOGIC;
    signal in2_Addr_A_local : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_WEN_A_local : STD_LOGIC_VECTOR (3 downto 0);
    signal out_r_EN_A_local : STD_LOGIC;
    signal out_r_Addr_A_local : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln9_fu_235_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln9_fu_241_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln9_1_fu_249_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_mid2_fu_281_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln10_fu_275_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln10_fu_271_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_301_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln16_fu_309_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln14_fu_319_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln14_1_fu_323_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_289_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_334_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln14_2_fu_342_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_361_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_376_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln14_3_fu_384_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln10_1_fu_421_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln9_2_fu_475_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_mid2_fu_483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_fu_494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_182_ce : STD_LOGIC;
    signal grp_fu_186_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_519 : BOOLEAN;
    signal ap_condition_159 : BOOLEAN;
    signal ap_condition_526 : BOOLEAN;
    signal ap_condition_252 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component mat_mul_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mat_mul_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component mat_mul_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component mat_mul_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    mul_32s_32s_32_2_1_U1 : component mat_mul_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => in2_load_reg_605,
        din1 => in1_load_reg_600,
        ce => grp_fu_182_ce,
        dout => grp_fu_182_p2);

    mul_32s_32s_32_2_1_U2 : component mat_mul_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => in2_load_1_reg_615,
        din1 => in1_load_1_reg_610,
        ce => grp_fu_186_ce,
        dout => grp_fu_186_p2);

    flow_control_loop_delay_pipe_U : component mat_mul_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;

    i2_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_159)) then
                i2_fu_78 <= i_fu_263_p3;
            end if;
        end if;
    end process;

    icmp_ln108_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_526)) then 
                    icmp_ln108_reg_161 <= icmp_ln10_reg_591;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1))) then 
                    icmp_ln108_reg_161 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten131_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_159)) then
                indvar_flatten131_fu_74 <= add_ln9_1_fu_415_p2;
            end if;
        end if;
    end process;

    indvar_flatten3_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_159)) then
                indvar_flatten3_fu_82 <= select_ln10_1_fu_427_p3;
            end if;
        end if;
    end process;

    j4_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_159)) then
                j4_fu_86 <= j_fu_293_p3;
            end if;
        end if;
    end process;

    k5_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_159)) then
                k5_fu_90 <= k_fu_395_p2;
            end if;
        end if;
    end process;

    sum6_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_252)) then 
                    sum6_fu_94 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    sum6_fu_94 <= sum_fu_498_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln16_reg_557 <= add_ln16_fu_313_p2;
                add_ln16_reg_557_pp0_iter1_reg <= add_ln16_reg_557;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln108_reg_161_pp0_iter1_reg <= icmp_ln108_reg_161;
                icmp_ln9_reg_596 <= icmp_ln9_fu_441_p2;
                or_ln9_reg_552 <= or_ln9_fu_257_p2;
                or_ln9_reg_552_pp0_iter1_reg <= or_ln9_reg_552;
                tmp_5_reg_582 <= k_fu_395_p2(2 downto 2);
                tmp_5_reg_582_pp0_iter1_reg <= tmp_5_reg_582;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln16_reg_557_pp0_iter2_reg <= add_ln16_reg_557_pp0_iter1_reg;
                add_ln16_reg_557_pp0_iter3_reg <= add_ln16_reg_557_pp0_iter2_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln108_reg_161_pp0_iter2_reg <= icmp_ln108_reg_161_pp0_iter1_reg;
                icmp_ln108_reg_161_pp0_iter3_reg <= icmp_ln108_reg_161_pp0_iter2_reg;
                mul_ln14_1_reg_625 <= grp_fu_186_p2;
                mul_ln14_reg_620 <= grp_fu_182_p2;
                or_ln9_reg_552_pp0_iter2_reg <= or_ln9_reg_552_pp0_iter1_reg;
                or_ln9_reg_552_pp0_iter3_reg <= or_ln9_reg_552_pp0_iter2_reg;
                tmp_5_reg_582_pp0_iter2_reg <= tmp_5_reg_582_pp0_iter1_reg;
                tmp_5_reg_582_pp0_iter3_reg <= tmp_5_reg_582_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln10_reg_591 <= icmp_ln10_fu_435_p2;
                xor_ln12_reg_586 <= xor_ln12_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in1_load_1_reg_610 <= in1_Dout_A;
                in1_load_reg_600 <= in1_Dout_B;
                in2_load_1_reg_615 <= in2_Dout_A;
                in2_load_reg_605 <= in2_Dout_B;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln10_1_fu_421_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten3_load) + unsigned(ap_const_lv5_1));
    add_ln10_fu_275_p2 <= std_logic_vector(unsigned(select_ln9_fu_241_p3) + unsigned(ap_const_lv3_1));
    add_ln14_1_fu_323_p2 <= std_logic_vector(unsigned(tmp_fu_301_p3) + unsigned(zext_ln14_fu_319_p1));
    add_ln14_2_fu_342_p2 <= std_logic_vector(unsigned(tmp_1_fu_334_p3) + unsigned(zext_ln16_fu_309_p1));
    add_ln14_3_fu_384_p2 <= std_logic_vector(unsigned(tmp_4_fu_376_p3) + unsigned(zext_ln16_fu_309_p1));
    add_ln14_fu_494_p2 <= std_logic_vector(unsigned(mul_ln14_1_reg_625) + unsigned(mul_ln14_reg_620));
    add_ln16_fu_313_p2 <= std_logic_vector(unsigned(tmp_fu_301_p3) + unsigned(zext_ln16_fu_309_p1));
    add_ln9_1_fu_415_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten131_load) + unsigned(ap_const_lv5_1));
    add_ln9_fu_235_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i2_load) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_159_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_159 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_252_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_start_int)
    begin
                ap_condition_252 <= ((ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_519_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln9_reg_596, ap_block_pp0_stage0)
    begin
                ap_condition_519 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln9_reg_596 = ap_const_lv1_0));
    end process;


    ap_condition_526_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln9_reg_596)
    begin
                ap_condition_526 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln9_reg_596 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln9_fu_441_p2, ap_start_int)
    begin
        if (((icmp_ln9_fu_441_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_icmp_ln108_phi_fu_164_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln10_reg_591, ap_loop_init, ap_condition_519)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_519)) then 
                ap_phi_mux_icmp_ln108_phi_fu_164_p4 <= icmp_ln10_reg_591;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln108_phi_fu_164_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_icmp_ln108_phi_fu_164_p4 <= icmp_ln10_reg_591;
            end if;
        else 
            ap_phi_mux_icmp_ln108_phi_fu_164_p4 <= icmp_ln10_reg_591;
        end if; 
    end process;


    ap_phi_mux_icmp_ln127_phi_fu_175_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, xor_ln12_reg_586, ap_loop_init, ap_condition_519)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_519)) then 
                ap_phi_mux_icmp_ln127_phi_fu_175_p4 <= xor_ln12_reg_586;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln127_phi_fu_175_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_icmp_ln127_phi_fu_175_p4 <= xor_ln12_reg_586;
            end if;
        else 
            ap_phi_mux_icmp_ln127_phi_fu_175_p4 <= xor_ln12_reg_586;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, i2_fu_78, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i2_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_i2_load <= i2_fu_78;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten131_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten131_fu_74, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten131_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten131_load <= indvar_flatten131_fu_74;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten3_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten3_fu_82, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten3_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten3_load <= indvar_flatten3_fu_82;
        end if; 
    end process;


    ap_sig_allocacmp_j4_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, j4_fu_86, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j4_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_j4_load <= j4_fu_86;
        end if; 
    end process;


    ap_sig_allocacmp_k5_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, k5_fu_90, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k5_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_k5_load <= k5_fu_90;
        end if; 
    end process;

    empty_fu_289_p1 <= k_mid2_fu_281_p3(2 - 1 downto 0);

    grp_fu_182_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_182_ce <= ap_const_logic_1;
        else 
            grp_fu_182_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_186_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_186_ce <= ap_const_logic_1;
        else 
            grp_fu_186_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_263_p3 <= 
        add_ln9_fu_235_p2 when (ap_phi_mux_icmp_ln108_phi_fu_164_p4(0) = '1') else 
        ap_sig_allocacmp_i2_load;
    icmp_ln10_fu_435_p2 <= "1" when (select_ln10_1_fu_427_p3 = ap_const_lv5_8) else "0";
    icmp_ln9_fu_441_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten131_load = ap_const_lv5_1F) else "0";
    in1_Addr_A <= in1_Addr_A_local;
    in1_Addr_A_local <= std_logic_vector(shift_left(unsigned(in1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    in1_Addr_A_orig <= zext_ln14_2_fu_371_p1(32 - 1 downto 0);
    in1_Addr_B <= in1_Addr_B_local;
    in1_Addr_B_local <= std_logic_vector(shift_left(unsigned(in1_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    in1_Addr_B_orig <= zext_ln14_1_fu_329_p1(32 - 1 downto 0);
    in1_Clk_A <= ap_clk;
    in1_Clk_B <= ap_clk;
    in1_Din_A <= ap_const_lv32_0;
    in1_Din_B <= ap_const_lv32_0;
    in1_EN_A <= in1_EN_A_local;

    in1_EN_A_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in1_EN_A_local <= ap_const_logic_1;
        else 
            in1_EN_A_local <= ap_const_logic_0;
        end if; 
    end process;

    in1_EN_B <= in1_EN_B_local;

    in1_EN_B_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in1_EN_B_local <= ap_const_logic_1;
        else 
            in1_EN_B_local <= ap_const_logic_0;
        end if; 
    end process;

    in1_Rst_A <= ap_rst_n_inv;
    in1_Rst_B <= ap_rst_n_inv;
    in1_WEN_A <= ap_const_lv4_0;
    in1_WEN_B <= ap_const_lv4_0;
    in2_Addr_A <= in2_Addr_A_local;
    in2_Addr_A_local <= std_logic_vector(shift_left(unsigned(in2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    in2_Addr_A_orig <= zext_ln14_4_fu_390_p1(32 - 1 downto 0);
    in2_Addr_B <= in2_Addr_B_local;
    in2_Addr_B_local <= std_logic_vector(shift_left(unsigned(in2_Addr_B_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    in2_Addr_B_orig <= zext_ln14_3_fu_348_p1(32 - 1 downto 0);
    in2_Clk_A <= ap_clk;
    in2_Clk_B <= ap_clk;
    in2_Din_A <= ap_const_lv32_0;
    in2_Din_B <= ap_const_lv32_0;
    in2_EN_A <= in2_EN_A_local;

    in2_EN_A_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in2_EN_A_local <= ap_const_logic_1;
        else 
            in2_EN_A_local <= ap_const_logic_0;
        end if; 
    end process;

    in2_EN_B <= in2_EN_B_local;

    in2_EN_B_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in2_EN_B_local <= ap_const_logic_1;
        else 
            in2_EN_B_local <= ap_const_logic_0;
        end if; 
    end process;

    in2_Rst_A <= ap_rst_n_inv;
    in2_Rst_B <= ap_rst_n_inv;
    in2_WEN_A <= ap_const_lv4_0;
    in2_WEN_B <= ap_const_lv4_0;
    j_fu_293_p3 <= 
        select_ln9_fu_241_p3 when (or_ln9_fu_257_p2(0) = '1') else 
        add_ln10_fu_275_p2;
    k_fu_395_p2 <= std_logic_vector(unsigned(k_mid2_fu_281_p3) + unsigned(ap_const_lv3_2));
    k_mid2_fu_281_p3 <= 
        select_ln9_1_fu_249_p3 when (or_ln9_fu_257_p2(0) = '1') else 
        ap_const_lv3_0;
    or_ln9_fu_257_p2 <= (ap_phi_mux_icmp_ln127_phi_fu_175_p4 or ap_phi_mux_icmp_ln108_phi_fu_164_p4);
    out_r_Addr_A <= out_r_Addr_A_local;
    out_r_Addr_A_local <= std_logic_vector(shift_left(unsigned(out_r_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    out_r_Addr_A_orig <= zext_ln16_1_fu_490_p1(32 - 1 downto 0);
    out_r_Clk_A <= ap_clk;
    out_r_Din_A <= sum_fu_498_p2;
    out_r_EN_A <= out_r_EN_A_local;

    out_r_EN_A_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_r_EN_A_local <= ap_const_logic_1;
        else 
            out_r_EN_A_local <= ap_const_logic_0;
        end if; 
    end process;

    out_r_Rst_A <= ap_rst_n_inv;
    out_r_WEN_A <= out_r_WEN_A_local;

    out_r_WEN_A_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, tmp_5_reg_582_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_5_reg_582_pp0_iter3_reg = ap_const_lv1_1))) then 
            out_r_WEN_A_local <= ap_const_lv4_F;
        else 
            out_r_WEN_A_local <= ap_const_lv4_0;
        end if; 
    end process;

    select_ln10_1_fu_427_p3 <= 
        ap_const_lv5_1 when (ap_phi_mux_icmp_ln108_phi_fu_164_p4(0) = '1') else 
        add_ln10_1_fu_421_p2;
    select_ln9_1_fu_249_p3 <= 
        ap_const_lv3_0 when (ap_phi_mux_icmp_ln108_phi_fu_164_p4(0) = '1') else 
        ap_sig_allocacmp_k5_load;
    select_ln9_2_fu_475_p3 <= 
        ap_const_lv32_0 when (icmp_ln108_reg_161_pp0_iter3_reg(0) = '1') else 
        sum6_fu_94;
    select_ln9_fu_241_p3 <= 
        ap_const_lv3_0 when (ap_phi_mux_icmp_ln108_phi_fu_164_p4(0) = '1') else 
        ap_sig_allocacmp_j4_load;
    sum_fu_498_p2 <= std_logic_vector(unsigned(sum_mid2_fu_483_p3) + unsigned(add_ln14_fu_494_p2));
    sum_mid2_fu_483_p3 <= 
        select_ln9_2_fu_475_p3 when (or_ln9_reg_552_pp0_iter3_reg(0) = '1') else 
        ap_const_lv32_0;
    tmp_1_fu_334_p3 <= (empty_fu_289_p1 & ap_const_lv2_0);
    tmp_2_fu_353_p3 <= k_mid2_fu_281_p3(1 downto 1);
    tmp_3_fu_361_p4 <= ((trunc_ln10_fu_271_p1 & tmp_2_fu_353_p3) & ap_const_lv1_1);
    tmp_4_fu_376_p3 <= (tmp_2_fu_353_p3 & ap_const_lv3_4);
    tmp_5_fu_401_p3 <= k_fu_395_p2(2 downto 2);
    tmp_fu_301_p3 <= (trunc_ln10_fu_271_p1 & ap_const_lv2_0);
    trunc_ln10_fu_271_p1 <= i_fu_263_p3(2 - 1 downto 0);
    xor_ln12_fu_409_p2 <= (tmp_5_fu_401_p3 xor ap_const_lv1_1);
    zext_ln14_1_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_1_fu_323_p2),64));
    zext_ln14_2_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_361_p4),64));
    zext_ln14_3_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_2_fu_342_p2),64));
    zext_ln14_4_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_3_fu_384_p2),64));
    zext_ln14_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_mid2_fu_281_p3),4));
    zext_ln16_1_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln16_reg_557_pp0_iter3_reg),64));
    zext_ln16_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_293_p3),4));
end behav;
