Library {
  Name			  "xbsEDKLib"
  Version		  6.1
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Sat Jul 02 15:47:40 2005"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sps"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Nov 06 17:14:12 2005"
  ModelVersionFormat	  "1.%<AutoIncrement:15>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsEDKLib"
    Location		    [24, 85, 214, 340]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "FSL Memory Map Interface"
      Ports		      [4, 6]
      Position		      [20, 16, 145, 229]
      BackgroundColor	      "black"
      CopyFcn		      "set_param(gcbh,'LinkStatus','none');"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDisplay	      "fprintf('','COMMENT: begin icon graphics {110:2"
"09:XBlock}');\npatch([0 110 110 0 ],[0 0 209 209 ],[0.77 0.82 0.91]);\npatch("
"[25 7 33 7 25 54 62 70 101 76 53 36 61 36 53 76 101 70 62 54 25 ],[61 79 105 "
"131 149 149 141 149 149 124 147 130 105 80 63 86 61 61 69 61 61 ],[.98 .96 .9"
"2]);\nplot([0 0 110 110 0 ],[0 209 209 0 0 ]);\nfprintf('','COMMENT: end icon"
" graphics');\nport_label('input',1,'OutFSL_cntl');\nport_label('input',2,'Out"
"FSL_data');\nport_label('input',3,'OutFSL_exist');\nport_label('input',4,'InF"
"SL_full');\n\nport_label('output',1,'data');\nport_label('output',2,'bank');"
"\nport_label('output',3,'addr');\nport_label('output',4,'bankN_we');\nport_la"
"bel('output',5,'re(z-1)');\nport_label('output',6,'bank0_we');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"FSL Memory Map Interface"
	Location		[38, 85, 1156, 782]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "OutFSL_cntl"
	  Position		  [20, 248, 50, 262]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "Control"
	    PropagatedSignals	    "out_ctrl"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "OutFSL_data"
	  Position		  [20, 523, 50, 537]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "data"
	    PropagatedSignals	    "out_data"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "OutFSL_exist"
	  Position		  [20, 203, 50, 217]
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "exist"
	    PropagatedSignals	    "out_exists"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "InFSL_full"
	  Position		  [20, 823, 50, 837]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "full"
	    PropagatedSignals	    "in_full"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [255, 740, 285, 780]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "20"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  pipelined		  off
	  use_rpm		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  sg_icon_stat		  "73,64,2,1,white,blue,0,f28631c4"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30"
" 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37"
" 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\nport_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: "
"end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Addr\nCounter"
	  Ports			  [3, 1]
	  Position		  [775, 465, 815, 535]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Configurable up, down and up/down counter.<"
"P><P>Hardware notes: Free running counters are the least expensive in hardwar"
"e.  A count limited counter is implemented by combining a counter with a comp"
"arator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "20"
	  bin_pt		  "0"
	  load_pin		  on
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  explicit_period	  off
	  period		  "1"
	  use_behavioral_HDL	  off
	  use_rpm		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "393,19,356,537"
	  block_type		  "counter"
	  sg_icon_stat		  "60,58,3,1,white,blue,0,091ac8fc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 40 40 0 ],[0 0 70 70 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10 21"
" 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[19 26 35 44 51 51 48 51 51 4"
"2 51 45 35 25 19 28 19 19 22 19 19 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],"
"[0 70 70 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','CO"
"MMENT: begin icon text ');\nport_label('input',1,'load');\nport_label('input'"
",2,'din');\nport_label('input',3,'en');\nport_label('output',1,'out');\nfprin"
"tf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bank Reg"
	  Ports			  [2, 1]
	  Position		  [705, 280, 740, 335]
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><"
"P>Hardware notes: A delay line is a chain, each link of which is an SRL16 fol"
"lowed by a flip-flop. If register retiming is enabled, the delay line is a ch"
"ain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,9c7d2b66"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30"
" 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37"
" 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',2,'en');\ndisp('z^{-1}','texmode','o"
"n');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Burst Mode\n Reg"
	  Ports			  [2, 1]
	  Position		  [395, 435, 420, 495]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><"
"P>Hardware notes: A delay line is a chain, each link of which is an SRL16 fol"
"lowed by a flip-flop. If register retiming is enabled, the delay line is a ch"
"ain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,9c7d2b66"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30"
" 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37"
" 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',2,'en');\ndisp('z^{-1}','texmode','o"
"n');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "isBurstMode"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [220, 760, 240, 780]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "1"
	  n_bits		  "8"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,85613821"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'1');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [715, 255, 735, 275]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "8"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'0');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [120, 718, 145, 732]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "265,51,403,311"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'0');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [415, 715, 430, 735]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "20"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'0');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [170, 241, 190, 259]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after "
"quantization and overflow effects.<P><P>Hardware notes: Additional hardware i"
"s used when rounding or saturation is selected and output width is less than "
"the input width."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 "
"23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'cast');\nfprintf('','COMMENT: end"
" icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "cntl exists"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [170, 819, 195, 841]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after "
"quantization and overflow effects.<P><P>Hardware notes: Additional hardware i"
"s used when rounding or saturation is selected and output width is less than "
"the input width."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 "
"23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'cast');\nfprintf('','COMMENT: end"
" icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "FSL not full"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [170, 210, 190, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after "
"quantization and overflow effects.<P><P>Hardware notes: Additional hardware i"
"s used when rounding or saturation is selected and output width is less than "
"the input width."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 "
"23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'cast');\nfprintf('','COMMENT: end"
" icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "data exists"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [155, 316, 175, 334]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after "
"quantization and overflow effects.<P><P>Hardware notes: Additional hardware i"
"s used when rounding or saturation is selected and output width is less than "
"the input width."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 "
"23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'cast');\nfprintf('','COMMENT: end"
" icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [2, 1]
	  Position		  [625, 619, 645, 646]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><"
"P>Hardware notes: A delay line is a chain, each link of which is an SRL16 fol"
"lowed by a flip-flop. If register retiming is enabled, the delay line is a ch"
"ain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,9c7d2b66"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30"
" 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37"
" 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',2,'en');\ndisp('z^{-1}','texmode','o"
"n');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [2, 1]
	  Position		  [875, 531, 895, 569]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><"
"P>Hardware notes: A delay line is a chain, each link of which is an SRL16 fol"
"lowed by a flip-flop. If register retiming is enabled, the delay line is a ch"
"ain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,9c7d2b66"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30"
" 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37"
" 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',2,'en');\ndisp('z^{-1}','texmode','o"
"n');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [2, 1]
	  Position		  [665, 628, 685, 657]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><"
"P>Hardware notes: A delay line is a chain, each link of which is an SRL16 fol"
"lowed by a flip-flop. If register retiming is enabled, the delay line is a ch"
"ain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,9c7d2b66"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30"
" 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37"
" 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',2,'en');\ndisp('z^{-1}','texmode','o"
"n');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [100, 214, 115, 236]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "72,368,356,242"
	  block_type		  "inv"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39"
" 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 "
"58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [120, 819, 145, 841]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "72,368,356,242"
	  block_type		  "inv"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39"
" 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 "
"58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [815, 212, 835, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "72,368,356,242"
	  block_type		  "inv"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39"
" 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 "
"58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [285, 307, 310, 333]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39"
" 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 "
"58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('not');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "Load Bank And Addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [660, 524, 680, 551]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical10"
	  Ports			  [2, 1]
	  Position		  [855, 204, 875, 231]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical11"
	  Ports			  [2, 1]
	  Position		  [330, 709, 355, 736]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,f4a65842"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical12"
	  Ports			  [2, 1]
	  Position		  [270, 666, 295, 699]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical13"
	  Ports			  [2, 1]
	  Position		  [510, 699, 535, 741]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical14"
	  Ports			  [2, 1]
	  Position		  [865, 649, 890, 676]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 25 25 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15"
" 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 "
"14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 27 27 0 0 ])"
";\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: begin ic"
"on text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('',"
"'COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "re"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical15"
	  Ports			  [2, 1]
	  Position		  [355, 464, 375, 491]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical16"
	  Ports			  [2, 1]
	  Position		  [210, 429, 230, 456]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "burst write"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical17"
	  Ports			  [2, 1]
	  Position		  [210, 549, 230, 576]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "single read"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical18"
	  Ports			  [2, 1]
	  Position		  [210, 624, 230, 651]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "burst read"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical19"
	  Ports			  [2, 1]
	  Position		  [210, 304, 230, 331]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "Load\nStatus\nReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [3, 1]
	  Position		  [570, 611, 595, 639]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,3,1,white,blue,0,bd50cad4"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical20"
	  Ports			  [2, 1]
	  Position		  [610, 299, 630, 326]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "load Bank/addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [735, 529, 755, 556]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "addr en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [700, 519, 720, 546]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,f4a65842"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [855, 239, 875, 266]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [2, 1]
	  Position		  [135, 234, 155, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [2, 1]
	  Position		  [135, 203, 155, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineand\\newlinez^{-0}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical8"
	  Ports			  [2, 1]
	  Position		  [355, 434, 375, 461]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,f4a65842"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [2, 1]
	  Position		  [620, 529, 640, 556]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,f4a65842"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40"
" 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 "
"60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\ndisp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [925, 473, 945, 547]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "73,64,3,1,white,blue,3,613f58e1"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 "
"3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 7"
"0 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 "
"45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graph"
"ics');\n\nfprintf('','COMMENT: begin icon text ');\nport_label('input',1,'sel"
"');\nport_label('input',2,'d0');\nport_label('input',3,'d1');\ndisp('\\bf{}',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Read\nCounter"
	  Ports			  [3, 1]
	  Position		  [375, 676, 410, 734]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Configurable up, down and up/down counter.<"
"P><P>Hardware notes: Free running counters are the least expensive in hardwar"
"e.  A count limited counter is implemented by combining a counter with a comp"
"arator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Down"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "20"
	  bin_pt		  "0"
	  load_pin		  on
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  explicit_period	  off
	  period		  "1"
	  use_behavioral_HDL	  off
	  use_rpm		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "393,19,356,550"
	  block_type		  "counter"
	  sg_icon_stat		  "60,58,3,1,white,blue,0,091ac8fc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 35 35 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([8 2 10 2 8 17 2"
"0 23 33 25 18 13 21 13 18 25 33 23 20 17 8 ],[15 21 29 37 43 43 40 43 43 35 4"
"2 37 29 21 16 23 15 15 18 15 15 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 "
"58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMME"
"NT: begin icon text ');\nport_label('input',1,'load');\nport_label('input',2,"
"'din');\nport_label('input',3,'en');\nport_label('output',1,'out');\nfprintf("
"'','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [450, 693, 485, 737]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,1d65505e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38"
" 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\ndisp('\\newline\\bf{a!=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COM"
"MENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [160, 693, 195, 737]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,1b68ef8e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38"
" 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\ndisp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational3"
	  Ports			  [2, 1]
	  Position		  [765, 253, 790, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,1b68ef8e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38"
" 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\ndisp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational4"
	  Ports			  [2, 1]
	  Position		  [155, 623, 185, 667]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,1b68ef8e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38"
" 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\ndisp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational6"
	  Ports			  [2, 1]
	  Position		  [155, 428, 185, 472]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,1b68ef8e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38"
" 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\ndisp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational7"
	  Ports			  [2, 1]
	  Position		  [155, 548, 185, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,1b68ef8e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28"
" 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38"
" 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 "
"56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT:"
" begin icon text ');\nport_label('input',1,'a');\nport_label('input',2,'b');"
"\ndisp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "X001"
	  Ports			  [0, 1]
	  Position		  [120, 572, 140, 588]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "1"
	  n_bits		  "3"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "315,79,403,311"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,85613821"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'1');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "X010"
	  Ports			  [0, 1]
	  Position		  [120, 452, 140, 468]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "2"
	  n_bits		  "3"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "315,79,403,311"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,74f6f06a"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'2');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "X011"
	  Ports			  [0, 1]
	  Position		  [120, 647, 140, 663]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "3"
	  n_bits		  "3"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "60,58,0,1,white,blue,0,22938a96"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 "
"27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 1"
"7 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: b"
"egin icon text ');\nport_label('output',1,'3');\nfprintf('','COMMENT: end ico"
"n text');\nfprintf('','COMMENT: Make no changes above this line -- machine ge"
"nerated code. ');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "[19:0]"
	  Ports			  [1, 1]
	  Position		  [120, 491, 145, 509]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "20"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "289,104,442,385"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "[19:0] addr in"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "[19:0]1"
	  Ports			  [1, 1]
	  Position		  [120, 776, 145, 794]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  off
	  mode			  "Two Bit Locations"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "[23:22]"
	  Ports			  [1, 1]
	  Position		  [120, 696, 145, 714]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  off
	  mode			  "Two Bit Locations"
	  bit1			  "23"
	  base1			  "LSB of Input"
	  bit0			  "22"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "[27:20]"
	  Ports			  [1, 1]
	  Position		  [115, 286, 140, 304]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "20"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "289,104,442,385"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "[27:20] Bank in"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "[30:28]"
	  Ports			  [1, 1]
	  Position		  [115, 626, 140, 644]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "3"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "28"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "[30:28]2"
	  Ports			  [1, 1]
	  Position		  [115, 431, 140, 449]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "3"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "28"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "289,104,442,385"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "[30:28]3"
	  Ports			  [1, 1]
	  Position		  [115, 551, 140, 569]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "3"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "28"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "289,104,442,385"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "[30]"
	  Ports			  [1, 1]
	  Position		  [115, 316, 140, 334]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "19"
	  base1			  "LSB of Input"
	  bit0			  "30"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  block_version		  "VER_STRING_GOES_HERE"
	  has_advanced_control	  "0"
	  sggui_pos		  "289,104,442,385"
	  block_type		  "slice"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics ')"
";\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 "
"30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 2"
"0 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 3"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n\nfprintf('','COMMENT: "
"begin icon text ');\nport_label('output',1,'[a:b]');\nfprintf('','COMMENT: en"
"d icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  Position		  [900, 378, 930, 392]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "bank"
	  Position		  [900, 303, 930, 317]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr"
	  Position		  [960, 503, 990, 517]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "bankN_we"
	  Position		  [945, 213, 975, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "re(z-1)"
	  Position		  [920, 658, 950, 672]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "bank0_we"
	  Position		  [945, 248, 975, 262]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical9"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  DstBlock		  "bank0_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [45, 0]
	    DstBlock		    "Logical5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Inverter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Relational3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  Name			  "cntl exists"
	  Labels		  [0, 0]
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 25]
	  Branch {
	    Points		    [0, 35]
	    Branch {
	      DstBlock		      "Logical19"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 125]
	      Branch {
		DstBlock		"Logical16"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "Logical17"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical18"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Logical15"
		  DstPort		  2
		}
	      }
	    }
	  }
	  Branch {
	    Points		    [400, 0]
	    DstBlock		    "Logical20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "X011"
	  SrcPort		  1
	  DstBlock		  "Relational4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "[30:28]"
	  SrcPort		  1
	  DstBlock		  "Relational4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Addr\nCounter"
	  SrcPort		  1
	  Points		  [40, 0; 0, 15]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [50, 0]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Bank Reg"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Relational3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "bank"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "FSL not full"
	  Labels		  [1, 0]
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  Points		  [290, 0]
	  Branch {
	    Points		    [115, 0]
	    Branch {
	      Points		      [0, -190]
	      DstBlock		      "Delay11"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [45, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			2
	      }
	      Branch {
		Points			[65, 0]
		Branch {
		  Points		  [0, -280]
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Branch {
		  Points		  [105, 0; 0, -160]
		  Branch {
		    DstBlock		    "Logical14"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 0; 0, -110]
		    Branch {
		    DstBlock		    "Delay2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	  }
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Logical13"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "full"
	  Labels		  [0, 0]
	  SrcBlock		  "InFSL_full"
	  SrcPort		  1
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Logical13"
	  SrcPort		  1
	  Points		  [0, -5; 10, 0]
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 45; -235, 0]
	    DstBlock		    "Logical11"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical11"
	  SrcPort		  1
	  DstBlock		  "Read\nCounter"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Read\nCounter"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical12"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Logical11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Read\nCounter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "[23:22]"
	  SrcPort		  1
	  DstBlock		  "Relational2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Relational2"
	  DstPort		  2
	}
	Line {
	  Name			  "data"
	  Labels		  [0, 0]
	  SrcBlock		  "OutFSL_data"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      Points		      [0, 60]
	      Branch {
		Points			[0, 75]
		Branch {
		  DstBlock		  "[30:28]"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "[23:22]"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "[19:0]1"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		DstBlock		"[30:28]3"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "[19:0]"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -90]
	    Branch {
	      DstBlock		      "[30:28]2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -55]
	      Branch {
		Points			[0, -60]
		Branch {
		  DstBlock		  "[27:20]"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "[30]"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"data"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  Name			  "data exists"
	  Labels		  [1, 0]
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  Points		  [320, 0]
	  Branch {
	    Points		    [0, 315]
	    DstBlock		    "Logical9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [265, 0]
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -10]
	      DstBlock		      "Logical10"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  Name			  "Control"
	  Labels		  [0, 0]
	  SrcBlock		  "OutFSL_cntl"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Logical6"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Logical12"
	  DstPort		  2
	}
	Line {
	  Name			  "re"
	  Labels		  [0, 0]
	  SrcBlock		  "Logical14"
	  SrcPort		  1
	  DstBlock		  "re(z-1)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X010"
	  SrcPort		  1
	  DstBlock		  "Relational6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "[30:28]2"
	  SrcPort		  1
	  DstBlock		  "Relational6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational6"
	  SrcPort		  1
	  DstBlock		  "Logical16"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "X001"
	  SrcPort		  1
	  DstBlock		  "Relational7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "[30:28]3"
	  SrcPort		  1
	  DstBlock		  "Relational7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational7"
	  SrcPort		  1
	  DstBlock		  "Logical17"
	  DstPort		  2
	}
	Line {
	  Name			  "exist"
	  Labels		  [0, 0]
	  SrcBlock		  "OutFSL_exist"
	  SrcPort		  1
	  Points		  [0, 0; 65, 0]
	  Branch {
	    DstBlock		    "Logical7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational4"
	  SrcPort		  1
	  DstBlock		  "Logical18"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "[30]"
	  SrcPort		  1
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  Name			  "Load\nStatus\nReg"
	  Labels		  [0, 0]
	  SrcBlock		  "Logical19"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Labels		    [-1, 1]
	    DstBlock		    "Inverter3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical12"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "Load Bank And Addr"
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 150]
	    DstBlock		    "Logical15"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical20"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "[27:20] Bank in"
	  Labels		  [0, 0]
	  SrcBlock		  "[27:20]"
	  SrcPort		  1
	  DstBlock		  "Bank Reg"
	  DstPort		  1
	}
	Line {
	  Name			  "[19:0] addr in"
	  Labels		  [0, 0]
	  SrcBlock		  "[19:0]"
	  SrcPort		  1
	  DstBlock		  "Addr\nCounter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical8"
	  SrcPort		  1
	  DstBlock		  "Burst Mode\n Reg"
	  DstPort		  1
	}
	Line {
	  Name			  "burst write"
	  Labels		  [2, 0]
	  SrcBlock		  "Logical16"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Logical8"
	  DstPort		  1
	}
	Line {
	  Name			  "burst read"
	  SrcBlock		  "Logical18"
	  SrcPort		  1
	  Points		  [10, 0; 0, -5]
	  Branch {
	    Labels		    [2, 1]
	    Points		    [0, -180]
	    DstBlock		    "Logical8"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "Logical2"
	    DstPort		    3
	  }
	}
	Line {
	  Name			  "isBurstMode"
	  Labels		  [2, 0]
	  SrcBlock		  "Burst Mode\n Reg"
	  SrcPort		  1
	  Points		  [0, 5; 220, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  Name			  "single read"
	  Labels		  [1, 1]
	  SrcBlock		  "Logical17"
	  SrcPort		  1
	  Points		  [220, 0; 0, 50]
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  Name			  "addr en"
	  Labels		  [0, 0]
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Addr\nCounter"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Logical10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical10"
	  SrcPort		  1
	  DstBlock		  "bankN_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Logical19"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Logical14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical15"
	  SrcPort		  1
	  DstBlock		  "Burst Mode\n Reg"
	  DstPort		  2
	}
	Line {
	  Name			  "load Bank/addr"
	  Labels		  [0, 0]
	  SrcBlock		  "Logical20"
	  SrcPort		  1
	  Points		  [0, 5; 55, 0]
	  Branch {
	    DstBlock		    "Bank Reg"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [-5, 0; 0, 155]
	    Branch {
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Addr\nCounter"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [20, 0; 0, -55]
	  DstBlock		  "Read\nCounter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "[19:0]1"
	  SrcPort		  1
	  Points		  [65, 0; 0, -35]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -40]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Logical13"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Ver | Notes\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~"
"~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n1.0   [1/Jul/2005] Started \n1.01  [2/Jul/200"
"5] Added Logic to halt the RE line if the FSL\n      is full.   \n1.02  [28/J"
"ul/2005] Changed the halt logic after the Read \n      Counter to stop at One"
" instead of Zero.\n2.0   [30/Jul/2005] Refactored entire mmap\n2.01  [01/Aug/"
"2005] Reworked Halt logic for read counter. Now\n      subtract 1 before load"
"ing read counter. Counter again \n      stops at 0, not 1. Subtract 1 from Re"
"ad Count: since \n      single/array read will cause one pulse.\n2.02  [18/Se"
"p/2005] Added re(z-2) for FIFO reads"
	  Position		  [731, 74]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Lucida Console"
	}
	Annotation {
	  Name			  "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\nSingle/Burs"
"t Word write:\n   FSLcntlWrite(1|BANK|ADDR);\n   FSLdataWrite(32_BIT_VAL);\n "
"  FSLdataWrite() ...\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\nSingle Word Read:\n   F"
"SLcntlWrite(1|BANK|ADDR);\n   FSLdataRead(var);\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~"
"~~\nBurst Read: \n   FSLcntlWrite(2|BANK|ADDR);\n   FSLcntlWrite(*|0|NWORDS);"
"\n   for (1:NWORDS)\n     FSLdataRead(var);\n~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n"
"For RAM *=3, FIFO *=1"
	  Position		  [494, 97]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Lucida Console"
	  FontSize		  11
	}
	Annotation {
	  Name			  "|31..28|27..20|19...0|  -- Control Decode M"
"ap: --\n+------+------+------+-----------------------------------------  \n| "
"X000 | Bank | Addr | Load bank, addr & rst seq. reg for WRITE\n| X010 | Bank "
"| Addr | Load bank, addr & en seq. reg WRITE\n| X001 | Bank | Addr | Load ban"
"k, addr & rst seq. reg for READ\n| X011 | Bank | Addr | Load bank, addr & en "
"seq. reg for READ\n| X100 | Reg |  Val  | Write val to status register Reg#\n"
"+------+-----+-------+\n|31..28|27.22|21....0|"
	  Position		  [17, 58]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Lucida Console"
	  FontSize		  11
	}
	Annotation {
	  Name			  "Write to status reg 0\ni.e. Read Counter"
	  Position		  [158, 756]
	}
	Annotation {
	  Name			  "Burst\nRead"
	  Position		  [66, 640]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Decode 2 bits for\nstatus registers,\nsince"
" at this point\ndon't need 64\n status registers."
	  Position		  [51, 714]
	}
	Annotation {
	  Name			  "Data write"
	  Position		  [179, 188]
	}
	Annotation {
	  Name			  "Burst\nWrite"
	  Position		  [62, 442]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Single\nRead"
	  Position		  [62, 577]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Bank"
	  Position		  [62, 292]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Addr"
	  Position		  [67, 502]
	  DropShadow		  on
	}
      }
    }
  }
}
