# APB_Slave_Interfacing for Lattice Propel / RiscV
 APB Interfacing logic for Lattice Propell<br>
 Peripheral interface for Soft RiscV processor<br>
 Build with Lattice IP Packager<br><br>

![logo](/Images/Base_Circuit.jpg?raw=true)
<BR>

 # Generated IPX IP libraries :<br>
 APB to LocalMemory (example code for 7 memory mapped locations)<br>
 APB to PWM (quad PWM, 16bitsr, 4 registers memory mapped)<br>
 APB to ADC (Dual ADC, continous conversion, 1.2V Vref, 4 Memory mapped locations) <br><br>
 Tested with MAS Educational Board -> link[https://maselettronica.com/product/mas-educational-board-certus-pro-nx/?lang=en]<BR>

 # Check local doc-files<br>
 
