<chapter display_name="Design Of Digital Circuits Using Verilog">
  <sequential url_name="6ce0193f29c34a32a73fc4c91acfde78"/>
  <sequential url_name="fd76b53abbaf4aa39e53bd6714d36675"/>
  <sequential url_name="13a03040d5f9435a8df3be51a55c5cf0"/>
  <sequential url_name="827ca6bcab2749b097815927b90e2876"/>
  <sequential url_name="12247361b9ec4440bed2c0925d8cb0ff"/>
  <sequential url_name="afc79e36951644d6ad6534f23115ed3e"/>
  <sequential url_name="16890bf01e0e4c81ae0a04eb743e0734"/>
  <sequential url_name="a63bf92774c047099e82ee57038abe54"/>
  <sequential url_name="983663bd1c1c440b8b1b80d57c786b8d"/>
</chapter>
