Warning (10268): Verilog HDL information at fifo2fft.v(36): always construct contains both blocking and non-blocking assignments File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/fifo2fft.v Line: 36
Warning (10268): Verilog HDL information at audio2fifo.v(36): always construct contains both blocking and non-blocking assignments File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/audio2fifo.v Line: 36
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at TERASIC_SRAM.v(46): extended using "x" or "z" File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v Line: 46
Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(238): extended using "x" or "z" File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v Line: 238
Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(239): extended using "x" or "z" File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v Line: 239
Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(240): extended using "x" or "z" File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v Line: 240
Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(241): extended using "x" or "z" File: C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v Line: 241
