rm -vfr /home/s316792/project/cv32e40p_tftlab_2023/run/*
"/home/s316792/project/cv32e40p_tftlab_2023/run/pt/pt_shell_command.log" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/pt"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/cv32e40p_top.evcd" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_lib1_5.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_lib1_5.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_vmake" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_decoder_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_riscv_gnt_stall_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_fifo_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_mm_ram_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_controller_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_ex_stage_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_dp_ram_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_aligner_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_prefetch_controller_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_sleep_unit_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_cs_registers_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_tb_top_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_if_stage_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_int_controller_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_register_file_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_mult_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_id_stage_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_riscv_rvalid_stall_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_tb_subsystem_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/__mti.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_obi_interface_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_compressed_decoder_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_random_interrupt_generator_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_alu_div_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_load_store_unit_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_obi_interface_fast__1_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_top_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_core_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_popcnt_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_ff_one_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_clock_gate_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_amo_shim_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_prefetch_buffer_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt/work_cv32e40p_alu_fast_0.dbg" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer/tb_top_vopt"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dbcontainer"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_lib1_5.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib2_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib1_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib5_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_data/exempt8m8fXB" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_data/exempti4daPt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_data/exemptKFTFOU" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_data"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib6_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib1_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib5_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib4_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib4_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib6_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib3_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib5_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib3_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib6_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib4_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib1_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib3_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib2_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_lib2_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_dpi/dpi.tfdb" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt/_dpi"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/tb_top_vopt"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_tempmsg"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_lib.qdb" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_temp"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_info" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dpi/dpi.tfdb" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl/_dpi"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_rtl"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/transcript" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_vmake" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NAND2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_compressed_decoder_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_sleep_unit_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_alu_div_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_riscv_gnt_stall_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_INV_X4_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR4_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR2_X4_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_mm_ram_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR3_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_FA_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_mult_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR4_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_INV_X8_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_CLKBUF_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_prefetch_buffer_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_register_file_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_dp_ram_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI22_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI21_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AND2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_decoder_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_fifo_0_32_2_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NAND4_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OR3_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_MUX2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AND4_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_XOR2_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OR3_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_clock_gate_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AND2_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_tb_top_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NAND3_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_BUF_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_HA_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_BUF_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_riscv_rvalid_stall_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_tb_subsystem_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI22_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/__mti.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI222_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NAND4_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_load_store_unit_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AND3_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_random_interrupt_generator_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI221_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OR4_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_id_stage_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI221_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_obi_interface_2_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_INV_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_ex_stage_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_popcnt_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI211_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI211_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_obi_interface_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_DFFS_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_if_stage_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_DFFR_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AND4_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI22_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NAND2_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OR2_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_XOR2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_INV_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OR2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR3_X4_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_ff_one_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_prefetch_controller_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_top_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI211_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR2_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI211_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_controller_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_aligner_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_DFFR_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_XNOR2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_int_controller_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI222_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_cs_registers_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR2_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OR2_X4_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_AOI221_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI21_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_OAI21_X1_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_amo_shim_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_CLKBUF_X2_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_alu_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_cv32e40p_core_1_0_fast_0.dbg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt/work_NOR3_X2_fast_0.dbg" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer/tb_top_vopt"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dbcontainer"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_lib1_6.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib2_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib1_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib5_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib7_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_data/exemptLKzHmi" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_data/exemptrXezQl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_data/exempt1OCEKU" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_data"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib6_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib1_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib9_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib8_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib5_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib4_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib4_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib6_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib3_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib5_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib3_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib6_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib8_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib9_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib9_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib4_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib1_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib7_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib8_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib3_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib7_1.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib2_1.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_lib2_1.qpg" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_dpi/dpi.tfdb" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt/_dpi"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/tb_top_vopt"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_tempmsg"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_lib1_6.qtl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_lib.qdb" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_temp"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_lib1_6.qdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_info" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dpi/dpi.tfdb" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing/_dpi"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/work_gate_timing"
"/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/vsim.dbg" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/questasim"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.14" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.77" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.57" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.67" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.44" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.80" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.25" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.1" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.21" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.80" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.50" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.23" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fmsh.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.70" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.35" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.66" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.73" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.65" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.28" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.10" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.25" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.71" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.14" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.4" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.47" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.81" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.23" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fgen_z.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.74" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.75" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.11" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.57" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.22" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.3" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.15" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.52" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.5" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.62" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/fmdict/design.db" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/fmdict"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0007-fault_sim.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0001-fr2fdef.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0009-fault_report.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0003-toggle.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0002-coats.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0008-boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0005-boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0010-fault_report.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0006-coats.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0004-coats.log" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.64" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.34" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.20" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.54" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.18" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.40" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.48" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.39" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.69" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.63" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.33" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.20" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.27" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.11" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__globfiles__/cv32e40p_top_sdd_K5.00.rpt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__globfiles__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.15" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.72" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.68" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.3" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.2" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.26" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.56" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.9" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.16" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.70" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.41" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.79" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.75" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.65" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.6" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.8" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.13" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.59" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/cv32e40p_top_tdf.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.5" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.8" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.77" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.24" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.45" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/sim.fdef" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.71" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.58" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.45" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.32" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.42" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.47" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/prof.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/.normal_done" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/vcs_args.txt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/pcc.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/vcselab_misc_hsim_uds.db" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/debug_dump/vir.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/debug_dump/.version" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/debug_dump/topmodules" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/debug_dump/AllModulesSkeletons.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/debug_dump/dumpcheck.db" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/debug_dump"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir/vcselab_misc_midd.db" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix.sim.daidir"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.51" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix_compile.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.67" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.55" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.78" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.79" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/sim.zdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.27" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.62" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.9" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.69" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.43" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.83" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.29" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.10" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.73" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.29" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.78" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.61" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.53" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.7" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.17" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.19" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/testability.txt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.4" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.68" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.30" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.61" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.37" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.53" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.72" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.6" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/design.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/fdeffiles.txt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/cv32e40p_top.evcd" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/zoix.progress" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.fdef" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.hist" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/run.0.1" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/fidlist.0.2" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/fidlist.0.1" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/run.0.3" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/run.0.2" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/fidlist.0.3" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/zoix.sim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/fdef.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sim.zdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/zoix.progress_all" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/coats.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/simout-N0" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.flst" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.smap" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.fdef.pass" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/__path__" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/design.flst" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/testid.txt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.46" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.54" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.51" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/sim.csrc/import_dpic.h" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/sim.csrc/.22289.22289.0.compview.txt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/sim.csrc"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.55" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.17" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.74" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.76" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.22" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.1" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.58" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.2" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.38" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.32" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.52" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.59" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.40" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.42" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.12" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.63" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.60" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.50" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.31" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.44" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.19" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.56" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.43" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.18" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.76" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.48" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.13" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.26" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.12" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.21" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.7" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/cv32e40p_top.evcd" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sbst.ndv" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/zoix.progress" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/zoix_rt.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/zoix.sim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/__fstrobes__" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sbst.vtog" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sim.zdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sbst.tmap" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tmp__/fsim_status.txt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tmp__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.34" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.33" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.38" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.30" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.41" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.36" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.82" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.37" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.64" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.16" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.49" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.39" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.31" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.36" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/zoix_fsim_evcd.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.24" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.46" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.49" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.28" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log.66" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.35" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fr2fdef.log.60" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K.75.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.50.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.00.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K10.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K7.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.75.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.25.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.50.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K.50.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.00.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.50.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.25.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.00.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.25.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.00.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K.75.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.75.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.25.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.75.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.00.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.2.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K.50.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.25.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K10.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix_logic_sim.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K8.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K8.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K6.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.00.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K7.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K6.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.2.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K.75.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K8.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.00.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.25.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.25.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.50.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K8.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.75.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K9.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.75.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K6.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.50.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K6.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.50.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.00.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.00.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.50.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K7.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.50.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.75.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/prof.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/.normal_done" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/vcs_args.txt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/pcc.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/vcselab_misc_hsim_uds.db" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/debug_dump/vir.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/debug_dump/.version" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/debug_dump/topmodules" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/debug_dump/AllModulesSkeletons.sdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/debug_dump/dumpcheck.db" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/debug_dump"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir/vcselab_misc_midd.db" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix.sim.daidir"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K9.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/zoix_compile.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K9.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/sim.zdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.2.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.25.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.00.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.25.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K9.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.00.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K7.0.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.75.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K.50.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/sim.csrc/import_dpic.h" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/sim.csrc/.20720.20720.0.compview.txt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/sim.csrc"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.75.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.50.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K8.5.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.25.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.25.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.50.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K6.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.00.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K9.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.50.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K7.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.75.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.50.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K8.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K10.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.00.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.75.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K6.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.25.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.5.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K7.0.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K9.0.rpt.fsim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K4.75.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.00.rpt.hier" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K3.00.rpt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K1.75.rpt.hier" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing"
rm -vfr /home/s316792/project/cv32e40p_tftlab_2023/syn/run/*
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/syn/run/alib-52"
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_ALIGNER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_aligner-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_aligner-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_ALU_DIV.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_alu_div-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_alu_div-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_ALU.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_alu-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_alu-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_apu_core_pkg.pvk" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_APU_DISP.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_apu_disp-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_apu_disp-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_CLOCK_GATE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_clock_gate-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_clock_gate-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_COMPRESSED_DECODER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_compressed_decoder-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_compressed_decoder-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_CONTROLLER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_controller-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_controller-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_CORE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_core-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_core-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_CS_REGISTERS.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_cs_registers-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_cs_registers-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_DECODER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_decoder-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_decoder-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_EX_STAGE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_ex_stage-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_ex_stage-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_FF_ONE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_ff_one-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_ff_one-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_FIFO.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_fifo-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_fifo-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_fpu_pkg.pvk" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_HWLOOP_REGS.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_hwloop_regs-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_hwloop_regs-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_ID_STAGE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_id_stage-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_id_stage-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_IF_STAGE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_if_stage-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_if_stage-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_INT_CONTROLLER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_int_controller-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_int_controller-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_LOAD_STORE_UNIT.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_load_store_unit-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_load_store_unit-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_MULT.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_mult-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_mult-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_OBI_INTERFACE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_obi_interface-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_obi_interface-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_pkg.pvk" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_POPCNT.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_popcnt-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_popcnt-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_PREFETCH_BUFFER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_prefetch_buffer-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_prefetch_buffer-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_PREFETCH_CONTROLLER.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_prefetch_controller-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_prefetch_controller-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_REGISTER_FILE.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_register_file-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_register_file-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_SLEEP_UNIT.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_sleep_unit-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_sleep_unit-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/CV32E40P_TOP.mr" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_top-verilog.pvl" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/cv32e40p_top-verilog.syn" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/run/default.svf" rimosso
rm -vfr /home/s316792/project/cv32e40p_tftlab_2023/syn/out/run/*
rm -vfr /home/s316792/project/cv32e40p_tftlab_2023/syn/out/*gsf*
"/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.gsf" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.gsf.csv" rimosso
make -C /home/s316792/project/cv32e40p_tftlab_2023/sbst clean 
make[1]: Entering directory `/home/s316792/project/cv32e40p_tftlab_2023/sbst'
rm -rf sbst.elf sbst.hex sbst.map 
make[1]: Leaving directory `/home/s316792/project/cv32e40p_tftlab_2023/sbst'
make -C /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core clean 
make[1]: Entering directory `/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core'
if [ -d work ]; then rm -r work; fi
rm -f transcript vsim.wlf vsim.dbg trace_core*.log \
.build-rtl .opt-rtl .lib-rtl *.vcd objdump
if [ -d work ]; then rm -r work; fi
rm -rf transcript vsim.wlf vsim.dbg trace_core*.log \
.build-rtl-fp .opt-rtl-fp .lib-rtl-fp *.vcd objdump
rm -rf custom/hello_world.elf custom/hello_world.hex
rm -rf custom_fp/main.elf custom_fp/main.hex
rm -rf interrupt/interrupt.elf interrupt/interrupt.hex
rm -rf hwlp_test/hwlp_test.elf hwlp_test/hwlp_test.hex
make[1]: Leaving directory `/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core'
bash syn/bin/run_syn.sh NangateOpenCellLibrary
~/project/cv32e40p_tftlab_2023/syn/run ~/project/cv32e40p_tftlab_2023

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
set ROOT_PATH      $env(ROOT_PATH)
/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../..
set DESIGN_RTL_DIR $ROOT_PATH/rtl
/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl
set RISCV_PATH     $ROOT_PATH
/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../..
set GATE_PATH      ../out
../out
set LOG_PATH       ../log
../log
set TECHLIB_PATH   ../techlib
../techlib
set TOPLEVEL       cv32e40p_top
cv32e40p_top
set_app_var template_naming_style    "%s"
%s
set_app_var template_parameter_style ""
# ------------------------------------------------------------------------------- #
# Libraries, Design Sources                                                       #
# ------------------------------------------------------------------------------- #
set search_path [ join "$RISCV_PATH/rtl/include $search_path" ]
/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include . /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/syn_ver /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/sim_ver
set search_path [ join "$TECHLIB_PATH $search_path" ]
../techlib /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include . /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/syn_ver /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/sim_ver
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
source ../bin/NangateOpenCell.dc_setup_synthesis.tcl
Loading db file '/home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
typical
set link_library [list $target_library $synthetic_library]
NangateOpenCellLibrary_typical_ccs_scan.db dw_foundation.sldb
analyze -format sverilog -work work ${TECHLIB_PATH}/NangateOpenCellLibrary_cv32e40p_clock_gate.sv
Running PRESTO HDLC
Compiling source file ../techlib/NangateOpenCellLibrary_cv32e40p_clock_gate.sv
Presto compilation completed successfully.
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/dw_foundation.sldb'
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/include/cv32e40p_apu_core_pkg.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include/cv32e40p_apu_core_pkg.sv
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include/cv32e40p_apu_core_pkg.sv:25: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/include/cv32e40p_fpu_pkg.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include/cv32e40p_fpu_pkg.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/include/cv32e40p_pkg.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include/cv32e40p_pkg.sv
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/include/cv32e40p_pkg.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_if_stage.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_if_stage.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_cs_registers.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_register_file_ff.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_register_file_ff.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_load_store_unit.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_id_stage.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_aligner.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_aligner.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_decoder.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_compressed_decoder.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_compressed_decoder.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_fifo.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_fifo.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_prefetch_buffer.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_prefetch_buffer.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_hwloop_regs.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_hwloop_regs.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_mult.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_int_controller.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_int_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_ex_stage.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_ex_stage.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_alu_div.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu_div.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_alu.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_ff_one.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_ff_one.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_popcnt.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_popcnt.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_apu_disp.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_apu_disp.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_controller.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_obi_interface.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_obi_interface.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_prefetch_controller.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_prefetch_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_sleep_unit.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_sleep_unit.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_core.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_core.sv
Presto compilation completed successfully.
1
analyze -format sverilog -work work ${DESIGN_RTL_DIR}/cv32e40p_top.sv
Running PRESTO HDLC
Compiling source file /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_top.sv
Presto compilation completed successfully.
1
# ------------------------------------------------------------------------------- #
# Standalone configuration                                                        #
# ------------------------------------------------------------------------------- #
set COREV_PULP       0
0
set COREV_CLUSTER    0
0
set FPU              0
0
set FPU_ADDMUL_LAT   0
0
set FPU_OTHERS_LAT   0
0
set ZFINX            0
0
set NUM_MHPMCOUNTERS 1
1
set PARAMETERS "COREV_PULP=${COREV_PULP},
COREV_CLUSTER=${COREV_CLUSTER},
FPU=${FPU},
FPU_ADDMUL_LAT=${FPU_ADDMUL_LAT},
FPU_OTHERS_LAT=${FPU_OTHERS_LAT},
ZFINX=${ZFINX},
NUM_MHPMCOUNTERS=${NUM_MHPMCOUNTERS}"
COREV_PULP=0,
COREV_CLUSTER=0,
FPU=0,
FPU_ADDMUL_LAT=0,
FPU_OTHERS_LAT=0,
ZFINX=0,
NUM_MHPMCOUNTERS=1
# ------------------------------------------------------------------------------- #
#  Elaborate, Clocks & Delays                                                     #
# ------------------------------------------------------------------------------- #
elaborate $TOPLEVEL -work work -parameters $PARAMETERS
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC






Presto compilation completed successfully. (cv32e40p_top)
Elaborated 1 design.
Current design is now 'cv32e40p_top'.
Information: Building the design 'cv32e40p_core' instantiated from design 'cv32e40p_top' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,NUM_MHPMCOUNTERS=1". (HDL-193)
Presto compilation completed successfully. (cv32e40p_core)
Warning: Design 'cv32e40p_core' was renamed to 'cv32e40p_core_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_sleep_unit' instantiated from design 'cv32e40p_core_1' with
	the parameters "COREV_CLUSTER=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_sleep_unit line 138 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_sleep_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fetch_enable_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_sleep_unit)
Warning: Design 'cv32e40p_sleep_unit' was renamed to 'cv32e40p_sleep_unit_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_if_stage' instantiated from design 'cv32e40p_core_1' with
	the parameters "COREV_PULP=0,PULP_OBI=0,PULP_SECURE=0,FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 131 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    user/user     |
|           138            |    user/user     |
|           144            |    user/user     |
===============================================

Statistics for case statements in always block at line 155 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           159            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_if_stage line 230 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_if_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  is_fetch_failed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (cv32e40p_if_stage)
Warning: Design 'cv32e40p_if_stage' was renamed to 'cv32e40p_if_stage_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_id_stage' instantiated from design 'cv32e40p_core_1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,N_HWLP=2,PULP_SECURE=0,USE_PMP=0,A_EXTENSION=0,APU=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5,DEBUG_TRIGGER_EN=1". (HDL-193)

Statistics for case statements in always block at line 524 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           525            |    user/user     |
===============================================

Statistics for case statements in always block at line 573 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
===============================================

Statistics for case statements in always block at line 597 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           598            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 609 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           610            |    user/user     |
===============================================

Statistics for case statements in always block at line 617 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           618            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 637 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           638            |    user/user     |
===============================================

Statistics for case statements in always block at line 655 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           656            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 683 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           684            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 704 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           705            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 728 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           729            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 748 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           749            |    user/user     |
===============================================

Statistics for case statements in always block at line 754 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           755            |    user/user     |
===============================================

Statistics for case statements in always block at line 763 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           764            |    user/user     |
===============================================

Statistics for case statements in always block at line 769 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           770            |    user/user     |
===============================================

Statistics for case statements in always block at line 784 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           785            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_id_stage line 1426 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  alu_clpx_shift_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    alu_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_is_subrot_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_clpx_shift_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_clpx_img_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_sign_ext_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       atop_ex_o_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine cv32e40p_id_stage line 1637 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_id_stage.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|  mhpmevent_pipe_stall_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        id_valid_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_minstret_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_load_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_store_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_jump_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_branch_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mhpmevent_compressed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mhpmevent_branch_taken_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_jr_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_imiss_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_ld_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully. (cv32e40p_id_stage)
Warning: Design 'cv32e40p_id_stage' was renamed to 'cv32e40p_id_stage_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_ex_stage' instantiated from design 'cv32e40p_core_1' with
	the parameters "COREV_PULP=0,FPU=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_ex_stage line 452 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_ex_stage.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  regfile_we_lsu_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_waddr_lsu_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (cv32e40p_ex_stage)
Warning: Design 'cv32e40p_ex_stage' was renamed to 'cv32e40p_ex_stage_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_load_store_unit' instantiated from design 'cv32e40p_core_1' with
	the parameters "PULP_OBI=0". (HDL-193)

Statistics for case statements in always block at line 119 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
|           123            |    auto/auto     |
|           131            |    auto/auto     |
|           143            |    auto/auto     |
|           156            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 172 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 222 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 232 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           233            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 262 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 291 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           292            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 328 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           332            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 418 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           419            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit line 184 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| data_load_event_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_type_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rdata_offset_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_sign_ext_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_we_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit line 299 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit line 442 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_load_store_unit)
Warning: Design 'cv32e40p_load_store_unit' was renamed to 'cv32e40p_load_store_unit_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_cs_registers' instantiated from design 'cv32e40p_core_1' with
	the parameters "N_HWLP=2,A_EXTENSION=0,FPU=0,ZFINX=0,APU=0,PULP_SECURE=0,USE_PMP=0,N_PMP_ENTRIES=16,NUM_MHPMCOUNTERS=1,COREV_PULP=0,COREV_CLUSTER=0,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:886: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:923: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:932: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:941: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:962: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1027: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1213: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1220: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1399: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 258 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           262            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 458 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           460            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 885 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           920            |     no/auto      |
|           1041           |    user/user     |
|           1044           |    user/user     |
===============================================

Statistics for case statements in always block at line 1085 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1089           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers line 1178 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     depc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   dscratch0_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dscratch1_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mscratch_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mie_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mtvec_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers line 1267 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
|    gen_trigger_regs.tmatch_value_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_trigger_regs.tmatch_control_exec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers line 1464 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mhpmcounter_q_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers line 1495 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mhpmevent_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers line 1528 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| cv32e40p_cs_registers/549 |   32   |   81    |      5       |
===============================================================
Presto compilation completed successfully. (cv32e40p_cs_registers)
Warning: Design 'cv32e40p_cs_registers' was renamed to 'cv32e40p_cs_registers_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_clock_gate'. (HDL-193)
Presto compilation completed successfully. (cv32e40p_clock_gate)
Information: Building the design 'cv32e40p_prefetch_buffer' instantiated from design 'cv32e40p_if_stage_1' with
	the parameters "PULP_OBI=0,COREV_PULP=0". (HDL-193)
Presto compilation completed successfully. (cv32e40p_prefetch_buffer)
Warning: Design 'cv32e40p_prefetch_buffer' was renamed to 'cv32e40p_prefetch_buffer_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_aligner'. (HDL-193)

Statistics for case statements in always block at line 91 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_aligner.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_aligner line 66 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_aligner.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| hwlp_update_pc_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_instr_h_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   hwlp_addr_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| aligner_ready_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (cv32e40p_aligner)
Information: Building the design 'cv32e40p_compressed_decoder' instantiated from design 'cv32e40p_if_stage_1' with
	the parameters "FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 48 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    user/user     |
|            55            |    user/user     |
|           195            |    user/user     |
|           272            |    user/user     |
|           339            |    user/user     |
|           436            |    user/user     |
===============================================
Presto compilation completed successfully. (cv32e40p_compressed_decoder)
Warning: Design 'cv32e40p_compressed_decoder' was renamed to 'cv32e40p_compressed_decoder_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_register_file' instantiated from design 'cv32e40p_id_stage_1' with
	the parameters "ADDR_WIDTH=6,DATA_WIDTH=32,FPU=0,ZFINX=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_register_file line 116 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_register_file line 129 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| cv32e40p_register_file/89 |   32   |   33    |      5       |
| cv32e40p_register_file/90 |   32   |   33    |      5       |
| cv32e40p_register_file/91 |   32   |   33    |      5       |
===============================================================
Presto compilation completed successfully. (cv32e40p_register_file)
Warning: Design 'cv32e40p_register_file' was renamed to 'cv32e40p_register_file_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_decoder' instantiated from design 'cv32e40p_id_stage_1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,A_EXTENSION=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,PULP_SECURE=0,USE_PMP=0,APU_WOP_CPU=6,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:892: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:902: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:904: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1353: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1364: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1366: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1486: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:731: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:843: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1097: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1117: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1194: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1220: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1315: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1013: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1452: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1383: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1521: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1524: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1530: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1503: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1564: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1567: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1573: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1547: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1584: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:2900: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:1911: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:2096: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:2129: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv:533: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 198 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           293            |    user/user     |
|           342            |    user/user     |
|           376            |    user/user     |
|           401            |    user/user     |
|           487            |    user/user     |
|           925            |    user/user     |
|           2669           |    user/user     |
|           2690           |    user/user     |
|           2761           |    user/user     |
|           2774           |    auto/auto     |
===============================================
Presto compilation completed successfully. (cv32e40p_decoder)
Warning: Design 'cv32e40p_decoder' was renamed to 'cv32e40p_decoder_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_controller' instantiated from design 'cv32e40p_id_stage_1' with
	the parameters "COREV_CLUSTER=0,COREV_PULP=0,FPU=0". (HDL-193)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv:932: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv:972: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 256 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           330            |    user/user     |
|           541            |    user/user     |
|           667            |    user/user     |
|           912            |    user/user     |
|           1034           |    user/user     |
|           1108           |    user/user     |
===============================================

Statistics for case statements in always block at line 1494 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1498           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_controller line 1419 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| debug_force_wakeup_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ctrl_fsm_cs_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     jump_done_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_mode_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    illegal_insn_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  debug_req_entry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine cv32e40p_controller line 1472 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_req_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_controller line 1482 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_fsm_cs_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  debug_fsm_cs_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_controller)
Warning: Design 'cv32e40p_controller' was renamed to 'cv32e40p_controller_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_int_controller' instantiated from design 'cv32e40p_id_stage_1' with
	the parameters "PULP_SECURE=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_int_controller line 59 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_int_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      irq_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_int_controller)
Warning: Design 'cv32e40p_int_controller' was renamed to 'cv32e40p_int_controller_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_alu'. (HDL-193)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:168: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:266: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:275: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:284: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:287: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:290: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv:293: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 116 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 216 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 272 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           273            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 345 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           348            |    user/user     |
|           360            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 387 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           394            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 414 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           416            |    user/user     |
===============================================

Statistics for case statements in always block at line 493 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           499            |    user/user     |
|           535            |    user/user     |
|           554            |    user/user     |
|           557            |    user/user     |
===============================================

Statistics for case statements in always block at line 587 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           591            |    user/user     |
|           593            |    user/user     |
|           613            |    user/user     |
|           633            |    user/user     |
|           653            |    user/user     |
===============================================

Statistics for case statements in always block at line 749 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           752            |     no/auto      |
===============================================

Statistics for case statements in always block at line 775 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           777            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 860 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           863            |    user/user     |
===============================================

Statistics for case statements in always block at line 928 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           931            |    user/user     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cv32e40p_alu/819 |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (cv32e40p_alu)
Information: Building the design 'cv32e40p_mult'. (HDL-193)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:108: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:110: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:111: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:224: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:266: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:268: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:271: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:299: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:300: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:302: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:303: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:305: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv:312: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 128 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_mult line 199 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_mult)
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_load_store_unit_1' with
	the parameters "TRANS_STABLE=1". (HDL-193)
Presto compilation completed successfully. (cv32e40p_obi_interface)
Warning: Design 'cv32e40p_obi_interface' was renamed to 'cv32e40p_obi_interface_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_prefetch_controller' instantiated from design 'cv32e40p_prefetch_buffer_1' with
	the parameters "DEPTH=2,PULP_OBI=0,COREV_PULP=0". (HDL-193)

Statistics for case statements in always block at line 164 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 226 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           227            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_prefetch_controller line 347 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_prefetch_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  trans_addr_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_prefetch_controller)
Warning: Design 'cv32e40p_prefetch_controller' was renamed to 'cv32e40p_prefetch_controller_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_fifo' instantiated from design 'cv32e40p_prefetch_buffer_1' with
	the parameters "FALL_THROUGH=1'h0,DATA_WIDTH=32,DEPTH=2". (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_fifo.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 111 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 140 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_fifo_0_32_2)
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_prefetch_buffer_1' with
	the parameters "TRANS_STABLE=0". (HDL-193)

Statistics for case statements in always block at line 129 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_obi_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_obi_interface line 177 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_obi_interface.sv'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| gen_no_trans_stable.obi_atop_q_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|             state_q_reg             | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_addr_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_we_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_be_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_wdata_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================================
Presto compilation completed successfully. (cv32e40p_obi_interface)
Warning: Design 'cv32e40p_obi_interface' was renamed to 'cv32e40p_obi_interface_2' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Information: Building the design 'cv32e40p_popcnt'. (HDL-193)
Presto compilation completed successfully. (cv32e40p_popcnt)
Information: Building the design 'cv32e40p_ff_one'. (HDL-193)
Presto compilation completed successfully. (cv32e40p_ff_one)
Information: Building the design 'cv32e40p_alu_div'. (HDL-193)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu_div.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu_div.sv:109: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 123 in file
	'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu_div.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_alu_div line 193 in file
		'/home/s316792/project/cv32e40p_tftlab_2023/syn/bin/../../rtl/cv32e40p_alu_div.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cv32e40p_alu_div)
1
link

  Linking design 'cv32e40p_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db
  dw_foundation.sldb (library) /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/dw_foundation.sldb

1
uniquify
1
check_design 
 
****************************************
check_design summary:
Version:     U-2022.12
Date:        Tue Jan 23 21:56:50 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   3115
    Unconnected ports (LINT-28)                                   632
    Feedthrough (LINT-29)                                         180
    Shorted outputs (LINT-31)                                    1147
    Constant outputs (LINT-52)                                   1156

Cells                                                             317
    Cells do not drive (LINT-1)                                    23
    Connected to power or ground (LINT-32)                        287
    Nets connected to multiple pins on same cell (LINT-33)          7

Nets                                                              796
    Unloaded nets (LINT-2)                                        796
--------------------------------------------------------------------------------

Warning: In design 'cv32e40p_if_stage_1', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_id_stage_1', cell 'B_77' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_id_stage_1', cell 'B_78' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_id_stage_1', cell 'B_79' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_id_stage_1', cell 'B_80' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_load_store_unit_1', cell 'B_75' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_load_store_unit_1', cell 'B_76' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_load_store_unit_1', cell 'C1263' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_decoder_1', cell 'C6151' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu', cell 'B_116' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu', cell 'B_117' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu', cell 'B_118' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_prefetch_controller_1', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_prefetch_controller_1', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_prefetch_controller_1', cell 'C445' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_prefetch_controller_1', cell 'C451' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_fifo_0_32_2', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_fifo_0_32_2', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_fifo_0_32_2', cell 'C950' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu_div', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu_div', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu_div', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_alu_div', cell 'C823' does not drive any nets. (LINT-1)
Warning: In design 'cv32e40p_top', net 'apu_flags[0]' driven by pin 'core_i/apu_flags_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[1]' driven by pin 'core_i/apu_flags_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[2]' driven by pin 'core_i/apu_flags_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[3]' driven by pin 'core_i/apu_flags_o[3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[4]' driven by pin 'core_i/apu_flags_o[4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[5]' driven by pin 'core_i/apu_flags_o[5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[6]' driven by pin 'core_i/apu_flags_o[6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[7]' driven by pin 'core_i/apu_flags_o[7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[8]' driven by pin 'core_i/apu_flags_o[8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[9]' driven by pin 'core_i/apu_flags_o[9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[10]' driven by pin 'core_i/apu_flags_o[10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[11]' driven by pin 'core_i/apu_flags_o[11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[12]' driven by pin 'core_i/apu_flags_o[12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[13]' driven by pin 'core_i/apu_flags_o[13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_flags[14]' driven by pin 'core_i/apu_flags_o[14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_op[0]' driven by pin 'core_i/apu_op_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_op[1]' driven by pin 'core_i/apu_op_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_op[2]' driven by pin 'core_i/apu_op_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_op[3]' driven by pin 'core_i/apu_op_o[3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_op[4]' driven by pin 'core_i/apu_op_o[4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_op[5]' driven by pin 'core_i/apu_op_o[5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][0]' driven by pin 'core_i/apu_operands_o[0][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][1]' driven by pin 'core_i/apu_operands_o[0][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][2]' driven by pin 'core_i/apu_operands_o[0][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][3]' driven by pin 'core_i/apu_operands_o[0][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][4]' driven by pin 'core_i/apu_operands_o[0][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][5]' driven by pin 'core_i/apu_operands_o[0][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][6]' driven by pin 'core_i/apu_operands_o[0][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][7]' driven by pin 'core_i/apu_operands_o[0][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][8]' driven by pin 'core_i/apu_operands_o[0][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][9]' driven by pin 'core_i/apu_operands_o[0][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][10]' driven by pin 'core_i/apu_operands_o[0][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][11]' driven by pin 'core_i/apu_operands_o[0][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][12]' driven by pin 'core_i/apu_operands_o[0][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][13]' driven by pin 'core_i/apu_operands_o[0][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][14]' driven by pin 'core_i/apu_operands_o[0][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][15]' driven by pin 'core_i/apu_operands_o[0][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][16]' driven by pin 'core_i/apu_operands_o[0][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][17]' driven by pin 'core_i/apu_operands_o[0][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][18]' driven by pin 'core_i/apu_operands_o[0][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][19]' driven by pin 'core_i/apu_operands_o[0][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][20]' driven by pin 'core_i/apu_operands_o[0][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][21]' driven by pin 'core_i/apu_operands_o[0][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][22]' driven by pin 'core_i/apu_operands_o[0][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][23]' driven by pin 'core_i/apu_operands_o[0][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][24]' driven by pin 'core_i/apu_operands_o[0][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][25]' driven by pin 'core_i/apu_operands_o[0][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][26]' driven by pin 'core_i/apu_operands_o[0][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][27]' driven by pin 'core_i/apu_operands_o[0][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][28]' driven by pin 'core_i/apu_operands_o[0][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][29]' driven by pin 'core_i/apu_operands_o[0][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][30]' driven by pin 'core_i/apu_operands_o[0][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[0][31]' driven by pin 'core_i/apu_operands_o[0][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][0]' driven by pin 'core_i/apu_operands_o[1][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][1]' driven by pin 'core_i/apu_operands_o[1][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][2]' driven by pin 'core_i/apu_operands_o[1][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][3]' driven by pin 'core_i/apu_operands_o[1][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][4]' driven by pin 'core_i/apu_operands_o[1][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][5]' driven by pin 'core_i/apu_operands_o[1][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][6]' driven by pin 'core_i/apu_operands_o[1][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][7]' driven by pin 'core_i/apu_operands_o[1][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][8]' driven by pin 'core_i/apu_operands_o[1][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][9]' driven by pin 'core_i/apu_operands_o[1][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][10]' driven by pin 'core_i/apu_operands_o[1][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][11]' driven by pin 'core_i/apu_operands_o[1][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][12]' driven by pin 'core_i/apu_operands_o[1][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][13]' driven by pin 'core_i/apu_operands_o[1][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][14]' driven by pin 'core_i/apu_operands_o[1][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][15]' driven by pin 'core_i/apu_operands_o[1][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][16]' driven by pin 'core_i/apu_operands_o[1][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][17]' driven by pin 'core_i/apu_operands_o[1][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][18]' driven by pin 'core_i/apu_operands_o[1][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][19]' driven by pin 'core_i/apu_operands_o[1][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][20]' driven by pin 'core_i/apu_operands_o[1][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][21]' driven by pin 'core_i/apu_operands_o[1][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][22]' driven by pin 'core_i/apu_operands_o[1][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][23]' driven by pin 'core_i/apu_operands_o[1][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][24]' driven by pin 'core_i/apu_operands_o[1][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][25]' driven by pin 'core_i/apu_operands_o[1][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][26]' driven by pin 'core_i/apu_operands_o[1][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][27]' driven by pin 'core_i/apu_operands_o[1][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][28]' driven by pin 'core_i/apu_operands_o[1][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][29]' driven by pin 'core_i/apu_operands_o[1][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][30]' driven by pin 'core_i/apu_operands_o[1][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[1][31]' driven by pin 'core_i/apu_operands_o[1][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][0]' driven by pin 'core_i/apu_operands_o[2][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][1]' driven by pin 'core_i/apu_operands_o[2][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][2]' driven by pin 'core_i/apu_operands_o[2][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][3]' driven by pin 'core_i/apu_operands_o[2][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][4]' driven by pin 'core_i/apu_operands_o[2][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][5]' driven by pin 'core_i/apu_operands_o[2][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][6]' driven by pin 'core_i/apu_operands_o[2][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][7]' driven by pin 'core_i/apu_operands_o[2][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][8]' driven by pin 'core_i/apu_operands_o[2][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][9]' driven by pin 'core_i/apu_operands_o[2][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][10]' driven by pin 'core_i/apu_operands_o[2][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][11]' driven by pin 'core_i/apu_operands_o[2][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][12]' driven by pin 'core_i/apu_operands_o[2][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][13]' driven by pin 'core_i/apu_operands_o[2][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][14]' driven by pin 'core_i/apu_operands_o[2][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][15]' driven by pin 'core_i/apu_operands_o[2][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][16]' driven by pin 'core_i/apu_operands_o[2][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][17]' driven by pin 'core_i/apu_operands_o[2][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][18]' driven by pin 'core_i/apu_operands_o[2][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][19]' driven by pin 'core_i/apu_operands_o[2][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][20]' driven by pin 'core_i/apu_operands_o[2][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][21]' driven by pin 'core_i/apu_operands_o[2][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][22]' driven by pin 'core_i/apu_operands_o[2][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][23]' driven by pin 'core_i/apu_operands_o[2][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][24]' driven by pin 'core_i/apu_operands_o[2][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][25]' driven by pin 'core_i/apu_operands_o[2][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][26]' driven by pin 'core_i/apu_operands_o[2][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][27]' driven by pin 'core_i/apu_operands_o[2][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][28]' driven by pin 'core_i/apu_operands_o[2][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][29]' driven by pin 'core_i/apu_operands_o[2][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][30]' driven by pin 'core_i/apu_operands_o[2][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_operands[2][31]' driven by pin 'core_i/apu_operands_o[2][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'apu_req' driven by pin 'core_i/apu_req_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[0][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[0][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[1][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[1][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[2][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[2][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[3][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[3][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[4][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[4][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[5][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[5][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[6][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[6][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[7][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[7][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[8][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[8][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[9][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[9][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[10][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[10][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[11][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[11][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[12][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[12][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[13][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[13][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[14][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[14][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][0]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][1]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][2]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][3]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][4]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][5]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][6]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_cfg[15][7]' driven by pin 'core_i/cs_registers_i/pmp_cfg_o[15][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[0][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[0][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[1][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[1][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[2][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[2][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[3][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[3][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[4][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[4][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[5][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[5][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[6][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[6][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[7][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[7][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[8][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[8][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[9][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[9][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[10][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[10][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[11][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[11][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[12][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[12][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[13][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[13][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[14][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[14][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][0]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][1]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][2]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][3]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][4]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][5]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][6]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][6]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][7]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][7]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][8]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][8]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][9]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][9]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][10]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][10]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][11]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][11]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][12]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][12]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][13]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][13]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][14]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][14]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][15]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][15]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][16]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][16]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][17]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][17]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][18]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][18]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][19]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][19]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][20]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][20]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][21]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][21]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][22]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][22]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][23]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][23]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][24]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][24]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][25]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][25]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][26]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][26]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][27]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][27]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][28]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][28]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][29]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][29]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][30]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][30]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/pmp_addr[15][31]' driven by pin 'core_i/cs_registers_i/pmp_addr_o[15][31]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/sec_lvl_o' driven by pin 'core_i/cs_registers_i/sec_lvl_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_atop_o[0]' driven by pin 'core_i/load_store_unit_i/data_atop_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_atop_o[1]' driven by pin 'core_i/load_store_unit_i/data_atop_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_atop_o[2]' driven by pin 'core_i/load_store_unit_i/data_atop_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_atop_o[3]' driven by pin 'core_i/load_store_unit_i/data_atop_o[3]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_atop_o[4]' driven by pin 'core_i/load_store_unit_i/data_atop_o[4]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_atop_o[5]' driven by pin 'core_i/load_store_unit_i/data_atop_o[5]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/apu_ready_wb' driven by pin 'core_i/ex_stage_i/apu_ready_wb_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/data_err_ack' driven by pin 'core_i/id_stage_i/data_err_ack_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_valid' driven by pin 'core_i/id_stage_i/id_valid_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_mask' driven by pin 'core_i/id_stage_i/controller_i/hwlp_mask_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/if_stage_i/prefetch_buffer_i/resp_err' driven by pin 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_err_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/load_store_unit_i/resp_err' driven by pin 'core_i/load_store_unit_i/data_obi_i/resp_err_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_dec_cnt[0]' driven by pin 'core_i/id_stage_i/controller_i/hwlp_dec_cnt_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_dec_cnt[1]' driven by pin 'core_i/id_stage_i/controller_i/hwlp_dec_cnt_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_cnt_mux_sel' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_cnt_mux_sel_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_start_mux_sel[0]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_start_mux_sel_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_start_mux_sel[1]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_start_mux_sel_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_target_mux_sel[0]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_target_mux_sel_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_target_mux_sel[1]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_target_mux_sel_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_we[0]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_we_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_we[1]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_we_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/hwlp_we[2]' driven by pin 'core_i/id_stage_i/decoder_i/hwlp_we_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fp_rnd_mode[0]' driven by pin 'core_i/id_stage_i/decoder_i/fp_rnd_mode_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fp_rnd_mode[1]' driven by pin 'core_i/id_stage_i/decoder_i/fp_rnd_mode_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fp_rnd_mode[2]' driven by pin 'core_i/id_stage_i/decoder_i/fp_rnd_mode_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_int_fmt[0]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_int_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_src_fmt[0]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_src_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_src_fmt[1]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_src_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_src_fmt[2]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_src_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_dst_fmt[0]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_dst_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_dst_fmt[1]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_dst_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_dst_fmt[2]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_dst_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/alu_vec' driven by pin 'core_i/id_stage_i/decoder_i/alu_vec_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/id_stage_i/fpu_int_fmt[1]' driven by pin 'core_i/id_stage_i/decoder_i/fpu_int_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/ex_stage_i/mulh_active' driven by pin 'core_i/ex_stage_i/mult_i/mulh_active_o' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/if_stage_i/prefetch_buffer_i/trans_addr[0]' driven by pin 'core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_top', net 'core_i/if_stage_i/prefetch_buffer_i/trans_addr[1]' driven by pin 'core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'cv32e40p_sleep_unit_1', port 'pulp_clock_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_sleep_unit_1', port 'p_elw_start_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_sleep_unit_1', port 'p_elw_finish_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_sleep_unit_1', port 'debug_p_elw_no_sleep_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'dm_exception_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'dm_exception_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'dm_halt_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'dm_halt_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'uepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'jump_target_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_if_stage_1', port 'jump_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'data_req_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'data_rvalid_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'data_misaligned_ex_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'data_misaligned_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'ctrl_transfer_insn_in_dec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'ctrl_transfer_insn_in_dec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_op_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_op_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_op_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_op_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_op_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_op_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_lat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_lat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_operands_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_waddr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_waddr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_waddr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_waddr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_waddr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_valid_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_read_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_write_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_rvalid_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'apu_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', port 'is_decoding_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_load_store_unit_1', port 'data_err_pmp_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mtvec_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fflags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fflags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fflags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fflags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fflags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fflags_we_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'fregs_we_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'csr_irq_sec_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'csr_restore_uret_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'csr_restore_dret_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_start_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_end_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'hwlp_cnt_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'mhpmevent_pipe_stall_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'apu_typeconflict_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'apu_contention_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'apu_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_cs_registers_1', port 'apu_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_clock_gate', port 'en_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_clock_gate', port 'scan_cg_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_prefetch_buffer_1', port 'instr_err_pmp_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_register_file_1', port 'scan_cg_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'fs_off_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_decoder_1', port 'mcounteren_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'pc_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_end_addr_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'hwlp_counter_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'apu_read_dep_for_jalr_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_controller_1', port 'id_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_int_controller_1', port 'u_ie_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_int_controller_1', port 'current_priv_lvl_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_int_controller_1', port 'current_priv_lvl_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_obi_interface_1', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_obi_interface_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_prefetch_controller_1', port 'branch_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_prefetch_controller_1', port 'branch_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_fifo_0_32_2', port 'testmode_i' is not connected to any nets. (LINT-28)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[31]' is connected directly to output port 'jump_target_o[31]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[30]' is connected directly to output port 'jump_target_o[30]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[29]' is connected directly to output port 'jump_target_o[29]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[28]' is connected directly to output port 'jump_target_o[28]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[27]' is connected directly to output port 'jump_target_o[27]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[26]' is connected directly to output port 'jump_target_o[26]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[25]' is connected directly to output port 'jump_target_o[25]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[24]' is connected directly to output port 'jump_target_o[24]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[23]' is connected directly to output port 'jump_target_o[23]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[22]' is connected directly to output port 'jump_target_o[22]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[21]' is connected directly to output port 'jump_target_o[21]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[20]' is connected directly to output port 'jump_target_o[20]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[19]' is connected directly to output port 'jump_target_o[19]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[18]' is connected directly to output port 'jump_target_o[18]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[17]' is connected directly to output port 'jump_target_o[17]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[16]' is connected directly to output port 'jump_target_o[16]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[15]' is connected directly to output port 'jump_target_o[15]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[14]' is connected directly to output port 'jump_target_o[14]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[13]' is connected directly to output port 'jump_target_o[13]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[12]' is connected directly to output port 'jump_target_o[12]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[11]' is connected directly to output port 'jump_target_o[11]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[10]' is connected directly to output port 'jump_target_o[10]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[9]' is connected directly to output port 'jump_target_o[9]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[8]' is connected directly to output port 'jump_target_o[8]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[7]' is connected directly to output port 'jump_target_o[7]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[6]' is connected directly to output port 'jump_target_o[6]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[5]' is connected directly to output port 'jump_target_o[5]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[4]' is connected directly to output port 'jump_target_o[4]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[3]' is connected directly to output port 'jump_target_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[2]' is connected directly to output port 'jump_target_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[1]' is connected directly to output port 'jump_target_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_ex_stage_1', input port 'alu_operand_c_i[0]' is connected directly to output port 'jump_target_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_clock_gate', input port 'clk_i' is connected directly to output port 'clk_o'. (LINT-29)
Warning: In design 'cv32e40p_controller_1', input port 'data_misaligned_i' is connected directly to output port 'misaligned_stall_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_valid_i' is connected directly to output port 'obi_req_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[31]' is connected directly to output port 'obi_addr_o[31]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[30]' is connected directly to output port 'obi_addr_o[30]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[29]' is connected directly to output port 'obi_addr_o[29]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[28]' is connected directly to output port 'obi_addr_o[28]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[27]' is connected directly to output port 'obi_addr_o[27]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[26]' is connected directly to output port 'obi_addr_o[26]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[25]' is connected directly to output port 'obi_addr_o[25]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[24]' is connected directly to output port 'obi_addr_o[24]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[23]' is connected directly to output port 'obi_addr_o[23]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[22]' is connected directly to output port 'obi_addr_o[22]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[21]' is connected directly to output port 'obi_addr_o[21]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[20]' is connected directly to output port 'obi_addr_o[20]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[19]' is connected directly to output port 'obi_addr_o[19]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[18]' is connected directly to output port 'obi_addr_o[18]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[17]' is connected directly to output port 'obi_addr_o[17]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[16]' is connected directly to output port 'obi_addr_o[16]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[15]' is connected directly to output port 'obi_addr_o[15]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[14]' is connected directly to output port 'obi_addr_o[14]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[13]' is connected directly to output port 'obi_addr_o[13]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[12]' is connected directly to output port 'obi_addr_o[12]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[11]' is connected directly to output port 'obi_addr_o[11]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[10]' is connected directly to output port 'obi_addr_o[10]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[9]' is connected directly to output port 'obi_addr_o[9]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[8]' is connected directly to output port 'obi_addr_o[8]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[7]' is connected directly to output port 'obi_addr_o[7]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[6]' is connected directly to output port 'obi_addr_o[6]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[5]' is connected directly to output port 'obi_addr_o[5]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[4]' is connected directly to output port 'obi_addr_o[4]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[3]' is connected directly to output port 'obi_addr_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[2]' is connected directly to output port 'obi_addr_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[1]' is connected directly to output port 'obi_addr_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_addr_i[0]' is connected directly to output port 'obi_addr_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_we_i' is connected directly to output port 'obi_we_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_be_i[3]' is connected directly to output port 'obi_be_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_be_i[2]' is connected directly to output port 'obi_be_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_be_i[1]' is connected directly to output port 'obi_be_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_be_i[0]' is connected directly to output port 'obi_be_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[31]' is connected directly to output port 'obi_wdata_o[31]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[30]' is connected directly to output port 'obi_wdata_o[30]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[29]' is connected directly to output port 'obi_wdata_o[29]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[28]' is connected directly to output port 'obi_wdata_o[28]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[27]' is connected directly to output port 'obi_wdata_o[27]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[26]' is connected directly to output port 'obi_wdata_o[26]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[25]' is connected directly to output port 'obi_wdata_o[25]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[24]' is connected directly to output port 'obi_wdata_o[24]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[23]' is connected directly to output port 'obi_wdata_o[23]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[22]' is connected directly to output port 'obi_wdata_o[22]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[21]' is connected directly to output port 'obi_wdata_o[21]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[20]' is connected directly to output port 'obi_wdata_o[20]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[19]' is connected directly to output port 'obi_wdata_o[19]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[18]' is connected directly to output port 'obi_wdata_o[18]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[17]' is connected directly to output port 'obi_wdata_o[17]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[16]' is connected directly to output port 'obi_wdata_o[16]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[15]' is connected directly to output port 'obi_wdata_o[15]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[14]' is connected directly to output port 'obi_wdata_o[14]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[13]' is connected directly to output port 'obi_wdata_o[13]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[12]' is connected directly to output port 'obi_wdata_o[12]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[11]' is connected directly to output port 'obi_wdata_o[11]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[10]' is connected directly to output port 'obi_wdata_o[10]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[9]' is connected directly to output port 'obi_wdata_o[9]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[8]' is connected directly to output port 'obi_wdata_o[8]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[7]' is connected directly to output port 'obi_wdata_o[7]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[6]' is connected directly to output port 'obi_wdata_o[6]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[5]' is connected directly to output port 'obi_wdata_o[5]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[4]' is connected directly to output port 'obi_wdata_o[4]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[3]' is connected directly to output port 'obi_wdata_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[2]' is connected directly to output port 'obi_wdata_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[1]' is connected directly to output port 'obi_wdata_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_wdata_i[0]' is connected directly to output port 'obi_wdata_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_atop_i[5]' is connected directly to output port 'obi_atop_o[5]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_atop_i[4]' is connected directly to output port 'obi_atop_o[4]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_atop_i[3]' is connected directly to output port 'obi_atop_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_atop_i[2]' is connected directly to output port 'obi_atop_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_atop_i[1]' is connected directly to output port 'obi_atop_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'trans_atop_i[0]' is connected directly to output port 'obi_atop_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_gnt_i' is connected directly to output port 'trans_ready_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[31]' is connected directly to output port 'resp_rdata_o[31]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[30]' is connected directly to output port 'resp_rdata_o[30]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[29]' is connected directly to output port 'resp_rdata_o[29]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[28]' is connected directly to output port 'resp_rdata_o[28]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[27]' is connected directly to output port 'resp_rdata_o[27]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[26]' is connected directly to output port 'resp_rdata_o[26]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[25]' is connected directly to output port 'resp_rdata_o[25]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[24]' is connected directly to output port 'resp_rdata_o[24]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[23]' is connected directly to output port 'resp_rdata_o[23]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[22]' is connected directly to output port 'resp_rdata_o[22]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[21]' is connected directly to output port 'resp_rdata_o[21]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[20]' is connected directly to output port 'resp_rdata_o[20]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[19]' is connected directly to output port 'resp_rdata_o[19]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[18]' is connected directly to output port 'resp_rdata_o[18]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[17]' is connected directly to output port 'resp_rdata_o[17]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[16]' is connected directly to output port 'resp_rdata_o[16]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[15]' is connected directly to output port 'resp_rdata_o[15]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[14]' is connected directly to output port 'resp_rdata_o[14]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[13]' is connected directly to output port 'resp_rdata_o[13]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[12]' is connected directly to output port 'resp_rdata_o[12]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[11]' is connected directly to output port 'resp_rdata_o[11]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[10]' is connected directly to output port 'resp_rdata_o[10]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[9]' is connected directly to output port 'resp_rdata_o[9]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[8]' is connected directly to output port 'resp_rdata_o[8]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[7]' is connected directly to output port 'resp_rdata_o[7]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[6]' is connected directly to output port 'resp_rdata_o[6]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[5]' is connected directly to output port 'resp_rdata_o[5]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[4]' is connected directly to output port 'resp_rdata_o[4]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[3]' is connected directly to output port 'resp_rdata_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[2]' is connected directly to output port 'resp_rdata_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[1]' is connected directly to output port 'resp_rdata_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rdata_i[0]' is connected directly to output port 'resp_rdata_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_rvalid_i' is connected directly to output port 'resp_valid_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_1', input port 'obi_err_i' is connected directly to output port 'resp_err_o'. (LINT-29)
Warning: In design 'cv32e40p_prefetch_controller_1', input port 'branch_i' is connected directly to output port 'fifo_flush_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[31]' is connected directly to output port 'resp_rdata_o[31]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[30]' is connected directly to output port 'resp_rdata_o[30]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[29]' is connected directly to output port 'resp_rdata_o[29]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[28]' is connected directly to output port 'resp_rdata_o[28]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[27]' is connected directly to output port 'resp_rdata_o[27]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[26]' is connected directly to output port 'resp_rdata_o[26]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[25]' is connected directly to output port 'resp_rdata_o[25]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[24]' is connected directly to output port 'resp_rdata_o[24]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[23]' is connected directly to output port 'resp_rdata_o[23]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[22]' is connected directly to output port 'resp_rdata_o[22]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[21]' is connected directly to output port 'resp_rdata_o[21]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[20]' is connected directly to output port 'resp_rdata_o[20]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[19]' is connected directly to output port 'resp_rdata_o[19]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[18]' is connected directly to output port 'resp_rdata_o[18]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[17]' is connected directly to output port 'resp_rdata_o[17]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[16]' is connected directly to output port 'resp_rdata_o[16]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[15]' is connected directly to output port 'resp_rdata_o[15]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[14]' is connected directly to output port 'resp_rdata_o[14]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[13]' is connected directly to output port 'resp_rdata_o[13]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[12]' is connected directly to output port 'resp_rdata_o[12]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[11]' is connected directly to output port 'resp_rdata_o[11]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[10]' is connected directly to output port 'resp_rdata_o[10]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[9]' is connected directly to output port 'resp_rdata_o[9]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[8]' is connected directly to output port 'resp_rdata_o[8]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[7]' is connected directly to output port 'resp_rdata_o[7]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[6]' is connected directly to output port 'resp_rdata_o[6]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[5]' is connected directly to output port 'resp_rdata_o[5]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[4]' is connected directly to output port 'resp_rdata_o[4]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[3]' is connected directly to output port 'resp_rdata_o[3]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[2]' is connected directly to output port 'resp_rdata_o[2]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[1]' is connected directly to output port 'resp_rdata_o[1]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rdata_i[0]' is connected directly to output port 'resp_rdata_o[0]'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_rvalid_i' is connected directly to output port 'resp_valid_o'. (LINT-29)
Warning: In design 'cv32e40p_obi_interface_2', input port 'obi_err_i' is connected directly to output port 'resp_err_o'. (LINT-29)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][6]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][7]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][8]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][9]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][10]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][11]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][12]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][13]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][14]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][15]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][16]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][17]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][18]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][19]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][20]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][21]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][22]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][23]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][24]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][25]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][26]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][27]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][28]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][29]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][30]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[0][31]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][6]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][7]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][8]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][9]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][10]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][11]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][12]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][13]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][14]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][15]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][16]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][17]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][18]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][19]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][20]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][21]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][22]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][23]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][24]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][25]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][26]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][27]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][28]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][29]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][30]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_cnt_o[1][31]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][6]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][7]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][8]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][9]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][10]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][11]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][12]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][13]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][14]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][15]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][16]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][17]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][18]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][19]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][20]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][21]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][22]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][23]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][24]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][25]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][26]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][27]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][28]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][29]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][30]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[0][31]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][6]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][7]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][8]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][9]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][10]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][11]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][12]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][13]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][14]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][15]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][16]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][17]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][18]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][19]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][20]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][21]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][22]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][23]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][24]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][25]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][26]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][27]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][28]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][29]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][30]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_end_o[1][31]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][6]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][7]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][8]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][9]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][10]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][11]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][12]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][13]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][14]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][15]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][16]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][17]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][18]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][19]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][20]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][21]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][22]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][23]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][24]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][25]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][26]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][27]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][28]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][29]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][30]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[0][31]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][6]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][7]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][8]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][9]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][10]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][11]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][12]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][13]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][14]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][15]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][16]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][17]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][18]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][19]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][20]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][21]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][22]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][23]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][24]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][25]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][26]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][27]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][28]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][29]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][30]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'hwlp_start_o[1][31]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_valid_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_valid_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_busy_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'fpu_fflags_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'fpu_fflags_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'fpu_fflags_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'fpu_fflags_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'fpu_fflags_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_write_dep_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_read_dep_for_jalr_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_read_dep_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_perf_type_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_perf_cont_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_perf_wb_o'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_op_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_op_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_op_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_op_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_op_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_op_o[5]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][0]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][1]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][2]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][3]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][4]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][5]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][6]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][7]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][8]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][9]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][10]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][11]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][12]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][13]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][14]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][15]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][16]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][17]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][18]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][19]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][20]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][21]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][22]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][23]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][24]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][25]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][26]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][27]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][28]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][29]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][30]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[2][31]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][6]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][7]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][8]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][9]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][10]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][11]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][12]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][13]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][14]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][15]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][16]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][17]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][18]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][19]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][20]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][21]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][22]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][23]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][24]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][25]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][26]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][27]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][28]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][29]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][30]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[1][31]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][6]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][7]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][8]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][9]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][10]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][11]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][12]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][13]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][14]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][15]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][16]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][17]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][18]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][19]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][20]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][21]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][22]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][23]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][24]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][25]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][26]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][27]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][28]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][29]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][30]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_operands_o[0][31]'. (LINT-31)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to output port 'apu_req_o'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[0][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[1][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[2][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[3][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[4][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[5][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[6][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[7][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[8][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[9][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[10][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[11][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[12][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[13][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[14][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_cfg_o[15][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[0][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[1][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[2][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[3][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[4][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[5][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[6][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[7][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[8][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[9][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[10][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[11][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[12][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[13][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[14][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'pmp_addr_o[15][31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'mcounteren_o[31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[23]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[24]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[25]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[26]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[27]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[28]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[29]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[30]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'uepc_o[31]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_mode_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_mode_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[5]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[6]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[7]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[8]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[9]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[10]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[11]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[12]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[13]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[14]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[15]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[16]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[17]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[18]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[19]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[20]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[21]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'utvec_o[22]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'frm_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'frm_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'frm_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to output port 'fs_off_o'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'sec_lvl_o' is connected directly to output port 'priv_lvl_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_cs_registers_1', output port 'sec_lvl_o' is connected directly to output port 'priv_lvl_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_we_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_we_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_we_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_en_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'mult_dot_en_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'is_clpx_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'bmask_b_mux_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'bmask_a_mux_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'reg_fp_d_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'reg_fp_c_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'reg_fp_b_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'reg_fp_a_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'atop_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'atop_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'atop_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'atop_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'atop_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'atop_o[5]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'data_load_event_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'data_reg_offset_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'data_reg_offset_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'data_sign_extension_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'is_subrot_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_cnt_mux_sel_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_start_mux_sel_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_start_mux_sel_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_target_mux_sel_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'hwlp_target_mux_sel_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_int_fmt_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_src_fmt_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_src_fmt_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_src_fmt_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_dst_fmt_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_dst_fmt_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fpu_dst_fmt_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fp_rnd_mode_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fp_rnd_mode_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'fp_rnd_mode_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_lat_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_lat_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[4]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[5]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'mult_dot_signed_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'mult_dot_signed_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'mult_sel_subword_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'mult_imm_mux_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'mult_operator_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'imm_b_mux_sel_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'imm_b_mux_sel_o[3]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'scalar_replication_c_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'scalar_replication_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'alu_vec_mode_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'alu_vec_mode_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'alu_vec_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'alu_op_b_mux_sel_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'alu_op_a_mux_sel_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to output port 'alu_operator_o[6]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'alu_bmask_b_mux_sel_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'alu_bmask_a_mux_sel_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'prepost_useincr_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'regfile_alu_waddr_sel_o'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'fpu_int_fmt_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'regc_mux_o[0]'. (LINT-31)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to output port 'regc_mux_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_controller_1', output port 'hwlp_mask_o' is connected directly to output port 'hwlp_jump_o'. (LINT-31)
Warning: In design 'cv32e40p_controller_1', output port 'hwlp_mask_o' is connected directly to output port 'trap_addr_mux_o[1]'. (LINT-31)
Warning: In design 'cv32e40p_controller_1', output port 'hwlp_mask_o' is connected directly to output port 'exc_pc_mux_o[2]'. (LINT-31)
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_gnt_i' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_rvalid_i' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[31]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[30]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[29]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[28]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[27]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[26]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[25]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[24]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[23]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[22]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[21]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[20]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[19]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[18]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[17]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[16]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[15]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[14]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[13]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[12]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[11]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[10]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[9]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[8]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[7]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[6]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[5]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[4]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[3]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[2]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[1]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_result_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[4]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[3]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[2]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[1]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', a pin on submodule 'core_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_err_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_err_pmp_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_err_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'irq_sec_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'lsu_err_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_err_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_err_pmp_i' is connected to logic 0. 
Warning: In design 'cv32e40p_core_1', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fregs_we_i' is connected to logic 0. 
Warning: In design 'cv32e40p_if_stage_1', a pin on submodule 'prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_if_stage_1', a pin on submodule 'aligner_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][31]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][30]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][29]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][28]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][27]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][26]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][25]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][24]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][23]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][22]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][21]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][20]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][19]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][18]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][17]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][16]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][15]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][14]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][13]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][12]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][11]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][10]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][9]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][8]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][7]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][6]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][5]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][4]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][3]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][2]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][1]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[1][0]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][31]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][30]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][29]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][28]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][27]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][26]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][25]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][24]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][23]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][22]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][21]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][20]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][19]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][18]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][17]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][16]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][15]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][14]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][13]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][12]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][11]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][10]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][9]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][8]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][7]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][6]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][5]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][4]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][3]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][2]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][1]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_start_addr_i[0][0]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][31]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][30]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][29]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][28]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][27]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][26]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][25]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][24]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][23]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][22]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][21]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][20]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][19]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][18]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][17]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][16]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][15]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][14]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][13]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][12]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][11]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][10]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][9]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][8]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][7]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][6]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][5]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][4]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][3]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][2]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][1]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[1][0]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][31]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][30]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][29]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][28]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][27]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][26]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][25]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][24]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][23]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][22]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][21]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][20]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][19]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][18]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][17]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][16]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][15]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][14]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][13]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][12]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][11]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][10]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][9]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][8]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][7]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][6]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][5]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][4]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][3]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][2]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][1]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_end_addr_i[0][0]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][31]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][30]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][29]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][28]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][27]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][26]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][25]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][24]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][23]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][22]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][21]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][20]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][19]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][18]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][17]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][16]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][15]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][14]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][13]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][12]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][11]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][10]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][9]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][8]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][7]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][6]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][5]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][4]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][3]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][2]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][1]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[1][0]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][31]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][30]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][29]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][28]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][27]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][26]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][25]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][24]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][23]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][22]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][21]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][20]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][19]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][18]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][17]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][16]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][15]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][14]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][13]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][12]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][11]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][10]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][9]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][8]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][7]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][6]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][5]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][4]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][3]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][2]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][1]' is connected to logic 0. 
Warning: In design 'cv32e40p_id_stage_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_counter_i[0][0]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'fifo_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testmode_i' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_addr_i[1]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_addr_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_we_i' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_be_i[3]' is connected to logic 1. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_be_i[2]' is connected to logic 1. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_be_i[1]' is connected to logic 1. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_be_i[0]' is connected to logic 1. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[31]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[30]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[29]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[28]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[27]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[26]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[25]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[24]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[23]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[22]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[21]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[20]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[19]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[18]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[17]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[16]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[15]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[14]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[13]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[12]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[11]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[10]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[9]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[8]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[7]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[6]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[5]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[4]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[3]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[2]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[1]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_wdata_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_atop_i[5]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_atop_i[4]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_atop_i[3]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_atop_i[2]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_atop_i[1]' is connected to logic 0. 
Warning: In design 'cv32e40p_prefetch_buffer_1', a pin on submodule 'instruction_obi_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'trans_atop_i[0]' is connected to logic 0. 
Warning: In design 'cv32e40p_top', the same net is connected to more than one pin on submodule 'core_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'apu_gnt_i', 'apu_rvalid_i'', 'apu_result_i[31]', 'apu_result_i[30]', 'apu_result_i[29]', 'apu_result_i[28]', 'apu_result_i[27]', 'apu_result_i[26]', 'apu_result_i[25]', 'apu_result_i[24]', 'apu_result_i[23]', 'apu_result_i[22]', 'apu_result_i[21]', 'apu_result_i[20]', 'apu_result_i[19]', 'apu_result_i[18]', 'apu_result_i[17]', 'apu_result_i[16]', 'apu_result_i[15]', 'apu_result_i[14]', 'apu_result_i[13]', 'apu_result_i[12]', 'apu_result_i[11]', 'apu_result_i[10]', 'apu_result_i[9]', 'apu_result_i[8]', 'apu_result_i[7]', 'apu_result_i[6]', 'apu_result_i[5]', 'apu_result_i[4]', 'apu_result_i[3]', 'apu_result_i[2]', 'apu_result_i[1]', 'apu_result_i[0]', 'apu_flags_i[4]', 'apu_flags_i[3]', 'apu_flags_i[2]', 'apu_flags_i[1]', 'apu_flags_i[0]'.
Warning: In design 'cv32e40p_core_1', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'instr_err_i', 'instr_err_pmp_i''.
Warning: In design 'cv32e40p_core_1', the same net is connected to more than one pin on submodule 'id_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_err_i', 'irq_sec_i''.
Warning: In design 'cv32e40p_core_1', the same net is connected to more than one pin on submodule 'load_store_unit_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_err_i', 'data_err_pmp_i''.
Warning: In design 'cv32e40p_id_stage_1', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'hwlp_start_addr_i[1][31]', 'hwlp_start_addr_i[1][30]'', 'hwlp_start_addr_i[1][29]', 'hwlp_start_addr_i[1][28]', 'hwlp_start_addr_i[1][27]', 'hwlp_start_addr_i[1][26]', 'hwlp_start_addr_i[1][25]', 'hwlp_start_addr_i[1][24]', 'hwlp_start_addr_i[1][23]', 'hwlp_start_addr_i[1][22]', 'hwlp_start_addr_i[1][21]', 'hwlp_start_addr_i[1][20]', 'hwlp_start_addr_i[1][19]', 'hwlp_start_addr_i[1][18]', 'hwlp_start_addr_i[1][17]', 'hwlp_start_addr_i[1][16]', 'hwlp_start_addr_i[1][15]', 'hwlp_start_addr_i[1][14]', 'hwlp_start_addr_i[1][13]', 'hwlp_start_addr_i[1][12]', 'hwlp_start_addr_i[1][11]', 'hwlp_start_addr_i[1][10]', 'hwlp_start_addr_i[1][9]', 'hwlp_start_addr_i[1][8]', 'hwlp_start_addr_i[1][7]', 'hwlp_start_addr_i[1][6]', 'hwlp_start_addr_i[1][5]', 'hwlp_start_addr_i[1][4]', 'hwlp_start_addr_i[1][3]', 'hwlp_start_addr_i[1][2]', 'hwlp_start_addr_i[1][1]', 'hwlp_start_addr_i[1][0]', 'hwlp_start_addr_i[0][31]', 'hwlp_start_addr_i[0][30]', 'hwlp_start_addr_i[0][29]', 'hwlp_start_addr_i[0][28]', 'hwlp_start_addr_i[0][27]', 'hwlp_start_addr_i[0][26]', 'hwlp_start_addr_i[0][25]', 'hwlp_start_addr_i[0][24]', 'hwlp_start_addr_i[0][23]', 'hwlp_start_addr_i[0][22]', 'hwlp_start_addr_i[0][21]', 'hwlp_start_addr_i[0][20]', 'hwlp_start_addr_i[0][19]', 'hwlp_start_addr_i[0][18]', 'hwlp_start_addr_i[0][17]', 'hwlp_start_addr_i[0][16]', 'hwlp_start_addr_i[0][15]', 'hwlp_start_addr_i[0][14]', 'hwlp_start_addr_i[0][13]', 'hwlp_start_addr_i[0][12]', 'hwlp_start_addr_i[0][11]', 'hwlp_start_addr_i[0][10]', 'hwlp_start_addr_i[0][9]', 'hwlp_start_addr_i[0][8]', 'hwlp_start_addr_i[0][7]', 'hwlp_start_addr_i[0][6]', 'hwlp_start_addr_i[0][5]', 'hwlp_start_addr_i[0][4]', 'hwlp_start_addr_i[0][3]', 'hwlp_start_addr_i[0][2]', 'hwlp_start_addr_i[0][1]', 'hwlp_start_addr_i[0][0]', 'hwlp_end_addr_i[1][31]', 'hwlp_end_addr_i[1][30]', 'hwlp_end_addr_i[1][29]', 'hwlp_end_addr_i[1][28]', 'hwlp_end_addr_i[1][27]', 'hwlp_end_addr_i[1][26]', 'hwlp_end_addr_i[1][25]', 'hwlp_end_addr_i[1][24]', 'hwlp_end_addr_i[1][23]', 'hwlp_end_addr_i[1][22]', 'hwlp_end_addr_i[1][21]', 'hwlp_end_addr_i[1][20]', 'hwlp_end_addr_i[1][19]', 'hwlp_end_addr_i[1][18]', 'hwlp_end_addr_i[1][17]', 'hwlp_end_addr_i[1][16]', 'hwlp_end_addr_i[1][15]', 'hwlp_end_addr_i[1][14]', 'hwlp_end_addr_i[1][13]', 'hwlp_end_addr_i[1][12]', 'hwlp_end_addr_i[1][11]', 'hwlp_end_addr_i[1][10]', 'hwlp_end_addr_i[1][9]', 'hwlp_end_addr_i[1][8]', 'hwlp_end_addr_i[1][7]', 'hwlp_end_addr_i[1][6]', 'hwlp_end_addr_i[1][5]', 'hwlp_end_addr_i[1][4]', 'hwlp_end_addr_i[1][3]', 'hwlp_end_addr_i[1][2]', 'hwlp_end_addr_i[1][1]', 'hwlp_end_addr_i[1][0]', 'hwlp_end_addr_i[0][31]', 'hwlp_end_addr_i[0][30]', 'hwlp_end_addr_i[0][29]', 'hwlp_end_addr_i[0][28]', 'hwlp_end_addr_i[0][27]', 'hwlp_end_addr_i[0][26]', 'hwlp_end_addr_i[0][25]', 'hwlp_end_addr_i[0][24]', 'hwlp_end_addr_i[0][23]', 'hwlp_end_addr_i[0][22]', 'hwlp_end_addr_i[0][21]', 'hwlp_end_addr_i[0][20]', 'hwlp_end_addr_i[0][19]', 'hwlp_end_addr_i[0][18]', 'hwlp_end_addr_i[0][17]', 'hwlp_end_addr_i[0][16]', 'hwlp_end_addr_i[0][15]', 'hwlp_end_addr_i[0][14]', 'hwlp_end_addr_i[0][13]', 'hwlp_end_addr_i[0][12]', 'hwlp_end_addr_i[0][11]', 'hwlp_end_addr_i[0][10]', 'hwlp_end_addr_i[0][9]', 'hwlp_end_addr_i[0][8]', 'hwlp_end_addr_i[0][7]', 'hwlp_end_addr_i[0][6]', 'hwlp_end_addr_i[0][5]', 'hwlp_end_addr_i[0][4]', 'hwlp_end_addr_i[0][3]', 'hwlp_end_addr_i[0][2]', 'hwlp_end_addr_i[0][1]', 'hwlp_end_addr_i[0][0]', 'hwlp_counter_i[1][31]', 'hwlp_counter_i[1][30]', 'hwlp_counter_i[1][29]', 'hwlp_counter_i[1][28]', 'hwlp_counter_i[1][27]', 'hwlp_counter_i[1][26]', 'hwlp_counter_i[1][25]', 'hwlp_counter_i[1][24]', 'hwlp_counter_i[1][23]', 'hwlp_counter_i[1][22]', 'hwlp_counter_i[1][21]', 'hwlp_counter_i[1][20]', 'hwlp_counter_i[1][19]', 'hwlp_counter_i[1][18]', 'hwlp_counter_i[1][17]', 'hwlp_counter_i[1][16]', 'hwlp_counter_i[1][15]', 'hwlp_counter_i[1][14]', 'hwlp_counter_i[1][13]', 'hwlp_counter_i[1][12]', 'hwlp_counter_i[1][11]', 'hwlp_counter_i[1][10]', 'hwlp_counter_i[1][9]', 'hwlp_counter_i[1][8]', 'hwlp_counter_i[1][7]', 'hwlp_counter_i[1][6]', 'hwlp_counter_i[1][5]', 'hwlp_counter_i[1][4]', 'hwlp_counter_i[1][3]', 'hwlp_counter_i[1][2]', 'hwlp_counter_i[1][1]', 'hwlp_counter_i[1][0]', 'hwlp_counter_i[0][31]', 'hwlp_counter_i[0][30]', 'hwlp_counter_i[0][29]', 'hwlp_counter_i[0][28]', 'hwlp_counter_i[0][27]', 'hwlp_counter_i[0][26]', 'hwlp_counter_i[0][25]', 'hwlp_counter_i[0][24]', 'hwlp_counter_i[0][23]', 'hwlp_counter_i[0][22]', 'hwlp_counter_i[0][21]', 'hwlp_counter_i[0][20]', 'hwlp_counter_i[0][19]', 'hwlp_counter_i[0][18]', 'hwlp_counter_i[0][17]', 'hwlp_counter_i[0][16]', 'hwlp_counter_i[0][15]', 'hwlp_counter_i[0][14]', 'hwlp_counter_i[0][13]', 'hwlp_counter_i[0][12]', 'hwlp_counter_i[0][11]', 'hwlp_counter_i[0][10]', 'hwlp_counter_i[0][9]', 'hwlp_counter_i[0][8]', 'hwlp_counter_i[0][7]', 'hwlp_counter_i[0][6]', 'hwlp_counter_i[0][5]', 'hwlp_counter_i[0][4]', 'hwlp_counter_i[0][3]', 'hwlp_counter_i[0][2]', 'hwlp_counter_i[0][1]', 'hwlp_counter_i[0][0]'.
Warning: In design 'cv32e40p_prefetch_buffer_1', the same net is connected to more than one pin on submodule 'instruction_obi_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'trans_addr_i[1]', 'trans_addr_i[0]'', 'trans_we_i', 'trans_wdata_i[31]', 'trans_wdata_i[30]', 'trans_wdata_i[29]', 'trans_wdata_i[28]', 'trans_wdata_i[27]', 'trans_wdata_i[26]', 'trans_wdata_i[25]', 'trans_wdata_i[24]', 'trans_wdata_i[23]', 'trans_wdata_i[22]', 'trans_wdata_i[21]', 'trans_wdata_i[20]', 'trans_wdata_i[19]', 'trans_wdata_i[18]', 'trans_wdata_i[17]', 'trans_wdata_i[16]', 'trans_wdata_i[15]', 'trans_wdata_i[14]', 'trans_wdata_i[13]', 'trans_wdata_i[12]', 'trans_wdata_i[11]', 'trans_wdata_i[10]', 'trans_wdata_i[9]', 'trans_wdata_i[8]', 'trans_wdata_i[7]', 'trans_wdata_i[6]', 'trans_wdata_i[5]', 'trans_wdata_i[4]', 'trans_wdata_i[3]', 'trans_wdata_i[2]', 'trans_wdata_i[1]', 'trans_wdata_i[0]', 'trans_atop_i[5]', 'trans_atop_i[4]', 'trans_atop_i[3]', 'trans_atop_i[2]', 'trans_atop_i[1]', 'trans_atop_i[0]'.
Warning: In design 'cv32e40p_prefetch_buffer_1', the same net is connected to more than one pin on submodule 'instruction_obi_i'. (LINT-33)
   Net '*Logic1*' is connected to pins 'trans_be_i[3]', 'trans_be_i[2]'', 'trans_be_i[1]', 'trans_be_i[0]'.
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_valid_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_valid_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_read_regs_valid_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_valid_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'apu_write_regs_valid_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_start_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_end_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_id_stage_1', output port 'hwlp_cnt_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_we_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'fpu_fflags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_read_dep_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_read_dep_for_jalr_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_write_dep_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_perf_type_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_perf_cont_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_perf_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_busy_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_ready_wb_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_operands_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_ex_stage_1', output port 'apu_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_mode_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'utvec_mode_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'fs_off_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'frm_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'frm_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'frm_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'sec_lvl_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'uepc_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'mcounteren_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[15][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[14][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[13][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[12][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[11][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[10][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[9][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[8][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[7][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[6][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[5][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[4][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[3][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_addr_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[15][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[14][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[13][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[12][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[11][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[10][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[9][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[8][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[7][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[6][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[5][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[4][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[3][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'pmp_cfg_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'priv_lvl_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_cs_registers_1', output port 'priv_lvl_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'uret_insn_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'reg_fp_a_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'reg_fp_b_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'reg_fp_c_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'reg_fp_d_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_a_mux_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'bmask_b_mux_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_bmask_a_mux_sel_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_bmask_b_mux_sel_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_operator_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_op_a_mux_sel_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_op_b_mux_sel_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_vec_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_vec_mode_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'alu_vec_mode_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'scalar_replication_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'scalar_replication_c_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'imm_b_mux_sel_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'imm_b_mux_sel_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'regc_mux_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'regc_mux_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'is_clpx_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'is_subrot_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'mult_operator_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'mult_dot_en_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'mult_imm_mux_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'mult_sel_subword_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'mult_dot_signed_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'mult_dot_signed_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_dst_fmt_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_dst_fmt_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_dst_fmt_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_src_fmt_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_src_fmt_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_src_fmt_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_int_fmt_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fpu_int_fmt_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_en_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_lat_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'apu_lat_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fp_rnd_mode_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fp_rnd_mode_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'fp_rnd_mode_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'regfile_alu_waddr_sel_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'prepost_useincr_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'data_sign_extension_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'data_reg_offset_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'data_reg_offset_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'data_load_event_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'atop_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'atop_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'atop_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'atop_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'atop_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'atop_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_we_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_we_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_we_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_target_mux_sel_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_target_mux_sel_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_start_mux_sel_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_start_mux_sel_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_decoder_1', output port 'hwlp_cnt_mux_sel_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_controller_1', output port 'hwlp_mask_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_controller_1', output port 'exc_pc_mux_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_controller_1', output port 'trap_addr_mux_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_controller_1', output port 'hwlp_jump_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cv32e40p_prefetch_controller_1', output port 'fifo_flush_but_first_o' is connected directly to 'logic 0'. (LINT-52)
1
read_sdc $ROOT_PATH/constraints/cv32e40p_core.sdc

Reading SDC version 2.1...
Error: unknown command 'remove_from_collection' (CMD-005)
Error: unknown command 'remove_from_collection' (CMD-005)
Error: can't read "all_other_input_ports": no such variable
	Use error_info for more info. (CMD-013)
Error: can't read "all_other_output_ports": no such variable
	Use error_info for more info. (CMD-013)
1
set_operating_conditions $OPER_COND
Using operating conditions 'typical' found in library 'NangateOpenCellLibrary'.
1
# ------------------------------------------------------------------------------- #
#  Compile and Export                                                             #
# ------------------------------------------------------------------------------- #
set uniquify_naming_style "%s_%d"
%s_%d
uniquify -force
Information: Uniquified 1 instances of design 'cv32e40p_core_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_sleep_unit_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_if_stage_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_id_stage_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_ex_stage_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_load_store_unit_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_cs_registers_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_clock_gate'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_prefetch_buffer_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_aligner'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_compressed_decoder_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_register_file_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_decoder_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_controller_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_int_controller_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_alu'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_mult'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_obi_interface_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_prefetch_controller_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_fifo_0_32_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_obi_interface_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_popcnt'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_ff_one'. (OPT-1056)
Information: Uniquified 1 instances of design 'cv32e40p_alu_div'. (OPT-1056)
1
#-gate_clock -no_boundary_optimization -timing
compile_ultra -no_autoungroup 
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.0 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -no_autoungroup                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 11676                                  |
| Number of User Hierarchies                              | 24                                     |
| Sequential Cell Count                                   | 2612                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2948                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 4228 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'cv32e40p_top'
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[4]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[5]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[6]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[7]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[8]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[9]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[10]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[11]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[12]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[13]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[14]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[15]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[16]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[17]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[18]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[19]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[20]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[21]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[22]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[23]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[24]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[25]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[26]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[27]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[28]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[29]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[30]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[31]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_be_q_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_we_q_reg' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[4]' will be removed. (OPT-1207)
Information: The register 'core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_atop_q_reg[5]' will be removed. (OPT-1207)
Information: The register 'core_i/load_store_unit_i/data_load_event_q_reg' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/mhpmevent_pipe_stall_o_reg' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[5]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/data_load_event_ex_o_reg' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_waddr_ex_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_waddr_ex_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_waddr_ex_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_waddr_ex_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_waddr_ex_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_waddr_ex_o_reg[5]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[5]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[6]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[7]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[8]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[9]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[10]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[11]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[12]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[13]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_flags_ex_o_reg[14]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][12]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][13]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][14]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][16]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][17]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][18]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][19]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][20]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][21]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][22]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][23]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][24]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][25]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][26]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][27]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][28]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][29]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][30]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[0][31]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][21]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][22]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][23]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][24]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][25]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][26]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][27]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][28]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][29]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][30]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[1][31]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][10]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][11]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][12]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][13]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][14]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][15]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][16]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][17]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][18]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][19]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][20]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][21]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][22]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][23]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][24]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][25]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][26]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][27]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][28]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][29]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][30]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_operands_ex_o_reg[2][31]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_lat_ex_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[0]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[5]' will be removed. (OPT-1207)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cv32e40p_cs_registers_1_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_cs_registers_1_0'. (DDB-72)
Information: The register 'mie_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[nmip]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[mprven]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stoptime]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stopcount]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaku]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaks]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mprv]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[upie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[uie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mtvec_mode_q_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'cv32e40p_cs_registers_1_0'.
  Processing 'cv32e40p_register_file_1_0'
Information: The register 'mem_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][31]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_id_stage_1_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_id_stage_1_0'. (DDB-72)
Information: The register 'apu_lat_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_clpx_img_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_clpx_shift_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_clpx_shift_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_is_clpx_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_signed_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_signed_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_a_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_c_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_dot_op_b_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_en_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'alu_is_clpx_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'alu_vec_mode_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'alu_vec_mode_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_b_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_b_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_b_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_b_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_b_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_a_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_a_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_a_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_a_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'bmask_a_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'alu_is_subrot_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'alu_operator_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_imm_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_imm_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_imm_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_imm_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_imm_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_operator_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_sel_subword_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'regfile_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'regfile_alu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_reg_offset_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_reg_offset_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_sign_ext_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'cv32e40p_id_stage_1_0'.
  Processing 'cv32e40p_alu_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_alu_0'. (DDB-72)
 Implement Synthetic for 'cv32e40p_alu_0'.
  Processing 'cv32e40p_decoder_1_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_decoder_1_0'. (DDB-72)
  Processing 'cv32e40p_core_1_0'
  Processing 'cv32e40p_prefetch_controller_1_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_prefetch_controller_1_0'. (DDB-72)
 Implement Synthetic for 'cv32e40p_prefetch_controller_1_0'.
Information: The register 'trans_addr_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'trans_addr_q_reg[1]' will be removed. (OPT-1207)
  Processing 'cv32e40p_alu_div_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_alu_div_0'. (DDB-72)
 Implement Synthetic for 'cv32e40p_alu_div_0'.
  Processing 'cv32e40p_compressed_decoder_1_0'
  Processing 'cv32e40p_fifo_0_32_2_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_fifo_0_32_2_0'. (DDB-72)
  Processing 'cv32e40p_mult_0'
 Implement Synthetic for 'cv32e40p_mult_0'.
Information: Added key list 'DesignWare' to design 'cv32e40p_mult_0'. (DDB-72)
  Processing 'cv32e40p_ex_stage_1_0'
  Processing 'cv32e40p_obi_interface_2_0'
Information: The register 'gen_no_trans_stable.obi_addr_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_no_trans_stable.obi_addr_q_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_controller_1_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_controller_1_0'. (DDB-72)
Information: The register 'data_err_q_reg' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_int_controller_1_0'
Information: The register 'irq_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_sec_q_reg' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_ff_one_0'
  Processing 'cv32e40p_popcnt_0'
 Implement Synthetic for 'cv32e40p_popcnt_0'.
  Processing 'cv32e40p_aligner_0'
Information: The register 'hwlp_addr_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_addr_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'hwlp_update_pc_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'cv32e40p_aligner_0'.
  Processing 'cv32e40p_if_stage_1_0'
Information: The register 'is_fetch_failed_o_reg' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'cv32e40p_if_stage_1_0'.
  Processing 'cv32e40p_obi_interface_1_0'
  Processing 'cv32e40p_load_store_unit_1_0'
Information: Added key list 'DesignWare' to design 'cv32e40p_load_store_unit_1_0'. (DDB-72)
 Implement Synthetic for 'cv32e40p_load_store_unit_1_0'.
  Processing 'cv32e40p_top'
  Processing 'cv32e40p_prefetch_buffer_1_0'
  Processing 'cv32e40p_sleep_unit_1_0'
  Processing 'cv32e40p_clock_gate_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 'instr_req_o' in design 'cv32e40p_if_stage_1_0'.
	 The new name of the port is 'instr_req_o_BAR'. (OPT-319)
Information: Complementing port 'instr_req_o' in design 'cv32e40p_prefetch_buffer_1_0'.
	 The new name of the port is 'instr_req_o_BAR'. (OPT-319)
Information: Complementing port 'instr_req_o' in design 'cv32e40p_core_1_0'.
	 The new name of the port is 'instr_req_o_BAR'. (OPT-319)
Information: Complementing port 'obi_req_o' in design 'cv32e40p_obi_interface_2_0'.
	 The new name of the port is 'obi_req_o_BAR'. (OPT-319)
Information: Complementing port 'csr_mtvec_init_i' in design 'cv32e40p_cs_registers_1_0'.
	 The new name of the port is 'csr_mtvec_init_i_BAR'. (OPT-319)
Information: Complementing port 'csr_mtvec_init_o' in design 'cv32e40p_if_stage_1_0'.
	 The new name of the port is 'csr_mtvec_init_o_BAR'. (OPT-319)
Information: Complementing port 'branch_in_ex_i' in design 'cv32e40p_ex_stage_1_0'.
	 The new name of the port is 'branch_in_ex_i_BAR'. (OPT-319)
Information: Complementing port 'branch_in_ex_o' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'branch_in_ex_o_BAR'. (OPT-319)
Information: Complementing port 'enable_i' in design 'cv32e40p_alu_0'.
	 The new name of the port is 'enable_i_BAR'. (OPT-319)
Information: Complementing port 'alu_en_i' in design 'cv32e40p_ex_stage_1_0'.
	 The new name of the port is 'alu_en_i_BAR'. (OPT-319)
Information: Complementing port 'alu_en_ex_o' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'alu_en_ex_o_BAR'. (OPT-319)
Information: Complementing port 'regfile_alu_we_i' in design 'cv32e40p_ex_stage_1_0'.
	 The new name of the port is 'regfile_alu_we_i_BAR'. (OPT-319)
Information: Complementing port 'regfile_alu_we_ex_o' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'regfile_alu_we_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_i' in design 'cv32e40p_load_store_unit_1_0'.
	 The new name of the port is 'data_misaligned_ex_i_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_o' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'data_misaligned_ex_o_BAR'. (OPT-319)
Information: Complementing port 'debug_mode_o' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'debug_mode_o_BAR'. (OPT-319)
Information: Complementing port 'debug_mode_i' in design 'cv32e40p_decoder_1_0'.
	 The new name of the port is 'debug_mode_i_BAR'. (OPT-319)
Information: Complementing port 'debug_mode_i' in design 'cv32e40p_cs_registers_1_0'.
	 The new name of the port is 'debug_mode_i_BAR'. (OPT-319)
Information: Complementing port 'debug_mode_o' in design 'cv32e40p_controller_1_0'.
	 The new name of the port is 'debug_mode_o_BAR'. (OPT-319)
Information: Complementing port 'debug_single_step_i' in design 'cv32e40p_controller_1_0'.
	 The new name of the port is 'debug_single_step_i_BAR'. (OPT-319)
Information: Complementing port 'debug_single_step_i' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'debug_single_step_i_BAR'. (OPT-319)
Information: Complementing port 'debug_single_step_o' in design 'cv32e40p_cs_registers_1_0'.
	 The new name of the port is 'debug_single_step_o_BAR'. (OPT-319)
Information: Complementing port 'regfile_we_wb_i' in design 'cv32e40p_controller_1_0'.
	 The new name of the port is 'regfile_we_wb_i_BAR'. (OPT-319)
Information: Complementing port 'regfile_we_wb_i' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'regfile_we_wb_i_BAR'. (OPT-319)
Information: Complementing port 'regfile_we_wb_o' in design 'cv32e40p_ex_stage_1_0'.
	 The new name of the port is 'regfile_we_wb_o_BAR'. (OPT-319)
Information: Complementing port 'regfile_we_wb_power_o' in design 'cv32e40p_ex_stage_1_0'.
	 The new name of the port is 'regfile_we_wb_power_o_BAR'. (OPT-319)
Information: Complementing port 'we_a_i' in design 'cv32e40p_register_file_1_0'.
	 The new name of the port is 'we_a_i_BAR'. (OPT-319)
Information: Complementing port 'regfile_we_wb_power_i' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'regfile_we_wb_power_i_BAR'. (OPT-319)
Information: Complementing port 'is_decoding_o' in design 'cv32e40p_controller_1_0'.
	 The new name of the port is 'is_decoding_o_BAR'. (OPT-319)
Information: Complementing port 'operand_c_fw_mux_sel_o[0]' in design 'cv32e40p_controller_1_0'.
	 The new name of the port is 'operand_c_fw_mux_sel_o[0]_BAR'. (OPT-319)
Information: Complementing port 'regfile_alu_we_i_BAR' in design 'cv32e40p_ex_stage_1_0'.
	 The new name of the port is 'regfile_alu_we_i'. (OPT-319)
Information: Complementing port 'regfile_alu_we_ex_o_BAR' in design 'cv32e40p_id_stage_1_0'.
	 The new name of the port is 'regfile_alu_we_ex_o'. (OPT-319)
Information: Complementing port 'trans_ready_i' in design 'cv32e40p_prefetch_controller_1_0'.
	 The new name of the port is 'trans_ready_i_BAR'. (OPT-319)
Information: Complementing port 'trans_ready_o' in design 'cv32e40p_obi_interface_2_0'.
	 The new name of the port is 'trans_ready_o_BAR'. (OPT-319)
Information: Complementing port 'InVld_SI' in design 'cv32e40p_alu_div_0'.
	 The new name of the port is 'InVld_SI_BAR'. (OPT-319)
Information: The register 'core_i/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/if_stage_i/aligner_i/pc_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/if_stage_i/pc_id_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/load_store_unit_i/data_sign_ext_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/ex_stage_i/regfile_waddr_lsu_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/cs_registers_i/dcsr_q_reg[prv][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/cs_registers_i/dcsr_q_reg[prv][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/cs_registers_i/depc_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/cs_registers_i/mepc_q_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'cv32e40p_if_stage_1_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'cv32e40p_popcnt_0'. (DDB-72)
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:41   46868.4      0.77     910.1    2728.7                           1411633.0000
    0:01:43   46811.5      0.83     931.4    2763.2                           1409935.5000

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'cv32e40p_id_stage_1_0_DP_OP_104_140_3364_3'
Information: Added key list 'DesignWare' to design 'cv32e40p_aligner_0'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:02:03   33470.8      0.73     443.3     239.9                           774821.8750
    0:02:20   34070.3      0.00       0.0      96.5                           795625.8750
    0:02:20   34070.3      0.00       0.0      96.5                           795625.8750
    0:02:20   34054.7      0.00       0.0     174.3                           795078.6250
    0:02:23   34005.7      0.00       0.0     179.2                           793943.7500
    0:02:25   33998.8      0.00       0.0     180.0                           793783.6875

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:37   31448.9      0.00       0.0     158.3                           661204.4375
    0:02:39   31167.8      0.00       0.0     152.3                           650137.6250
    0:02:39   31167.8      0.00       0.0     152.3                           650137.6250
    0:02:39   31167.8      0.00       0.0     152.3                           650137.6250
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:43   30579.9      0.00       0.0     135.3                           616529.1875
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:02:44   30590.3      0.00       0.0       0.0                           616958.1250
    0:02:44   30590.3      0.00       0.0       0.0                           616958.1250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:44   30590.3      0.00       0.0       0.0                           616958.1250
    0:02:44   32621.2      0.00       0.0       0.0                           724897.3125
    0:02:44   32621.2      0.00       0.0       0.0                           724897.3125
    0:02:44   32621.2      0.00       0.0       0.0                           724897.3125
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:46   30723.5      0.00       0.0       0.0                           615047.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:48   30723.5      0.00       0.0       0.0                           615047.3750
    0:02:51   30319.5      0.03       2.7       0.0                           601693.3750
    0:02:52   30323.5      0.02       1.5      58.6                           601922.3125
    0:02:52   30323.5      0.02       1.5      58.6                           601922.3125
    0:02:54   30328.8      0.02       1.5      58.6                           602058.8125
    0:02:58   30192.9      0.00       0.1       0.0 core_i/id_stage_i/controller_i/debug_fsm_cs_reg[2]/D 599187.7500
    0:02:59   30193.9      0.00       0.0       0.0                           599192.0000
    0:02:59   30193.9      0.00       0.0       0.0                           599192.0000
    0:02:59   30193.9      0.00       0.0       0.0                           599192.0000
    0:02:59   30193.9      0.00       0.0       0.0                           599192.0000
    0:02:59   30193.9      0.00       0.0       0.0                           599192.0000
    0:02:59   30193.9      0.00       0.0       0.0                           599192.0000
    0:03:01   30161.7      0.00       0.0       0.9                           597705.5625
Loading db file '/home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cv32e40p_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/net91909': 2030 load(s), 1 driver(s)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Clk_CI': 2131 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing > ${LOG_PATH}/report_timing.log
change_names -hierarchy -rules verilog
Warning: In the design cv32e40p_top, net 'instr_addr_o[1]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design cv32e40p_if_stage_1_0, net 'pc_id_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_id_stage_1_0, net 'hwlp_target_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_ex_stage_1_0, net 'regfile_we_wb_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_clock_gate_0, net 'clk_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'irq_id_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'exc_cause_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'irq_id_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'exc_cause_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'exc_cause_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'csr_cause_o[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_controller_1_0, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_be_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_be_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_be_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_be_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_wdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_valid_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_gnt_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'trans_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_1_0, net 'obi_rvalid_i' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cv32e40p_obi_interface_2_0, net 'obi_rvalid_i' is connecting multiple ports. (UCN-1)
1
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}.v"
Writing verilog file '/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hierarchy -format ddc     -output "${GATE_PATH}/${TOPLEVEL}.ddc"
Writing ddc file '../out/cv32e40p_top.ddc'.
1
write_sdf        -version 3.0            "${GATE_PATH}/${TOPLEVEL}.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.sdf'. (WT-3)
1
write_sdc                                "${GATE_PATH}/${TOPLEVEL}.sdc"
1
# ------------------------------------------------------------------------------- #
#  TestMAX Compliance                                                             #
# ------------------------------------------------------------------------------- #
write_test_protocol              -output "${GATE_PATH}/${TOPLEVEL}.spf"
Error: Design 'cv32e40p_top' has no test model. (UIT-453)
0
write_tmax_library               -path "${GATE_PATH}"
Current library: NangateOpenCellLibrary:
Warning: Cannot convert FILLCELL_X32 to tlib format.
Warning: Cannot convert FILLCELL_X16 to tlib format.
Warning: Cannot convert FILLCELL_X8 to tlib format.
Warning: Cannot convert FILLCELL_X4 to tlib format.
Warning: Cannot convert FILLCELL_X2 to tlib format.
Warning: Cannot convert FILLCELL_X1 to tlib format.
Warning: Cannot convert ANTENNA_X1 to tlib format.
Information: Wrote out tmax lib file(s)1
quit
Memory usage for this session 242 Mbytes.
Memory usage for this session including child processes 252 Mbytes.
CPU usage for this session 273 seconds ( 0.08 hours ).
Elapsed time for this session 282 seconds ( 0.08 hours ).

Thank you...
~/project/cv32e40p_tftlab_2023
mkdir -pv /home/s316792/project/cv32e40p_tftlab_2023/run/pt
mkdir: directory "/home/s316792/project/cv32e40p_tftlab_2023/run/pt" creata
cd /home/s316792/project/cv32e40p_tftlab_2023/run/pt && \
pt_shell -file /home/s316792/project/cv32e40p_tftlab_2023/tcl/pt.tcl
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                                 PrimeTime (R)

                 Version U-2022.12 for linux64 - Nov 27, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
# Setup
set_app_var search_path $env(ROOT_DIR)/syn/out 
/home/s316792/project/cv32e40p_tftlab_2023/syn/out
set_app_var link_path "* $env(ROOT_DIR)/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db"
* /home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db
read_ddc $env(DDC)
Information: The \fBread_ddc\fP command no longer supports reading constraints. (DBR-209)
1
read_sdc $env(SDC)
Loading db file '/home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Linking design cv32e40p_top...
Information: Removing 24 unneeded designs..... (LNK-034)
Information: 79 (58.52%) library cells are unused in library NangateOpenCellLibrary..... (LNK-045)
Information: total 79 library cells are unused (LNK-046)

Reading SDC version 2.1...
1
1
read_sdf $env(SDF)

****************************************
Report : read_sdf /home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : cv32e40p_top
Version: U-2022.12
Date   : Tue Jan 23 22:01:40 2024
****************************************

        0 error(s)
        Number of annotated cell delay arcs :    150657
        Number of annotated net delay arcs  :     49685
        Number of annotated timing checks   :     12786
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.10 (min)  1.10 (max)
        PROCESS    : typical (min)  typical (max)
1
############################################
# Dump a global slack file for TestMAX     #
############################################
set timing_save_pin_arrival_and_slack TRUE
TRUE
update_timing
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
1
report_global_slack -max -nosplit > $env(GSF)
quit 
Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2661.35 MB
CPU usage for this session: 17 seconds 
Elapsed time for this session: 11 seconds
Diagnostics summary: 2 warnings, 7 informationals

Thank you for using pt_shell!
Iteration 2: K = .50
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                           1.51%                  1.51%
Iteration 3: K = .75
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                           1.52%                  1.52%
Iteration 4: K = 1.00
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                           3.11%                  3.11%
Iteration 5: K = 1.25
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          15.94%                 15.94%
Iteration 6: K = 1.50
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          20.70%                 20.70%
Iteration 7: K = 1.75
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          35.06%                 35.06%
Iteration 8: K = 2.00
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          39.89%                 39.89%
Iteration 9: K = 2.25
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          40.15%                 40.15%
Iteration 10: K = 2.50
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          40.94%                 40.94%
Iteration 11: K = 2.75
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          41.46%                 41.46%
Iteration 12: K = 3.00
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          42.00%                 42.00%
Iteration 13: K = 3.25
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          42.36%                 42.36%
Iteration 14: K = 3.50
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          43.80%                 43.80%
Iteration 15: K = 3.75
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          43.96%                 43.96%
Iteration 16: K = 4.00
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          44.14%                 44.14%
Iteration 17: K = 4.25
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          44.34%                 44.34%
Iteration 18: K = 4.50
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          44.71%                 44.71%
Iteration 19: K = 4.75
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          44.89%                 44.89%
Iteration 20: K = 5.00
Info:    VCD stimulus completed with 0 mismatches.
# Test Coverage:                          45.61%                 45.61%
