
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08000e25 	stmdaeq	r0, {r0, r2, r5, r9, sl, fp}
	...
 800003c:	08000e85 	stmdaeq	r0, {r0, r2, r7, r9, sl, fp}

08000040 <main>:
 8000040:	b580      	push	{r7, lr}
 8000042:	b082      	sub	sp, #8
 8000044:	af00      	add	r7, sp, #0
 8000046:	f000 fe05 	bl	8000c54 <systick_init>
 800004a:	2002      	movs	r0, #2
 800004c:	f000 fbc2 	bl	80007d4 <oled_init>
 8000050:	2002      	movs	r0, #2
 8000052:	f000 fc7d 	bl	8000950 <oled_blank>
 8000056:	20c8      	movs	r0, #200	; 0xc8
 8000058:	f000 fe52 	bl	8000d00 <DelayMs>
 800005c:	4806      	ldr	r0, [pc, #24]	; (8000078 <main+0x38>)
 800005e:	f000 fd85 	bl	8000b6c <oled_clear_buffer>
 8000062:	4a05      	ldr	r2, [pc, #20]	; (8000078 <main+0x38>)
 8000064:	2100      	movs	r1, #0
 8000066:	6878      	ldr	r0, [r7, #4]
 8000068:	f000 fda4 	bl	8000bb4 <oled_update_buffer>
 800006c:	4902      	ldr	r1, [pc, #8]	; (8000078 <main+0x38>)
 800006e:	2002      	movs	r0, #2
 8000070:	f000 fcd0 	bl	8000a14 <print_buffer>
 8000074:	e7fe      	b.n	8000074 <main+0x34>
 8000076:	bf00      	nop
 8000078:	20001208 	andcs	r1, r0, r8, lsl #4

0800007c <initGPIO>:
 800007c:	b490      	push	{r4, r7}
 800007e:	b082      	sub	sp, #8
 8000080:	af00      	add	r7, sp, #0
 8000082:	4604      	mov	r4, r0
 8000084:	4608      	mov	r0, r1
 8000086:	4611      	mov	r1, r2
 8000088:	461a      	mov	r2, r3
 800008a:	4623      	mov	r3, r4
 800008c:	71fb      	strb	r3, [r7, #7]
 800008e:	4603      	mov	r3, r0
 8000090:	71bb      	strb	r3, [r7, #6]
 8000092:	460b      	mov	r3, r1
 8000094:	717b      	strb	r3, [r7, #5]
 8000096:	4613      	mov	r3, r2
 8000098:	713b      	strb	r3, [r7, #4]
 800009a:	4b6e      	ldr	r3, [pc, #440]	; (8000254 <initGPIO+0x1d8>)
 800009c:	699b      	ldr	r3, [r3, #24]
 800009e:	79fa      	ldrb	r2, [r7, #7]
 80000a0:	3201      	adds	r2, #1
 80000a2:	2101      	movs	r1, #1
 80000a4:	fa01 f202 	lsl.w	r2, r1, r2
 80000a8:	4611      	mov	r1, r2
 80000aa:	4a6a      	ldr	r2, [pc, #424]	; (8000254 <initGPIO+0x1d8>)
 80000ac:	430b      	orrs	r3, r1
 80000ae:	6193      	str	r3, [r2, #24]
 80000b0:	79bb      	ldrb	r3, [r7, #6]
 80000b2:	2b07      	cmp	r3, #7
 80000b4:	d863      	bhi.n	800017e <initGPIO+0x102>
 80000b6:	79fb      	ldrb	r3, [r7, #7]
 80000b8:	2b01      	cmp	r3, #1
 80000ba:	d11d      	bne.n	80000f8 <initGPIO+0x7c>
 80000bc:	4b66      	ldr	r3, [pc, #408]	; (8000258 <initGPIO+0x1dc>)
 80000be:	681b      	ldr	r3, [r3, #0]
 80000c0:	79ba      	ldrb	r2, [r7, #6]
 80000c2:	0092      	lsls	r2, r2, #2
 80000c4:	210f      	movs	r1, #15
 80000c6:	fa01 f202 	lsl.w	r2, r1, r2
 80000ca:	43d2      	mvns	r2, r2
 80000cc:	4611      	mov	r1, r2
 80000ce:	4a62      	ldr	r2, [pc, #392]	; (8000258 <initGPIO+0x1dc>)
 80000d0:	400b      	ands	r3, r1
 80000d2:	6013      	str	r3, [r2, #0]
 80000d4:	4b60      	ldr	r3, [pc, #384]	; (8000258 <initGPIO+0x1dc>)
 80000d6:	681b      	ldr	r3, [r3, #0]
 80000d8:	7979      	ldrb	r1, [r7, #5]
 80000da:	79ba      	ldrb	r2, [r7, #6]
 80000dc:	0092      	lsls	r2, r2, #2
 80000de:	4091      	lsls	r1, r2
 80000e0:	7938      	ldrb	r0, [r7, #4]
 80000e2:	79ba      	ldrb	r2, [r7, #6]
 80000e4:	0092      	lsls	r2, r2, #2
 80000e6:	3202      	adds	r2, #2
 80000e8:	fa00 f202 	lsl.w	r2, r0, r2
 80000ec:	430a      	orrs	r2, r1
 80000ee:	4611      	mov	r1, r2
 80000f0:	4a59      	ldr	r2, [pc, #356]	; (8000258 <initGPIO+0x1dc>)
 80000f2:	430b      	orrs	r3, r1
 80000f4:	6013      	str	r3, [r2, #0]
 80000f6:	e0a7      	b.n	8000248 <initGPIO+0x1cc>
 80000f8:	79fb      	ldrb	r3, [r7, #7]
 80000fa:	2b02      	cmp	r3, #2
 80000fc:	d11d      	bne.n	800013a <initGPIO+0xbe>
 80000fe:	4b57      	ldr	r3, [pc, #348]	; (800025c <initGPIO+0x1e0>)
 8000100:	681b      	ldr	r3, [r3, #0]
 8000102:	79ba      	ldrb	r2, [r7, #6]
 8000104:	0092      	lsls	r2, r2, #2
 8000106:	210f      	movs	r1, #15
 8000108:	fa01 f202 	lsl.w	r2, r1, r2
 800010c:	43d2      	mvns	r2, r2
 800010e:	4611      	mov	r1, r2
 8000110:	4a52      	ldr	r2, [pc, #328]	; (800025c <initGPIO+0x1e0>)
 8000112:	400b      	ands	r3, r1
 8000114:	6013      	str	r3, [r2, #0]
 8000116:	4b51      	ldr	r3, [pc, #324]	; (800025c <initGPIO+0x1e0>)
 8000118:	681b      	ldr	r3, [r3, #0]
 800011a:	7979      	ldrb	r1, [r7, #5]
 800011c:	79ba      	ldrb	r2, [r7, #6]
 800011e:	0092      	lsls	r2, r2, #2
 8000120:	4091      	lsls	r1, r2
 8000122:	7938      	ldrb	r0, [r7, #4]
 8000124:	79ba      	ldrb	r2, [r7, #6]
 8000126:	0092      	lsls	r2, r2, #2
 8000128:	3202      	adds	r2, #2
 800012a:	fa00 f202 	lsl.w	r2, r0, r2
 800012e:	430a      	orrs	r2, r1
 8000130:	4611      	mov	r1, r2
 8000132:	4a4a      	ldr	r2, [pc, #296]	; (800025c <initGPIO+0x1e0>)
 8000134:	430b      	orrs	r3, r1
 8000136:	6013      	str	r3, [r2, #0]
 8000138:	e086      	b.n	8000248 <initGPIO+0x1cc>
 800013a:	79fb      	ldrb	r3, [r7, #7]
 800013c:	2b03      	cmp	r3, #3
 800013e:	f040 8083 	bne.w	8000248 <initGPIO+0x1cc>
 8000142:	4b47      	ldr	r3, [pc, #284]	; (8000260 <initGPIO+0x1e4>)
 8000144:	681b      	ldr	r3, [r3, #0]
 8000146:	79ba      	ldrb	r2, [r7, #6]
 8000148:	0092      	lsls	r2, r2, #2
 800014a:	210f      	movs	r1, #15
 800014c:	fa01 f202 	lsl.w	r2, r1, r2
 8000150:	43d2      	mvns	r2, r2
 8000152:	4611      	mov	r1, r2
 8000154:	4a42      	ldr	r2, [pc, #264]	; (8000260 <initGPIO+0x1e4>)
 8000156:	400b      	ands	r3, r1
 8000158:	6013      	str	r3, [r2, #0]
 800015a:	4b41      	ldr	r3, [pc, #260]	; (8000260 <initGPIO+0x1e4>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	7979      	ldrb	r1, [r7, #5]
 8000160:	79ba      	ldrb	r2, [r7, #6]
 8000162:	0092      	lsls	r2, r2, #2
 8000164:	4091      	lsls	r1, r2
 8000166:	7938      	ldrb	r0, [r7, #4]
 8000168:	79ba      	ldrb	r2, [r7, #6]
 800016a:	0092      	lsls	r2, r2, #2
 800016c:	3202      	adds	r2, #2
 800016e:	fa00 f202 	lsl.w	r2, r0, r2
 8000172:	430a      	orrs	r2, r1
 8000174:	4611      	mov	r1, r2
 8000176:	4a3a      	ldr	r2, [pc, #232]	; (8000260 <initGPIO+0x1e4>)
 8000178:	430b      	orrs	r3, r1
 800017a:	6013      	str	r3, [r2, #0]
 800017c:	e064      	b.n	8000248 <initGPIO+0x1cc>
 800017e:	79bb      	ldrb	r3, [r7, #6]
 8000180:	3b08      	subs	r3, #8
 8000182:	71bb      	strb	r3, [r7, #6]
 8000184:	79fb      	ldrb	r3, [r7, #7]
 8000186:	2b01      	cmp	r3, #1
 8000188:	d11d      	bne.n	80001c6 <initGPIO+0x14a>
 800018a:	4b33      	ldr	r3, [pc, #204]	; (8000258 <initGPIO+0x1dc>)
 800018c:	685b      	ldr	r3, [r3, #4]
 800018e:	79ba      	ldrb	r2, [r7, #6]
 8000190:	0092      	lsls	r2, r2, #2
 8000192:	210f      	movs	r1, #15
 8000194:	fa01 f202 	lsl.w	r2, r1, r2
 8000198:	43d2      	mvns	r2, r2
 800019a:	4611      	mov	r1, r2
 800019c:	4a2e      	ldr	r2, [pc, #184]	; (8000258 <initGPIO+0x1dc>)
 800019e:	400b      	ands	r3, r1
 80001a0:	6053      	str	r3, [r2, #4]
 80001a2:	4b2d      	ldr	r3, [pc, #180]	; (8000258 <initGPIO+0x1dc>)
 80001a4:	685b      	ldr	r3, [r3, #4]
 80001a6:	7979      	ldrb	r1, [r7, #5]
 80001a8:	79ba      	ldrb	r2, [r7, #6]
 80001aa:	0092      	lsls	r2, r2, #2
 80001ac:	4091      	lsls	r1, r2
 80001ae:	7938      	ldrb	r0, [r7, #4]
 80001b0:	79ba      	ldrb	r2, [r7, #6]
 80001b2:	0092      	lsls	r2, r2, #2
 80001b4:	3202      	adds	r2, #2
 80001b6:	fa00 f202 	lsl.w	r2, r0, r2
 80001ba:	430a      	orrs	r2, r1
 80001bc:	4611      	mov	r1, r2
 80001be:	4a26      	ldr	r2, [pc, #152]	; (8000258 <initGPIO+0x1dc>)
 80001c0:	430b      	orrs	r3, r1
 80001c2:	6053      	str	r3, [r2, #4]
 80001c4:	e040      	b.n	8000248 <initGPIO+0x1cc>
 80001c6:	79fb      	ldrb	r3, [r7, #7]
 80001c8:	2b02      	cmp	r3, #2
 80001ca:	d11d      	bne.n	8000208 <initGPIO+0x18c>
 80001cc:	4b23      	ldr	r3, [pc, #140]	; (800025c <initGPIO+0x1e0>)
 80001ce:	685b      	ldr	r3, [r3, #4]
 80001d0:	79ba      	ldrb	r2, [r7, #6]
 80001d2:	0092      	lsls	r2, r2, #2
 80001d4:	210f      	movs	r1, #15
 80001d6:	fa01 f202 	lsl.w	r2, r1, r2
 80001da:	43d2      	mvns	r2, r2
 80001dc:	4611      	mov	r1, r2
 80001de:	4a1f      	ldr	r2, [pc, #124]	; (800025c <initGPIO+0x1e0>)
 80001e0:	400b      	ands	r3, r1
 80001e2:	6053      	str	r3, [r2, #4]
 80001e4:	4b1d      	ldr	r3, [pc, #116]	; (800025c <initGPIO+0x1e0>)
 80001e6:	685b      	ldr	r3, [r3, #4]
 80001e8:	7979      	ldrb	r1, [r7, #5]
 80001ea:	79ba      	ldrb	r2, [r7, #6]
 80001ec:	0092      	lsls	r2, r2, #2
 80001ee:	4091      	lsls	r1, r2
 80001f0:	7938      	ldrb	r0, [r7, #4]
 80001f2:	79ba      	ldrb	r2, [r7, #6]
 80001f4:	0092      	lsls	r2, r2, #2
 80001f6:	3202      	adds	r2, #2
 80001f8:	fa00 f202 	lsl.w	r2, r0, r2
 80001fc:	430a      	orrs	r2, r1
 80001fe:	4611      	mov	r1, r2
 8000200:	4a16      	ldr	r2, [pc, #88]	; (800025c <initGPIO+0x1e0>)
 8000202:	430b      	orrs	r3, r1
 8000204:	6053      	str	r3, [r2, #4]
 8000206:	e01f      	b.n	8000248 <initGPIO+0x1cc>
 8000208:	79fb      	ldrb	r3, [r7, #7]
 800020a:	2b03      	cmp	r3, #3
 800020c:	d11c      	bne.n	8000248 <initGPIO+0x1cc>
 800020e:	4b14      	ldr	r3, [pc, #80]	; (8000260 <initGPIO+0x1e4>)
 8000210:	685b      	ldr	r3, [r3, #4]
 8000212:	79ba      	ldrb	r2, [r7, #6]
 8000214:	0092      	lsls	r2, r2, #2
 8000216:	210f      	movs	r1, #15
 8000218:	fa01 f202 	lsl.w	r2, r1, r2
 800021c:	43d2      	mvns	r2, r2
 800021e:	4611      	mov	r1, r2
 8000220:	4a0f      	ldr	r2, [pc, #60]	; (8000260 <initGPIO+0x1e4>)
 8000222:	400b      	ands	r3, r1
 8000224:	6053      	str	r3, [r2, #4]
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <initGPIO+0x1e4>)
 8000228:	685b      	ldr	r3, [r3, #4]
 800022a:	7979      	ldrb	r1, [r7, #5]
 800022c:	79ba      	ldrb	r2, [r7, #6]
 800022e:	0092      	lsls	r2, r2, #2
 8000230:	4091      	lsls	r1, r2
 8000232:	7938      	ldrb	r0, [r7, #4]
 8000234:	79ba      	ldrb	r2, [r7, #6]
 8000236:	0092      	lsls	r2, r2, #2
 8000238:	3202      	adds	r2, #2
 800023a:	fa00 f202 	lsl.w	r2, r0, r2
 800023e:	430a      	orrs	r2, r1
 8000240:	4611      	mov	r1, r2
 8000242:	4a07      	ldr	r2, [pc, #28]	; (8000260 <initGPIO+0x1e4>)
 8000244:	430b      	orrs	r3, r1
 8000246:	6053      	str	r3, [r2, #4]
 8000248:	bf00      	nop
 800024a:	3708      	adds	r7, #8
 800024c:	46bd      	mov	sp, r7
 800024e:	bc90      	pop	{r4, r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	40021000 	andmi	r1, r2, r0
 8000258:	40010800 	andmi	r0, r1, r0, lsl #16
 800025c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000260:	40011000 	andmi	r1, r1, r0

08000264 <writeGPIO>:
 8000264:	b480      	push	{r7}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	4603      	mov	r3, r0
 800026c:	71fb      	strb	r3, [r7, #7]
 800026e:	460b      	mov	r3, r1
 8000270:	71bb      	strb	r3, [r7, #6]
 8000272:	4613      	mov	r3, r2
 8000274:	717b      	strb	r3, [r7, #5]
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	2b01      	cmp	r3, #1
 800027a:	d119      	bne.n	80002b0 <writeGPIO+0x4c>
 800027c:	797b      	ldrb	r3, [r7, #5]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d00a      	beq.n	8000298 <writeGPIO+0x34>
 8000282:	4b2a      	ldr	r3, [pc, #168]	; (800032c <writeGPIO+0xc8>)
 8000284:	68db      	ldr	r3, [r3, #12]
 8000286:	7979      	ldrb	r1, [r7, #5]
 8000288:	79ba      	ldrb	r2, [r7, #6]
 800028a:	fa01 f202 	lsl.w	r2, r1, r2
 800028e:	4611      	mov	r1, r2
 8000290:	4a26      	ldr	r2, [pc, #152]	; (800032c <writeGPIO+0xc8>)
 8000292:	430b      	orrs	r3, r1
 8000294:	60d3      	str	r3, [r2, #12]
 8000296:	e044      	b.n	8000322 <writeGPIO+0xbe>
 8000298:	4b24      	ldr	r3, [pc, #144]	; (800032c <writeGPIO+0xc8>)
 800029a:	68db      	ldr	r3, [r3, #12]
 800029c:	79ba      	ldrb	r2, [r7, #6]
 800029e:	2101      	movs	r1, #1
 80002a0:	fa01 f202 	lsl.w	r2, r1, r2
 80002a4:	43d2      	mvns	r2, r2
 80002a6:	4611      	mov	r1, r2
 80002a8:	4a20      	ldr	r2, [pc, #128]	; (800032c <writeGPIO+0xc8>)
 80002aa:	400b      	ands	r3, r1
 80002ac:	60d3      	str	r3, [r2, #12]
 80002ae:	e038      	b.n	8000322 <writeGPIO+0xbe>
 80002b0:	79fb      	ldrb	r3, [r7, #7]
 80002b2:	2b02      	cmp	r3, #2
 80002b4:	d119      	bne.n	80002ea <writeGPIO+0x86>
 80002b6:	797b      	ldrb	r3, [r7, #5]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d00a      	beq.n	80002d2 <writeGPIO+0x6e>
 80002bc:	4b1c      	ldr	r3, [pc, #112]	; (8000330 <writeGPIO+0xcc>)
 80002be:	68db      	ldr	r3, [r3, #12]
 80002c0:	7979      	ldrb	r1, [r7, #5]
 80002c2:	79ba      	ldrb	r2, [r7, #6]
 80002c4:	fa01 f202 	lsl.w	r2, r1, r2
 80002c8:	4611      	mov	r1, r2
 80002ca:	4a19      	ldr	r2, [pc, #100]	; (8000330 <writeGPIO+0xcc>)
 80002cc:	430b      	orrs	r3, r1
 80002ce:	60d3      	str	r3, [r2, #12]
 80002d0:	e027      	b.n	8000322 <writeGPIO+0xbe>
 80002d2:	4b17      	ldr	r3, [pc, #92]	; (8000330 <writeGPIO+0xcc>)
 80002d4:	68db      	ldr	r3, [r3, #12]
 80002d6:	79ba      	ldrb	r2, [r7, #6]
 80002d8:	2101      	movs	r1, #1
 80002da:	fa01 f202 	lsl.w	r2, r1, r2
 80002de:	43d2      	mvns	r2, r2
 80002e0:	4611      	mov	r1, r2
 80002e2:	4a13      	ldr	r2, [pc, #76]	; (8000330 <writeGPIO+0xcc>)
 80002e4:	400b      	ands	r3, r1
 80002e6:	60d3      	str	r3, [r2, #12]
 80002e8:	e01b      	b.n	8000322 <writeGPIO+0xbe>
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	2b03      	cmp	r3, #3
 80002ee:	d118      	bne.n	8000322 <writeGPIO+0xbe>
 80002f0:	797b      	ldrb	r3, [r7, #5]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d00a      	beq.n	800030c <writeGPIO+0xa8>
 80002f6:	4b0f      	ldr	r3, [pc, #60]	; (8000334 <writeGPIO+0xd0>)
 80002f8:	68db      	ldr	r3, [r3, #12]
 80002fa:	7979      	ldrb	r1, [r7, #5]
 80002fc:	79ba      	ldrb	r2, [r7, #6]
 80002fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000302:	4611      	mov	r1, r2
 8000304:	4a0b      	ldr	r2, [pc, #44]	; (8000334 <writeGPIO+0xd0>)
 8000306:	430b      	orrs	r3, r1
 8000308:	60d3      	str	r3, [r2, #12]
 800030a:	e00a      	b.n	8000322 <writeGPIO+0xbe>
 800030c:	4b09      	ldr	r3, [pc, #36]	; (8000334 <writeGPIO+0xd0>)
 800030e:	68db      	ldr	r3, [r3, #12]
 8000310:	79ba      	ldrb	r2, [r7, #6]
 8000312:	2101      	movs	r1, #1
 8000314:	fa01 f202 	lsl.w	r2, r1, r2
 8000318:	43d2      	mvns	r2, r2
 800031a:	4611      	mov	r1, r2
 800031c:	4a05      	ldr	r2, [pc, #20]	; (8000334 <writeGPIO+0xd0>)
 800031e:	400b      	ands	r3, r1
 8000320:	60d3      	str	r3, [r2, #12]
 8000322:	bf00      	nop
 8000324:	370c      	adds	r7, #12
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr
 800032c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000330:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000334:	40011000 	andmi	r1, r1, r0

08000338 <readGPIO>:
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	4603      	mov	r3, r0
 8000340:	460a      	mov	r2, r1
 8000342:	71fb      	strb	r3, [r7, #7]
 8000344:	4613      	mov	r3, r2
 8000346:	71bb      	strb	r3, [r7, #6]
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	2b01      	cmp	r3, #1
 800034c:	d10a      	bne.n	8000364 <readGPIO+0x2c>
 800034e:	4b16      	ldr	r3, [pc, #88]	; (80003a8 <readGPIO+0x70>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	79ba      	ldrb	r2, [r7, #6]
 8000354:	2101      	movs	r1, #1
 8000356:	fa01 f202 	lsl.w	r2, r1, r2
 800035a:	401a      	ands	r2, r3
 800035c:	79bb      	ldrb	r3, [r7, #6]
 800035e:	fa22 f303 	lsr.w	r3, r2, r3
 8000362:	e01b      	b.n	800039c <readGPIO+0x64>
 8000364:	79fb      	ldrb	r3, [r7, #7]
 8000366:	2b02      	cmp	r3, #2
 8000368:	d10a      	bne.n	8000380 <readGPIO+0x48>
 800036a:	4b10      	ldr	r3, [pc, #64]	; (80003ac <readGPIO+0x74>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	79ba      	ldrb	r2, [r7, #6]
 8000370:	2101      	movs	r1, #1
 8000372:	fa01 f202 	lsl.w	r2, r1, r2
 8000376:	401a      	ands	r2, r3
 8000378:	79bb      	ldrb	r3, [r7, #6]
 800037a:	fa22 f303 	lsr.w	r3, r2, r3
 800037e:	e00d      	b.n	800039c <readGPIO+0x64>
 8000380:	79fb      	ldrb	r3, [r7, #7]
 8000382:	2b03      	cmp	r3, #3
 8000384:	d10a      	bne.n	800039c <readGPIO+0x64>
 8000386:	4b0a      	ldr	r3, [pc, #40]	; (80003b0 <readGPIO+0x78>)
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	79ba      	ldrb	r2, [r7, #6]
 800038c:	2101      	movs	r1, #1
 800038e:	fa01 f202 	lsl.w	r2, r1, r2
 8000392:	401a      	ands	r2, r3
 8000394:	79bb      	ldrb	r3, [r7, #6]
 8000396:	fa22 f303 	lsr.w	r3, r2, r3
 800039a:	e7ff      	b.n	800039c <readGPIO+0x64>
 800039c:	4618      	mov	r0, r3
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bc80      	pop	{r7}
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40010800 	andmi	r0, r1, r0, lsl #16
 80003ac:	40010c00 	andmi	r0, r1, r0, lsl #24
 80003b0:	40011000 	andmi	r1, r1, r0

080003b4 <toggleGPIO>:
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	460a      	mov	r2, r1
 80003be:	71fb      	strb	r3, [r7, #7]
 80003c0:	4613      	mov	r3, r2
 80003c2:	71bb      	strb	r3, [r7, #6]
 80003c4:	79ba      	ldrb	r2, [r7, #6]
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	4611      	mov	r1, r2
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ffb4 	bl	8000338 <readGPIO>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d006      	beq.n	80003e4 <toggleGPIO+0x30>
 80003d6:	79b9      	ldrb	r1, [r7, #6]
 80003d8:	79fb      	ldrb	r3, [r7, #7]
 80003da:	2200      	movs	r2, #0
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff ff41 	bl	8000264 <writeGPIO>
 80003e2:	e005      	b.n	80003f0 <toggleGPIO+0x3c>
 80003e4:	79b9      	ldrb	r1, [r7, #6]
 80003e6:	79fb      	ldrb	r3, [r7, #7]
 80003e8:	2201      	movs	r2, #1
 80003ea:	4618      	mov	r0, r3
 80003ec:	f7ff ff3a 	bl	8000264 <writeGPIO>
 80003f0:	bf00      	nop
 80003f2:	3708      	adds	r7, #8
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <i2c_init>:
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	460a      	mov	r2, r1
 8000402:	71fb      	strb	r3, [r7, #7]
 8000404:	4613      	mov	r3, r2
 8000406:	80bb      	strh	r3, [r7, #4]
 8000408:	4b33      	ldr	r3, [pc, #204]	; (80004d8 <i2c_init+0xe0>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a32      	ldr	r2, [pc, #200]	; (80004d8 <i2c_init+0xe0>)
 800040e:	f043 0301 	orr.w	r3, r3, #1
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	79fb      	ldrb	r3, [r7, #7]
 8000416:	2b01      	cmp	r3, #1
 8000418:	d12d      	bne.n	8000476 <i2c_init+0x7e>
 800041a:	4b2f      	ldr	r3, [pc, #188]	; (80004d8 <i2c_init+0xe0>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	4a2e      	ldr	r2, [pc, #184]	; (80004d8 <i2c_init+0xe0>)
 8000420:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000424:	61d3      	str	r3, [r2, #28]
 8000426:	2303      	movs	r3, #3
 8000428:	2203      	movs	r2, #3
 800042a:	2106      	movs	r1, #6
 800042c:	2002      	movs	r0, #2
 800042e:	f7ff fe25 	bl	800007c <initGPIO>
 8000432:	2303      	movs	r3, #3
 8000434:	2203      	movs	r2, #3
 8000436:	2107      	movs	r1, #7
 8000438:	2002      	movs	r0, #2
 800043a:	f7ff fe1f 	bl	800007c <initGPIO>
 800043e:	4b27      	ldr	r3, [pc, #156]	; (80004dc <i2c_init+0xe4>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a26      	ldr	r2, [pc, #152]	; (80004dc <i2c_init+0xe4>)
 8000444:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000448:	6013      	str	r3, [r2, #0]
 800044a:	4b24      	ldr	r3, [pc, #144]	; (80004dc <i2c_init+0xe4>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4a23      	ldr	r2, [pc, #140]	; (80004dc <i2c_init+0xe4>)
 8000450:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000454:	6013      	str	r3, [r2, #0]
 8000456:	4b21      	ldr	r3, [pc, #132]	; (80004dc <i2c_init+0xe4>)
 8000458:	2208      	movs	r2, #8
 800045a:	605a      	str	r2, [r3, #4]
 800045c:	4a1f      	ldr	r2, [pc, #124]	; (80004dc <i2c_init+0xe4>)
 800045e:	88bb      	ldrh	r3, [r7, #4]
 8000460:	61d3      	str	r3, [r2, #28]
 8000462:	4b1e      	ldr	r3, [pc, #120]	; (80004dc <i2c_init+0xe4>)
 8000464:	2209      	movs	r2, #9
 8000466:	621a      	str	r2, [r3, #32]
 8000468:	4b1c      	ldr	r3, [pc, #112]	; (80004dc <i2c_init+0xe4>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a1b      	ldr	r2, [pc, #108]	; (80004dc <i2c_init+0xe4>)
 800046e:	f043 0301 	orr.w	r3, r3, #1
 8000472:	6013      	str	r3, [r2, #0]
 8000474:	e02c      	b.n	80004d0 <i2c_init+0xd8>
 8000476:	4b18      	ldr	r3, [pc, #96]	; (80004d8 <i2c_init+0xe0>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	4a17      	ldr	r2, [pc, #92]	; (80004d8 <i2c_init+0xe0>)
 800047c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000480:	61d3      	str	r3, [r2, #28]
 8000482:	2303      	movs	r3, #3
 8000484:	2203      	movs	r2, #3
 8000486:	210a      	movs	r1, #10
 8000488:	2002      	movs	r0, #2
 800048a:	f7ff fdf7 	bl	800007c <initGPIO>
 800048e:	2303      	movs	r3, #3
 8000490:	2203      	movs	r2, #3
 8000492:	210b      	movs	r1, #11
 8000494:	2002      	movs	r0, #2
 8000496:	f7ff fdf1 	bl	800007c <initGPIO>
 800049a:	4b11      	ldr	r3, [pc, #68]	; (80004e0 <i2c_init+0xe8>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4a10      	ldr	r2, [pc, #64]	; (80004e0 <i2c_init+0xe8>)
 80004a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004a4:	6013      	str	r3, [r2, #0]
 80004a6:	4b0e      	ldr	r3, [pc, #56]	; (80004e0 <i2c_init+0xe8>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4a0d      	ldr	r2, [pc, #52]	; (80004e0 <i2c_init+0xe8>)
 80004ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80004b0:	6013      	str	r3, [r2, #0]
 80004b2:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <i2c_init+0xe8>)
 80004b4:	2208      	movs	r2, #8
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	4a09      	ldr	r2, [pc, #36]	; (80004e0 <i2c_init+0xe8>)
 80004ba:	88bb      	ldrh	r3, [r7, #4]
 80004bc:	61d3      	str	r3, [r2, #28]
 80004be:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <i2c_init+0xe8>)
 80004c0:	2209      	movs	r2, #9
 80004c2:	621a      	str	r2, [r3, #32]
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <i2c_init+0xe8>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <i2c_init+0xe8>)
 80004ca:	f043 0301 	orr.w	r3, r3, #1
 80004ce:	6013      	str	r3, [r2, #0]
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40021000 	andmi	r1, r2, r0
 80004dc:	40005400 	andmi	r5, r0, r0, lsl #8
 80004e0:	40005800 	andmi	r5, r0, r0, lsl #16

080004e4 <i2c_add>:
 80004e4:	b480      	push	{r7}
 80004e6:	b085      	sub	sp, #20
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
 80004ee:	460b      	mov	r3, r1
 80004f0:	71bb      	strb	r3, [r7, #6]
 80004f2:	4613      	mov	r3, r2
 80004f4:	717b      	strb	r3, [r7, #5]
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	d11e      	bne.n	800053a <i2c_add+0x56>
 80004fc:	79ba      	ldrb	r2, [r7, #6]
 80004fe:	797b      	ldrb	r3, [r7, #5]
 8000500:	4313      	orrs	r3, r2
 8000502:	b2da      	uxtb	r2, r3
 8000504:	4b22      	ldr	r3, [pc, #136]	; (8000590 <i2c_add+0xac>)
 8000506:	611a      	str	r2, [r3, #16]
 8000508:	bf00      	nop
 800050a:	4b21      	ldr	r3, [pc, #132]	; (8000590 <i2c_add+0xac>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	f003 0302 	and.w	r3, r3, #2
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0f9      	beq.n	800050a <i2c_add+0x26>
 8000516:	e009      	b.n	800052c <i2c_add+0x48>
 8000518:	4b1d      	ldr	r3, [pc, #116]	; (8000590 <i2c_add+0xac>)
 800051a:	695b      	ldr	r3, [r3, #20]
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	4b1c      	ldr	r3, [pc, #112]	; (8000590 <i2c_add+0xac>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	60fb      	str	r3, [r7, #12]
 8000524:	4b1a      	ldr	r3, [pc, #104]	; (8000590 <i2c_add+0xac>)
 8000526:	695b      	ldr	r3, [r3, #20]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d028      	beq.n	800057e <i2c_add+0x9a>
 800052c:	4b18      	ldr	r3, [pc, #96]	; (8000590 <i2c_add+0xac>)
 800052e:	695b      	ldr	r3, [r3, #20]
 8000530:	f003 0302 	and.w	r3, r3, #2
 8000534:	2b00      	cmp	r3, #0
 8000536:	d1ef      	bne.n	8000518 <i2c_add+0x34>
 8000538:	e024      	b.n	8000584 <i2c_add+0xa0>
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	2b02      	cmp	r3, #2
 800053e:	d121      	bne.n	8000584 <i2c_add+0xa0>
 8000540:	79ba      	ldrb	r2, [r7, #6]
 8000542:	797b      	ldrb	r3, [r7, #5]
 8000544:	4313      	orrs	r3, r2
 8000546:	b2da      	uxtb	r2, r3
 8000548:	4b12      	ldr	r3, [pc, #72]	; (8000594 <i2c_add+0xb0>)
 800054a:	611a      	str	r2, [r3, #16]
 800054c:	bf00      	nop
 800054e:	4b11      	ldr	r3, [pc, #68]	; (8000594 <i2c_add+0xb0>)
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	f003 0302 	and.w	r3, r3, #2
 8000556:	2b00      	cmp	r3, #0
 8000558:	d0f9      	beq.n	800054e <i2c_add+0x6a>
 800055a:	e009      	b.n	8000570 <i2c_add+0x8c>
 800055c:	4b0d      	ldr	r3, [pc, #52]	; (8000594 <i2c_add+0xb0>)
 800055e:	695b      	ldr	r3, [r3, #20]
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <i2c_add+0xb0>)
 8000564:	699b      	ldr	r3, [r3, #24]
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <i2c_add+0xb0>)
 800056a:	695b      	ldr	r3, [r3, #20]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d008      	beq.n	8000582 <i2c_add+0x9e>
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <i2c_add+0xb0>)
 8000572:	695b      	ldr	r3, [r3, #20]
 8000574:	f003 0302 	and.w	r3, r3, #2
 8000578:	2b00      	cmp	r3, #0
 800057a:	d1ef      	bne.n	800055c <i2c_add+0x78>
 800057c:	e002      	b.n	8000584 <i2c_add+0xa0>
 800057e:	bf00      	nop
 8000580:	e000      	b.n	8000584 <i2c_add+0xa0>
 8000582:	bf00      	nop
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	40005400 	andmi	r5, r0, r0, lsl #8
 8000594:	40005800 	andmi	r5, r0, r0, lsl #16

08000598 <i2c_start>:
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	71fb      	strb	r3, [r7, #7]
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d10d      	bne.n	80005c4 <i2c_start+0x2c>
 80005a8:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <i2c_start+0x58>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a10      	ldr	r2, [pc, #64]	; (80005f0 <i2c_start+0x58>)
 80005ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	bf00      	nop
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <i2c_start+0x58>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0f9      	beq.n	80005b6 <i2c_start+0x1e>
 80005c2:	e00f      	b.n	80005e4 <i2c_start+0x4c>
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	2b02      	cmp	r3, #2
 80005c8:	d10c      	bne.n	80005e4 <i2c_start+0x4c>
 80005ca:	4b0a      	ldr	r3, [pc, #40]	; (80005f4 <i2c_start+0x5c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	4a09      	ldr	r2, [pc, #36]	; (80005f4 <i2c_start+0x5c>)
 80005d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005d4:	6013      	str	r3, [r2, #0]
 80005d6:	bf00      	nop
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <i2c_start+0x5c>)
 80005da:	695b      	ldr	r3, [r3, #20]
 80005dc:	f003 0301 	and.w	r3, r3, #1
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d0f9      	beq.n	80005d8 <i2c_start+0x40>
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	40005400 	andmi	r5, r0, r0, lsl #8
 80005f4:	40005800 	andmi	r5, r0, r0, lsl #16

080005f8 <i2c_data>:
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	460a      	mov	r2, r1
 8000602:	71fb      	strb	r3, [r7, #7]
 8000604:	4613      	mov	r3, r2
 8000606:	71bb      	strb	r3, [r7, #6]
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d111      	bne.n	8000632 <i2c_data+0x3a>
 800060e:	bf00      	nop
 8000610:	4b14      	ldr	r3, [pc, #80]	; (8000664 <i2c_data+0x6c>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000618:	2b00      	cmp	r3, #0
 800061a:	d0f9      	beq.n	8000610 <i2c_data+0x18>
 800061c:	4a11      	ldr	r2, [pc, #68]	; (8000664 <i2c_data+0x6c>)
 800061e:	79bb      	ldrb	r3, [r7, #6]
 8000620:	6113      	str	r3, [r2, #16]
 8000622:	bf00      	nop
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <i2c_data+0x6c>)
 8000626:	695b      	ldr	r3, [r3, #20]
 8000628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800062c:	2b00      	cmp	r3, #0
 800062e:	d0f9      	beq.n	8000624 <i2c_data+0x2c>
 8000630:	e013      	b.n	800065a <i2c_data+0x62>
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b02      	cmp	r3, #2
 8000636:	d110      	bne.n	800065a <i2c_data+0x62>
 8000638:	bf00      	nop
 800063a:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <i2c_data+0x70>)
 800063c:	695b      	ldr	r3, [r3, #20]
 800063e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000642:	2b00      	cmp	r3, #0
 8000644:	d0f9      	beq.n	800063a <i2c_data+0x42>
 8000646:	4a08      	ldr	r2, [pc, #32]	; (8000668 <i2c_data+0x70>)
 8000648:	79bb      	ldrb	r3, [r7, #6]
 800064a:	6113      	str	r3, [r2, #16]
 800064c:	bf00      	nop
 800064e:	4b06      	ldr	r3, [pc, #24]	; (8000668 <i2c_data+0x70>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0f9      	beq.n	800064e <i2c_data+0x56>
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr
 8000664:	40005400 	andmi	r5, r0, r0, lsl #8
 8000668:	40005800 	andmi	r5, r0, r0, lsl #16

0800066c <i2c_stop>:
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d10c      	bne.n	8000696 <i2c_stop+0x2a>
 800067c:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <i2c_stop+0x54>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <i2c_stop+0x54>)
 8000684:	699b      	ldr	r3, [r3, #24]
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <i2c_stop+0x54>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a0c      	ldr	r2, [pc, #48]	; (80006c0 <i2c_stop+0x54>)
 800068e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	e00e      	b.n	80006b4 <i2c_stop+0x48>
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b02      	cmp	r3, #2
 800069a:	d10b      	bne.n	80006b4 <i2c_stop+0x48>
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <i2c_stop+0x58>)
 800069e:	695b      	ldr	r3, [r3, #20]
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <i2c_stop+0x58>)
 80006a4:	699b      	ldr	r3, [r3, #24]
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <i2c_stop+0x58>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a05      	ldr	r2, [pc, #20]	; (80006c4 <i2c_stop+0x58>)
 80006ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006b2:	6013      	str	r3, [r2, #0]
 80006b4:	bf00      	nop
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40005400 	andmi	r5, r0, r0, lsl #8
 80006c4:	40005800 	andmi	r5, r0, r0, lsl #16

080006c8 <i2c_write>:
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	603a      	str	r2, [r7, #0]
 80006d2:	71fb      	strb	r3, [r7, #7]
 80006d4:	460b      	mov	r3, r1
 80006d6:	71bb      	strb	r3, [r7, #6]
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff ff5a 	bl	8000598 <i2c_start>
 80006e4:	79b9      	ldrb	r1, [r7, #6]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2200      	movs	r2, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff fefa 	bl	80004e4 <i2c_add>
 80006f0:	e00b      	b.n	800070a <i2c_write+0x42>
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	683a      	ldr	r2, [r7, #0]
 80006f6:	4413      	add	r3, r2
 80006f8:	781a      	ldrb	r2, [r3, #0]
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	4611      	mov	r1, r2
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ff7a 	bl	80005f8 <i2c_data>
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	3301      	adds	r3, #1
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	4413      	add	r3, r2
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d1ed      	bne.n	80006f2 <i2c_write+0x2a>
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ffa7 	bl	800066c <i2c_stop>
 800071e:	bf00      	nop
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop

08000728 <oled_cmd_1byte>:
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	460a      	mov	r2, r1
 8000732:	71fb      	strb	r3, [r7, #7]
 8000734:	4613      	mov	r3, r2
 8000736:	71bb      	strb	r3, [r7, #6]
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2c 	bl	8000598 <i2c_start>
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	2200      	movs	r2, #0
 8000744:	2178      	movs	r1, #120	; 0x78
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fecc 	bl	80004e4 <i2c_add>
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff51 	bl	80005f8 <i2c_data>
 8000756:	79ba      	ldrb	r2, [r7, #6]
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	4611      	mov	r1, r2
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff4b 	bl	80005f8 <i2c_data>
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff81 	bl	800066c <i2c_stop>
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <oled_cmd_2byte>:
 8000772:	b580      	push	{r7, lr}
 8000774:	b084      	sub	sp, #16
 8000776:	af00      	add	r7, sp, #0
 8000778:	4603      	mov	r3, r0
 800077a:	6039      	str	r1, [r7, #0]
 800077c:	71fb      	strb	r3, [r7, #7]
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff07 	bl	8000598 <i2c_start>
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2200      	movs	r2, #0
 800078e:	2178      	movs	r1, #120	; 0x78
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff fea7 	bl	80004e4 <i2c_add>
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff2c 	bl	80005f8 <i2c_data>
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	e00b      	b.n	80007be <oled_cmd_2byte+0x4c>
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	683a      	ldr	r2, [r7, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	781a      	ldrb	r2, [r3, #0]
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	4611      	mov	r1, r2
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff20 	bl	80005f8 <i2c_data>
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	3301      	adds	r3, #1
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	ddf0      	ble.n	80007a6 <oled_cmd_2byte+0x34>
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff ff50 	bl	800066c <i2c_stop>
 80007cc:	bf00      	nop
 80007ce:	3710      	adds	r7, #16
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <oled_init>:
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	212d      	movs	r1, #45	; 0x2d
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fe08 	bl	80003f8 <i2c_init>
 80007e8:	f643 73a8 	movw	r3, #16296	; 0x3fa8
 80007ec:	84bb      	strh	r3, [r7, #36]	; 0x24
 80007ee:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	4611      	mov	r1, r2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ffbb 	bl	8000772 <oled_cmd_2byte>
 80007fc:	23d3      	movs	r3, #211	; 0xd3
 80007fe:	843b      	strh	r3, [r7, #32]
 8000800:	f107 0220 	add.w	r2, r7, #32
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ffb2 	bl	8000772 <oled_cmd_2byte>
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	2140      	movs	r1, #64	; 0x40
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff ff88 	bl	8000728 <oled_cmd_1byte>
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	21a1      	movs	r1, #161	; 0xa1
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff83 	bl	8000728 <oled_cmd_1byte>
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	21c8      	movs	r1, #200	; 0xc8
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff7e 	bl	8000728 <oled_cmd_1byte>
 800082c:	f241 23da 	movw	r3, #4826	; 0x12da
 8000830:	83bb      	strh	r3, [r7, #28]
 8000832:	f107 021c 	add.w	r2, r7, #28
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	4611      	mov	r1, r2
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff99 	bl	8000772 <oled_cmd_2byte>
 8000840:	f647 7381 	movw	r3, #32641	; 0x7f81
 8000844:	833b      	strh	r3, [r7, #24]
 8000846:	f107 0218 	add.w	r2, r7, #24
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4611      	mov	r1, r2
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff ff8f 	bl	8000772 <oled_cmd_2byte>
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	21a4      	movs	r1, #164	; 0xa4
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff ff65 	bl	8000728 <oled_cmd_1byte>
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	21a6      	movs	r1, #166	; 0xa6
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff60 	bl	8000728 <oled_cmd_1byte>
 8000868:	f248 03d5 	movw	r3, #32981	; 0x80d5
 800086c:	82bb      	strh	r3, [r7, #20]
 800086e:	f107 0214 	add.w	r2, r7, #20
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	4611      	mov	r1, r2
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ff7b 	bl	8000772 <oled_cmd_2byte>
 800087c:	f241 438d 	movw	r3, #5261	; 0x148d
 8000880:	823b      	strh	r3, [r7, #16]
 8000882:	f107 0210 	add.w	r2, r7, #16
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	4611      	mov	r1, r2
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ff71 	bl	8000772 <oled_cmd_2byte>
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	21af      	movs	r1, #175	; 0xaf
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff47 	bl	8000728 <oled_cmd_1byte>
 800089a:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800089e:	81bb      	strh	r3, [r7, #12]
 80008a0:	f107 020c 	add.w	r2, r7, #12
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	4611      	mov	r1, r2
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff ff62 	bl	8000772 <oled_cmd_2byte>
 80008ae:	bf00      	nop
 80008b0:	3728      	adds	r7, #40	; 0x28
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <oled_data>:
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b082      	sub	sp, #8
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	4603      	mov	r3, r0
 80008be:	460a      	mov	r2, r1
 80008c0:	71fb      	strb	r3, [r7, #7]
 80008c2:	4613      	mov	r3, r2
 80008c4:	71bb      	strb	r3, [r7, #6]
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe65 	bl	8000598 <i2c_start>
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	2200      	movs	r2, #0
 80008d2:	2178      	movs	r1, #120	; 0x78
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fe05 	bl	80004e4 <i2c_add>
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	2140      	movs	r1, #64	; 0x40
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fe8a 	bl	80005f8 <i2c_data>
 80008e4:	79ba      	ldrb	r2, [r7, #6]
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	4611      	mov	r1, r2
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff fe84 	bl	80005f8 <i2c_data>
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff feba 	bl	800066c <i2c_stop>
 80008f8:	bf00      	nop
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <oled_pos>:
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
 800090a:	460b      	mov	r3, r1
 800090c:	71bb      	strb	r3, [r7, #6]
 800090e:	4613      	mov	r3, r2
 8000910:	717b      	strb	r3, [r7, #5]
 8000912:	797b      	ldrb	r3, [r7, #5]
 8000914:	f003 030f 	and.w	r3, r3, #15
 8000918:	b2da      	uxtb	r2, r3
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4611      	mov	r1, r2
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff02 	bl	8000728 <oled_cmd_1byte>
 8000924:	797b      	ldrb	r3, [r7, #5]
 8000926:	091b      	lsrs	r3, r3, #4
 8000928:	b2db      	uxtb	r3, r3
 800092a:	3310      	adds	r3, #16
 800092c:	b2da      	uxtb	r2, r3
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	4611      	mov	r1, r2
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fef8 	bl	8000728 <oled_cmd_1byte>
 8000938:	79bb      	ldrb	r3, [r7, #6]
 800093a:	3b50      	subs	r3, #80	; 0x50
 800093c:	b2da      	uxtb	r2, r3
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	4611      	mov	r1, r2
 8000942:	4618      	mov	r0, r3
 8000944:	f7ff fef0 	bl	8000728 <oled_cmd_1byte>
 8000948:	bf00      	nop
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}

08000950 <oled_blank>:
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	2200      	movs	r2, #0
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff ffcd 	bl	8000900 <oled_pos>
 8000966:	2300      	movs	r3, #0
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	e010      	b.n	800098e <oled_blank+0x3e>
 800096c:	2300      	movs	r3, #0
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	e007      	b.n	8000982 <oled_blank+0x32>
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	2100      	movs	r1, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff ff9d 	bl	80008b6 <oled_data>
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	3301      	adds	r3, #1
 8000980:	60bb      	str	r3, [r7, #8]
 8000982:	68bb      	ldr	r3, [r7, #8]
 8000984:	2b7f      	cmp	r3, #127	; 0x7f
 8000986:	ddf4      	ble.n	8000972 <oled_blank+0x22>
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	3301      	adds	r3, #1
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	2b07      	cmp	r3, #7
 8000992:	ddeb      	ble.n	800096c <oled_blank+0x1c>
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	2200      	movs	r2, #0
 8000998:	2100      	movs	r1, #0
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff ffb0 	bl	8000900 <oled_pos>
 80009a0:	bf00      	nop
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <oled_print>:
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	6039      	str	r1, [r7, #0]
 80009b2:	71fb      	strb	r3, [r7, #7]
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	e01e      	b.n	80009f8 <oled_print+0x50>
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	e015      	b.n	80009ec <oled_print+0x44>
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	683a      	ldr	r2, [r7, #0]
 80009c4:	4413      	add	r3, r2
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	f1a3 0220 	sub.w	r2, r3, #32
 80009cc:	4910      	ldr	r1, [pc, #64]	; (8000a10 <oled_print+0x68>)
 80009ce:	4613      	mov	r3, r2
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	4413      	add	r3, r2
 80009d4:	18ca      	adds	r2, r1, r3
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	4413      	add	r3, r2
 80009da:	781a      	ldrb	r2, [r3, #0]
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	4611      	mov	r1, r2
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff ff68 	bl	80008b6 <oled_data>
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	3301      	adds	r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	dde6      	ble.n	80009c0 <oled_print+0x18>
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	3301      	adds	r3, #1
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	683a      	ldr	r2, [r7, #0]
 80009fc:	4413      	add	r3, r2
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d1da      	bne.n	80009ba <oled_print+0x12>
 8000a04:	bf00      	nop
 8000a06:	bf00      	nop
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	08001074 	stmdaeq	r0, {r2, r4, r5, r6, ip}

08000a14 <print_buffer>:
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	6039      	str	r1, [r7, #0]
 8000a1e:	71fb      	strb	r3, [r7, #7]
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	2200      	movs	r2, #0
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff ff6a 	bl	8000900 <oled_pos>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	e020      	b.n	8000a74 <print_buffer+0x60>
 8000a32:	2300      	movs	r3, #0
 8000a34:	60bb      	str	r3, [r7, #8]
 8000a36:	e017      	b.n	8000a68 <print_buffer+0x54>
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	b2d9      	uxtb	r1, r3
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	b2da      	uxtb	r2, r3
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff ff5c 	bl	8000900 <oled_pos>
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	025b      	lsls	r3, r3, #9
 8000a4c:	683a      	ldr	r2, [r7, #0]
 8000a4e:	4413      	add	r3, r2
 8000a50:	68ba      	ldr	r2, [r7, #8]
 8000a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff2a 	bl	80008b6 <oled_data>
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	3301      	adds	r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	2b7f      	cmp	r3, #127	; 0x7f
 8000a6c:	dde4      	ble.n	8000a38 <print_buffer+0x24>
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	3301      	adds	r3, #1
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2b07      	cmp	r3, #7
 8000a78:	dddb      	ble.n	8000a32 <print_buffer+0x1e>
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <oled_msg>:
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	71fb      	strb	r3, [r7, #7]
 8000a90:	460b      	mov	r3, r1
 8000a92:	71bb      	strb	r3, [r7, #6]
 8000a94:	4613      	mov	r3, r2
 8000a96:	717b      	strb	r3, [r7, #5]
 8000a98:	797a      	ldrb	r2, [r7, #5]
 8000a9a:	79b9      	ldrb	r1, [r7, #6]
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff ff2e 	bl	8000900 <oled_pos>
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	6839      	ldr	r1, [r7, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff7d 	bl	80009a8 <oled_print>
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <oled_Aprint>:
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b084      	sub	sp, #16
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	4603      	mov	r3, r0
 8000abe:	6039      	str	r1, [r7, #0]
 8000ac0:	71fb      	strb	r3, [r7, #7]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	e010      	b.n	8000aea <oled_Aprint+0x34>
 8000ac8:	490c      	ldr	r1, [pc, #48]	; (8000afc <oled_Aprint+0x46>)
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	4613      	mov	r3, r2
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	4413      	add	r3, r2
 8000ad2:	18ca      	adds	r2, r1, r3
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	781a      	ldrb	r2, [r3, #0]
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	4611      	mov	r1, r2
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fee9 	bl	80008b6 <oled_data>
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	ddeb      	ble.n	8000ac8 <oled_Aprint+0x12>
 8000af0:	bf00      	nop
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	08001074 	stmdaeq	r0, {r2, r4, r5, r6, ip}

08000b00 <oled_clock>:
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	6039      	str	r1, [r7, #0]
 8000b0a:	71fb      	strb	r3, [r7, #7]
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	4a16      	ldr	r2, [pc, #88]	; (8000b68 <oled_clock+0x68>)
 8000b10:	fb82 1203 	smull	r1, r2, r2, r3
 8000b14:	1092      	asrs	r2, r2, #2
 8000b16:	17db      	asrs	r3, r3, #31
 8000b18:	1ad1      	subs	r1, r2, r3
 8000b1a:	4b13      	ldr	r3, [pc, #76]	; (8000b68 <oled_clock+0x68>)
 8000b1c:	fb83 2301 	smull	r2, r3, r3, r1
 8000b20:	109a      	asrs	r2, r3, #2
 8000b22:	17cb      	asrs	r3, r1, #31
 8000b24:	1ad2      	subs	r2, r2, r3
 8000b26:	4613      	mov	r3, r2
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	4413      	add	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	1aca      	subs	r2, r1, r3
 8000b30:	3210      	adds	r2, #16
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff ffbd 	bl	8000ab6 <oled_Aprint>
 8000b3c:	6839      	ldr	r1, [r7, #0]
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <oled_clock+0x68>)
 8000b40:	fb83 2301 	smull	r2, r3, r3, r1
 8000b44:	109a      	asrs	r2, r3, #2
 8000b46:	17cb      	asrs	r3, r1, #31
 8000b48:	1ad2      	subs	r2, r2, r3
 8000b4a:	4613      	mov	r3, r2
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	4413      	add	r3, r2
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	1aca      	subs	r2, r1, r3
 8000b54:	3210      	adds	r2, #16
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4611      	mov	r1, r2
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff ffab 	bl	8000ab6 <oled_Aprint>
 8000b60:	bf00      	nop
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	66666667 	strbtvs	r6, [r6], -r7, ror #12

08000b6c <oled_clear_buffer>:
 8000b6c:	b480      	push	{r7}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	e013      	b.n	8000ba2 <oled_clear_buffer+0x36>
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	e00a      	b.n	8000b96 <oled_clear_buffer+0x2a>
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	025b      	lsls	r3, r3, #9
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	4413      	add	r3, r2
 8000b88:	68ba      	ldr	r2, [r7, #8]
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	3301      	adds	r3, #1
 8000b94:	60bb      	str	r3, [r7, #8]
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	2b7f      	cmp	r3, #127	; 0x7f
 8000b9a:	ddf1      	ble.n	8000b80 <oled_clear_buffer+0x14>
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	2b07      	cmp	r3, #7
 8000ba6:	dde8      	ble.n	8000b7a <oled_clear_buffer+0xe>
 8000ba8:	bf00      	nop
 8000baa:	bf00      	nop
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr

08000bb4 <oled_update_buffer>:
 8000bb4:	b480      	push	{r7}
 8000bb6:	b089      	sub	sp, #36	; 0x24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	607a      	str	r2, [r7, #4]
 8000bc0:	817b      	strh	r3, [r7, #10]
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
 8000bca:	e01a      	b.n	8000c02 <oled_update_buffer+0x4e>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61bb      	str	r3, [r7, #24]
 8000bd0:	e011      	b.n	8000bf6 <oled_update_buffer+0x42>
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	4a0e      	ldr	r2, [pc, #56]	; (8000c14 <oled_update_buffer+0x60>)
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000be0:	4619      	mov	r1, r3
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	025b      	lsls	r3, r3, #9
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	69ba      	ldr	r2, [r7, #24]
 8000bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	61bb      	str	r3, [r7, #24]
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	2b7f      	cmp	r3, #127	; 0x7f
 8000bfa:	ddea      	ble.n	8000bd2 <oled_update_buffer+0x1e>
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	61fb      	str	r3, [r7, #28]
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	2b07      	cmp	r3, #7
 8000c06:	dde1      	ble.n	8000bcc <oled_update_buffer+0x18>
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	3724      	adds	r7, #36	; 0x24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr
 8000c14:	20000908 	andcs	r0, r0, r8, lsl #18

08000c18 <__disable_irq>:
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <__disable_irq+0x1c>)
 8000c1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000c22:	4b04      	ldr	r3, [pc, #16]	; (8000c34 <__disable_irq+0x1c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000e100 	and	lr, r0, r0, lsl #2

08000c38 <__enable_irq>:
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <__enable_irq+0x18>)
 8000c3e:	6a1b      	ldr	r3, [r3, #32]
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <__enable_irq+0x18>)
 8000c42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c46:	621a      	str	r2, [r3, #32]
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr
 8000c50:	e000e100 	and	lr, r0, r0, lsl #2

08000c54 <systick_init>:
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <systick_init+0x28>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <systick_init+0x28>)
 8000c60:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <systick_init+0x28>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <systick_init+0x28>)
 8000c6e:	2205      	movs	r2, #5
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	bf00      	nop
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000e010 	and	lr, r0, r0, lsl r0

08000c80 <Delaymicro>:
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <Delaymicro+0x28>)
 8000c86:	2248      	movs	r2, #72	; 0x48
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <Delaymicro+0x28>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	bf00      	nop
 8000c92:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <Delaymicro+0x28>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d0f9      	beq.n	8000c92 <Delaymicro+0x12>
 8000c9e:	bf00      	nop
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr
 8000ca8:	e000e010 	and	lr, r0, r0, lsl r0

08000cac <DelayUs>:
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	e004      	b.n	8000cc0 <DelayUs+0x14>
 8000cb6:	f7ff ffe3 	bl	8000c80 <Delaymicro>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	3b01      	subs	r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d1f7      	bne.n	8000cb6 <DelayUs+0xa>
 8000cc6:	bf00      	nop
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <DelayMillis>:
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <DelayMillis+0x28>)
 8000cd6:	4a09      	ldr	r2, [pc, #36]	; (8000cfc <DelayMillis+0x2c>)
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <DelayMillis+0x28>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	bf00      	nop
 8000ce2:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <DelayMillis+0x28>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d0f9      	beq.n	8000ce2 <DelayMillis+0x12>
 8000cee:	bf00      	nop
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	e000e010 	and	lr, r0, r0, lsl r0
 8000cfc:	00011940 	andeq	r1, r1, r0, asr #18

08000d00 <DelayMs>:
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	e004      	b.n	8000d14 <DelayMs+0x14>
 8000d0a:	f7ff ffe1 	bl	8000cd0 <DelayMillis>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	3b01      	subs	r3, #1
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d1f7      	bne.n	8000d0a <DelayMs+0xa>
 8000d1a:	bf00      	nop
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <systick_int_start>:
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	f7ff ff76 	bl	8000c18 <__disable_irq>
 8000d2c:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <systick_int_start+0x30>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <systick_int_start+0x30>)
 8000d34:	4a08      	ldr	r2, [pc, #32]	; (8000d58 <systick_int_start+0x34>)
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <systick_int_start+0x30>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <systick_int_start+0x30>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a04      	ldr	r2, [pc, #16]	; (8000d54 <systick_int_start+0x30>)
 8000d44:	f043 0307 	orr.w	r3, r3, #7
 8000d48:	6013      	str	r3, [r2, #0]
 8000d4a:	f7ff ff75 	bl	8000c38 <__enable_irq>
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	e000e010 	and	lr, r0, r0, lsl r0
 8000d58:	006ddcff 	strdeq	sp, [sp], #-207	; 0xffffff31	; <UNPREDICTABLE>

08000d5c <systick_int>:
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	881b      	ldrh	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d019      	beq.n	8000da4 <systick_int+0x48>
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	330c      	adds	r3, #12
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d10d      	bne.n	8000d96 <systick_int+0x3a>
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	801a      	strh	r2, [r3, #0]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3302      	adds	r3, #2
 8000d84:	2201      	movs	r2, #1
 8000d86:	801a      	strh	r2, [r3, #0]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	330a      	adds	r3, #10
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	801a      	strh	r2, [r3, #0]
 8000d90:	f7ff ff60 	bl	8000c54 <systick_init>
 8000d94:	e041      	b.n	8000e1a <systick_int+0xbe>
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	330c      	adds	r3, #12
 8000d9a:	881a      	ldrh	r2, [r3, #0]
 8000d9c:	3a01      	subs	r2, #1
 8000d9e:	b292      	uxth	r2, r2
 8000da0:	801a      	strh	r2, [r3, #0]
 8000da2:	e03a      	b.n	8000e1a <systick_int+0xbe>
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d019      	beq.n	8000de0 <systick_int+0x84>
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	330c      	adds	r3, #12
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d10d      	bne.n	8000dd2 <systick_int+0x76>
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	2200      	movs	r2, #0
 8000dba:	801a      	strh	r2, [r3, #0]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	801a      	strh	r2, [r3, #0]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	330a      	adds	r3, #10
 8000dc8:	2200      	movs	r2, #0
 8000dca:	801a      	strh	r2, [r3, #0]
 8000dcc:	f7ff ff42 	bl	8000c54 <systick_init>
 8000dd0:	e023      	b.n	8000e1a <systick_int+0xbe>
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	330c      	adds	r3, #12
 8000dd6:	881a      	ldrh	r2, [r3, #0]
 8000dd8:	3a01      	subs	r2, #1
 8000dda:	b292      	uxth	r2, r2
 8000ddc:	801a      	strh	r2, [r3, #0]
 8000dde:	e01c      	b.n	8000e1a <systick_int+0xbe>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d018      	beq.n	8000e1a <systick_int+0xbe>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	330c      	adds	r3, #12
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10d      	bne.n	8000e0e <systick_int+0xb2>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2200      	movs	r2, #0
 8000df6:	801a      	strh	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	801a      	strh	r2, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	330a      	adds	r3, #10
 8000e04:	2200      	movs	r2, #0
 8000e06:	801a      	strh	r2, [r3, #0]
 8000e08:	f7ff ff24 	bl	8000c54 <systick_init>
 8000e0c:	e005      	b.n	8000e1a <systick_int+0xbe>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	330c      	adds	r3, #12
 8000e12:	881a      	ldrh	r2, [r3, #0]
 8000e14:	3a01      	subs	r2, #1
 8000e16:	b292      	uxth	r2, r2
 8000e18:	801a      	strh	r2, [r3, #0]
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop

08000e24 <Reset_Handler>:
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <Reset_Handler+0x4c>)
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <Reset_Handler+0x50>)
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	e007      	b.n	8000e44 <Reset_Handler+0x20>
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	1d13      	adds	r3, r2, #4
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	1d19      	adds	r1, r3, #4
 8000e3e:	6039      	str	r1, [r7, #0]
 8000e40:	6812      	ldr	r2, [r2, #0]
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	4a0c      	ldr	r2, [pc, #48]	; (8000e78 <Reset_Handler+0x54>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d3f3      	bcc.n	8000e34 <Reset_Handler+0x10>
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <Reset_Handler+0x58>)
 8000e4e:	603b      	str	r3, [r7, #0]
 8000e50:	e004      	b.n	8000e5c <Reset_Handler+0x38>
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	1d1a      	adds	r2, r3, #4
 8000e56:	603a      	str	r2, [r7, #0]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	4a08      	ldr	r2, [pc, #32]	; (8000e80 <Reset_Handler+0x5c>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d3f6      	bcc.n	8000e52 <Reset_Handler+0x2e>
 8000e64:	f7ff f8ec 	bl	8000040 <main>
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
 8000e74:	20000000 	andcs	r0, r0, r0
 8000e78:	20001208 	andcs	r1, r0, r8, lsl #4
 8000e7c:	20001208 	andcs	r1, r0, r8, lsl #4
 8000e80:	20002208 	andcs	r2, r0, r8, lsl #4

08000e84 <SysTick_Handler>:
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	210d      	movs	r1, #13
 8000e8a:	2003      	movs	r0, #3
 8000e8c:	f7ff fa92 	bl	80003b4 <toggleGPIO>
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <ASCII>:
 8000e94:	00000000 	andeq	r0, r0, r0
 8000e98:	5f000000 	svcpl	0x00000000
 8000e9c:	07000000 	streq	r0, [r0, -r0]
 8000ea0:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8000ea4:	147f147f 	ldrbtne	r1, [pc], #-1151	; 8000eac <ASCII+0x18>
 8000ea8:	2a7f2a24 	bcs	9fcb740 <_etext+0x1fca4ec>
 8000eac:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8000eb0:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8000eb4:	00502255 	subseq	r2, r0, r5, asr r2
 8000eb8:	00000305 	andeq	r0, r0, r5, lsl #6
 8000ebc:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8000ec0:	22410000 	subcs	r0, r1, #0
 8000ec4:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8000ec8:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 8000ecc:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8000ed0:	00305000 	eorseq	r5, r0, r0
 8000ed4:	08080800 	stmdaeq	r8, {fp}
 8000ed8:	60000808 	andvs	r0, r0, r8, lsl #16
 8000edc:	20000060 	andcs	r0, r0, r0, rrx
 8000ee0:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8000ee4:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8000ee8:	7f42003e 	svcvc	0x0042003e
 8000eec:	61420040 	cmpvs	r2, r0, asr #32
 8000ef0:	21464951 	cmpcs	r6, r1, asr r9
 8000ef4:	314b4541 	cmpcc	fp, r1, asr #10
 8000ef8:	7f121418 	svcvc	0x00121418
 8000efc:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8000f00:	4a3c3945 	bmi	8f0f41c <_etext+0xf0e1c8>
 8000f04:	01304949 	teqeq	r0, r9, asr #18
 8000f08:	03050971 	movweq	r0, #22897	; 0x5971
 8000f0c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8000f10:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8000f14:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8000f18:	00000036 	andeq	r0, r0, r6, lsr r0
 8000f1c:	00003656 	andeq	r3, r0, r6, asr r6
 8000f20:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8000f24:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8000f28:	41001414 	tstmi	r0, r4, lsl r4
 8000f2c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8000f30:	06095101 	streq	r5, [r9], -r1, lsl #2
 8000f34:	41794932 	cmnmi	r9, r2, lsr r9
 8000f38:	11117e3e 	tstne	r1, lr, lsr lr
 8000f3c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8000f40:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8000f44:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8000f48:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 8000f4c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8000f50:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8000f54:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8000f58:	7a494941 	bvc	9253464 <_etext+0x1252210>
 8000f5c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8000f60:	7f41007f 	svcvc	0x0041007f
 8000f64:	40200041 	eormi	r0, r0, r1, asr #32
 8000f68:	7f013f41 	svcvc	0x00013f41
 8000f6c:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8000f70:	4040407f 	submi	r4, r0, pc, ror r0
 8000f74:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 8000f78:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8000f80 <ASCII+0xec>
 8000f7c:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8000f80:	3e414141 	dvfccsm	f4, f1, f1
 8000f84:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8000f88:	51413e06 	cmppl	r1, r6, lsl #28
 8000f8c:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8000f90:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8000f94:	31494949 	cmpcc	r9, r9, asr #18
 8000f98:	017f0101 	cmneq	pc, r1, lsl #2
 8000f9c:	40403f01 	submi	r3, r0, r1, lsl #30
 8000fa0:	201f3f40 	andscs	r3, pc, r0, asr #30
 8000fa4:	3f1f2040 	svccc	0x001f2040
 8000fa8:	3f403840 	svccc	0x00403840
 8000fac:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8000fb0:	70080763 	andvc	r0, r8, r3, ror #14
 8000fb4:	51610708 	cmnpl	r1, r8, lsl #14
 8000fb8:	00434549 	subeq	r4, r3, r9, asr #10
 8000fbc:	0041417f 	subeq	r4, r1, pc, ror r1
 8000fc0:	10080402 	andne	r0, r8, r2, lsl #8
 8000fc4:	41410020 	cmpmi	r1, r0, lsr #32
 8000fc8:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8000fcc:	40040201 	andmi	r0, r4, r1, lsl #4
 8000fd0:	40404040 	submi	r4, r0, r0, asr #32
 8000fd4:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8000fd8:	54542000 	ldrbpl	r2, [r4], #-0
 8000fdc:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8000fe0:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8000fe4:	20444444 	subcs	r4, r4, r4, asr #8
 8000fe8:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 8000fec:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8000ff0:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8000ff4:	0c020109 	stfeqs	f0, [r2], {9}
 8000ff8:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 8000ffc:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001000:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001004:	40200040 	eormi	r0, r0, r0, asr #32
 8001008:	7f003d44 	svcvc	0x00003d44
 800100c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001010:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001014:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001018:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800101c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001020:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001024:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001028:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800102c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001030:	48080404 	stmdami	r8, {r2, sl}
 8001034:	20545454 	subscs	r5, r4, r4, asr r4
 8001038:	40443f04 	submi	r3, r4, r4, lsl #30
 800103c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001040:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001044:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001048:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 800104c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001050:	50500c44 	subspl	r0, r0, r4, asr #24
 8001054:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001058:	00444c54 	subeq	r4, r4, r4, asr ip
 800105c:	00413608 	subeq	r3, r1, r8, lsl #12
 8001060:	007f0000 	rsbseq	r0, pc, r0
 8001064:	36410000 	strbcc	r0, [r1], -r0
 8001068:	08100008 	ldmdaeq	r0, {r3}
 800106c:	78081008 	stmdavc	r8, {r3, ip}
 8001070:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

08001074 <ASCII>:
 8001074:	00000000 	andeq	r0, r0, r0
 8001078:	5f000000 	svcpl	0x00000000
 800107c:	07000000 	streq	r0, [r0, -r0]
 8001080:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001084:	147f147f 	ldrbtne	r1, [pc], #-1151	; 800108c <ASCII+0x18>
 8001088:	2a7f2a24 	bcs	9fcb920 <_etext+0x1fca6cc>
 800108c:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001090:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001094:	00502255 	subseq	r2, r0, r5, asr r2
 8001098:	00000305 	andeq	r0, r0, r5, lsl #6
 800109c:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 80010a0:	22410000 	subcs	r0, r1, #0
 80010a4:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 80010a8:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 80010ac:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 80010b0:	00305000 	eorseq	r5, r0, r0
 80010b4:	08080800 	stmdaeq	r8, {fp}
 80010b8:	60000808 	andvs	r0, r0, r8, lsl #16
 80010bc:	20000060 	andcs	r0, r0, r0, rrx
 80010c0:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 80010c4:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 80010c8:	7f42003e 	svcvc	0x0042003e
 80010cc:	61420040 	cmpvs	r2, r0, asr #32
 80010d0:	21464951 	cmpcs	r6, r1, asr r9
 80010d4:	314b4541 	cmpcc	fp, r1, asr #10
 80010d8:	7f121418 	svcvc	0x00121418
 80010dc:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 80010e0:	4a3c3945 	bmi	8f0f5fc <_etext+0xf0e3a8>
 80010e4:	01304949 	teqeq	r0, r9, asr #18
 80010e8:	03050971 	movweq	r0, #22897	; 0x5971
 80010ec:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 80010f0:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 80010f4:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 80010f8:	00000036 	andeq	r0, r0, r6, lsr r0
 80010fc:	00003656 	andeq	r3, r0, r6, asr r6
 8001100:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001104:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001108:	41001414 	tstmi	r0, r4, lsl r4
 800110c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001110:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001114:	41794932 	cmnmi	r9, r2, lsr r9
 8001118:	11117e3e 	tstne	r1, lr, lsr lr
 800111c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001120:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8001124:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8001128:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 800112c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001130:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001134:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8001138:	7a494941 	bvc	9253644 <_etext+0x12523f0>
 800113c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8001140:	7f41007f 	svcvc	0x0041007f
 8001144:	40200041 	eormi	r0, r0, r1, asr #32
 8001148:	7f013f41 	svcvc	0x00013f41
 800114c:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001150:	4040407f 	submi	r4, r0, pc, ror r0
 8001154:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 8001158:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001160 <ASCII+0xec>
 800115c:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001160:	3e414141 	dvfccsm	f4, f1, f1
 8001164:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8001168:	51413e06 	cmppl	r1, r6, lsl #28
 800116c:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001170:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001174:	31494949 	cmpcc	r9, r9, asr #18
 8001178:	017f0101 	cmneq	pc, r1, lsl #2
 800117c:	40403f01 	submi	r3, r0, r1, lsl #30
 8001180:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001184:	3f1f2040 	svccc	0x001f2040
 8001188:	3f403840 	svccc	0x00403840
 800118c:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001190:	70080763 	andvc	r0, r8, r3, ror #14
 8001194:	51610708 	cmnpl	r1, r8, lsl #14
 8001198:	00434549 	subeq	r4, r3, r9, asr #10
 800119c:	0041417f 	subeq	r4, r1, pc, ror r1
 80011a0:	10080402 	andne	r0, r8, r2, lsl #8
 80011a4:	41410020 	cmpmi	r1, r0, lsr #32
 80011a8:	0204007f 	andeq	r0, r4, #127	; 0x7f
 80011ac:	40040201 	andmi	r0, r4, r1, lsl #4
 80011b0:	40404040 	submi	r4, r0, r0, asr #32
 80011b4:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 80011b8:	54542000 	ldrbpl	r2, [r4], #-0
 80011bc:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80011c0:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 80011c4:	20444444 	subcs	r4, r4, r4, asr #8
 80011c8:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 80011cc:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 80011d0:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 80011d4:	0c020109 	stfeqs	f0, [r2], {9}
 80011d8:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 80011dc:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 80011e0:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 80011e4:	40200040 	eormi	r0, r0, r0, asr #32
 80011e8:	7f003d44 	svcvc	0x00003d44
 80011ec:	00442810 	subeq	r2, r4, r0, lsl r8
 80011f0:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 80011f4:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 80011f8:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 80011fc:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001200:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001204:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001208:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800120c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001210:	48080404 	stmdami	r8, {r2, sl}
 8001214:	20545454 	subscs	r5, r4, r4, asr r4
 8001218:	40443f04 	submi	r3, r4, r4, lsl #30
 800121c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001220:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001224:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001228:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 800122c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001230:	50500c44 	subspl	r0, r0, r4, asr #24
 8001234:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001238:	00444c54 	subeq	r4, r4, r4, asr ip
 800123c:	00413608 	subeq	r3, r1, r8, lsl #12
 8001240:	007f0000 	rsbseq	r0, pc, r0
 8001244:	36410000 	strbcc	r0, [r1], -r0
 8001248:	08100008 	ldmdaeq	r0, {r3}
 800124c:	78081008 	stmdavc	r8, {r3, ip}
 8001250:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

Disassembly of section .data:

20000000 <Goku2_rows>:
20000000:	 	addeq	r0, r0, r9

20000002 <Goku2_cols>:
20000002:	 			; <UNDEFINED> instruction: 0xffff0080

20000004 <Goku2>:
20000004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000000c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000001c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000020:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000024:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000028:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000002c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000034:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000003c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000040:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000044:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000004c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000050:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000058:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000005c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000068:	007fffff 	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
2000006c:	003e007f 	eorseq	r0, lr, pc, ror r0
20000070:	003c003e 	eorseq	r0, ip, lr, lsr r0
20000074:	003b0039 	eorseq	r0, fp, r9, lsr r0
20000078:	00070033 	andeq	r0, r7, r3, lsr r0
2000007c:	00c7008f 	sbceq	r0, r7, pc, lsl #1
20000080:	00e300c3 	rsceq	r0, r3, r3, asr #1
20000084:	00f000e1 	rscseq	r0, r0, r1, ror #1
20000088:	00f800f0 	ldrshteq	r0, [r8], #0
2000008c:	00f800f8 	ldrshteq	r0, [r8], #8
20000090:	00f800f8 	ldrshteq	r0, [r8], #8
20000094:	00f800f8 	ldrshteq	r0, [r8], #8
20000098:	00f800f8 	ldrshteq	r0, [r8], #8
2000009c:	00f000f0 	ldrshteq	r0, [r0], #0
200000a0:	00300070 	eorseq	r0, r0, r0, ror r0
200000a4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
200000cc:	00c000c0 	sbceq	r0, r0, r0, asr #1
200000d0:	00000080 	andeq	r0, r0, r0, lsl #1
200000d4:	00000000 	andeq	r0, r0, r0
200000d8:	00010001 	andeq	r0, r1, r1
200000dc:	00f70003 	rscseq	r0, r7, r3
200000e0:	00bf00ef 	adcseq	r0, pc, pc, ror #1
200000e4:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200000e8:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200000ec:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200000f0:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200000f4:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200000f8:	008f001f 	addeq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200000fc:	008f008f 	addeq	r0, pc, pc, lsl #1
20000100:	00cf004f 	sbceq	r0, pc, pc, asr #32
20000104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000010c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000011c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000012c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000013c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000148:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000014c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000154:	003f007f 	eorseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20000158:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
2000015c:	0007000f 	andeq	r0, r7, pc
20000160:	00010003 	andeq	r0, r1, r3
20000164:	00000001 	andeq	r0, r0, r1
	...
20000174:	00020000 	andeq	r0, r2, r0
20000178:	00010001 	andeq	r0, r1, r1
2000017c:	00000001 	andeq	r0, r0, r1
	...
20000190:	00810001 	addeq	r0, r1, r1
20000194:	000300c3 	andeq	r0, r3, r3, asr #1
20000198:	00030003 	andeq	r0, r3, r3
2000019c:	00e000c1 	rsceq	r0, r0, r1, asr #1
200001a0:	00f000e0 	rscseq	r0, r0, r0, ror #1
200001a4:	00f400f8 	ldrshteq	r0, [r4], #8
200001a8:	00fc00f8 	ldrshteq	r0, [ip], #8
200001ac:	00fe00fc 	ldrshteq	r0, [lr], #12
200001b0:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
200001b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001b8:	00fe00fe 	ldrshteq	r0, [lr], #14
200001bc:	00f800f8 	ldrshteq	r0, [r8], #8
200001c0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
200001c4:	00040000 	andeq	r0, r4, r0
200001c8:	00e00038 	rsceq	r0, r0, r8, lsr r0
200001cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001d4:	0000007e 	andeq	r0, r0, lr, ror r0
200001d8:	00f00000 	rscseq	r0, r0, r0
200001dc:	00f700f0 	ldrshteq	r0, [r7], #0
200001e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001e4:	00f000fe 	ldrshteq	r0, [r0], #14
200001e8:	00800080 	addeq	r0, r0, r0, lsl #1
200001ec:	00c200c0 	sbceq	r0, r2, r0, asr #1
200001f0:	00c300c2 	sbceq	r0, r3, r2, asr #1
200001f4:	00c300c3 	sbceq	r0, r3, r3, asr #1
200001f8:	00610061 	rsbeq	r0, r1, r1, rrx
200001fc:	00200020 	eoreq	r0, r0, r0, lsr #32
20000200:	00810021 	addeq	r0, r1, r1, lsr #32
20000204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000208:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000020c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000210:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000214:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000218:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000021c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000220:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000228:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000022c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000230:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000234:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000023c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000240:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000248:	001f007f 	andseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
2000024c:	0043000f 	subeq	r0, r3, pc
20000250:	00600041 	rsbeq	r0, r0, r1, asr #32
20000254:	00200020 	eoreq	r0, r0, r0, lsr #32
20000258:	00300030 	eorseq	r0, r0, r0, lsr r0
2000025c:	00700030 	rsbseq	r0, r0, r0, lsr r0
20000260:	00780078 	rsbseq	r0, r8, r8, ror r0
20000264:	007c007c 	rsbseq	r0, ip, ip, ror r0
20000268:	007c007c 	rsbseq	r0, ip, ip, ror r0
2000026c:	00fc007c 	rscseq	r0, ip, ip, ror r0
20000270:	00fc00fc 	ldrshteq	r0, [ip], #12
20000274:	00fc00fc 	ldrshteq	r0, [ip], #12
20000278:	00f800fc 	ldrshteq	r0, [r8], #12
2000027c:	001800f8 	ldrsheq	r0, [r8], -r8
20000280:	00000000 	andeq	r0, r0, r0
20000284:	00800000 	addeq	r0, r0, r0
20000288:	00f400e0 	rscseq	r0, r4, r0, ror #1
2000028c:	ffff00fa 			; <UNDEFINED> instruction: 0xffff00fa
20000290:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000294:	00800003 	addeq	r0, r0, r3
20000298:	ffff00fc 			; <UNDEFINED> instruction: 0xffff00fc
2000029c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002b4:	0037007f 	eorseq	r0, r7, pc, ror r0
200002b8:	00030017 	andeq	r0, r3, r7, lsl r0
200002bc:	00830001 	addeq	r0, r3, r1
200002c0:	00070083 	andeq	r0, r7, r3, lsl #1
200002c4:	00f000c0 	rscseq	r0, r0, r0, asr #1
200002c8:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
200002cc:	00dfffff 	ldrsheq	pc, [pc], #255	; <UNPREDICTABLE>
200002d0:	00010027 	andeq	r0, r1, r7, lsr #32
200002d4:	00400000 	subeq	r0, r0, r0
200002d8:	00df00b0 	ldrheq	r0, [pc], #0	; <UNPREDICTABLE>
200002dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000300:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000030c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000310:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000314:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000031c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000032c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000334:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000033c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000348:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000034c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000350:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000354:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000035c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000360:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
20000364:	00fe00fe 	ldrshteq	r0, [lr], #14
20000368:	00fe00fe 	ldrshteq	r0, [lr], #14
2000036c:	00fc00fc 	ldrshteq	r0, [ip], #12
20000370:	00fc00fc 	ldrshteq	r0, [ip], #12
20000374:	00f900f8 	ldrshteq	r0, [r9], #8
20000378:	007100f9 	ldrshteq	r0, [r1], #-9
2000037c:	00000073 	andeq	r0, r0, r3, ror r0
20000380:	00f80080 	rscseq	r0, r8, r0, lsl #1
20000384:	009f00be 	ldrheq	r0, [pc], lr
20000388:	00df008f 	sbcseq	r0, pc, pc, lsl #1
2000038c:	ffff00df 			; <UNDEFINED> instruction: 0xffff00df
20000390:	000f00c7 	andeq	r0, pc, r7, asr #1
20000394:	000f001c 	andeq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
20000398:	001f000f 	andseq	r0, pc, pc
2000039c:	0031001b 	eorseq	r0, r1, fp, lsl r0
200003a0:	00630021 	rsbeq	r0, r3, r1, lsr #32
200003a4:	00070007 	andeq	r0, r7, r7
200003a8:	000f0007 	andeq	r0, pc, r7
200003ac:	00230007 	eoreq	r0, r3, r7
200003b0:	00100031 	andseq	r0, r0, r1, lsr r0
200003b4:	000c0018 	andeq	r0, ip, r8, lsl r0
200003b8:	0006000e 	andeq	r0, r6, lr
200003bc:	00030003 	andeq	r0, r3, r3
200003c0:	00030003 	andeq	r0, r3, r3
200003c4:	00070003 	andeq	r0, r7, r3
200003c8:	00030003 	andeq	r0, r3, r3
200003cc:	00010001 	andeq	r0, r1, r1
200003d0:	00040008 	andeq	r0, r4, r8
200003d4:	ffff00f6 			; <UNDEFINED> instruction: 0xffff00f6
200003d8:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200003dc:	00000001 	andeq	r0, r0, r1
200003e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003ec:	00ef00ef 	rsceq	r0, pc, pc, ror #1
200003f0:	006300e7 	rsbeq	r0, r3, r7, ror #1
200003f4:	00610063 	rsbeq	r0, r1, r3, rrx
200003f8:	00a100e1 	adceq	r0, r1, r1, ror #1
200003fc:	00a100a1 	adceq	r0, r1, r1, lsr #1
20000400:	00d300c3 	sbcseq	r0, r3, r3, asr #1
20000404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000040c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000410:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000041c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000428:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000042c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000430:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000434:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000438:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000043c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000440:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000444:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000448:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000044c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000450:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000045c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000046c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000470:	00fb00f7 	ldrshteq	r0, [fp], #7
20000474:	00fd00fb 	ldrshteq	r0, [sp], #11
20000478:	00fe00fc 	ldrshteq	r0, [lr], #12
2000047c:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
20000480:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000484:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000048c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000490:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
20000494:	000000e0 	andeq	r0, r0, r0, ror #1
20000498:	00080000 	andeq	r0, r8, r0
2000049c:	00180018 	andseq	r0, r8, r8, lsl r0
200004a0:	00080018 	andeq	r0, r8, r8, lsl r0
200004a4:	00180060 	andseq	r0, r8, r0, rrx
200004a8:	00000080 	andeq	r0, r0, r0, lsl #1
200004ac:	00000000 	andeq	r0, r0, r0
200004b0:	000c0000 	andeq	r0, ip, r0
200004b4:	001c000c 	andseq	r0, ip, ip
200004b8:	000c001c 	andeq	r0, ip, ip, lsl r0
200004bc:	0004000c 	andeq	r0, r4, ip
200004c0:	00000004 	andeq	r0, r0, r4
	...
200004d0:	000e0000 	andeq	r0, lr, r0
200004d4:	00430007 	subeq	r0, r3, r7
200004d8:	00700060 	rsbseq	r0, r0, r0, rrx
200004dc:	00bf00f8 	ldrshteq	r0, [pc], r8
200004e0:	00b300b7 	ldrhteq	r0, [r3], r7
200004e4:	00f700b3 	ldrhteq	r0, [r7], #3
200004e8:	00d500d5 	ldrsbeq	r0, [r5], #5
200004ec:	00ce00de 	ldrdeq	r0, [lr], #14
200004f0:	00ef00ee 	rsceq	r0, pc, lr, ror #1
200004f4:	ffff00ef 			; <UNDEFINED> instruction: 0xffff00ef
200004f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000500:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000504:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000050c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000510:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000514:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000518:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000051c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000052c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000530:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000534:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000053c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000054c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000550:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000554:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000558:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000055c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000560:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000056c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000570:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000574:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000057c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000588:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000058c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000598:	00f000fc 	ldrshteq	r0, [r0], #12
2000059c:	00c000e0 	sbceq	r0, r0, r0, ror #1
200005a0:	00000080 	andeq	r0, r0, r0, lsl #1
200005a4:	00010001 	andeq	r0, r1, r1
200005a8:	00200001 	eoreq	r0, r0, r1
200005ac:	00300020 	eorseq	r0, r0, r0, lsr #32
200005b0:	00000020 	andeq	r0, r0, r0, lsr #32
	...
200005bc:	00800000 	addeq	r0, r0, r0
200005c0:	00c00080 	sbceq	r0, r0, r0, lsl #1
200005c4:	006000e0 	rsbeq	r0, r0, r0, ror #1
200005c8:	00000010 	andeq	r0, r0, r0, lsl r0
	...
200005d4:	00030000 	andeq	r0, r3, r0
200005d8:	003f00bf 	ldrhteq	r0, [pc], -pc
200005dc:	007f007f 	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
200005e0:	ffff007f 			; <UNDEFINED> instruction: 0xffff007f
200005e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000600:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000604:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000608:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000060c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000614:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000618:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000061c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000620:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000624:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000628:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000062c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000630:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000634:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000638:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000063c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000648:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000064c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000654:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000658:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000065c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000660:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000066c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000678:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000067c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000684:	ffff007f 			; <UNDEFINED> instruction: 0xffff007f
20000688:	00bf007f 	adcseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
2000068c:	00df00df 	ldrsbeq	r0, [pc], #15	; <UNPREDICTABLE>
20000690:	001f005f 	andseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
20000694:	00df009f 	smullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
20000698:	006f00cf 	rsbeq	r0, pc, pc, asr #1
2000069c:	00370067 	eorseq	r0, r7, r7, rrx
200006a0:	00000033 	andeq	r0, r0, r3, lsr r0
200006a4:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
200006a8:	007c00bc 	ldrhteq	r0, [ip], #-12
200006ac:	00f80078 	rscseq	r0, r8, r8, ror r0
200006b0:	00f800f8 	ldrshteq	r0, [r8], #8
200006b4:	007c00fc 	ldrshteq	r0, [ip], #-12
200006b8:	00bf007e 	adcseq	r0, pc, lr, ror r0	; <UNPREDICTABLE>
200006bc:	007f00df 	ldrsbteq	r0, [pc], #-15
200006c0:	0087001f 	addeq	r0, r7, pc, lsl r0
200006c4:	000000c1 	andeq	r0, r0, r1, asr #1
	...
200006d8:	007f003f 	rsbseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200006dc:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
200006e0:	00fc00fe 	ldrshteq	r0, [ip], #14
200006e4:	00f900f8 	ldrshteq	r0, [r9], #8
200006e8:	00f300f3 	ldrshteq	r0, [r3], #3
200006ec:	00bb0073 	adcseq	r0, fp, r3, ror r0
200006f0:	00c7009b 	smulleq	r0, r7, fp, r0
200006f4:	00ef00e7 	rsceq	r0, pc, r7, ror #1
200006f8:	00f700f7 	ldrshteq	r0, [r7], #7
200006fc:	00cf00e7 	sbceq	r0, pc, r7, ror #1
20000700:	007f00bf 	ldrhteq	r0, [pc], #-15
20000704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000708:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000070c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000714:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000071c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000072c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000730:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000073c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000748:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000074c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000754:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000758:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000075c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000764:	007fffff 	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
20000768:	00bf007f 	adcseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
2000076c:	00bf00bf 	ldrhteq	r0, [pc], pc
20000770:	00df00df 	ldrsbeq	r0, [pc], #15	; <UNPREDICTABLE>
20000774:	00ef00df 	ldrdeq	r0, [pc], #15	; <UNPREDICTABLE>
20000778:	00f700ef 	rscseq	r0, r7, pc, ror #1
2000077c:	008d003b 	addeq	r0, sp, fp, lsr r0
20000780:	00000001 	andeq	r0, r0, r1
20000784:	00700000 	rsbseq	r0, r0, r0
20000788:	007f007e 	rsbseq	r0, pc, lr, ror r0	; <UNPREDICTABLE>
2000078c:	007e007f 	rsbseq	r0, lr, pc, ror r0
20000790:	000f007f 	andeq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20000794:	00410003 	subeq	r0, r1, r3
20000798:	00f00060 	rscseq	r0, r0, r0, rrx
2000079c:	008000f8 	strdeq	r0, [r0], r8
200007a0:	00c00080 	sbceq	r0, r0, r0, lsl #1
200007a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007a8:	0080ffff 	strdeq	pc, [r0], pc	; <UNPREDICTABLE>
200007ac:	00800080 	addeq	r0, r0, r0, lsl #1
200007b0:	00c00080 	sbceq	r0, r0, r0, lsl #1
200007b4:	003800f0 	ldrshteq	r0, [r8], -r0
200007b8:	00c7009e 	smulleq	r0, r7, lr, r0
200007bc:	00fc00f1 	ldrshteq	r0, [ip], #1
200007c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007c8:	00f000fc 	ldrshteq	r0, [r0], #12
200007cc:	00c000e0 	sbceq	r0, r0, r0, ror #1
200007d0:	00e000e0 	rsceq	r0, r0, r0, ror #1
200007d4:	00f800f0 	ldrshteq	r0, [r8], #0
200007d8:	007e00f8 	ldrshteq	r0, [lr], #-8
200007dc:	00df00bf 	ldrheq	r0, [pc], #15	; <UNPREDICTABLE>
200007e0:	00f700ef 	rscseq	r0, r7, pc, ror #1
200007e4:	00f900fb 	ldrshteq	r0, [r9], #11
200007e8:	00fe00fc 	ldrshteq	r0, [lr], #12
200007ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f4:	00f7ffff 	ldrshteq	pc, [r7], #255	; 0xff	; <UNPREDICTABLE>
200007f8:	00fd00fb 	ldrshteq	r0, [sp], #11
200007fc:	00fe00fd 	ldrshteq	r0, [lr], #13
20000800:	00fa00f6 	ldrshteq	r0, [sl], #6
20000804:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000808:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000080c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000081c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000820:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000828:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000082c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000830:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000838:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000083c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000840:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000844:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000084c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000854:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
20000858:	00f300cf 	rscseq	r0, r3, pc, asr #1
2000085c:	007d00fb 	ldrshteq	r0, [sp], #-11
20000860:	00fe00fe 	ldrshteq	r0, [lr], #14
20000864:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
20000868:	007fffff 	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
2000086c:	000f001f 	andeq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
20000870:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000878:	000000fb 	strdeq	r0, [r0], -fp
2000087c:	00010000 	andeq	r0, r1, r0
20000880:	001e0007 	andseq	r0, lr, r7
20000884:	00f00078 	rscseq	r0, r0, r8, ror r0
20000888:	00c000e0 	sbceq	r0, r0, r0, ror #1
2000088c:	00800080 	addeq	r0, r0, r0, lsl #1
20000890:	00800080 	addeq	r0, r0, r0, lsl #1
20000894:	00800080 	addeq	r0, r0, r0, lsl #1
20000898:	00800080 	addeq	r0, r0, r0, lsl #1
2000089c:	00800080 	addeq	r0, r0, r0, lsl #1
200008a0:	00830081 	addeq	r0, r3, r1, lsl #1
200008a4:	00870087 	addeq	r0, r7, r7, lsl #1
200008a8:	00870087 	addeq	r0, r7, r7, lsl #1
200008ac:	00830083 	addeq	r0, r3, r3, lsl #1
200008b0:	00810083 	addeq	r0, r1, r3, lsl #1
200008b4:	00c100c1 	sbceq	r0, r1, r1, asr #1
200008b8:	00e000e1 	rsceq	r0, r0, r1, ror #1
200008bc:	00f000f0 	ldrshteq	r0, [r0], #0
200008c0:	00f800f8 	ldrshteq	r0, [r8], #8
200008c4:	007e007c 	rsbseq	r0, lr, ip, ror r0
200008c8:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200008cc:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200008d0:	00c7009f 	smulleq	r0, r7, pc, r0	; <UNPREDICTABLE>
200008d4:	00390073 	eorseq	r0, r9, r3, ror r0
200008d8:	001f003c 	andseq	r0, pc, ip, lsr r0	; <UNPREDICTABLE>
200008dc:	000f000f 	andeq	r0, pc, pc
200008e0:	00c30087 	sbceq	r0, r3, r7, lsl #1
200008e4:	00fd00f3 	ldrshteq	r0, [sp], #3
200008e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008f0:	007f007f 	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
200008f4:	003f007f 	eorseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
200008f8:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200008fc:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
20000900:	00000007 	andeq	r0, r0, r7

20000904 <Goku2_rows>:
20000904:	 	addeq	r0, r0, r9

20000906 <Goku2_cols>:
20000906:	 			; <UNDEFINED> instruction: 0xffff0080

20000908 <Goku2>:
20000908:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000090c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000910:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000918:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000091c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000092c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000930:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000934:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000093c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000094c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000950:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000954:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000958:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000095c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000960:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000096c:	007fffff 	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
20000970:	003e007f 	eorseq	r0, lr, pc, ror r0
20000974:	003c003e 	eorseq	r0, ip, lr, lsr r0
20000978:	003b0039 	eorseq	r0, fp, r9, lsr r0
2000097c:	00070033 	andeq	r0, r7, r3, lsr r0
20000980:	00c7008f 	sbceq	r0, r7, pc, lsl #1
20000984:	00e300c3 	rsceq	r0, r3, r3, asr #1
20000988:	00f000e1 	rscseq	r0, r0, r1, ror #1
2000098c:	00f800f0 	ldrshteq	r0, [r8], #0
20000990:	00f800f8 	ldrshteq	r0, [r8], #8
20000994:	00f800f8 	ldrshteq	r0, [r8], #8
20000998:	00f800f8 	ldrshteq	r0, [r8], #8
2000099c:	00f800f8 	ldrshteq	r0, [r8], #8
200009a0:	00f000f0 	ldrshteq	r0, [r0], #0
200009a4:	00300070 	eorseq	r0, r0, r0, ror r0
200009a8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
200009d0:	00c000c0 	sbceq	r0, r0, r0, asr #1
200009d4:	00000080 	andeq	r0, r0, r0, lsl #1
200009d8:	00000000 	andeq	r0, r0, r0
200009dc:	00010001 	andeq	r0, r1, r1
200009e0:	00f70003 	rscseq	r0, r7, r3
200009e4:	00bf00ef 	adcseq	r0, pc, pc, ror #1
200009e8:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200009ec:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200009f0:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200009f4:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200009f8:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
200009fc:	008f001f 	addeq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
20000a00:	008f008f 	addeq	r0, pc, pc, lsl #1
20000a04:	00cf004f 	sbceq	r0, pc, pc, asr #32
20000a08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a58:	003f007f 	eorseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20000a5c:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
20000a60:	0007000f 	andeq	r0, r7, pc
20000a64:	00010003 	andeq	r0, r1, r3
20000a68:	00000001 	andeq	r0, r0, r1
	...
20000a78:	00020000 	andeq	r0, r2, r0
20000a7c:	00010001 	andeq	r0, r1, r1
20000a80:	00000001 	andeq	r0, r0, r1
	...
20000a94:	00810001 	addeq	r0, r1, r1
20000a98:	000300c3 	andeq	r0, r3, r3, asr #1
20000a9c:	00030003 	andeq	r0, r3, r3
20000aa0:	00e000c1 	rsceq	r0, r0, r1, asr #1
20000aa4:	00f000e0 	rscseq	r0, r0, r0, ror #1
20000aa8:	00f400f8 	ldrshteq	r0, [r4], #8
20000aac:	00fc00f8 	ldrshteq	r0, [ip], #8
20000ab0:	00fe00fc 	ldrshteq	r0, [lr], #12
20000ab4:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
20000ab8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000abc:	00fe00fe 	ldrshteq	r0, [lr], #14
20000ac0:	00f800f8 	ldrshteq	r0, [r8], #8
20000ac4:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
20000ac8:	00040000 	andeq	r0, r4, r0
20000acc:	00e00038 	rsceq	r0, r0, r8, lsr r0
20000ad0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ad4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ad8:	0000007e 	andeq	r0, r0, lr, ror r0
20000adc:	00f00000 	rscseq	r0, r0, r0
20000ae0:	00f700f0 	ldrshteq	r0, [r7], #0
20000ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae8:	00f000fe 	ldrshteq	r0, [r0], #14
20000aec:	00800080 	addeq	r0, r0, r0, lsl #1
20000af0:	00c200c0 	sbceq	r0, r2, r0, asr #1
20000af4:	00c300c2 	sbceq	r0, r3, r2, asr #1
20000af8:	00c300c3 	sbceq	r0, r3, r3, asr #1
20000afc:	00610061 	rsbeq	r0, r1, r1, rrx
20000b00:	00200020 	eoreq	r0, r0, r0, lsr #32
20000b04:	00810021 	addeq	r0, r1, r1, lsr #32
20000b08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b4c:	001f007f 	andseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20000b50:	0043000f 	subeq	r0, r3, pc
20000b54:	00600041 	rsbeq	r0, r0, r1, asr #32
20000b58:	00200020 	eoreq	r0, r0, r0, lsr #32
20000b5c:	00300030 	eorseq	r0, r0, r0, lsr r0
20000b60:	00700030 	rsbseq	r0, r0, r0, lsr r0
20000b64:	00780078 	rsbseq	r0, r8, r8, ror r0
20000b68:	007c007c 	rsbseq	r0, ip, ip, ror r0
20000b6c:	007c007c 	rsbseq	r0, ip, ip, ror r0
20000b70:	00fc007c 	rscseq	r0, ip, ip, ror r0
20000b74:	00fc00fc 	ldrshteq	r0, [ip], #12
20000b78:	00fc00fc 	ldrshteq	r0, [ip], #12
20000b7c:	00f800fc 	ldrshteq	r0, [r8], #12
20000b80:	001800f8 	ldrsheq	r0, [r8], -r8
20000b84:	00000000 	andeq	r0, r0, r0
20000b88:	00800000 	addeq	r0, r0, r0
20000b8c:	00f400e0 	rscseq	r0, r4, r0, ror #1
20000b90:	ffff00fa 			; <UNDEFINED> instruction: 0xffff00fa
20000b94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b98:	00800003 	addeq	r0, r0, r3
20000b9c:	ffff00fc 			; <UNDEFINED> instruction: 0xffff00fc
20000ba0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ba8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bb8:	0037007f 	eorseq	r0, r7, pc, ror r0
20000bbc:	00030017 	andeq	r0, r3, r7, lsl r0
20000bc0:	00830001 	addeq	r0, r3, r1
20000bc4:	00070083 	andeq	r0, r7, r3, lsl #1
20000bc8:	00f000c0 	rscseq	r0, r0, r0, asr #1
20000bcc:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
20000bd0:	00dfffff 	ldrsheq	pc, [pc], #255	; <UNPREDICTABLE>
20000bd4:	00010027 	andeq	r0, r1, r7, lsr #32
20000bd8:	00400000 	subeq	r0, r0, r0
20000bdc:	00df00b0 	ldrheq	r0, [pc], #0	; <UNPREDICTABLE>
20000be0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000be8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000bfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000c64:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
20000c68:	00fe00fe 	ldrshteq	r0, [lr], #14
20000c6c:	00fe00fe 	ldrshteq	r0, [lr], #14
20000c70:	00fc00fc 	ldrshteq	r0, [ip], #12
20000c74:	00fc00fc 	ldrshteq	r0, [ip], #12
20000c78:	00f900f8 	ldrshteq	r0, [r9], #8
20000c7c:	007100f9 	ldrshteq	r0, [r1], #-9
20000c80:	00000073 	andeq	r0, r0, r3, ror r0
20000c84:	00f80080 	rscseq	r0, r8, r0, lsl #1
20000c88:	009f00be 	ldrheq	r0, [pc], lr
20000c8c:	00df008f 	sbcseq	r0, pc, pc, lsl #1
20000c90:	ffff00df 			; <UNDEFINED> instruction: 0xffff00df
20000c94:	000f00c7 	andeq	r0, pc, r7, asr #1
20000c98:	000f001c 	andeq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
20000c9c:	001f000f 	andseq	r0, pc, pc
20000ca0:	0031001b 	eorseq	r0, r1, fp, lsl r0
20000ca4:	00630021 	rsbeq	r0, r3, r1, lsr #32
20000ca8:	00070007 	andeq	r0, r7, r7
20000cac:	000f0007 	andeq	r0, pc, r7
20000cb0:	00230007 	eoreq	r0, r3, r7
20000cb4:	00100031 	andseq	r0, r0, r1, lsr r0
20000cb8:	000c0018 	andeq	r0, ip, r8, lsl r0
20000cbc:	0006000e 	andeq	r0, r6, lr
20000cc0:	00030003 	andeq	r0, r3, r3
20000cc4:	00030003 	andeq	r0, r3, r3
20000cc8:	00070003 	andeq	r0, r7, r3
20000ccc:	00030003 	andeq	r0, r3, r3
20000cd0:	00010001 	andeq	r0, r1, r1
20000cd4:	00040008 	andeq	r0, r4, r8
20000cd8:	ffff00f6 			; <UNDEFINED> instruction: 0xffff00f6
20000cdc:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
20000ce0:	00000001 	andeq	r0, r0, r1
20000ce4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ce8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000cec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000cf0:	00ef00ef 	rsceq	r0, pc, pc, ror #1
20000cf4:	006300e7 	rsbeq	r0, r3, r7, ror #1
20000cf8:	00610063 	rsbeq	r0, r1, r3, rrx
20000cfc:	00a100e1 	adceq	r0, r1, r1, ror #1
20000d00:	00a100a1 	adceq	r0, r1, r1, lsr #1
20000d04:	00d300c3 	sbcseq	r0, r3, r3, asr #1
20000d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d74:	00fb00f7 	ldrshteq	r0, [fp], #7
20000d78:	00fd00fb 	ldrshteq	r0, [sp], #11
20000d7c:	00fe00fc 	ldrshteq	r0, [lr], #12
20000d80:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
20000d84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d94:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
20000d98:	000000e0 	andeq	r0, r0, r0, ror #1
20000d9c:	00080000 	andeq	r0, r8, r0
20000da0:	00180018 	andseq	r0, r8, r8, lsl r0
20000da4:	00080018 	andeq	r0, r8, r8, lsl r0
20000da8:	00180060 	andseq	r0, r8, r0, rrx
20000dac:	00000080 	andeq	r0, r0, r0, lsl #1
20000db0:	00000000 	andeq	r0, r0, r0
20000db4:	000c0000 	andeq	r0, ip, r0
20000db8:	001c000c 	andseq	r0, ip, ip
20000dbc:	000c001c 	andeq	r0, ip, ip, lsl r0
20000dc0:	0004000c 	andeq	r0, r4, ip
20000dc4:	00000004 	andeq	r0, r0, r4
	...
20000dd4:	000e0000 	andeq	r0, lr, r0
20000dd8:	00430007 	subeq	r0, r3, r7
20000ddc:	00700060 	rsbseq	r0, r0, r0, rrx
20000de0:	00bf00f8 	ldrshteq	r0, [pc], r8
20000de4:	00b300b7 	ldrhteq	r0, [r3], r7
20000de8:	00f700b3 	ldrhteq	r0, [r7], #3
20000dec:	00d500d5 	ldrsbeq	r0, [r5], #5
20000df0:	00ce00de 	ldrdeq	r0, [lr], #14
20000df4:	00ef00ee 	rsceq	r0, pc, lr, ror #1
20000df8:	ffff00ef 			; <UNDEFINED> instruction: 0xffff00ef
20000dfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e9c:	00f000fc 	ldrshteq	r0, [r0], #12
20000ea0:	00c000e0 	sbceq	r0, r0, r0, ror #1
20000ea4:	00000080 	andeq	r0, r0, r0, lsl #1
20000ea8:	00010001 	andeq	r0, r1, r1
20000eac:	00200001 	eoreq	r0, r0, r1
20000eb0:	00300020 	eorseq	r0, r0, r0, lsr #32
20000eb4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
20000ec0:	00800000 	addeq	r0, r0, r0
20000ec4:	00c00080 	sbceq	r0, r0, r0, lsl #1
20000ec8:	006000e0 	rsbeq	r0, r0, r0, ror #1
20000ecc:	00000010 	andeq	r0, r0, r0, lsl r0
	...
20000ed8:	00030000 	andeq	r0, r3, r0
20000edc:	003f00bf 	ldrhteq	r0, [pc], -pc
20000ee0:	007f007f 	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20000ee4:	ffff007f 			; <UNDEFINED> instruction: 0xffff007f
20000ee8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000eec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ef0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000efc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f88:	ffff007f 			; <UNDEFINED> instruction: 0xffff007f
20000f8c:	00bf007f 	adcseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20000f90:	00df00df 	ldrsbeq	r0, [pc], #15	; <UNPREDICTABLE>
20000f94:	001f005f 	andseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
20000f98:	00df009f 	smullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
20000f9c:	006f00cf 	rsbeq	r0, pc, pc, asr #1
20000fa0:	00370067 	eorseq	r0, r7, r7, rrx
20000fa4:	00000033 	andeq	r0, r0, r3, lsr r0
20000fa8:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
20000fac:	007c00bc 	ldrhteq	r0, [ip], #-12
20000fb0:	00f80078 	rscseq	r0, r8, r8, ror r0
20000fb4:	00f800f8 	ldrshteq	r0, [r8], #8
20000fb8:	007c00fc 	ldrshteq	r0, [ip], #-12
20000fbc:	00bf007e 	adcseq	r0, pc, lr, ror r0	; <UNPREDICTABLE>
20000fc0:	007f00df 	ldrsbteq	r0, [pc], #-15
20000fc4:	0087001f 	addeq	r0, r7, pc, lsl r0
20000fc8:	000000c1 	andeq	r0, r0, r1, asr #1
	...
20000fdc:	007f003f 	rsbseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
20000fe0:	00feffff 	ldrshteq	pc, [lr], #255	; 0xff	; <UNPREDICTABLE>
20000fe4:	00fc00fe 	ldrshteq	r0, [ip], #14
20000fe8:	00f900f8 	ldrshteq	r0, [r9], #8
20000fec:	00f300f3 	ldrshteq	r0, [r3], #3
20000ff0:	00bb0073 	adcseq	r0, fp, r3, ror r0
20000ff4:	00c7009b 	smulleq	r0, r7, fp, r0
20000ff8:	00ef00e7 	rsceq	r0, pc, r7, ror #1
20000ffc:	00f700f7 	ldrshteq	r0, [r7], #7
20001000:	00cf00e7 	sbceq	r0, pc, r7, ror #1
20001004:	007f00bf 	ldrhteq	r0, [pc], #-15
20001008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000100c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000101c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001020:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001024:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001028:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000102c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001034:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000103c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001040:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001044:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000104c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001050:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001058:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000105c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001068:	007fffff 	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
2000106c:	00bf007f 	adcseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20001070:	00bf00bf 	ldrhteq	r0, [pc], pc
20001074:	00df00df 	ldrsbeq	r0, [pc], #15	; <UNPREDICTABLE>
20001078:	00ef00df 	ldrdeq	r0, [pc], #15	; <UNPREDICTABLE>
2000107c:	00f700ef 	rscseq	r0, r7, pc, ror #1
20001080:	008d003b 	addeq	r0, sp, fp, lsr r0
20001084:	00000001 	andeq	r0, r0, r1
20001088:	00700000 	rsbseq	r0, r0, r0
2000108c:	007f007e 	rsbseq	r0, pc, lr, ror r0	; <UNPREDICTABLE>
20001090:	007e007f 	rsbseq	r0, lr, pc, ror r0
20001094:	000f007f 	andeq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
20001098:	00410003 	subeq	r0, r1, r3
2000109c:	00f00060 	rscseq	r0, r0, r0, rrx
200010a0:	008000f8 	strdeq	r0, [r0], r8
200010a4:	00c00080 	sbceq	r0, r0, r0, lsl #1
200010a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010ac:	0080ffff 	strdeq	pc, [r0], pc	; <UNPREDICTABLE>
200010b0:	00800080 	addeq	r0, r0, r0, lsl #1
200010b4:	00c00080 	sbceq	r0, r0, r0, lsl #1
200010b8:	003800f0 	ldrshteq	r0, [r8], -r0
200010bc:	00c7009e 	smulleq	r0, r7, lr, r0
200010c0:	00fc00f1 	ldrshteq	r0, [ip], #1
200010c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010cc:	00f000fc 	ldrshteq	r0, [r0], #12
200010d0:	00c000e0 	sbceq	r0, r0, r0, ror #1
200010d4:	00e000e0 	rsceq	r0, r0, r0, ror #1
200010d8:	00f800f0 	ldrshteq	r0, [r8], #0
200010dc:	007e00f8 	ldrshteq	r0, [lr], #-8
200010e0:	00df00bf 	ldrheq	r0, [pc], #15	; <UNPREDICTABLE>
200010e4:	00f700ef 	rscseq	r0, r7, pc, ror #1
200010e8:	00f900fb 	ldrshteq	r0, [r9], #11
200010ec:	00fe00fc 	ldrshteq	r0, [lr], #12
200010f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f8:	00f7ffff 	ldrshteq	pc, [r7], #255	; 0xff	; <UNPREDICTABLE>
200010fc:	00fd00fb 	ldrshteq	r0, [sp], #11
20001100:	00fe00fd 	ldrshteq	r0, [lr], #13
20001104:	00fa00f6 	ldrshteq	r0, [sl], #6
20001108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000110c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000111c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000112c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000113c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001148:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000114c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001154:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001158:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
2000115c:	00f300cf 	rscseq	r0, r3, pc, asr #1
20001160:	007d00fb 	ldrshteq	r0, [sp], #-11
20001164:	00fe00fe 	ldrshteq	r0, [lr], #14
20001168:	ffff00fe 			; <UNDEFINED> instruction: 0xffff00fe
2000116c:	007fffff 	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
20001170:	000f001f 	andeq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
20001174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000117c:	000000fb 	strdeq	r0, [r0], -fp
20001180:	00010000 	andeq	r0, r1, r0
20001184:	001e0007 	andseq	r0, lr, r7
20001188:	00f00078 	rscseq	r0, r0, r8, ror r0
2000118c:	00c000e0 	sbceq	r0, r0, r0, ror #1
20001190:	00800080 	addeq	r0, r0, r0, lsl #1
20001194:	00800080 	addeq	r0, r0, r0, lsl #1
20001198:	00800080 	addeq	r0, r0, r0, lsl #1
2000119c:	00800080 	addeq	r0, r0, r0, lsl #1
200011a0:	00800080 	addeq	r0, r0, r0, lsl #1
200011a4:	00830081 	addeq	r0, r3, r1, lsl #1
200011a8:	00870087 	addeq	r0, r7, r7, lsl #1
200011ac:	00870087 	addeq	r0, r7, r7, lsl #1
200011b0:	00830083 	addeq	r0, r3, r3, lsl #1
200011b4:	00810083 	addeq	r0, r1, r3, lsl #1
200011b8:	00c100c1 	sbceq	r0, r1, r1, asr #1
200011bc:	00e000e1 	rsceq	r0, r0, r1, ror #1
200011c0:	00f000f0 	ldrshteq	r0, [r0], #0
200011c4:	00f800f8 	ldrshteq	r0, [r8], #8
200011c8:	007e007c 	rsbseq	r0, lr, ip, ror r0
200011cc:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200011d0:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
200011d4:	00c7009f 	smulleq	r0, r7, pc, r0	; <UNPREDICTABLE>
200011d8:	00390073 	eorseq	r0, r9, r3, ror r0
200011dc:	001f003c 	andseq	r0, pc, ip, lsr r0	; <UNPREDICTABLE>
200011e0:	000f000f 	andeq	r0, pc, pc
200011e4:	00c30087 	sbceq	r0, r3, r7, lsl #1
200011e8:	00fd00f3 	ldrshteq	r0, [sp], #3
200011ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200011f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200011f4:	007f007f 	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
200011f8:	003f007f 	eorseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
200011fc:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
20001200:	001f001f 	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
20001204:	00000007 	andeq	r0, r0, r7

Disassembly of section .bss:

20001208 <oled_buffer>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	322e3231 	eorcc	r3, lr, #268435459	; 0x10000003
  1c:	6c65522e 	sfmvs	f5, 2, [r5], #-184	; 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	; 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
  28:	6d726120 	ldfvse	f6, [r2, #-128]!	; 0xffffff80
  2c:	2e32312d 	rsfcssp	f3, f2, #5.0
  30:	29293432 	stmdbcs	r9!, {r1, r4, r5, sl, ip, sp}
  34:	2e323120 	rsfcssp	f3, f2, f0
  38:	20312e32 	eorscs	r2, r1, r2, lsr lr
  3c:	32323032 	eorscc	r3, r2, #50	; 0x32
  40:	35303231 	ldrcc	r3, [r0, #-561]!	; 0xfffffdcf
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	; 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vectors-0x7fb9bd0>
  28:	22061e01 	andcs	r1, r6, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

