 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:42:24 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[2] (input port clocked by clk)
  Endpoint: mac_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_b[2] (in)                            0.000      0.000 f
  U433/ZN (OR2_X2)                        0.062      0.062 f
  U588/ZN (AOI21_X1)                      0.048      0.110 r
  U589/ZN (XNOR2_X1)                      0.084      0.193 r
  U607/ZN (NAND2_X1)                      0.048      0.241 f
  U345/ZN (AND2_X1)                       0.044      0.286 f
  U608/ZN (NOR2_X1)                       0.039      0.325 r
  U488/ZN (AND4_X1)                       0.062      0.386 r
  U630/ZN (NAND2_X1)                      0.032      0.418 f
  U474/ZN (AND3_X1)                       0.048      0.466 f
  U503/ZN (AND2_X1)                       0.044      0.510 f
  U511/ZN (AOI22_X1)                      0.058      0.568 r
  U761/ZN (NAND4_X1)                      0.052      0.620 f
  U444/ZN (AND2_X1)                       0.053      0.673 f
  U762/Z (MUX2_X1)                        0.084      0.758 r
  U439/ZN (OR2_X1)                        0.043      0.801 r
  U438/ZN (NAND2_X1)                      0.028      0.829 f
  U469/ZN (AND2_X1)                       0.039      0.868 f
  U544/ZN (OAI21_X1)                      0.045      0.913 r
  U549/ZN (XNOR2_X1)                      0.067      0.980 r
  U373/ZN (AND3_X1)                       0.064      1.044 r
  U888/ZN (AND2_X1)                       0.045      1.088 r
  U891/ZN (OAI211_X1)                     0.049      1.137 f
  U905/ZN (OAI21_X1)                      0.059      1.196 r
  U378/ZN (AND2_X1)                       0.059      1.255 r
  U906/ZN (NOR2_X1)                       0.042      1.298 f
  U502/ZN (OR2_X1)                        0.065      1.362 f
  U453/ZN (OAI211_X1)                     0.056      1.419 r
  U980/ZN (OR2_X1)                        0.046      1.464 r
  U981/ZN (OAI21_X1)                      0.030      1.494 f
  mac_out[12] (out)                       0.002      1.496 f
  data arrival time                                  1.496

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.496
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.496


1
