/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "cmlexamples/i3_orig.v:2" *)
(* top =  1  *)
module i3(\V56(0) , \V28(0) , \V56(1) , \V28(1) , \V56(2) , \V28(2) , \V56(3) , \V28(3) , \V56(4) , \V28(4) , \V56(5) , \V28(5) , \V56(6) , \V28(6) , \V56(7) , \V28(7) , \V56(8) , \V28(8) , \V56(9) , \V28(9) , \V56(10) , \V28(10) , \V56(11) , \V28(11) , \V56(12) , \V28(12) , \V56(13) , \V28(13) , \V56(14) , \V28(14) , \V56(15) , \V28(15) , \V56(16) , \V28(16) , \V56(17) , \V28(17) , \V56(18) , \V28(18) , \V56(19) , \V28(19) , \V56(20) , \V28(20) , \V56(21) , \V28(21) , \V56(22) , \V28(22) , \V56(23) , \V28(23) , \V56(24) , \V28(24) , \V56(25) , \V28(25) , \V56(26) , \V28(26) , \V56(27) , \V28(27) , \V120(0) , \V88(0) , \V120(1) , \V88(1) , \V120(2) , \V88(2) , \V120(3) , \V88(3) , \V120(4) , \V88(4) , \V120(5) , \V88(5) , \V120(6) , \V88(6) , \V120(7) , \V88(7) , \V120(8) , \V88(8) , \V120(9) , \V88(9) , \V120(10) , \V88(10) , \V120(11) , \V88(11) , \V120(12) , \V88(12) , \V120(13) , \V88(13) , \V120(14) , \V88(14) , \V120(15) , \V88(15) , \V120(16) , \V88(16) , \V120(17) , \V88(17) , \V120(18) , \V88(18) , \V120(19) , \V88(19) , \V120(20) , \V88(20) , \V120(21) , \V88(21) , \V120(22) , \V88(22) , \V120(23) , \V88(23) , \V120(24) , \V88(24) , \V120(25) , \V88(25) , \V120(26) , \V88(26) , \V120(27) , \V88(27) , \V120(28) , \V88(28) , \V120(29) , \V88(29) , \V120(30) , \V88(30) , \V120(31) , \V88(31) , \V132(0) , \V126(0) , \V132(1) , \V126(1) , \V132(2) , \V126(2) , \V132(3) , \V126(3) , \V132(4) , \V126(4) , \V132(5) , \V126(5) , \V134(0) , \V134(1) , \V138(0) , \V138(1) , \V138(2) , \V138(3) );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(0) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(1) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(10) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(11) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(12) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(13) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(14) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(15) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(16) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(17) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(18) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(19) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(2) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(20) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(21) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(22) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(23) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(24) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(25) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(26) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(27) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(28) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(29) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(30) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(31) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(4) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(5) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(6) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(7) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(8) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V120(9) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V126(0) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V126(1) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V126(2) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V126(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V126(4) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V126(5) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V132(0) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V132(1) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V132(2) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V132(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V132(4) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V132(5) ;
  (* src = "cmlexamples/i3_orig.v:136" *)
  output \V134(0) ;
  (* src = "cmlexamples/i3_orig.v:136" *)
  output \V134(1) ;
  (* src = "cmlexamples/i3_orig.v:136" *)
  output \V138(0) ;
  (* src = "cmlexamples/i3_orig.v:136" *)
  output \V138(1) ;
  (* src = "cmlexamples/i3_orig.v:136" *)
  output \V138(2) ;
  (* src = "cmlexamples/i3_orig.v:136" *)
  output \V138(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(0) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(1) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(10) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(11) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(12) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(13) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(14) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(15) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(16) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(17) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(18) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(19) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(2) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(20) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(21) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(22) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(23) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(24) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(25) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(26) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(27) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(4) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(5) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(6) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(7) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(8) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V28(9) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(0) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(1) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(10) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(11) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(12) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(13) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(14) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(15) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(16) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(17) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(18) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(19) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(2) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(20) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(21) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(22) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(23) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(24) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(25) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(26) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(27) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(4) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(5) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(6) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(7) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(8) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V56(9) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(0) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(1) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(10) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(11) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(12) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(13) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(14) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(15) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(16) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(17) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(18) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(19) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(2) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(20) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(21) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(22) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(23) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(24) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(25) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(26) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(27) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(28) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(29) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(3) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(30) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(31) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(4) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(5) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(6) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(7) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(8) ;
  (* src = "cmlexamples/i3_orig.v:3" *)
  input \V88(9) ;
  (* src = "cmlexamples/i3_orig.v:143" *)
  wire \[0] ;
  (* src = "cmlexamples/i3_orig.v:143" *)
  wire \[1] ;
  (* src = "cmlexamples/i3_orig.v:143" *)
  wire \[2] ;
  (* src = "cmlexamples/i3_orig.v:143" *)
  wire \[3] ;
  (* src = "cmlexamples/i3_orig.v:143" *)
  wire \[4] ;
  (* src = "cmlexamples/i3_orig.v:143" *)
  wire \[5] ;
  assign _08_ = _00_ & _06_;
  assign _09_ = _01_ & _07_;
  assign \V138(0)  = _02_ & 1'h0;
  assign \V138(1)  = _03_ & 1'h0;
  assign \V138(2)  = _04_ & 1'h0;
  assign \V138(3)  = _05_ & 1'h0;
  assign _00_ = ~\V28(0) ;
  assign _06_ = ~\V56(0) ;
  assign \V134(0)  = ~_08_;
  assign _01_ = ~\V28(1) ;
  assign _07_ = ~\V56(1) ;
  assign \V134(1)  = ~_09_;
  assign _02_ = ~1'h0;
  assign _03_ = ~1'h0;
  assign _04_ = ~1'h0;
  assign _05_ = ~1'h0;
  assign \[0]  = \V134(0) ;
  assign \[1]  = \V134(1) ;
  assign \[2]  = \V138(0) ;
  assign \[3]  = \V138(1) ;
  assign \[4]  = \V138(2) ;
  assign \[5]  = \V138(3) ;
endmodule
