| units: 30 tech: scmos format: MIT
p Decoder_Inv_4x8_0/INV_1/A VDD REG8v2_0/reg_en 2 4 -201 -17
n Decoder_Inv_4x8_0/INV_1/A VSS REG8v2_0/reg_en 2 4 -201 -84
p Decoder_Inv_4x8_0/INV_2/A VDD REG8v2_1/reg_en 2 4 -185 -17
n Decoder_Inv_4x8_0/INV_2/A VSS REG8v2_1/reg_en 2 4 -185 -84
p Decoder_Inv_4x8_0/INV_3/A VDD REG8v2_2/reg_en 2 4 -169 -17
n Decoder_Inv_4x8_0/INV_3/A VSS REG8v2_2/reg_en 2 4 -169 -84
p Decoder_Inv_4x8_0/INV_5/A VDD REG8v2_4/reg_en 2 4 -137 -17
n Decoder_Inv_4x8_0/INV_5/A VSS REG8v2_4/reg_en 2 4 -137 -84
p Decoder_Inv_4x8_0/INV_4/A VDD REG8v2_3/reg_en 2 4 -153 -17
n Decoder_Inv_4x8_0/INV_4/A VSS REG8v2_3/reg_en 2 4 -153 -84
p C_sel0 VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 2 4 -577 -17
n C_sel0 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 2 4 -577 -84
p C_sel1 VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2 4 -561 -17
n C_sel1 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2 4 -561 -84
p C_sel2 VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 2 4 -545 -17
n C_sel2 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 2 4 -545 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_25_8# 2 4 -513 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_1/A 2 4 -504 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_25_8# Decoder_Inv_4x8_0/INV_1/A 2 4 -504 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_17_8# 2 4 -521 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/a_9_8# 2 4 -529 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD Decoder_Inv_4x8_0/INV_1/A 2 4 -521 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/INV_1/A VDD 2 4 -529 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/INV_1/A VDD 2 4 -513 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_25_8# 2 4 -431 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_3/A 2 4 -422 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_25_8# Decoder_Inv_4x8_0/INV_3/A 2 4 -422 -84
n C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_17_8# 2 4 -439 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/a_9_8# 2 4 -447 -84
p C_sel1 VDD Decoder_Inv_4x8_0/INV_3/A 2 4 -439 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/INV_3/A VDD 2 4 -447 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/INV_3/A VDD 2 4 -431 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_25_8# 2 4 -472 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_2/A 2 4 -463 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_25_8# Decoder_Inv_4x8_0/INV_2/A 2 4 -463 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_17_8# 2 4 -480 -84
n C_sel0 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/a_9_8# 2 4 -488 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD Decoder_Inv_4x8_0/INV_2/A 2 4 -480 -16
p C_sel0 Decoder_Inv_4x8_0/INV_2/A VDD 2 4 -488 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/INV_2/A VDD 2 4 -472 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_25_8# 2 4 -390 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_4/A 2 4 -381 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_25_8# Decoder_Inv_4x8_0/INV_4/A 2 4 -381 -84
n C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_17_8# 2 4 -398 -84
n C_sel0 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/a_9_8# 2 4 -406 -84
p C_sel1 VDD Decoder_Inv_4x8_0/INV_4/A 2 4 -398 -16
p C_sel0 Decoder_Inv_4x8_0/INV_4/A VDD 2 4 -406 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/INV_4/A VDD 2 4 -390 -16
n C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_25_8# 2 4 -349 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_5/A 2 4 -340 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_25_8# Decoder_Inv_4x8_0/INV_5/A 2 4 -340 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_17_8# 2 4 -357 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/a_9_8# 2 4 -365 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD Decoder_Inv_4x8_0/INV_5/A 2 4 -357 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/INV_5/A VDD 2 4 -365 -16
p C_sel2 Decoder_Inv_4x8_0/INV_5/A VDD 2 4 -349 -16
n C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_25_8# 2 4 -308 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_6/A 2 4 -299 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_25_8# Decoder_Inv_4x8_0/INV_6/A 2 4 -299 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_17_8# 2 4 -316 -84
n C_sel0 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/a_9_8# 2 4 -324 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD Decoder_Inv_4x8_0/INV_6/A 2 4 -316 -16
p C_sel0 Decoder_Inv_4x8_0/INV_6/A VDD 2 4 -324 -16
p C_sel2 Decoder_Inv_4x8_0/INV_6/A VDD 2 4 -308 -16
n C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_25_8# 2 4 -267 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_7/A 2 4 -258 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_25_8# Decoder_Inv_4x8_0/INV_7/A 2 4 -258 -84
n C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_17_8# 2 4 -275 -84
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/a_9_8# 2 4 -283 -84
p C_sel1 VDD Decoder_Inv_4x8_0/INV_7/A 2 4 -275 -16
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/INV_7/A VDD 2 4 -283 -16
p C_sel2 Decoder_Inv_4x8_0/INV_7/A VDD 2 4 -267 -16
n C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_17_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_25_8# 2 4 -226 -84
p Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD Decoder_Inv_4x8_0/INV_0/A 2 4 -217 -16
n Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_25_8# Decoder_Inv_4x8_0/INV_0/A 2 4 -217 -84
n C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_9_8# Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_17_8# 2 4 -234 -84
n C_sel0 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/a_9_8# 2 4 -242 -84
p C_sel1 VDD Decoder_Inv_4x8_0/INV_0/A 2 4 -234 -16
p C_sel0 Decoder_Inv_4x8_0/INV_0/A VDD 2 4 -242 -16
p C_sel2 Decoder_Inv_4x8_0/INV_0/A VDD 2 4 -226 -16
p C_sel3 VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 2 4 -593 -17
n C_sel3 VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 2 4 -593 -84
p Decoder_Inv_4x8_0/INV_6/A VDD REG8v2_5/reg_en 2 4 -121 -17
n Decoder_Inv_4x8_0/INV_6/A VSS REG8v2_5/reg_en 2 4 -121 -84
p Decoder_Inv_4x8_0/INV_7/A VDD REG8v2_6/reg_en 2 4 -105 -17
n Decoder_Inv_4x8_0/INV_7/A VSS REG8v2_6/reg_en 2 4 -105 -84
p Decoder_Inv_4x8_0/INV_0/A VDD Decoder_Inv_4x8_0/A7 2 4 -89 -17
n Decoder_Inv_4x8_0/INV_0/A VSS Decoder_Inv_4x8_0/A7 2 4 -89 -84
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 -128 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 -128 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 -112 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 -102 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 -102 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 -112 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 -77 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 -77 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 -61 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 -51 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 -51 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 -61 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 -26 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 -26 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 -10 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 0 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 0 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 -10 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 25 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 25 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 41 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 51 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 51 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 41 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 76 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 76 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 92 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 102 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 102 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 92 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 127 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 127 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 143 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 153 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 153 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 143 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 178 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 178 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 194 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 204 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 204 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 194 -2116
p VSS VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 229 -2049
n VSS VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 229 -2116
p REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 245 -2049
p REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 255 -2049
n REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 255 -2116
n REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 245 -2116
p REG0v2_0/a_enb VDD REG0v2_0/BUFFER8v2_0/INV_0/Y 2 4 -144 -2049
n REG0v2_0/a_enb VSS REG0v2_0/BUFFER8v2_0/INV_0/Y 2 4 -144 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 319 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 319 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 335 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 345 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 345 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 335 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 370 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 370 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 386 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 396 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 396 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 386 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 421 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 421 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 437 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 447 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 447 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 437 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 472 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 472 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 488 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 498 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 498 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 488 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 523 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 523 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 539 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 549 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 549 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 539 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 574 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 574 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 590 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 600 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 600 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 590 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 625 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 625 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 641 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 651 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 651 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 641 -2116
p VSS VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 676 -2049
n VSS VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 676 -2116
p REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 692 -2049
p REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 702 -2049
n REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 702 -2116
n REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 692 -2116
p REG0v2_0/b_enb VDD REG0v2_0/BUFFER8v2_1/INV_0/Y 2 4 303 -2049
n REG0v2_0/b_enb VSS REG0v2_0/BUFFER8v2_1/INV_0/Y 2 4 303 -2116
p A_sel0 VDD Decoder_4x8_0/INV_1/Y 2 4 -545 -252
n A_sel0 VSS Decoder_4x8_0/INV_1/Y 2 4 -545 -319
p A_sel1 VDD Decoder_4x8_0/INV_2/Y 2 4 -529 -252
n A_sel1 VSS Decoder_4x8_0/INV_2/Y 2 4 -529 -319
p A_sel2 VDD Decoder_4x8_0/INV_3/Y 2 4 -513 -252
n A_sel2 VSS Decoder_4x8_0/INV_3/Y 2 4 -513 -319
n Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_0/a_17_8# Decoder_4x8_0/NAND4_0/a_25_8# 2 4 -481 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_0/a_enb 2 4 -472 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_0/a_25_8# REG8v2_0/a_enb 2 4 -472 -319
n Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_0/a_9_8# Decoder_4x8_0/NAND4_0/a_17_8# 2 4 -489 -319
n Decoder_4x8_0/INV_1/Y VSS Decoder_4x8_0/NAND4_0/a_9_8# 2 4 -497 -319
p Decoder_4x8_0/INV_2/Y VDD REG8v2_0/a_enb 2 4 -489 -251
p Decoder_4x8_0/INV_1/Y REG8v2_0/a_enb VDD 2 4 -497 -251
p Decoder_4x8_0/INV_3/Y REG8v2_0/a_enb VDD 2 4 -481 -251
n Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_2/a_17_8# Decoder_4x8_0/NAND4_2/a_25_8# 2 4 -399 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_2/a_enb 2 4 -390 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_2/a_25_8# REG8v2_2/a_enb 2 4 -390 -319
n A_sel1 Decoder_4x8_0/NAND4_2/a_9_8# Decoder_4x8_0/NAND4_2/a_17_8# 2 4 -407 -319
n Decoder_4x8_0/INV_1/Y VSS Decoder_4x8_0/NAND4_2/a_9_8# 2 4 -415 -319
p A_sel1 VDD REG8v2_2/a_enb 2 4 -407 -251
p Decoder_4x8_0/INV_1/Y REG8v2_2/a_enb VDD 2 4 -415 -251
p Decoder_4x8_0/INV_3/Y REG8v2_2/a_enb VDD 2 4 -399 -251
n Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_1/a_17_8# Decoder_4x8_0/NAND4_1/a_25_8# 2 4 -440 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_1/a_enb 2 4 -431 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_1/a_25_8# REG8v2_1/a_enb 2 4 -431 -319
n Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_1/a_9_8# Decoder_4x8_0/NAND4_1/a_17_8# 2 4 -448 -319
n A_sel0 VSS Decoder_4x8_0/NAND4_1/a_9_8# 2 4 -456 -319
p Decoder_4x8_0/INV_2/Y VDD REG8v2_1/a_enb 2 4 -448 -251
p A_sel0 REG8v2_1/a_enb VDD 2 4 -456 -251
p Decoder_4x8_0/INV_3/Y REG8v2_1/a_enb VDD 2 4 -440 -251
n Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_3/a_17_8# Decoder_4x8_0/NAND4_3/a_25_8# 2 4 -358 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_3/a_enb 2 4 -349 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_3/a_25_8# REG8v2_3/a_enb 2 4 -349 -319
n A_sel1 Decoder_4x8_0/NAND4_3/a_9_8# Decoder_4x8_0/NAND4_3/a_17_8# 2 4 -366 -319
n A_sel0 VSS Decoder_4x8_0/NAND4_3/a_9_8# 2 4 -374 -319
p A_sel1 VDD REG8v2_3/a_enb 2 4 -366 -251
p A_sel0 REG8v2_3/a_enb VDD 2 4 -374 -251
p Decoder_4x8_0/INV_3/Y REG8v2_3/a_enb VDD 2 4 -358 -251
n A_sel2 Decoder_4x8_0/NAND4_4/a_17_8# Decoder_4x8_0/NAND4_4/a_25_8# 2 4 -317 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_4/a_enb 2 4 -308 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_4/a_25_8# REG8v2_4/a_enb 2 4 -308 -319
n Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_4/a_9_8# Decoder_4x8_0/NAND4_4/a_17_8# 2 4 -325 -319
n Decoder_4x8_0/INV_1/Y VSS Decoder_4x8_0/NAND4_4/a_9_8# 2 4 -333 -319
p Decoder_4x8_0/INV_2/Y VDD REG8v2_4/a_enb 2 4 -325 -251
p Decoder_4x8_0/INV_1/Y REG8v2_4/a_enb VDD 2 4 -333 -251
p A_sel2 REG8v2_4/a_enb VDD 2 4 -317 -251
n A_sel2 Decoder_4x8_0/NAND4_5/a_17_8# Decoder_4x8_0/NAND4_5/a_25_8# 2 4 -276 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_5/a_enb 2 4 -267 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_5/a_25_8# REG8v2_5/a_enb 2 4 -267 -319
n Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_5/a_9_8# Decoder_4x8_0/NAND4_5/a_17_8# 2 4 -284 -319
n A_sel0 VSS Decoder_4x8_0/NAND4_5/a_9_8# 2 4 -292 -319
p Decoder_4x8_0/INV_2/Y VDD REG8v2_5/a_enb 2 4 -284 -251
p A_sel0 REG8v2_5/a_enb VDD 2 4 -292 -251
p A_sel2 REG8v2_5/a_enb VDD 2 4 -276 -251
n A_sel2 Decoder_4x8_0/NAND4_6/a_17_8# Decoder_4x8_0/NAND4_6/a_25_8# 2 4 -235 -319
p Decoder_4x8_0/INV_0/Y VDD REG8v2_6/a_enb 2 4 -226 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_6/a_25_8# REG8v2_6/a_enb 2 4 -226 -319
n A_sel1 Decoder_4x8_0/NAND4_6/a_9_8# Decoder_4x8_0/NAND4_6/a_17_8# 2 4 -243 -319
n Decoder_4x8_0/INV_1/Y VSS Decoder_4x8_0/NAND4_6/a_9_8# 2 4 -251 -319
p A_sel1 VDD REG8v2_6/a_enb 2 4 -243 -251
p Decoder_4x8_0/INV_1/Y REG8v2_6/a_enb VDD 2 4 -251 -251
p A_sel2 REG8v2_6/a_enb VDD 2 4 -235 -251
n A_sel2 Decoder_4x8_0/NAND4_7/a_17_8# Decoder_4x8_0/NAND4_7/a_25_8# 2 4 -194 -319
p Decoder_4x8_0/INV_0/Y VDD REG0v2_0/a_enb 2 4 -185 -251
n Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_7/a_25_8# REG0v2_0/a_enb 2 4 -185 -319
n A_sel1 Decoder_4x8_0/NAND4_7/a_9_8# Decoder_4x8_0/NAND4_7/a_17_8# 2 4 -202 -319
n A_sel0 VSS Decoder_4x8_0/NAND4_7/a_9_8# 2 4 -210 -319
p A_sel1 VDD REG0v2_0/a_enb 2 4 -202 -251
p A_sel0 REG0v2_0/a_enb VDD 2 4 -210 -251
p A_sel2 REG0v2_0/a_enb VDD 2 4 -194 -251
p VSS VDD Decoder_4x8_0/INV_0/Y 2 4 -561 -252
n VSS VSS Decoder_4x8_0/INV_0/Y 2 4 -561 -319
p B_sel0 VDD Decoder_4x8_1/INV_1/Y 2 4 -764 -500
n B_sel0 VSS Decoder_4x8_1/INV_1/Y 2 4 -764 -567
p B_sel1 VDD Decoder_4x8_1/INV_2/Y 2 4 -748 -500
n B_sel1 VSS Decoder_4x8_1/INV_2/Y 2 4 -748 -567
p B_sel2 VDD Decoder_4x8_1/INV_3/Y 2 4 -732 -500
n B_sel2 VSS Decoder_4x8_1/INV_3/Y 2 4 -732 -567
n Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_0/a_17_8# Decoder_4x8_1/NAND4_0/a_25_8# 2 4 -700 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_0/b_enb 2 4 -691 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_0/a_25_8# REG8v2_0/b_enb 2 4 -691 -567
n Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_0/a_9_8# Decoder_4x8_1/NAND4_0/a_17_8# 2 4 -708 -567
n Decoder_4x8_1/INV_1/Y VSS Decoder_4x8_1/NAND4_0/a_9_8# 2 4 -716 -567
p Decoder_4x8_1/INV_2/Y VDD REG8v2_0/b_enb 2 4 -708 -499
p Decoder_4x8_1/INV_1/Y REG8v2_0/b_enb VDD 2 4 -716 -499
p Decoder_4x8_1/INV_3/Y REG8v2_0/b_enb VDD 2 4 -700 -499
n Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_2/a_17_8# Decoder_4x8_1/NAND4_2/a_25_8# 2 4 -618 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_2/b_enb 2 4 -609 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_2/a_25_8# REG8v2_2/b_enb 2 4 -609 -567
n B_sel1 Decoder_4x8_1/NAND4_2/a_9_8# Decoder_4x8_1/NAND4_2/a_17_8# 2 4 -626 -567
n Decoder_4x8_1/INV_1/Y VSS Decoder_4x8_1/NAND4_2/a_9_8# 2 4 -634 -567
p B_sel1 VDD REG8v2_2/b_enb 2 4 -626 -499
p Decoder_4x8_1/INV_1/Y REG8v2_2/b_enb VDD 2 4 -634 -499
p Decoder_4x8_1/INV_3/Y REG8v2_2/b_enb VDD 2 4 -618 -499
n Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_1/a_17_8# Decoder_4x8_1/NAND4_1/a_25_8# 2 4 -659 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_1/b_enb 2 4 -650 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_1/a_25_8# REG8v2_1/b_enb 2 4 -650 -567
n Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_1/a_9_8# Decoder_4x8_1/NAND4_1/a_17_8# 2 4 -667 -567
n B_sel0 VSS Decoder_4x8_1/NAND4_1/a_9_8# 2 4 -675 -567
p Decoder_4x8_1/INV_2/Y VDD REG8v2_1/b_enb 2 4 -667 -499
p B_sel0 REG8v2_1/b_enb VDD 2 4 -675 -499
p Decoder_4x8_1/INV_3/Y REG8v2_1/b_enb VDD 2 4 -659 -499
n Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_3/a_17_8# Decoder_4x8_1/NAND4_3/a_25_8# 2 4 -577 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_3/b_enb 2 4 -568 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_3/a_25_8# REG8v2_3/b_enb 2 4 -568 -567
n B_sel1 Decoder_4x8_1/NAND4_3/a_9_8# Decoder_4x8_1/NAND4_3/a_17_8# 2 4 -585 -567
n B_sel0 VSS Decoder_4x8_1/NAND4_3/a_9_8# 2 4 -593 -567
p B_sel1 VDD REG8v2_3/b_enb 2 4 -585 -499
p B_sel0 REG8v2_3/b_enb VDD 2 4 -593 -499
p Decoder_4x8_1/INV_3/Y REG8v2_3/b_enb VDD 2 4 -577 -499
n B_sel2 Decoder_4x8_1/NAND4_4/a_17_8# Decoder_4x8_1/NAND4_4/a_25_8# 2 4 -536 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_4/b_enb 2 4 -527 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_4/a_25_8# REG8v2_4/b_enb 2 4 -527 -567
n Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_4/a_9_8# Decoder_4x8_1/NAND4_4/a_17_8# 2 4 -544 -567
n Decoder_4x8_1/INV_1/Y VSS Decoder_4x8_1/NAND4_4/a_9_8# 2 4 -552 -567
p Decoder_4x8_1/INV_2/Y VDD REG8v2_4/b_enb 2 4 -544 -499
p Decoder_4x8_1/INV_1/Y REG8v2_4/b_enb VDD 2 4 -552 -499
p B_sel2 REG8v2_4/b_enb VDD 2 4 -536 -499
n B_sel2 Decoder_4x8_1/NAND4_5/a_17_8# Decoder_4x8_1/NAND4_5/a_25_8# 2 4 -495 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_5/b_enb 2 4 -486 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_5/a_25_8# REG8v2_5/b_enb 2 4 -486 -567
n Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_5/a_9_8# Decoder_4x8_1/NAND4_5/a_17_8# 2 4 -503 -567
n B_sel0 VSS Decoder_4x8_1/NAND4_5/a_9_8# 2 4 -511 -567
p Decoder_4x8_1/INV_2/Y VDD REG8v2_5/b_enb 2 4 -503 -499
p B_sel0 REG8v2_5/b_enb VDD 2 4 -511 -499
p B_sel2 REG8v2_5/b_enb VDD 2 4 -495 -499
n B_sel2 Decoder_4x8_1/NAND4_6/a_17_8# Decoder_4x8_1/NAND4_6/a_25_8# 2 4 -454 -567
p Decoder_4x8_1/INV_0/Y VDD REG8v2_6/b_enb 2 4 -445 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_6/a_25_8# REG8v2_6/b_enb 2 4 -445 -567
n B_sel1 Decoder_4x8_1/NAND4_6/a_9_8# Decoder_4x8_1/NAND4_6/a_17_8# 2 4 -462 -567
n Decoder_4x8_1/INV_1/Y VSS Decoder_4x8_1/NAND4_6/a_9_8# 2 4 -470 -567
p B_sel1 VDD REG8v2_6/b_enb 2 4 -462 -499
p Decoder_4x8_1/INV_1/Y REG8v2_6/b_enb VDD 2 4 -470 -499
p B_sel2 REG8v2_6/b_enb VDD 2 4 -454 -499
n B_sel2 Decoder_4x8_1/NAND4_7/a_17_8# Decoder_4x8_1/NAND4_7/a_25_8# 2 4 -413 -567
p Decoder_4x8_1/INV_0/Y VDD REG0v2_0/b_enb 2 4 -404 -499
n Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_7/a_25_8# REG0v2_0/b_enb 2 4 -404 -567
n B_sel1 Decoder_4x8_1/NAND4_7/a_9_8# Decoder_4x8_1/NAND4_7/a_17_8# 2 4 -421 -567
n B_sel0 VSS Decoder_4x8_1/NAND4_7/a_9_8# 2 4 -429 -567
p B_sel1 VDD REG0v2_0/b_enb 2 4 -421 -499
p B_sel0 REG0v2_0/b_enb VDD 2 4 -429 -499
p B_sel2 REG0v2_0/b_enb VDD 2 4 -413 -499
p VSS VDD Decoder_4x8_1/INV_0/Y 2 4 -780 -500
n VSS VSS Decoder_4x8_1/INV_0/Y 2 4 -780 -567
p 8bitMUX2to1_0/MUX2to1_1/INV_0/Y Imm1 REG8v2_6/C1 2 8 -455 319
n Imm_en Imm1 REG8v2_6/C1 2 4 -455 256
p Imm_en C1 REG8v2_6/C1 2 8 -480 319
n 8bitMUX2to1_0/MUX2to1_1/INV_0/Y C1 REG8v2_6/C1 2 4 -480 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 -503 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 -503 256
p 8bitMUX2to1_0/MUX2to1_0/INV_0/Y Imm0 REG8v2_6/C0 2 8 -519 319
n Imm_en Imm0 REG8v2_6/C0 2 4 -519 256
p Imm_en C0 REG8v2_6/C0 2 8 -544 319
n 8bitMUX2to1_0/MUX2to1_0/INV_0/Y C0 REG8v2_6/C0 2 4 -544 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 -567 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 -567 256
p 8bitMUX2to1_0/MUX2to1_2/INV_0/Y Imm2 REG8v2_6/C2 2 8 -391 319
n Imm_en Imm2 REG8v2_6/C2 2 4 -391 256
p Imm_en C2 REG8v2_6/C2 2 8 -416 319
n 8bitMUX2to1_0/MUX2to1_2/INV_0/Y C2 REG8v2_6/C2 2 4 -416 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 -439 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 -439 256
p 8bitMUX2to1_0/MUX2to1_3/INV_0/Y Imm3 REG8v2_6/C3 2 8 -327 319
n Imm_en Imm3 REG8v2_6/C3 2 4 -327 256
p Imm_en C3 REG8v2_6/C3 2 8 -352 319
n 8bitMUX2to1_0/MUX2to1_3/INV_0/Y C3 REG8v2_6/C3 2 4 -352 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 -375 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 -375 256
p 8bitMUX2to1_0/MUX2to1_4/INV_0/Y Imm4 REG8v2_6/C4 2 8 -263 319
n Imm_en Imm4 REG8v2_6/C4 2 4 -263 256
p Imm_en C4 REG8v2_6/C4 2 8 -288 319
n 8bitMUX2to1_0/MUX2to1_4/INV_0/Y C4 REG8v2_6/C4 2 4 -288 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 -311 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 -311 256
p 8bitMUX2to1_0/MUX2to1_5/INV_0/Y Imm5 REG8v2_6/C5 2 8 -199 319
n Imm_en Imm5 REG8v2_6/C5 2 4 -199 256
p Imm_en C5 REG8v2_6/C5 2 8 -224 319
n 8bitMUX2to1_0/MUX2to1_5/INV_0/Y C5 REG8v2_6/C5 2 4 -224 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 -247 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 -247 256
p 8bitMUX2to1_0/MUX2to1_6/INV_0/Y Imm6 REG8v2_6/C6 2 8 -135 319
n Imm_en Imm6 REG8v2_6/C6 2 4 -135 256
p Imm_en C6 REG8v2_6/C6 2 8 -160 319
n 8bitMUX2to1_0/MUX2to1_6/INV_0/Y C6 REG8v2_6/C6 2 4 -160 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 -183 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 -183 256
p 8bitMUX2to1_0/MUX2to1_7/INV_0/Y Imm7 REG8v2_6/C7 2 8 -71 319
n Imm_en Imm7 REG8v2_6/C7 2 4 -71 256
p Imm_en C7 REG8v2_6/C7 2 8 -96 319
n 8bitMUX2to1_0/MUX2to1_7/INV_0/Y C7 REG8v2_6/C7 2 4 -96 256
p Imm_en VDD 8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 -119 323
n Imm_en VSS 8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 -119 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 256
n REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 324
n REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 256
p REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 324
p REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 256
n REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 324
n REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 256
p REG8v2_0/REGv2_0/reg8_0/D0 VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 324
p REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 317
n REG8v2_0/REGv2_0/reg8_0/Qbar0 reg_zero0 VSS 2 4 666 256
p REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 317
p REG8v2_0/REGv2_0/reg8_0/Qbar0 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_zero0 2 4 666 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_zero0 2 4 658 256
n REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 317
n reg_zero0 REG8v2_0/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 256
p REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 317
p reg_zero0 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar0 2 4 693 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar0 2 4 701 256
n REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 256
p REG8v2_0/REGv2_0/reg8_0/D0 VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 323
n REG8v2_0/REGv2_0/reg8_0/D0 VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 256
n REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 324
n REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 256
p REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 324
p REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 256
n REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 324
n REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 256
p REG8v2_0/REGv2_0/reg8_0/D1 VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 324
p REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 317
n REG8v2_0/REGv2_0/reg8_0/Qbar1 reg_zero1 VSS 2 4 855 256
p REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 317
p REG8v2_0/REGv2_0/reg8_0/Qbar1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_zero1 2 4 855 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_zero1 2 4 847 256
n REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 317
n reg_zero1 REG8v2_0/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 256
p REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 317
p reg_zero1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar1 2 4 882 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar1 2 4 890 256
n REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 256
p REG8v2_0/REGv2_0/reg8_0/D1 VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 323
n REG8v2_0/REGv2_0/reg8_0/D1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 256
n REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 324
n REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 256
p REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 324
p REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 256
n REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 324
n REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 256
p REG8v2_0/REGv2_0/reg8_0/D2 VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 324
p REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 317
n REG8v2_0/REGv2_0/reg8_0/Qbar2 reg_zero2 VSS 2 4 1045 256
p REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 317
p REG8v2_0/REGv2_0/reg8_0/Qbar2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_zero2 2 4 1045 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_zero2 2 4 1037 256
n REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 317
n reg_zero2 REG8v2_0/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 256
p REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 317
p reg_zero2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar2 2 4 1072 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar2 2 4 1080 256
n REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 256
p REG8v2_0/REGv2_0/reg8_0/D2 VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 323
n REG8v2_0/REGv2_0/reg8_0/D2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 256
n REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 324
n REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 256
p REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 324
p REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 256
n REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 324
n REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 256
p REG8v2_0/REGv2_0/reg8_0/D3 VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 324
p REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 317
n REG8v2_0/REGv2_0/reg8_0/Qbar3 reg_zero3 VSS 2 4 1236 256
p REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 317
p REG8v2_0/REGv2_0/reg8_0/Qbar3 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_zero3 2 4 1236 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_zero3 2 4 1228 256
n REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 317
n reg_zero3 REG8v2_0/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 256
p REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 317
p reg_zero3 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar3 2 4 1263 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar3 2 4 1271 256
n REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 256
p REG8v2_0/REGv2_0/reg8_0/D3 VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 323
n REG8v2_0/REGv2_0/reg8_0/D3 VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 256
n REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 324
n REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 256
p REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 324
p REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 256
n REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 324
n REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 256
p REG8v2_0/REGv2_0/reg8_0/D4 VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 324
p REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 317
n REG8v2_0/REGv2_0/reg8_0/Qbar4 reg_zero4 VSS 2 4 1424 256
p REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 317
p REG8v2_0/REGv2_0/reg8_0/Qbar4 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_zero4 2 4 1424 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_zero4 2 4 1416 256
n REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 317
n reg_zero4 REG8v2_0/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 256
p REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 317
p reg_zero4 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar4 2 4 1451 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar4 2 4 1459 256
n REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 256
p REG8v2_0/REGv2_0/reg8_0/D4 VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 323
n REG8v2_0/REGv2_0/reg8_0/D4 VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 256
n REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 324
n REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 256
p REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 324
p REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 256
n REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 324
n REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 256
p REG8v2_0/REGv2_0/reg8_0/D5 VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 324
p REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 317
n REG8v2_0/REGv2_0/reg8_0/Qbar5 reg_zero5 VSS 2 4 1613 256
p REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 317
p REG8v2_0/REGv2_0/reg8_0/Qbar5 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_zero5 2 4 1613 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_zero5 2 4 1605 256
n REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 317
n reg_zero5 REG8v2_0/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 256
p REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 317
p reg_zero5 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar5 2 4 1640 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar5 2 4 1648 256
n REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 256
p REG8v2_0/REGv2_0/reg8_0/D5 VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 323
n REG8v2_0/REGv2_0/reg8_0/D5 VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 256
n REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 324
n REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 256
p REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 324
p REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 256
n REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 324
n REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 256
p REG8v2_0/REGv2_0/reg8_0/D6 VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 324
p REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 317
n REG8v2_0/REGv2_0/reg8_0/Qbar6 reg_zero6 VSS 2 4 1803 256
p REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 317
p REG8v2_0/REGv2_0/reg8_0/Qbar6 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_zero6 2 4 1803 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_zero6 2 4 1795 256
n REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 317
n reg_zero6 REG8v2_0/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 256
p REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 317
p reg_zero6 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar6 2 4 1830 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar6 2 4 1838 256
n REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 256
p REG8v2_0/REGv2_0/reg8_0/D6 VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 323
n REG8v2_0/REGv2_0/reg8_0/D6 VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 256
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 256
n REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 324
n REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 256
p REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 324
p REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 324
n CLK VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 256
n REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 256
p CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 324
n REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 256
p REG8v2_0/REGv2_0/reg8_0/D7 VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 324
p REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 324
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 317
n REG8v2_0/REGv2_0/reg8_0/Qbar7 reg_zero7 VSS 2 4 1994 256
p REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 317
p REG8v2_0/REGv2_0/reg8_0/Qbar7 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_zero7 2 4 1994 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_zero7 2 4 1986 256
n REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 256
p CLK VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 317
n reg_zero7 REG8v2_0/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 256
p REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 317
p reg_zero7 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_0/REGv2_0/reg8_0/Qbar7 2 4 2021 317
n CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_0/REGv2_0/reg8_0/Qbar7 2 4 2029 256
n REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 256
p REG8v2_0/REGv2_0/reg8_0/D7 VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 323
n REG8v2_0/REGv2_0/reg8_0/D7 VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_0/REGv2_0/reg8_0/D1 2 8 140 319
n REG8v2_0/reg_en REG8v2_6/C1 REG8v2_0/REGv2_0/reg8_0/D1 2 4 140 256
p REG8v2_0/reg_en reg_zero1 REG8v2_0/REGv2_0/reg8_0/D1 2 8 115 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_zero1 REG8v2_0/REGv2_0/reg8_0/D1 2 4 115 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_0/REGv2_0/reg8_0/D0 2 8 76 319
n REG8v2_0/reg_en REG8v2_6/C0 REG8v2_0/REGv2_0/reg8_0/D0 2 4 76 256
p REG8v2_0/reg_en reg_zero0 REG8v2_0/REGv2_0/reg8_0/D0 2 8 51 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_zero0 REG8v2_0/REGv2_0/reg8_0/D0 2 4 51 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_0/REGv2_0/reg8_0/D2 2 8 204 319
n REG8v2_0/reg_en REG8v2_6/C2 REG8v2_0/REGv2_0/reg8_0/D2 2 4 204 256
p REG8v2_0/reg_en reg_zero2 REG8v2_0/REGv2_0/reg8_0/D2 2 8 179 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_zero2 REG8v2_0/REGv2_0/reg8_0/D2 2 4 179 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_0/REGv2_0/reg8_0/D3 2 8 268 319
n REG8v2_0/reg_en REG8v2_6/C3 REG8v2_0/REGv2_0/reg8_0/D3 2 4 268 256
p REG8v2_0/reg_en reg_zero3 REG8v2_0/REGv2_0/reg8_0/D3 2 8 243 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_zero3 REG8v2_0/REGv2_0/reg8_0/D3 2 4 243 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_0/REGv2_0/reg8_0/D4 2 8 332 319
n REG8v2_0/reg_en REG8v2_6/C4 REG8v2_0/REGv2_0/reg8_0/D4 2 4 332 256
p REG8v2_0/reg_en reg_zero4 REG8v2_0/REGv2_0/reg8_0/D4 2 8 307 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_zero4 REG8v2_0/REGv2_0/reg8_0/D4 2 4 307 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_0/REGv2_0/reg8_0/D5 2 8 396 319
n REG8v2_0/reg_en REG8v2_6/C5 REG8v2_0/REGv2_0/reg8_0/D5 2 4 396 256
p REG8v2_0/reg_en reg_zero5 REG8v2_0/REGv2_0/reg8_0/D5 2 8 371 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_zero5 REG8v2_0/REGv2_0/reg8_0/D5 2 4 371 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_0/REGv2_0/reg8_0/D6 2 8 460 319
n REG8v2_0/reg_en REG8v2_6/C6 REG8v2_0/REGv2_0/reg8_0/D6 2 4 460 256
p REG8v2_0/reg_en reg_zero6 REG8v2_0/REGv2_0/reg8_0/D6 2 8 435 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_zero6 REG8v2_0/REGv2_0/reg8_0/D6 2 4 435 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 256
p REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_0/REGv2_0/reg8_0/D7 2 8 524 319
n REG8v2_0/reg_en REG8v2_6/C7 REG8v2_0/REGv2_0/reg8_0/D7 2 4 524 256
p REG8v2_0/reg_en reg_zero7 REG8v2_0/REGv2_0/reg8_0/D7 2 8 499 319
n REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_zero7 REG8v2_0/REGv2_0/reg8_0/D7 2 4 499 256
p REG8v2_0/reg_en VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 323
n REG8v2_0/reg_en VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 256
p reg_zero0 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 323
n reg_zero0 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2100 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2100 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 256
p reg_zero1 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 323
n reg_zero1 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2151 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2151 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 256
p reg_zero2 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 323
n reg_zero2 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2202 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2202 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 256
p reg_zero3 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 323
n reg_zero3 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 2253 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 2253 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 256
p reg_zero4 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 323
n reg_zero4 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 2304 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 2304 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 256
p reg_zero5 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 323
n reg_zero5 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 2355 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 2355 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 256
p reg_zero6 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 323
n reg_zero6 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 2406 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 2406 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 256
p reg_zero7 VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 323
n reg_zero7 VSS REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 256
p REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 323
p REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 2457 323
n REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 2457 256
n REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 256
p REG8v2_0/a_enb VDD REG8v2_0/BUFFER8v2_0/INV_0/Y 2 4 2058 323
n REG8v2_0/a_enb VSS REG8v2_0/BUFFER8v2_0/INV_0/Y 2 4 2058 256
p reg_zero0 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 323
n reg_zero0 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 256
p reg_zero1 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 323
n reg_zero1 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 256
p reg_zero2 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 323
n reg_zero2 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 256
p reg_zero3 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 323
n reg_zero3 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 256
p reg_zero4 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 323
n reg_zero4 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 256
p reg_zero5 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 323
n reg_zero5 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 256
p reg_zero6 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 323
n reg_zero6 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 256
p reg_zero7 VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 323
n reg_zero7 VSS REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 256
p REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 323
p REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 323
n REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 256
n REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 256
p REG8v2_0/b_enb VDD REG8v2_0/BUFFER8v2_1/INV_0/Y 2 4 2485 323
n REG8v2_0/b_enb VSS REG8v2_0/BUFFER8v2_1/INV_0/Y 2 4 2485 256
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 -84
n REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 -84
p REG8v2_1/REGv2_0/reg8_0/D0 VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar0 reg_one0 VSS 2 4 666 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar0 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_one0 2 4 666 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_one0 2 4 658 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 -23
n reg_one0 REG8v2_1/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 -23
p reg_one0 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar0 2 4 693 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar0 2 4 701 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 -84
p REG8v2_1/REGv2_0/reg8_0/D0 VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -17
n REG8v2_1/REGv2_0/reg8_0/D0 VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 -84
n REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 -84
p REG8v2_1/REGv2_0/reg8_0/D1 VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar1 reg_one1 VSS 2 4 855 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_one1 2 4 855 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_one1 2 4 847 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 -23
n reg_one1 REG8v2_1/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 -23
p reg_one1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar1 2 4 882 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar1 2 4 890 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 -84
p REG8v2_1/REGv2_0/reg8_0/D1 VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -17
n REG8v2_1/REGv2_0/reg8_0/D1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 -84
n REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 -84
p REG8v2_1/REGv2_0/reg8_0/D2 VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar2 reg_one2 VSS 2 4 1045 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_one2 2 4 1045 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_one2 2 4 1037 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 -23
n reg_one2 REG8v2_1/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 -23
p reg_one2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar2 2 4 1072 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar2 2 4 1080 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 -84
p REG8v2_1/REGv2_0/reg8_0/D2 VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -17
n REG8v2_1/REGv2_0/reg8_0/D2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 -84
n REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 -84
p REG8v2_1/REGv2_0/reg8_0/D3 VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar3 reg_one3 VSS 2 4 1236 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar3 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_one3 2 4 1236 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_one3 2 4 1228 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 -23
n reg_one3 REG8v2_1/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 -23
p reg_one3 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar3 2 4 1263 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar3 2 4 1271 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 -84
p REG8v2_1/REGv2_0/reg8_0/D3 VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -17
n REG8v2_1/REGv2_0/reg8_0/D3 VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 -84
n REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 -84
p REG8v2_1/REGv2_0/reg8_0/D4 VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar4 reg_one4 VSS 2 4 1424 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar4 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_one4 2 4 1424 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_one4 2 4 1416 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 -23
n reg_one4 REG8v2_1/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 -23
p reg_one4 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar4 2 4 1451 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar4 2 4 1459 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 -84
p REG8v2_1/REGv2_0/reg8_0/D4 VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -17
n REG8v2_1/REGv2_0/reg8_0/D4 VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 -84
n REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 -84
p REG8v2_1/REGv2_0/reg8_0/D5 VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar5 reg_one5 VSS 2 4 1613 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar5 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_one5 2 4 1613 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_one5 2 4 1605 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 -23
n reg_one5 REG8v2_1/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 -23
p reg_one5 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar5 2 4 1640 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar5 2 4 1648 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 -84
p REG8v2_1/REGv2_0/reg8_0/D5 VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -17
n REG8v2_1/REGv2_0/reg8_0/D5 VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 -84
n REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 -84
p REG8v2_1/REGv2_0/reg8_0/D6 VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar6 reg_one6 VSS 2 4 1803 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar6 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_one6 2 4 1803 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_one6 2 4 1795 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 -23
n reg_one6 REG8v2_1/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 -23
p reg_one6 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar6 2 4 1830 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar6 2 4 1838 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 -84
p REG8v2_1/REGv2_0/reg8_0/D6 VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -17
n REG8v2_1/REGv2_0/reg8_0/D6 VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -84
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 -16
n CLK VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 -84
n REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 -84
p CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 -16
n REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 -84
p REG8v2_1/REGv2_0/reg8_0/D7 VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 -16
p REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 -16
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 -23
n REG8v2_1/REGv2_0/reg8_0/Qbar7 reg_one7 VSS 2 4 1994 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 -23
p REG8v2_1/REGv2_0/reg8_0/Qbar7 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_one7 2 4 1994 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_one7 2 4 1986 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 -84
p CLK VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 -23
n reg_one7 REG8v2_1/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 -84
p REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 -23
p reg_one7 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_1/REGv2_0/reg8_0/Qbar7 2 4 2021 -23
n CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_1/REGv2_0/reg8_0/Qbar7 2 4 2029 -84
n REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 -84
p REG8v2_1/REGv2_0/reg8_0/D7 VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -17
n REG8v2_1/REGv2_0/reg8_0/D7 VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_1/REGv2_0/reg8_0/D1 2 8 140 -21
n REG8v2_1/reg_en REG8v2_6/C1 REG8v2_1/REGv2_0/reg8_0/D1 2 4 140 -84
p REG8v2_1/reg_en reg_one1 REG8v2_1/REGv2_0/reg8_0/D1 2 8 115 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_one1 REG8v2_1/REGv2_0/reg8_0/D1 2 4 115 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_1/REGv2_0/reg8_0/D0 2 8 76 -21
n REG8v2_1/reg_en REG8v2_6/C0 REG8v2_1/REGv2_0/reg8_0/D0 2 4 76 -84
p REG8v2_1/reg_en reg_one0 REG8v2_1/REGv2_0/reg8_0/D0 2 8 51 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_one0 REG8v2_1/REGv2_0/reg8_0/D0 2 4 51 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_1/REGv2_0/reg8_0/D2 2 8 204 -21
n REG8v2_1/reg_en REG8v2_6/C2 REG8v2_1/REGv2_0/reg8_0/D2 2 4 204 -84
p REG8v2_1/reg_en reg_one2 REG8v2_1/REGv2_0/reg8_0/D2 2 8 179 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_one2 REG8v2_1/REGv2_0/reg8_0/D2 2 4 179 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_1/REGv2_0/reg8_0/D3 2 8 268 -21
n REG8v2_1/reg_en REG8v2_6/C3 REG8v2_1/REGv2_0/reg8_0/D3 2 4 268 -84
p REG8v2_1/reg_en reg_one3 REG8v2_1/REGv2_0/reg8_0/D3 2 8 243 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_one3 REG8v2_1/REGv2_0/reg8_0/D3 2 4 243 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_1/REGv2_0/reg8_0/D4 2 8 332 -21
n REG8v2_1/reg_en REG8v2_6/C4 REG8v2_1/REGv2_0/reg8_0/D4 2 4 332 -84
p REG8v2_1/reg_en reg_one4 REG8v2_1/REGv2_0/reg8_0/D4 2 8 307 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_one4 REG8v2_1/REGv2_0/reg8_0/D4 2 4 307 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_1/REGv2_0/reg8_0/D5 2 8 396 -21
n REG8v2_1/reg_en REG8v2_6/C5 REG8v2_1/REGv2_0/reg8_0/D5 2 4 396 -84
p REG8v2_1/reg_en reg_one5 REG8v2_1/REGv2_0/reg8_0/D5 2 8 371 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_one5 REG8v2_1/REGv2_0/reg8_0/D5 2 4 371 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_1/REGv2_0/reg8_0/D6 2 8 460 -21
n REG8v2_1/reg_en REG8v2_6/C6 REG8v2_1/REGv2_0/reg8_0/D6 2 4 460 -84
p REG8v2_1/reg_en reg_one6 REG8v2_1/REGv2_0/reg8_0/D6 2 8 435 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_one6 REG8v2_1/REGv2_0/reg8_0/D6 2 4 435 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -84
p REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_1/REGv2_0/reg8_0/D7 2 8 524 -21
n REG8v2_1/reg_en REG8v2_6/C7 REG8v2_1/REGv2_0/reg8_0/D7 2 4 524 -84
p REG8v2_1/reg_en reg_one7 REG8v2_1/REGv2_0/reg8_0/D7 2 8 499 -21
n REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_one7 REG8v2_1/REGv2_0/reg8_0/D7 2 4 499 -84
p REG8v2_1/reg_en VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -17
n REG8v2_1/reg_en VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -84
p reg_one0 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -17
n reg_one0 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2100 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2100 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 -84
p reg_one1 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -17
n reg_one1 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2151 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2151 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 -84
p reg_one2 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -17
n reg_one2 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2202 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2202 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 -84
p reg_one3 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -17
n reg_one3 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 2253 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 2253 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 -84
p reg_one4 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -17
n reg_one4 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 2304 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 2304 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 -84
p reg_one5 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -17
n reg_one5 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 2355 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 2355 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 -84
p reg_one6 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -17
n reg_one6 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 2406 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 2406 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 -84
p reg_one7 VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -17
n reg_one7 VSS REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -84
p REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 -17
p REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 2457 -17
n REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 2457 -84
n REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 -84
p REG8v2_1/a_enb VDD REG8v2_1/BUFFER8v2_0/INV_0/Y 2 4 2058 -17
n REG8v2_1/a_enb VSS REG8v2_1/BUFFER8v2_0/INV_0/Y 2 4 2058 -84
p reg_one0 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -17
n reg_one0 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 -84
p reg_one1 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -17
n reg_one1 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 -84
p reg_one2 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -17
n reg_one2 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 -84
p reg_one3 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -17
n reg_one3 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 -84
p reg_one4 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -17
n reg_one4 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 -84
p reg_one5 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -17
n reg_one5 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 -84
p reg_one6 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -17
n reg_one6 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 -84
p reg_one7 VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -17
n reg_one7 VSS REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -84
p REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 -17
p REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 -17
n REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 -84
n REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 -84
p REG8v2_1/b_enb VDD REG8v2_1/BUFFER8v2_1/INV_0/Y 2 4 2485 -17
n REG8v2_1/b_enb VSS REG8v2_1/BUFFER8v2_1/INV_0/Y 2 4 2485 -84
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 -424
n REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 -424
p REG8v2_2/REGv2_0/reg8_0/D0 VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar0 reg_two0 VSS 2 4 666 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar0 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_two0 2 4 666 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_two0 2 4 658 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 -363
n reg_two0 REG8v2_2/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 -363
p reg_two0 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar0 2 4 693 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar0 2 4 701 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 -424
p REG8v2_2/REGv2_0/reg8_0/D0 VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -357
n REG8v2_2/REGv2_0/reg8_0/D0 VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 -424
n REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 -424
p REG8v2_2/REGv2_0/reg8_0/D1 VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar1 reg_two1 VSS 2 4 855 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_two1 2 4 855 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_two1 2 4 847 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 -363
n reg_two1 REG8v2_2/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 -363
p reg_two1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar1 2 4 882 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar1 2 4 890 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 -424
p REG8v2_2/REGv2_0/reg8_0/D1 VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -357
n REG8v2_2/REGv2_0/reg8_0/D1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 -424
n REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 -424
p REG8v2_2/REGv2_0/reg8_0/D2 VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar2 reg_two2 VSS 2 4 1045 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_two2 2 4 1045 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_two2 2 4 1037 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 -363
n reg_two2 REG8v2_2/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 -363
p reg_two2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar2 2 4 1072 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar2 2 4 1080 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 -424
p REG8v2_2/REGv2_0/reg8_0/D2 VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -357
n REG8v2_2/REGv2_0/reg8_0/D2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 -424
n REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 -424
p REG8v2_2/REGv2_0/reg8_0/D3 VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar3 reg_two3 VSS 2 4 1236 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar3 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_two3 2 4 1236 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_two3 2 4 1228 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 -363
n reg_two3 REG8v2_2/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 -363
p reg_two3 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar3 2 4 1263 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar3 2 4 1271 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 -424
p REG8v2_2/REGv2_0/reg8_0/D3 VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -357
n REG8v2_2/REGv2_0/reg8_0/D3 VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 -424
n REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 -424
p REG8v2_2/REGv2_0/reg8_0/D4 VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar4 reg_two4 VSS 2 4 1424 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar4 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_two4 2 4 1424 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_two4 2 4 1416 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 -363
n reg_two4 REG8v2_2/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 -363
p reg_two4 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar4 2 4 1451 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar4 2 4 1459 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 -424
p REG8v2_2/REGv2_0/reg8_0/D4 VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -357
n REG8v2_2/REGv2_0/reg8_0/D4 VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 -424
n REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 -424
p REG8v2_2/REGv2_0/reg8_0/D5 VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar5 reg_two5 VSS 2 4 1613 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar5 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_two5 2 4 1613 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_two5 2 4 1605 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 -363
n reg_two5 REG8v2_2/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 -363
p reg_two5 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar5 2 4 1640 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar5 2 4 1648 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 -424
p REG8v2_2/REGv2_0/reg8_0/D5 VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -357
n REG8v2_2/REGv2_0/reg8_0/D5 VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 -424
n REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 -424
p REG8v2_2/REGv2_0/reg8_0/D6 VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar6 reg_two6 VSS 2 4 1803 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar6 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_two6 2 4 1803 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_two6 2 4 1795 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 -363
n reg_two6 REG8v2_2/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 -363
p reg_two6 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar6 2 4 1830 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar6 2 4 1838 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 -424
p REG8v2_2/REGv2_0/reg8_0/D6 VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -357
n REG8v2_2/REGv2_0/reg8_0/D6 VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -424
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 -356
n CLK VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 -424
n REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 -424
p CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 -356
n REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 -424
p REG8v2_2/REGv2_0/reg8_0/D7 VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 -356
p REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 -356
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 -363
n REG8v2_2/REGv2_0/reg8_0/Qbar7 reg_two7 VSS 2 4 1994 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 -363
p REG8v2_2/REGv2_0/reg8_0/Qbar7 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_two7 2 4 1994 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_two7 2 4 1986 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 -424
p CLK VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 -363
n reg_two7 REG8v2_2/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 -424
p REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 -363
p reg_two7 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_2/REGv2_0/reg8_0/Qbar7 2 4 2021 -363
n CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_2/REGv2_0/reg8_0/Qbar7 2 4 2029 -424
n REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 -424
p REG8v2_2/REGv2_0/reg8_0/D7 VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -357
n REG8v2_2/REGv2_0/reg8_0/D7 VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_2/REGv2_0/reg8_0/D1 2 8 140 -361
n REG8v2_2/reg_en REG8v2_6/C1 REG8v2_2/REGv2_0/reg8_0/D1 2 4 140 -424
p REG8v2_2/reg_en reg_two1 REG8v2_2/REGv2_0/reg8_0/D1 2 8 115 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_two1 REG8v2_2/REGv2_0/reg8_0/D1 2 4 115 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_2/REGv2_0/reg8_0/D0 2 8 76 -361
n REG8v2_2/reg_en REG8v2_6/C0 REG8v2_2/REGv2_0/reg8_0/D0 2 4 76 -424
p REG8v2_2/reg_en reg_two0 REG8v2_2/REGv2_0/reg8_0/D0 2 8 51 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_two0 REG8v2_2/REGv2_0/reg8_0/D0 2 4 51 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_2/REGv2_0/reg8_0/D2 2 8 204 -361
n REG8v2_2/reg_en REG8v2_6/C2 REG8v2_2/REGv2_0/reg8_0/D2 2 4 204 -424
p REG8v2_2/reg_en reg_two2 REG8v2_2/REGv2_0/reg8_0/D2 2 8 179 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_two2 REG8v2_2/REGv2_0/reg8_0/D2 2 4 179 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_2/REGv2_0/reg8_0/D3 2 8 268 -361
n REG8v2_2/reg_en REG8v2_6/C3 REG8v2_2/REGv2_0/reg8_0/D3 2 4 268 -424
p REG8v2_2/reg_en reg_two3 REG8v2_2/REGv2_0/reg8_0/D3 2 8 243 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_two3 REG8v2_2/REGv2_0/reg8_0/D3 2 4 243 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_2/REGv2_0/reg8_0/D4 2 8 332 -361
n REG8v2_2/reg_en REG8v2_6/C4 REG8v2_2/REGv2_0/reg8_0/D4 2 4 332 -424
p REG8v2_2/reg_en reg_two4 REG8v2_2/REGv2_0/reg8_0/D4 2 8 307 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_two4 REG8v2_2/REGv2_0/reg8_0/D4 2 4 307 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_2/REGv2_0/reg8_0/D5 2 8 396 -361
n REG8v2_2/reg_en REG8v2_6/C5 REG8v2_2/REGv2_0/reg8_0/D5 2 4 396 -424
p REG8v2_2/reg_en reg_two5 REG8v2_2/REGv2_0/reg8_0/D5 2 8 371 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_two5 REG8v2_2/REGv2_0/reg8_0/D5 2 4 371 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_2/REGv2_0/reg8_0/D6 2 8 460 -361
n REG8v2_2/reg_en REG8v2_6/C6 REG8v2_2/REGv2_0/reg8_0/D6 2 4 460 -424
p REG8v2_2/reg_en reg_two6 REG8v2_2/REGv2_0/reg8_0/D6 2 8 435 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_two6 REG8v2_2/REGv2_0/reg8_0/D6 2 4 435 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -424
p REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_2/REGv2_0/reg8_0/D7 2 8 524 -361
n REG8v2_2/reg_en REG8v2_6/C7 REG8v2_2/REGv2_0/reg8_0/D7 2 4 524 -424
p REG8v2_2/reg_en reg_two7 REG8v2_2/REGv2_0/reg8_0/D7 2 8 499 -361
n REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_two7 REG8v2_2/REGv2_0/reg8_0/D7 2 4 499 -424
p REG8v2_2/reg_en VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -357
n REG8v2_2/reg_en VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -424
p reg_two0 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -357
n reg_two0 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2100 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2100 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 -424
p reg_two1 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -357
n reg_two1 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2151 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2151 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 -424
p reg_two2 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -357
n reg_two2 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2202 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2202 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 -424
p reg_two3 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -357
n reg_two3 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 2253 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 2253 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 -424
p reg_two4 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -357
n reg_two4 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 2304 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 2304 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 -424
p reg_two5 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -357
n reg_two5 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 2355 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 2355 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 -424
p reg_two6 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -357
n reg_two6 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 2406 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 2406 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 -424
p reg_two7 VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -357
n reg_two7 VSS REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -424
p REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 -357
p REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 2457 -357
n REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 2457 -424
n REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 -424
p REG8v2_2/a_enb VDD REG8v2_2/BUFFER8v2_0/INV_0/Y 2 4 2058 -357
n REG8v2_2/a_enb VSS REG8v2_2/BUFFER8v2_0/INV_0/Y 2 4 2058 -424
p reg_two0 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -357
n reg_two0 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 -424
p reg_two1 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -357
n reg_two1 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 -424
p reg_two2 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -357
n reg_two2 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 -424
p reg_two3 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -357
n reg_two3 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 -424
p reg_two4 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -357
n reg_two4 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 -424
p reg_two5 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -357
n reg_two5 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 -424
p reg_two6 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -357
n reg_two6 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 -424
p reg_two7 VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -357
n reg_two7 VSS REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -424
p REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 -357
p REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 -357
n REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 -424
n REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 -424
p REG8v2_2/b_enb VDD REG8v2_2/BUFFER8v2_1/INV_0/Y 2 4 2485 -357
n REG8v2_2/b_enb VSS REG8v2_2/BUFFER8v2_1/INV_0/Y 2 4 2485 -424
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 -764
n REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 -764
p REG8v2_3/REGv2_0/reg8_0/D0 VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar0 reg_three0 VSS 2 4 666 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar0 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_three0 2 4 666 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_three0 2 4 658 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 -703
n reg_three0 REG8v2_3/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 -703
p reg_three0 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar0 2 4 693 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar0 2 4 701 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 -764
p REG8v2_3/REGv2_0/reg8_0/D0 VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -697
n REG8v2_3/REGv2_0/reg8_0/D0 VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 -764
n REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 -764
p REG8v2_3/REGv2_0/reg8_0/D1 VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar1 reg_three1 VSS 2 4 855 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_three1 2 4 855 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_three1 2 4 847 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 -703
n reg_three1 REG8v2_3/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 -703
p reg_three1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar1 2 4 882 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar1 2 4 890 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 -764
p REG8v2_3/REGv2_0/reg8_0/D1 VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -697
n REG8v2_3/REGv2_0/reg8_0/D1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 -764
n REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 -764
p REG8v2_3/REGv2_0/reg8_0/D2 VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar2 reg_three2 VSS 2 4 1045 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_three2 2 4 1045 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_three2 2 4 1037 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 -703
n reg_three2 REG8v2_3/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 -703
p reg_three2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar2 2 4 1072 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar2 2 4 1080 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 -764
p REG8v2_3/REGv2_0/reg8_0/D2 VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -697
n REG8v2_3/REGv2_0/reg8_0/D2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 -764
n REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 -764
p REG8v2_3/REGv2_0/reg8_0/D3 VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar3 reg_three3 VSS 2 4 1236 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar3 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_three3 2 4 1236 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_three3 2 4 1228 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 -703
n reg_three3 REG8v2_3/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 -703
p reg_three3 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar3 2 4 1263 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar3 2 4 1271 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 -764
p REG8v2_3/REGv2_0/reg8_0/D3 VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -697
n REG8v2_3/REGv2_0/reg8_0/D3 VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 -764
n REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 -764
p REG8v2_3/REGv2_0/reg8_0/D4 VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar4 reg_three4 VSS 2 4 1424 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar4 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_three4 2 4 1424 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_three4 2 4 1416 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 -703
n reg_three4 REG8v2_3/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 -703
p reg_three4 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar4 2 4 1451 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar4 2 4 1459 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 -764
p REG8v2_3/REGv2_0/reg8_0/D4 VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -697
n REG8v2_3/REGv2_0/reg8_0/D4 VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 -764
n REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 -764
p REG8v2_3/REGv2_0/reg8_0/D5 VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar5 reg_three5 VSS 2 4 1613 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar5 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_three5 2 4 1613 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_three5 2 4 1605 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 -703
n reg_three5 REG8v2_3/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 -703
p reg_three5 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar5 2 4 1640 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar5 2 4 1648 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 -764
p REG8v2_3/REGv2_0/reg8_0/D5 VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -697
n REG8v2_3/REGv2_0/reg8_0/D5 VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 -764
n REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 -764
p REG8v2_3/REGv2_0/reg8_0/D6 VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar6 reg_three6 VSS 2 4 1803 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar6 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_three6 2 4 1803 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_three6 2 4 1795 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 -703
n reg_three6 REG8v2_3/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 -703
p reg_three6 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar6 2 4 1830 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar6 2 4 1838 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 -764
p REG8v2_3/REGv2_0/reg8_0/D6 VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -697
n REG8v2_3/REGv2_0/reg8_0/D6 VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -764
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 -696
n CLK VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 -764
n REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 -764
p CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 -696
n REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 -764
p REG8v2_3/REGv2_0/reg8_0/D7 VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 -696
p REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 -696
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 -703
n REG8v2_3/REGv2_0/reg8_0/Qbar7 reg_three7 VSS 2 4 1994 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 -703
p REG8v2_3/REGv2_0/reg8_0/Qbar7 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_three7 2 4 1994 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_three7 2 4 1986 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 -764
p CLK VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 -703
n reg_three7 REG8v2_3/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 -764
p REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 -703
p reg_three7 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_3/REGv2_0/reg8_0/Qbar7 2 4 2021 -703
n CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_3/REGv2_0/reg8_0/Qbar7 2 4 2029 -764
n REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 -764
p REG8v2_3/REGv2_0/reg8_0/D7 VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -697
n REG8v2_3/REGv2_0/reg8_0/D7 VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_3/REGv2_0/reg8_0/D1 2 8 140 -701
n REG8v2_3/reg_en REG8v2_6/C1 REG8v2_3/REGv2_0/reg8_0/D1 2 4 140 -764
p REG8v2_3/reg_en reg_three1 REG8v2_3/REGv2_0/reg8_0/D1 2 8 115 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_three1 REG8v2_3/REGv2_0/reg8_0/D1 2 4 115 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_3/REGv2_0/reg8_0/D0 2 8 76 -701
n REG8v2_3/reg_en REG8v2_6/C0 REG8v2_3/REGv2_0/reg8_0/D0 2 4 76 -764
p REG8v2_3/reg_en reg_three0 REG8v2_3/REGv2_0/reg8_0/D0 2 8 51 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_three0 REG8v2_3/REGv2_0/reg8_0/D0 2 4 51 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_3/REGv2_0/reg8_0/D2 2 8 204 -701
n REG8v2_3/reg_en REG8v2_6/C2 REG8v2_3/REGv2_0/reg8_0/D2 2 4 204 -764
p REG8v2_3/reg_en reg_three2 REG8v2_3/REGv2_0/reg8_0/D2 2 8 179 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_three2 REG8v2_3/REGv2_0/reg8_0/D2 2 4 179 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_3/REGv2_0/reg8_0/D3 2 8 268 -701
n REG8v2_3/reg_en REG8v2_6/C3 REG8v2_3/REGv2_0/reg8_0/D3 2 4 268 -764
p REG8v2_3/reg_en reg_three3 REG8v2_3/REGv2_0/reg8_0/D3 2 8 243 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_three3 REG8v2_3/REGv2_0/reg8_0/D3 2 4 243 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_3/REGv2_0/reg8_0/D4 2 8 332 -701
n REG8v2_3/reg_en REG8v2_6/C4 REG8v2_3/REGv2_0/reg8_0/D4 2 4 332 -764
p REG8v2_3/reg_en reg_three4 REG8v2_3/REGv2_0/reg8_0/D4 2 8 307 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_three4 REG8v2_3/REGv2_0/reg8_0/D4 2 4 307 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_3/REGv2_0/reg8_0/D5 2 8 396 -701
n REG8v2_3/reg_en REG8v2_6/C5 REG8v2_3/REGv2_0/reg8_0/D5 2 4 396 -764
p REG8v2_3/reg_en reg_three5 REG8v2_3/REGv2_0/reg8_0/D5 2 8 371 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_three5 REG8v2_3/REGv2_0/reg8_0/D5 2 4 371 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_3/REGv2_0/reg8_0/D6 2 8 460 -701
n REG8v2_3/reg_en REG8v2_6/C6 REG8v2_3/REGv2_0/reg8_0/D6 2 4 460 -764
p REG8v2_3/reg_en reg_three6 REG8v2_3/REGv2_0/reg8_0/D6 2 8 435 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_three6 REG8v2_3/REGv2_0/reg8_0/D6 2 4 435 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -764
p REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_3/REGv2_0/reg8_0/D7 2 8 524 -701
n REG8v2_3/reg_en REG8v2_6/C7 REG8v2_3/REGv2_0/reg8_0/D7 2 4 524 -764
p REG8v2_3/reg_en reg_three7 REG8v2_3/REGv2_0/reg8_0/D7 2 8 499 -701
n REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_three7 REG8v2_3/REGv2_0/reg8_0/D7 2 4 499 -764
p REG8v2_3/reg_en VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -697
n REG8v2_3/reg_en VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -764
p reg_three0 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -697
n reg_three0 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2100 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2100 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 -764
p reg_three1 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -697
n reg_three1 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2151 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2151 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 -764
p reg_three2 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -697
n reg_three2 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2202 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2202 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 -764
p reg_three3 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -697
n reg_three3 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 2253 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 2253 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 -764
p reg_three4 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -697
n reg_three4 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 2304 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 2304 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 -764
p reg_three5 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -697
n reg_three5 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 2355 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 2355 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 -764
p reg_three6 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -697
n reg_three6 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 2406 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 2406 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 -764
p reg_three7 VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -697
n reg_three7 VSS REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -764
p REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 -697
p REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 2457 -697
n REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 2457 -764
n REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 -764
p REG8v2_3/a_enb VDD REG8v2_3/BUFFER8v2_0/INV_0/Y 2 4 2058 -697
n REG8v2_3/a_enb VSS REG8v2_3/BUFFER8v2_0/INV_0/Y 2 4 2058 -764
p reg_three0 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -697
n reg_three0 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 -764
p reg_three1 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -697
n reg_three1 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 -764
p reg_three2 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -697
n reg_three2 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 -764
p reg_three3 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -697
n reg_three3 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 -764
p reg_three4 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -697
n reg_three4 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 -764
p reg_three5 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -697
n reg_three5 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 -764
p reg_three6 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -697
n reg_three6 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 -764
p reg_three7 VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -697
n reg_three7 VSS REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -764
p REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 -697
p REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 -697
n REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 -764
n REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 -764
p REG8v2_3/b_enb VDD REG8v2_3/BUFFER8v2_1/INV_0/Y 2 4 2485 -697
n REG8v2_3/b_enb VSS REG8v2_3/BUFFER8v2_1/INV_0/Y 2 4 2485 -764
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 -1104
n REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 -1104
p REG8v2_4/REGv2_0/reg8_0/D0 VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar0 reg_four0 VSS 2 4 666 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar0 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_four0 2 4 666 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_four0 2 4 658 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 -1043
n reg_four0 REG8v2_4/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 -1043
p reg_four0 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar0 2 4 693 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar0 2 4 701 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 -1104
p REG8v2_4/REGv2_0/reg8_0/D0 VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -1037
n REG8v2_4/REGv2_0/reg8_0/D0 VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 -1104
n REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 -1104
p REG8v2_4/REGv2_0/reg8_0/D1 VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar1 reg_four1 VSS 2 4 855 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_four1 2 4 855 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_four1 2 4 847 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 -1043
n reg_four1 REG8v2_4/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 -1043
p reg_four1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar1 2 4 882 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar1 2 4 890 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 -1104
p REG8v2_4/REGv2_0/reg8_0/D1 VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -1037
n REG8v2_4/REGv2_0/reg8_0/D1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 -1104
n REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 -1104
p REG8v2_4/REGv2_0/reg8_0/D2 VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar2 reg_four2 VSS 2 4 1045 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_four2 2 4 1045 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_four2 2 4 1037 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 -1043
n reg_four2 REG8v2_4/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 -1043
p reg_four2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar2 2 4 1072 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar2 2 4 1080 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 -1104
p REG8v2_4/REGv2_0/reg8_0/D2 VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -1037
n REG8v2_4/REGv2_0/reg8_0/D2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 -1104
n REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 -1104
p REG8v2_4/REGv2_0/reg8_0/D3 VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar3 reg_four3 VSS 2 4 1236 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar3 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_four3 2 4 1236 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_four3 2 4 1228 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 -1043
n reg_four3 REG8v2_4/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 -1043
p reg_four3 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar3 2 4 1263 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar3 2 4 1271 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 -1104
p REG8v2_4/REGv2_0/reg8_0/D3 VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -1037
n REG8v2_4/REGv2_0/reg8_0/D3 VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 -1104
n REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 -1104
p REG8v2_4/REGv2_0/reg8_0/D4 VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar4 reg_four4 VSS 2 4 1424 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar4 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_four4 2 4 1424 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_four4 2 4 1416 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 -1043
n reg_four4 REG8v2_4/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 -1043
p reg_four4 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar4 2 4 1451 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar4 2 4 1459 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 -1104
p REG8v2_4/REGv2_0/reg8_0/D4 VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -1037
n REG8v2_4/REGv2_0/reg8_0/D4 VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 -1104
n REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 -1104
p REG8v2_4/REGv2_0/reg8_0/D5 VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar5 reg_four5 VSS 2 4 1613 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar5 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_four5 2 4 1613 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_four5 2 4 1605 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 -1043
n reg_four5 REG8v2_4/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 -1043
p reg_four5 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar5 2 4 1640 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar5 2 4 1648 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 -1104
p REG8v2_4/REGv2_0/reg8_0/D5 VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -1037
n REG8v2_4/REGv2_0/reg8_0/D5 VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 -1104
n REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 -1104
p REG8v2_4/REGv2_0/reg8_0/D6 VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar6 reg_four6 VSS 2 4 1803 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar6 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_four6 2 4 1803 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_four6 2 4 1795 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 -1043
n reg_four6 REG8v2_4/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 -1043
p reg_four6 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar6 2 4 1830 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar6 2 4 1838 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 -1104
p REG8v2_4/REGv2_0/reg8_0/D6 VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -1037
n REG8v2_4/REGv2_0/reg8_0/D6 VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -1104
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 -1036
n CLK VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 -1104
n REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 -1104
p CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 -1036
n REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 -1104
p REG8v2_4/REGv2_0/reg8_0/D7 VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 -1036
p REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 -1036
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 -1043
n REG8v2_4/REGv2_0/reg8_0/Qbar7 reg_four7 VSS 2 4 1994 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 -1043
p REG8v2_4/REGv2_0/reg8_0/Qbar7 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_four7 2 4 1994 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_four7 2 4 1986 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 -1104
p CLK VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 -1043
n reg_four7 REG8v2_4/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 -1104
p REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 -1043
p reg_four7 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_4/REGv2_0/reg8_0/Qbar7 2 4 2021 -1043
n CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_4/REGv2_0/reg8_0/Qbar7 2 4 2029 -1104
n REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 -1104
p REG8v2_4/REGv2_0/reg8_0/D7 VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -1037
n REG8v2_4/REGv2_0/reg8_0/D7 VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_4/REGv2_0/reg8_0/D1 2 8 140 -1041
n REG8v2_4/reg_en REG8v2_6/C1 REG8v2_4/REGv2_0/reg8_0/D1 2 4 140 -1104
p REG8v2_4/reg_en reg_four1 REG8v2_4/REGv2_0/reg8_0/D1 2 8 115 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_four1 REG8v2_4/REGv2_0/reg8_0/D1 2 4 115 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_4/REGv2_0/reg8_0/D0 2 8 76 -1041
n REG8v2_4/reg_en REG8v2_6/C0 REG8v2_4/REGv2_0/reg8_0/D0 2 4 76 -1104
p REG8v2_4/reg_en reg_four0 REG8v2_4/REGv2_0/reg8_0/D0 2 8 51 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_four0 REG8v2_4/REGv2_0/reg8_0/D0 2 4 51 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_4/REGv2_0/reg8_0/D2 2 8 204 -1041
n REG8v2_4/reg_en REG8v2_6/C2 REG8v2_4/REGv2_0/reg8_0/D2 2 4 204 -1104
p REG8v2_4/reg_en reg_four2 REG8v2_4/REGv2_0/reg8_0/D2 2 8 179 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_four2 REG8v2_4/REGv2_0/reg8_0/D2 2 4 179 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_4/REGv2_0/reg8_0/D3 2 8 268 -1041
n REG8v2_4/reg_en REG8v2_6/C3 REG8v2_4/REGv2_0/reg8_0/D3 2 4 268 -1104
p REG8v2_4/reg_en reg_four3 REG8v2_4/REGv2_0/reg8_0/D3 2 8 243 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_four3 REG8v2_4/REGv2_0/reg8_0/D3 2 4 243 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_4/REGv2_0/reg8_0/D4 2 8 332 -1041
n REG8v2_4/reg_en REG8v2_6/C4 REG8v2_4/REGv2_0/reg8_0/D4 2 4 332 -1104
p REG8v2_4/reg_en reg_four4 REG8v2_4/REGv2_0/reg8_0/D4 2 8 307 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_four4 REG8v2_4/REGv2_0/reg8_0/D4 2 4 307 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_4/REGv2_0/reg8_0/D5 2 8 396 -1041
n REG8v2_4/reg_en REG8v2_6/C5 REG8v2_4/REGv2_0/reg8_0/D5 2 4 396 -1104
p REG8v2_4/reg_en reg_four5 REG8v2_4/REGv2_0/reg8_0/D5 2 8 371 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_four5 REG8v2_4/REGv2_0/reg8_0/D5 2 4 371 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_4/REGv2_0/reg8_0/D6 2 8 460 -1041
n REG8v2_4/reg_en REG8v2_6/C6 REG8v2_4/REGv2_0/reg8_0/D6 2 4 460 -1104
p REG8v2_4/reg_en reg_four6 REG8v2_4/REGv2_0/reg8_0/D6 2 8 435 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_four6 REG8v2_4/REGv2_0/reg8_0/D6 2 4 435 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -1104
p REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_4/REGv2_0/reg8_0/D7 2 8 524 -1041
n REG8v2_4/reg_en REG8v2_6/C7 REG8v2_4/REGv2_0/reg8_0/D7 2 4 524 -1104
p REG8v2_4/reg_en reg_four7 REG8v2_4/REGv2_0/reg8_0/D7 2 8 499 -1041
n REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_four7 REG8v2_4/REGv2_0/reg8_0/D7 2 4 499 -1104
p REG8v2_4/reg_en VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -1037
n REG8v2_4/reg_en VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -1104
p reg_four0 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -1037
n reg_four0 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_75# REG8v2_4/A0 2 4 2100 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_8# REG8v2_4/A0 2 4 2100 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 -1104
p reg_four1 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -1037
n reg_four1 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_75# REG8v2_4/A1 2 4 2151 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_8# REG8v2_4/A1 2 4 2151 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 -1104
p reg_four2 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -1037
n reg_four2 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_75# REG8v2_4/A2 2 4 2202 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_8# REG8v2_4/A2 2 4 2202 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 -1104
p reg_four3 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -1037
n reg_four3 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_75# REG8v2_4/A3 2 4 2253 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_8# REG8v2_4/A3 2 4 2253 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 -1104
p reg_four4 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -1037
n reg_four4 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_75# REG8v2_4/A4 2 4 2304 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_8# REG8v2_4/A4 2 4 2304 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 -1104
p reg_four5 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -1037
n reg_four5 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_75# REG8v2_4/A5 2 4 2355 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_8# REG8v2_4/A5 2 4 2355 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 -1104
p reg_four6 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -1037
n reg_four6 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_75# REG8v2_4/A6 2 4 2406 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_8# REG8v2_4/A6 2 4 2406 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 -1104
p reg_four7 VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -1037
n reg_four7 VSS REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -1104
p REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 -1037
p REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_75# REG8v2_4/A7 2 4 2457 -1037
n REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_8# REG8v2_4/A7 2 4 2457 -1104
n REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 -1104
p REG8v2_4/a_enb VDD REG8v2_4/BUFFER8v2_0/INV_0/Y 2 4 2058 -1037
n REG8v2_4/a_enb VSS REG8v2_4/BUFFER8v2_0/INV_0/Y 2 4 2058 -1104
p reg_four0 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -1037
n reg_four0 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 -1104
p reg_four1 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -1037
n reg_four1 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 -1104
p reg_four2 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -1037
n reg_four2 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 -1104
p reg_four3 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -1037
n reg_four3 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 -1104
p reg_four4 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -1037
n reg_four4 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 -1104
p reg_four5 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -1037
n reg_four5 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 -1104
p reg_four6 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -1037
n reg_four6 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 -1104
p reg_four7 VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -1037
n reg_four7 VSS REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -1104
p REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 -1037
p REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 -1037
n REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 -1104
n REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 -1104
p REG8v2_4/b_enb VDD REG8v2_4/BUFFER8v2_1/INV_0/Y 2 4 2485 -1037
n REG8v2_4/b_enb VSS REG8v2_4/BUFFER8v2_1/INV_0/Y 2 4 2485 -1104
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 -1444
n REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 -1444
p REG8v2_5/REGv2_0/reg8_0/D0 VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar0 reg_five0 VSS 2 4 666 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar0 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_five0 2 4 666 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_five0 2 4 658 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 -1383
n reg_five0 REG8v2_5/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 -1383
p reg_five0 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar0 2 4 693 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar0 2 4 701 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 -1444
p REG8v2_5/REGv2_0/reg8_0/D0 VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -1377
n REG8v2_5/REGv2_0/reg8_0/D0 VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 -1444
n REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 -1444
p REG8v2_5/REGv2_0/reg8_0/D1 VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar1 reg_five1 VSS 2 4 855 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_five1 2 4 855 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_five1 2 4 847 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 -1383
n reg_five1 REG8v2_5/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 -1383
p reg_five1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar1 2 4 882 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar1 2 4 890 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 -1444
p REG8v2_5/REGv2_0/reg8_0/D1 VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -1377
n REG8v2_5/REGv2_0/reg8_0/D1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 -1444
n REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 -1444
p REG8v2_5/REGv2_0/reg8_0/D2 VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar2 reg_five2 VSS 2 4 1045 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_five2 2 4 1045 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_five2 2 4 1037 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 -1383
n reg_five2 REG8v2_5/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 -1383
p reg_five2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar2 2 4 1072 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar2 2 4 1080 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 -1444
p REG8v2_5/REGv2_0/reg8_0/D2 VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -1377
n REG8v2_5/REGv2_0/reg8_0/D2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 -1444
n REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 -1444
p REG8v2_5/REGv2_0/reg8_0/D3 VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar3 reg_five3 VSS 2 4 1236 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar3 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_five3 2 4 1236 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_five3 2 4 1228 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 -1383
n reg_five3 REG8v2_5/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 -1383
p reg_five3 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar3 2 4 1263 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar3 2 4 1271 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 -1444
p REG8v2_5/REGv2_0/reg8_0/D3 VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -1377
n REG8v2_5/REGv2_0/reg8_0/D3 VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 -1444
n REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 -1444
p REG8v2_5/REGv2_0/reg8_0/D4 VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar4 reg_five4 VSS 2 4 1424 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar4 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_five4 2 4 1424 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_five4 2 4 1416 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 -1383
n reg_five4 REG8v2_5/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 -1383
p reg_five4 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar4 2 4 1451 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar4 2 4 1459 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 -1444
p REG8v2_5/REGv2_0/reg8_0/D4 VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -1377
n REG8v2_5/REGv2_0/reg8_0/D4 VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 -1444
n REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 -1444
p REG8v2_5/REGv2_0/reg8_0/D5 VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar5 reg_five5 VSS 2 4 1613 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar5 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_five5 2 4 1613 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_five5 2 4 1605 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 -1383
n reg_five5 REG8v2_5/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 -1383
p reg_five5 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar5 2 4 1640 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar5 2 4 1648 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 -1444
p REG8v2_5/REGv2_0/reg8_0/D5 VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -1377
n REG8v2_5/REGv2_0/reg8_0/D5 VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 -1444
n REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 -1444
p REG8v2_5/REGv2_0/reg8_0/D6 VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar6 reg_five6 VSS 2 4 1803 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar6 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_five6 2 4 1803 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_five6 2 4 1795 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 -1383
n reg_five6 REG8v2_5/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 -1383
p reg_five6 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar6 2 4 1830 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar6 2 4 1838 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 -1444
p REG8v2_5/REGv2_0/reg8_0/D6 VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -1377
n REG8v2_5/REGv2_0/reg8_0/D6 VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -1444
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 -1376
n CLK VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 -1444
n REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 -1444
p CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 -1376
n REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 -1444
p REG8v2_5/REGv2_0/reg8_0/D7 VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 -1376
p REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 -1376
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 -1383
n REG8v2_5/REGv2_0/reg8_0/Qbar7 reg_five7 VSS 2 4 1994 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 -1383
p REG8v2_5/REGv2_0/reg8_0/Qbar7 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_five7 2 4 1994 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_five7 2 4 1986 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 -1444
p CLK VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 -1383
n reg_five7 REG8v2_5/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 -1444
p REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 -1383
p reg_five7 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_5/REGv2_0/reg8_0/Qbar7 2 4 2021 -1383
n CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_5/REGv2_0/reg8_0/Qbar7 2 4 2029 -1444
n REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 -1444
p REG8v2_5/REGv2_0/reg8_0/D7 VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -1377
n REG8v2_5/REGv2_0/reg8_0/D7 VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_5/REGv2_0/reg8_0/D1 2 8 140 -1381
n REG8v2_5/reg_en REG8v2_6/C1 REG8v2_5/REGv2_0/reg8_0/D1 2 4 140 -1444
p REG8v2_5/reg_en reg_five1 REG8v2_5/REGv2_0/reg8_0/D1 2 8 115 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_five1 REG8v2_5/REGv2_0/reg8_0/D1 2 4 115 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_5/REGv2_0/reg8_0/D0 2 8 76 -1381
n REG8v2_5/reg_en REG8v2_6/C0 REG8v2_5/REGv2_0/reg8_0/D0 2 4 76 -1444
p REG8v2_5/reg_en reg_five0 REG8v2_5/REGv2_0/reg8_0/D0 2 8 51 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_five0 REG8v2_5/REGv2_0/reg8_0/D0 2 4 51 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_5/REGv2_0/reg8_0/D2 2 8 204 -1381
n REG8v2_5/reg_en REG8v2_6/C2 REG8v2_5/REGv2_0/reg8_0/D2 2 4 204 -1444
p REG8v2_5/reg_en reg_five2 REG8v2_5/REGv2_0/reg8_0/D2 2 8 179 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_five2 REG8v2_5/REGv2_0/reg8_0/D2 2 4 179 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_5/REGv2_0/reg8_0/D3 2 8 268 -1381
n REG8v2_5/reg_en REG8v2_6/C3 REG8v2_5/REGv2_0/reg8_0/D3 2 4 268 -1444
p REG8v2_5/reg_en reg_five3 REG8v2_5/REGv2_0/reg8_0/D3 2 8 243 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_five3 REG8v2_5/REGv2_0/reg8_0/D3 2 4 243 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_5/REGv2_0/reg8_0/D4 2 8 332 -1381
n REG8v2_5/reg_en REG8v2_6/C4 REG8v2_5/REGv2_0/reg8_0/D4 2 4 332 -1444
p REG8v2_5/reg_en reg_five4 REG8v2_5/REGv2_0/reg8_0/D4 2 8 307 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_five4 REG8v2_5/REGv2_0/reg8_0/D4 2 4 307 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_5/REGv2_0/reg8_0/D5 2 8 396 -1381
n REG8v2_5/reg_en REG8v2_6/C5 REG8v2_5/REGv2_0/reg8_0/D5 2 4 396 -1444
p REG8v2_5/reg_en reg_five5 REG8v2_5/REGv2_0/reg8_0/D5 2 8 371 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_five5 REG8v2_5/REGv2_0/reg8_0/D5 2 4 371 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_5/REGv2_0/reg8_0/D6 2 8 460 -1381
n REG8v2_5/reg_en REG8v2_6/C6 REG8v2_5/REGv2_0/reg8_0/D6 2 4 460 -1444
p REG8v2_5/reg_en reg_five6 REG8v2_5/REGv2_0/reg8_0/D6 2 8 435 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_five6 REG8v2_5/REGv2_0/reg8_0/D6 2 4 435 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -1444
p REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_5/REGv2_0/reg8_0/D7 2 8 524 -1381
n REG8v2_5/reg_en REG8v2_6/C7 REG8v2_5/REGv2_0/reg8_0/D7 2 4 524 -1444
p REG8v2_5/reg_en reg_five7 REG8v2_5/REGv2_0/reg8_0/D7 2 8 499 -1381
n REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_five7 REG8v2_5/REGv2_0/reg8_0/D7 2 4 499 -1444
p REG8v2_5/reg_en VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -1377
n REG8v2_5/reg_en VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -1444
p reg_five0 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -1377
n reg_five0 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2100 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2100 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 -1444
p reg_five1 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -1377
n reg_five1 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2151 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2151 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 -1444
p reg_five2 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -1377
n reg_five2 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2202 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2202 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 -1444
p reg_five3 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -1377
n reg_five3 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 2253 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 2253 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 -1444
p reg_five4 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -1377
n reg_five4 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 2304 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 2304 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 -1444
p reg_five5 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -1377
n reg_five5 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 2355 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 2355 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 -1444
p reg_five6 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -1377
n reg_five6 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 2406 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 2406 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 -1444
p reg_five7 VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -1377
n reg_five7 VSS REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -1444
p REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 -1377
p REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 2457 -1377
n REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 2457 -1444
n REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 -1444
p REG8v2_5/a_enb VDD REG8v2_5/BUFFER8v2_0/INV_0/Y 2 4 2058 -1377
n REG8v2_5/a_enb VSS REG8v2_5/BUFFER8v2_0/INV_0/Y 2 4 2058 -1444
p reg_five0 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -1377
n reg_five0 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 -1444
p reg_five1 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -1377
n reg_five1 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 -1444
p reg_five2 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -1377
n reg_five2 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 -1444
p reg_five3 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -1377
n reg_five3 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 -1444
p reg_five4 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -1377
n reg_five4 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 -1444
p reg_five5 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -1377
n reg_five5 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 -1444
p reg_five6 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -1377
n reg_five6 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 -1444
p reg_five7 VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -1377
n reg_five7 VSS REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -1444
p REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 -1377
p REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 -1377
n REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 -1444
n REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 -1444
p REG8v2_5/b_enb VDD REG8v2_5/BUFFER8v2_1/INV_0/Y 2 4 2485 -1377
n REG8v2_5/b_enb VSS REG8v2_5/BUFFER8v2_1/INV_0/Y 2 4 2485 -1444
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 2 4 623 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# VSS 2 4 631 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 2 4 623 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 2 4 614 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_9_76# 2 4 631 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 VDD 2 4 614 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 2 4 572 -1784
n REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# VSS 2 4 564 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 2 4 572 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 2 4 581 -1784
p REG8v2_6/REGv2_0/reg8_0/D0 VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_9_76# 2 4 564 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 VDD 2 4 581 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 2 4 658 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar0 reg_six0 VSS 2 4 666 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# VDD 2 4 650 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar0 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# reg_six0 2 4 666 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# reg_six0 2 4 658 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_9_8# 2 4 650 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 2 4 701 -1723
n reg_six0 REG8v2_6/REGv2_0/reg8_0/Qbar0 VSS 2 4 693 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# VDD 2 4 709 -1723
p reg_six0 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar0 2 4 693 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar0 2 4 701 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_9_8# 2 4 709 -1784
p REG8v2_6/REGv2_0/reg8_0/D0 VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -1717
n REG8v2_6/REGv2_0/reg8_0/D0 VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar 2 4 548 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 2 4 812 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# VSS 2 4 820 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 2 4 812 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 2 4 803 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_9_76# 2 4 820 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 VDD 2 4 803 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 2 4 761 -1784
n REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# VSS 2 4 753 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 2 4 761 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 2 4 770 -1784
p REG8v2_6/REGv2_0/reg8_0/D1 VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_9_76# 2 4 753 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 VDD 2 4 770 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 2 4 847 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar1 reg_six1 VSS 2 4 855 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# VDD 2 4 839 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# reg_six1 2 4 855 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# reg_six1 2 4 847 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_9_8# 2 4 839 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 2 4 890 -1723
n reg_six1 REG8v2_6/REGv2_0/reg8_0/Qbar1 VSS 2 4 882 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# VDD 2 4 898 -1723
p reg_six1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar1 2 4 882 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar1 2 4 890 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_9_8# 2 4 898 -1784
p REG8v2_6/REGv2_0/reg8_0/D1 VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -1717
n REG8v2_6/REGv2_0/reg8_0/D1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar 2 4 737 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 2 4 1002 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# VSS 2 4 1010 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 2 4 1002 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 2 4 993 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_9_76# 2 4 1010 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 VDD 2 4 993 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 2 4 951 -1784
n REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# VSS 2 4 943 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 2 4 951 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 2 4 960 -1784
p REG8v2_6/REGv2_0/reg8_0/D2 VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_9_76# 2 4 943 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 VDD 2 4 960 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 2 4 1037 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar2 reg_six2 VSS 2 4 1045 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# VDD 2 4 1029 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# reg_six2 2 4 1045 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# reg_six2 2 4 1037 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_9_8# 2 4 1029 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 2 4 1080 -1723
n reg_six2 REG8v2_6/REGv2_0/reg8_0/Qbar2 VSS 2 4 1072 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# VDD 2 4 1088 -1723
p reg_six2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar2 2 4 1072 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar2 2 4 1080 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_9_8# 2 4 1088 -1784
p REG8v2_6/REGv2_0/reg8_0/D2 VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -1717
n REG8v2_6/REGv2_0/reg8_0/D2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar 2 4 927 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 2 4 1193 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# VSS 2 4 1201 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 2 4 1193 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 2 4 1184 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_9_76# 2 4 1201 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 VDD 2 4 1184 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 2 4 1142 -1784
n REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# VSS 2 4 1134 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 2 4 1142 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 2 4 1151 -1784
p REG8v2_6/REGv2_0/reg8_0/D3 VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_9_76# 2 4 1134 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 VDD 2 4 1151 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 2 4 1228 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar3 reg_six3 VSS 2 4 1236 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# VDD 2 4 1220 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar3 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# reg_six3 2 4 1236 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# reg_six3 2 4 1228 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_9_8# 2 4 1220 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 2 4 1271 -1723
n reg_six3 REG8v2_6/REGv2_0/reg8_0/Qbar3 VSS 2 4 1263 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# VDD 2 4 1279 -1723
p reg_six3 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar3 2 4 1263 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar3 2 4 1271 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_9_8# 2 4 1279 -1784
p REG8v2_6/REGv2_0/reg8_0/D3 VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -1717
n REG8v2_6/REGv2_0/reg8_0/D3 VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar 2 4 1118 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 2 4 1381 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# VSS 2 4 1389 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 2 4 1381 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 2 4 1372 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_9_76# 2 4 1389 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 VDD 2 4 1372 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 2 4 1330 -1784
n REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# VSS 2 4 1322 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2 4 1330 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2 4 1339 -1784
p REG8v2_6/REGv2_0/reg8_0/D4 VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_9_76# 2 4 1322 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 VDD 2 4 1339 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 2 4 1416 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar4 reg_six4 VSS 2 4 1424 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# VDD 2 4 1408 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar4 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# reg_six4 2 4 1424 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# reg_six4 2 4 1416 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_9_8# 2 4 1408 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 2 4 1459 -1723
n reg_six4 REG8v2_6/REGv2_0/reg8_0/Qbar4 VSS 2 4 1451 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# VDD 2 4 1467 -1723
p reg_six4 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar4 2 4 1451 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar4 2 4 1459 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_9_8# 2 4 1467 -1784
p REG8v2_6/REGv2_0/reg8_0/D4 VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -1717
n REG8v2_6/REGv2_0/reg8_0/D4 VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar 2 4 1306 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 2 4 1570 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# VSS 2 4 1578 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 2 4 1570 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 2 4 1561 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_9_76# 2 4 1578 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 VDD 2 4 1561 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 2 4 1519 -1784
n REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# VSS 2 4 1511 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 2 4 1519 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 2 4 1528 -1784
p REG8v2_6/REGv2_0/reg8_0/D5 VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_9_76# 2 4 1511 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 VDD 2 4 1528 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 2 4 1605 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar5 reg_six5 VSS 2 4 1613 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# VDD 2 4 1597 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar5 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# reg_six5 2 4 1613 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# reg_six5 2 4 1605 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_9_8# 2 4 1597 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 2 4 1648 -1723
n reg_six5 REG8v2_6/REGv2_0/reg8_0/Qbar5 VSS 2 4 1640 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# VDD 2 4 1656 -1723
p reg_six5 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar5 2 4 1640 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar5 2 4 1648 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_9_8# 2 4 1656 -1784
p REG8v2_6/REGv2_0/reg8_0/D5 VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -1717
n REG8v2_6/REGv2_0/reg8_0/D5 VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar 2 4 1495 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 2 4 1760 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# VSS 2 4 1768 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 2 4 1760 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 2 4 1751 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_9_76# 2 4 1768 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 VDD 2 4 1751 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 2 4 1709 -1784
n REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# VSS 2 4 1701 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 2 4 1709 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 2 4 1718 -1784
p REG8v2_6/REGv2_0/reg8_0/D6 VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_9_76# 2 4 1701 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 VDD 2 4 1718 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 2 4 1795 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar6 reg_six6 VSS 2 4 1803 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# VDD 2 4 1787 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar6 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# reg_six6 2 4 1803 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# reg_six6 2 4 1795 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_9_8# 2 4 1787 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 2 4 1838 -1723
n reg_six6 REG8v2_6/REGv2_0/reg8_0/Qbar6 VSS 2 4 1830 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# VDD 2 4 1846 -1723
p reg_six6 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar6 2 4 1830 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar6 2 4 1838 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_9_8# 2 4 1846 -1784
p REG8v2_6/REGv2_0/reg8_0/D6 VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -1717
n REG8v2_6/REGv2_0/reg8_0/D6 VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar 2 4 1685 -1784
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 2 4 1951 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# VSS 2 4 1959 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 2 4 1951 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 2 4 1942 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_9_76# 2 4 1959 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 VDD 2 4 1942 -1716
n CLK VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 2 4 1900 -1784
n REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# VSS 2 4 1892 -1784
p CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 2 4 1900 -1716
n REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 2 4 1909 -1784
p REG8v2_6/REGv2_0/reg8_0/D7 VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_9_76# 2 4 1892 -1716
p REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 VDD 2 4 1909 -1716
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 2 4 1986 -1723
n REG8v2_6/REGv2_0/reg8_0/Qbar7 reg_six7 VSS 2 4 1994 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# VDD 2 4 1978 -1723
p REG8v2_6/REGv2_0/reg8_0/Qbar7 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# reg_six7 2 4 1994 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# reg_six7 2 4 1986 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_9_8# 2 4 1978 -1784
p CLK VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 2 4 2029 -1723
n reg_six7 REG8v2_6/REGv2_0/reg8_0/Qbar7 VSS 2 4 2021 -1784
p REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# VDD 2 4 2037 -1723
p reg_six7 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# REG8v2_6/REGv2_0/reg8_0/Qbar7 2 4 2021 -1723
n CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# REG8v2_6/REGv2_0/reg8_0/Qbar7 2 4 2029 -1784
n REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_9_8# 2 4 2037 -1784
p REG8v2_6/REGv2_0/reg8_0/D7 VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -1717
n REG8v2_6/REGv2_0/reg8_0/D7 VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 2 4 1876 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/C1 REG8v2_6/REGv2_0/reg8_0/D1 2 8 140 -1721
n REG8v2_6/reg_en REG8v2_6/C1 REG8v2_6/REGv2_0/reg8_0/D1 2 4 140 -1784
p REG8v2_6/reg_en reg_six1 REG8v2_6/REGv2_0/reg8_0/D1 2 8 115 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y reg_six1 REG8v2_6/REGv2_0/reg8_0/D1 2 4 115 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 2 4 92 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/C0 REG8v2_6/REGv2_0/reg8_0/D0 2 8 76 -1721
n REG8v2_6/reg_en REG8v2_6/C0 REG8v2_6/REGv2_0/reg8_0/D0 2 4 76 -1784
p REG8v2_6/reg_en reg_six0 REG8v2_6/REGv2_0/reg8_0/D0 2 8 51 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y reg_six0 REG8v2_6/REGv2_0/reg8_0/D0 2 4 51 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 2 4 28 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/C2 REG8v2_6/REGv2_0/reg8_0/D2 2 8 204 -1721
n REG8v2_6/reg_en REG8v2_6/C2 REG8v2_6/REGv2_0/reg8_0/D2 2 4 204 -1784
p REG8v2_6/reg_en reg_six2 REG8v2_6/REGv2_0/reg8_0/D2 2 8 179 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y reg_six2 REG8v2_6/REGv2_0/reg8_0/D2 2 4 179 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 2 4 156 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/C3 REG8v2_6/REGv2_0/reg8_0/D3 2 8 268 -1721
n REG8v2_6/reg_en REG8v2_6/C3 REG8v2_6/REGv2_0/reg8_0/D3 2 4 268 -1784
p REG8v2_6/reg_en reg_six3 REG8v2_6/REGv2_0/reg8_0/D3 2 8 243 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y reg_six3 REG8v2_6/REGv2_0/reg8_0/D3 2 4 243 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 2 4 220 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/C4 REG8v2_6/REGv2_0/reg8_0/D4 2 8 332 -1721
n REG8v2_6/reg_en REG8v2_6/C4 REG8v2_6/REGv2_0/reg8_0/D4 2 4 332 -1784
p REG8v2_6/reg_en reg_six4 REG8v2_6/REGv2_0/reg8_0/D4 2 8 307 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y reg_six4 REG8v2_6/REGv2_0/reg8_0/D4 2 4 307 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 2 4 284 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/C5 REG8v2_6/REGv2_0/reg8_0/D5 2 8 396 -1721
n REG8v2_6/reg_en REG8v2_6/C5 REG8v2_6/REGv2_0/reg8_0/D5 2 4 396 -1784
p REG8v2_6/reg_en reg_six5 REG8v2_6/REGv2_0/reg8_0/D5 2 8 371 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y reg_six5 REG8v2_6/REGv2_0/reg8_0/D5 2 4 371 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 2 4 348 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/C6 REG8v2_6/REGv2_0/reg8_0/D6 2 8 460 -1721
n REG8v2_6/reg_en REG8v2_6/C6 REG8v2_6/REGv2_0/reg8_0/D6 2 4 460 -1784
p REG8v2_6/reg_en reg_six6 REG8v2_6/REGv2_0/reg8_0/D6 2 8 435 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y reg_six6 REG8v2_6/REGv2_0/reg8_0/D6 2 4 435 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 2 4 412 -1784
p REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/C7 REG8v2_6/REGv2_0/reg8_0/D7 2 8 524 -1721
n REG8v2_6/reg_en REG8v2_6/C7 REG8v2_6/REGv2_0/reg8_0/D7 2 4 524 -1784
p REG8v2_6/reg_en reg_six7 REG8v2_6/REGv2_0/reg8_0/D7 2 8 499 -1721
n REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y reg_six7 REG8v2_6/REGv2_0/reg8_0/D7 2 4 499 -1784
p REG8v2_6/reg_en VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -1717
n REG8v2_6/reg_en VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 2 4 476 -1784
p reg_six0 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -1717
n reg_six0 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y 2 4 2074 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_75# 2 4 2090 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_75# A0 2 4 2100 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_8# A0 2 4 2100 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_29_8# 2 4 2090 -1784
p reg_six1 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -1717
n reg_six1 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y 2 4 2125 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_75# 2 4 2141 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_75# A1 2 4 2151 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_8# A1 2 4 2151 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_29_8# 2 4 2141 -1784
p reg_six2 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -1717
n reg_six2 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y 2 4 2176 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_75# 2 4 2192 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_75# A2 2 4 2202 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_8# A2 2 4 2202 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_29_8# 2 4 2192 -1784
p reg_six3 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -1717
n reg_six3 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y 2 4 2227 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_75# 2 4 2243 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_75# A3 2 4 2253 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_8# A3 2 4 2253 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_29_8# 2 4 2243 -1784
p reg_six4 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -1717
n reg_six4 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y 2 4 2278 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_75# 2 4 2294 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_75# A4 2 4 2304 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_8# A4 2 4 2304 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_29_8# 2 4 2294 -1784
p reg_six5 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -1717
n reg_six5 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y 2 4 2329 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_75# 2 4 2345 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_75# A5 2 4 2355 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_8# A5 2 4 2355 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_29_8# 2 4 2345 -1784
p reg_six6 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -1717
n reg_six6 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y 2 4 2380 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_75# 2 4 2396 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_75# A6 2 4 2406 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_8# A6 2 4 2406 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_29_8# 2 4 2396 -1784
p reg_six7 VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -1717
n reg_six7 VSS REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y 2 4 2431 -1784
p REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_75# 2 4 2447 -1717
p REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_75# A7 2 4 2457 -1717
n REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_8# A7 2 4 2457 -1784
n REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y VSS REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_29_8# 2 4 2447 -1784
p REG8v2_6/a_enb VDD REG8v2_6/BUFFER8v2_0/INV_0/Y 2 4 2058 -1717
n REG8v2_6/a_enb VSS REG8v2_6/BUFFER8v2_0/INV_0/Y 2 4 2058 -1784
p reg_six0 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -1717
n reg_six0 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 2 4 2501 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_75# 2 4 2517 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_75# B0 2 4 2527 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_8# B0 2 4 2527 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_29_8# 2 4 2517 -1784
p reg_six1 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -1717
n reg_six1 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 2 4 2552 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_75# 2 4 2568 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_75# B1 2 4 2578 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_8# B1 2 4 2578 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_29_8# 2 4 2568 -1784
p reg_six2 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -1717
n reg_six2 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 2 4 2603 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_75# 2 4 2619 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_75# B2 2 4 2629 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_8# B2 2 4 2629 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_29_8# 2 4 2619 -1784
p reg_six3 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -1717
n reg_six3 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y 2 4 2654 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_75# 2 4 2670 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_75# B3 2 4 2680 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_8# B3 2 4 2680 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_29_8# 2 4 2670 -1784
p reg_six4 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -1717
n reg_six4 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 2 4 2705 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_75# 2 4 2721 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_75# B4 2 4 2731 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_8# B4 2 4 2731 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_29_8# 2 4 2721 -1784
p reg_six5 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -1717
n reg_six5 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y 2 4 2756 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_75# 2 4 2772 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_75# B5 2 4 2782 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_8# B5 2 4 2782 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_29_8# 2 4 2772 -1784
p reg_six6 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -1717
n reg_six6 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y 2 4 2807 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_75# 2 4 2823 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_75# B6 2 4 2833 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_8# B6 2 4 2833 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_29_8# 2 4 2823 -1784
p reg_six7 VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -1717
n reg_six7 VSS REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y 2 4 2858 -1784
p REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_75# 2 4 2874 -1717
p REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_75# B7 2 4 2884 -1717
n REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_8# B7 2 4 2884 -1784
n REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y VSS REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_29_8# 2 4 2874 -1784
p REG8v2_6/b_enb VDD REG8v2_6/BUFFER8v2_1/INV_0/Y 2 4 2485 -1717
n REG8v2_6/b_enb VSS REG8v2_6/BUFFER8v2_1/INV_0/Y 2 4 2485 -1784
C REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/reg8_0/D6 12.25
C VSS REG8v2_6/C0 2.81
C REG8v2_3/a_enb REG8v2_3/b_enb 29.75
C REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_6/C6 2.81
C reg_four5 reg_four6 34.38
C reg_one3 reg_one4 34.38
C reg_five3 reg_five4 34.38
C reg_six1 reg_six2 34.38
C REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 2.52
C A2 A4 3.29
C A1 VDD 2.16
C A7 reg_five0 9.67
C REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/b_enb 4.59
C reg_three4 reg_three5 34.38
C reg_four2 reg_four3 34.38
C B1 A5 2.35
C A_sel2 VDD 2.21
C REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/reg8_0/D5 10.81
C REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/reg8_0/D5 10.81
C REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 2.52
C reg_zero0 reg_zero1 34.38
C B1 B5 3.76
C A3 VDD 2.16
C REG8v2_1/b_enb VDD 15.17
C REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_6/C3 2.50
C REG8v2_2/reg_en VDD 12.01
C A2 A0 3.29
C A7 B3 2.35
C reg_three1 reg_three2 34.38
C REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/reg8_0/D1 5.02
C REG8v2_5/a_enb VDD 15.03
C REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 2.52
C reg_one4 reg_one5 34.38
C REG8v2_3/reg_en VDD 12.17
C REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 2.52
C A2 B0 2.35
C B3 B7 3.53
C CLK VDD 82.14
C reg_four0 reg_four1 34.38
C REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REG8v2_6/C0 REG8v2_6/C6 2.04
C C_sel1 VDD 2.21
C B2 B3 92.17
C REG8v2_6/C7 REG8v2_6/REGv2_0/reg8_0/D7 2.91
C B_sel1 Decoder_4x8_1/INV_2/Y 4.29
C REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_6/C3 2.50
C CLK REG8v2_6/C7 2.53
C REG8v2_6/C3 VSS 2.81
C reg_two6 reg_two7 34.38
C VSS REG8v2_6/C1 2.81
C REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/reg8_0/D5 10.81
C REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 2.52
C reg_zero0 REG8v2_0/REGv2_0/reg8_0/D7 15.91
C REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 2.52
C B0 VSS 31.69
C REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 2.52
C B_sel2 B_sel1 2.97
C REG8v2_4/A1 REG8v2_4/A0 9.71
C REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/reg8_0/D5 12.25
C REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_6/C5 2.70
C REG0v2_0/BUFFER8v2_0/INV_0/Y VSS 7.78
C Decoder_4x8_1/INV_0/Y VSS 5.87
C A_sel0 Decoder_4x8_0/INV_1/Y 4.64
C VDD REG8v2_6/C7 2.83
C REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/reg8_0/D1 6.46
C REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/reg8_0/D6 13.71
C B_sel0 Decoder_4x8_1/INV_0/Y 5.18
C B1 B4 3.76
C reg_zero3 reg_zero2 34.38
C REG8v2_0/b_enb REG8v2_6/C0 4.28
C REG0v2_0/BUFFER8v2_1/INV_0/Y VSS 7.78
C REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/reg8_0/D4 9.38
C A6 B3 2.35
C A2 A1 116.25
C REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_6/C4 2.60
C REG0v2_0/a_enb VDD 15.34
C B3 B6 3.76
C A7 B7 2.33
C B2 A7 2.35
C REG8v2_4/BUFFER8v2_1/INV_0/Y VSS 5.98
C REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REG8v2_6/C4 REG8v2_6/C5 48.94
C REG8v2_6/C3 REG8v2_6/C6 2.19
C REG8v2_6/C1 REG8v2_6/C6 2.19
C REG0v2_0/b_enb VDD 15.34
C Imm4 REG8v2_6/C4 2.60
C B1 A4 2.35
C A2 A3 115.61
C B2 B7 3.53
C REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_6/C6 2.81
C REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/reg8_0/D1 6.46
C REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C Imm2 REG8v2_6/C2 2.40
C Decoder_4x8_0/INV_3/Y A_sel2 3.46
C REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 2.52
C REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/reg8_0/D4 9.38
C Imm6 Imm7 7.51
C REG8v2_6/C2 REG8v2_6/C5 2.19
C A7 reg_six0 9.67
C Decoder_4x8_1/INV_3/Y Decoder_4x8_1/INV_0/Y 4.70
C REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 2.52
C REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C REG8v2_2/reg_en VSS 11.99
C B1 A0 2.35
C reg_four0 REG8v2_4/A7 9.67
C B0 reg_one7 4.74
C reg_three0 REG8v2_6/C7 6.12
C REG8v2_3/reg_en VSS 11.95
C CLK VSS 136.96
C REG8v2_2/BUFFER8v2_0/INV_0/Y VSS 5.98
C B1 B0 93.45
C REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REG8v2_2/b_enb VDD 14.56
C REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/reg8_0/D2 6.46
C A5 B3 2.35
C A6 A7 112.88
C reg_zero3 reg_zero4 34.38
C REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_6/C5 2.70
C VDD REG8v2_6/a_enb 15.19
C REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/reg8_0/D7 13.71
C B3 B5 3.76
C A6 B7 2.33
C A7 B6 2.35
C REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 2.52
C REG8v2_4/reg_en VDD 12.32
C A2 VDD 2.16
C B2 A6 2.35
C Imm2 Imm1 3.82
C B6 B7 89.39
C REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_6/C3 2.50
C REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 2.52
C B2 B6 3.76
C REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 2.52
C REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/reg8_0/D0 5.02
C reg_two1 reg_two0 34.38
C Decoder_4x8_0/INV_3/Y VDD 2.07
C VDD VSS 28.12
C B_sel0 VDD 2.21
C REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_6/C5 2.70
C VSS REG8v2_6/C7 2.77
C REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 2.52
C REG8v2_4/A1 REG8v2_4/A2 9.71
C REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/reg8_0/D7 13.71
C REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/reg8_0/D4 9.38
C reg_zero4 reg_zero5 34.38
C reg_two0 REG8v2_2/REGv2_0/reg8_0/D7 15.91
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2.37
C REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/reg8_0/D3 7.91
C B1 A1 2.35
C REG8v2_6/C0 REG8v2_6/C5 2.04
C CLK REG8v2_6/C6 2.55
C A5 A7 3.11
C reg_zero0 REG8v2_6/C7 6.12
C Decoder_4x8_1/INV_1/Y VDD 2.12
C A5 B7 2.33
C A6 B6 2.35
C A7 B5 2.35
C B3 B4 91.54
C reg_six6 reg_six7 34.38
C B0 reg_zero7 4.74
C B1 A3 2.35
C REG8v2_6/C4 REG8v2_6/REGv2_0/reg8_0/D4 2.60
C reg_five0 REG8v2_5/REGv2_0/reg8_0/D7 15.91
C reg_two1 reg_two2 34.38
C B2 A5 2.35
C Decoder_4x8_0/INV_2/Y A_sel1 4.29
C REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 3.33
C REG8v2_5/BUFFER8v2_1/INV_0/Y VSS 5.98
C Decoder_4x8_1/INV_3/Y VDD 2.07
C REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/reg8_0/D6 12.25
C B5 B7 3.53
C B_sel2 Decoder_4x8_1/INV_0/Y 4.70
C REG8v2_4/a_enb REG8v2_4/b_enb 27.27
C REG8v2_4/A6 REG8v2_4/A7 9.71
C A_sel0 VDD 2.21
C B2 B5 3.76
C REG8v2_1/b_enb REG8v2_0/b_enb 8.97
C REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_6/C6 2.81
C reg_five5 reg_five6 34.38
C REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C VDD REG8v2_6/C6 2.87
C REG8v2_1/b_enb REG8v2_1/a_enb 24.65
C reg_six3 reg_six4 34.38
C REG8v2_6/C6 REG8v2_6/C7 57.57
C B0 reg_two7 4.74
C A4 B3 2.35
C reg_three6 reg_three7 34.38
C REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C REG8v2_4/A5 REG8v2_4/A6 9.71
C reg_four4 reg_four5 34.38
C REG8v2_0/BUFFER8v2_0/INV_0/Y VSS 5.98
C reg_five2 reg_five3 34.38
C REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/reg8_0/D6 12.25
C A7 reg_one0 9.67
C REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REG8v2_6/C3 REG8v2_6/C5 2.19
C reg_four0 REG8v2_6/C7 6.12
C REG8v2_4/reg_en VSS 11.93
C REG8v2_6/C1 REG8v2_6/C5 2.19
C REG8v2_0/BUFFER8v2_1/INV_0/Y VSS 5.98
C REG8v2_3/BUFFER8v2_0/INV_0/Y VSS 5.98
C Decoder_Inv_4x8_0/INV_3/A Decoder_Inv_4x8_0/INV_4/A 2.70
C REG8v2_1/BUFFER8v2_0/INV_0/Y VSS 5.98
C A5 A6 113.70
C B1 VDD 2.47
C REG8v2_3/b_enb VDD 14.72
C reg_three3 reg_three4 34.38
C A0 B3 2.35
C A_sel2 Decoder_4x8_0/INV_0/Y 4.70
C REG8v2_0/a_enb VDD 15.13
C reg_four1 reg_four2 34.38
C REG8v2_4/A4 REG8v2_4/A5 9.71
C REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 2.52
C Decoder_Inv_4x8_0/INV_5/A Decoder_Inv_4x8_0/INV_6/A 2.12
C A7 B4 2.35
C A5 B6 2.35
C A6 B5 2.35
C REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 2.52
C REG8v2_6/C2 REG8v2_6/C4 2.19
C REG8v2_5/reg_en VDD 12.48
C B3 B0 3.76
C REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 2.52
C REG8v2_0/b_enb VDD 15.18
C reg_five0 reg_five1 34.38
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y C_sel1 6.00
C C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 2.21
C B4 B7 3.53
C B5 B6 90.26
C REG8v2_1/a_enb VDD 15.71
C REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/reg8_0/D1 5.02
C REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_6/C3 2.50
C B2 B4 3.76
C REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_6/C6 2.81
C REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/reg8_0/D5 10.81
C REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REG8v2_4/A3 REG8v2_4/A4 9.71
C REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 2.52
C reg_two4 reg_two3 34.38
C REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 2.52
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VDD 3.85
C Decoder_4x8_1/INV_2/Y VDD 2.12
C REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_6/C5 2.70
C A4 A7 3.11
C REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 2.52
C A4 B7 2.33
C REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 2.52
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y VDD 2.12
C C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 3.13
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y C_sel2 6.45
C REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 2.52
C B2 A4 2.35
C B_sel0 Decoder_4x8_1/INV_1/Y 4.64
C REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_6/C7 2.91
C REG8v2_4/A2 REG8v2_4/A3 9.71
C reg_one0 REG8v2_1/REGv2_0/reg8_0/D7 15.91
C B_sel2 VDD 2.21
C REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C Decoder_4x8_0/INV_0/Y VDD 3.85
C A0 A7 3.11
C REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/reg8_0/D4 9.38
C REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C A1 B3 2.35
C REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 2.52
C A6 B4 2.35
C A5 B5 2.35
C REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/reg8_0/D3 7.91
C REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_6/C3 2.50
C A0 B7 2.33
C A7 B0 23.62
C VSS REG8v2_6/C6 2.81
C A7 reg_two0 9.67
C B2 A0 2.35
C REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C B4 B6 3.76
C VSS REG8v2_6/BUFFER8v2_1/INV_0/Y 5.98
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y VDD 2.07
C B0 B7 3.53
C A_sel1 Decoder_4x8_0/INV_1/Y 6.00
C B2 B0 3.76
C A3 B3 2.35
C REG8v2_6/C0 REG8v2_6/C4 2.04
C reg_one6 reg_one7 34.38
C A2 B1 2.35
C B0 reg_three7 4.74
C REG8v2_6/C6 REG8v2_6/REGv2_0/reg8_0/D6 2.81
C REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/reg8_0/D1 6.46
C REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C CLK REG8v2_6/C5 2.53
C REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 2.52
C REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 2.52
C A4 A6 3.29
C REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/reg8_0/D4 9.38
C Imm0 Imm1 3.08
C REG8v2_6/C0 REG8v2_6/C2 2.04
C A4 B6 2.35
C C_sel0 C_sel1 2.05
C REG8v2_1/BUFFER8v2_1/INV_0/Y VSS 5.98
C reg_two4 reg_two5 34.47
C REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 2.52
C reg_five0 REG8v2_6/C7 6.12
C REG8v2_5/reg_en VSS 11.90
C reg_zero1 reg_zero2 34.47
C REG8v2_4/BUFFER8v2_0/INV_0/Y VSS 5.98
C A0 A6 3.29
C REG8v2_4/b_enb VDD 14.87
C Imm0 REG8v2_6/C0 2.19
C A1 A7 3.11
C VDD REG8v2_6/C5 2.87
C A5 B4 2.35
C REG8v2_6/C5 REG8v2_6/C7 2.17
C A0 B6 2.35
C A6 B0 2.35
C VDD REG8v2_6/reg_en 12.64
C A1 B7 2.33
C B3 VDD 2.47
C B4 B5 90.90
C A1 B2 2.35
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y VSS 5.54
C C_sel0 VDD 2.21
C C_sel1 C_sel2 2.97
C B0 B6 3.76
C Decoder_4x8_0/INV_2/Y Decoder_4x8_0/INV_1/Y 2.37
C reg_one5 reg_one6 34.38
C B_sel0 Decoder_4x8_1/INV_2/Y 2.21
C REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_6/C3 2.50
C A3 A7 3.11
C Imm2 Imm3 4.56
C REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/reg8_0/D0 5.02
C Decoder_Inv_4x8_0/INV_3/A Decoder_Inv_4x8_0/INV_2/A 2.98
C REG8v2_6/C3 REG8v2_6/C4 44.60
C REG8v2_6/C1 REG8v2_6/C4 2.19
C A3 B7 2.33
C A4 A5 114.34
C REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_6/C5 2.70
C Imm4 Imm3 5.30
C B2 A3 2.35
C REG8v2_2/a_enb VDD 14.56
C Decoder_4x8_0/INV_3/Y Decoder_4x8_0/INV_0/Y 4.70
C REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/reg8_0/D7 13.71
C A4 B5 2.35
C Decoder_4x8_0/INV_0/Y VSS 5.87
C REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C REG8v2_6/C3 REG8v2_6/C2 40.27
C REG8v2_6/C1 REG8v2_6/C2 35.94
C reg_two5 reg_two6 34.38
C C_sel2 VDD 2.21
C REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_6/C7 2.91
C REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/reg8_0/D3 7.91
C A_sel1 A_sel2 2.97
C Decoder_4x8_1/INV_2/Y Decoder_4x8_1/INV_1/Y 2.37
C REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C A5 A0 3.29
C A1 A6 3.29
C Decoder_4x8_1/INV_3/Y Decoder_4x8_1/INV_2/Y 3.33
C A0 B5 2.35
C A5 B0 2.35
C A1 B6 2.35
C A7 VDD 2.16
C reg_six0 REG8v2_6/REGv2_0/reg8_0/D7 15.91
C REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/reg8_0/D1 6.46
C REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C B5 B0 3.76
C REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/reg8_0/D6 12.25
C REG8v2_5/a_enb REG8v2_5/b_enb 26.79
C B7 VDD 2.47
C REG8v2_1/reg_en VDD 11.85
C A3 A6 3.29
C B2 VDD 2.47
C B0 reg_four7 4.74
C B_sel2 Decoder_4x8_1/INV_3/Y 3.46
C reg_six5 reg_six6 34.38
C REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C REG8v2_0/a_enb REG8v2_0/b_enb 25.61
C A3 B6 2.35
C REG8v2_0/a_enb REG8v2_1/a_enb 4.06
C A_sel0 Decoder_4x8_0/INV_0/Y 5.18
C Imm1 REG8v2_6/C1 2.30
C A2 B3 2.35
C A4 B4 2.35
C reg_four6 reg_four7 34.47
C REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_6/C4 2.60
C reg_three0 REG8v2_3/REGv2_0/reg8_0/D7 15.91
C reg_five4 reg_five5 34.38
C VSS REG8v2_6/C5 2.81
C C_sel3 VSS 2.46
C reg_six2 reg_six3 34.38
C A_sel1 VDD 2.21
C Decoder_4x8_0/INV_2/Y A_sel2 6.45
C REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/reg8_0/D6 12.25
C REG8v2_2/a_enb REG8v2_2/b_enb 28.21
C reg_six0 REG8v2_6/C7 6.12
C VSS REG8v2_6/reg_en 11.87
C REG8v2_5/BUFFER8v2_0/INV_0/Y VSS 5.98
C reg_three5 reg_three6 34.38
C reg_zero6 reg_zero7 34.38
C REG8v2_6/C3 REG8v2_6/C0 2.04
C A1 A5 3.29
C REG8v2_6/C1 REG8v2_6/C0 31.46
C REG8v2_5/b_enb VDD 15.03
C reg_four3 reg_four4 34.38
C CLK REG8v2_6/C4 2.55
C REG8v2_0/reg_en CLK 2.87
C reg_five1 reg_five2 34.47
C A0 B4 2.35
C REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 2.52
C A1 B5 2.35
C REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 2.52
C A6 VDD 2.16
C Imm_en VDD 11.47
C A7 reg_three0 9.67
C reg_six0 reg_six1 34.38
C B4 B0 3.76
C Imm7 REG8v2_6/C7 2.91
C B6 VDD 2.47
C CLK REG8v2_6/C2 2.53
C reg_three2 reg_three3 34.38
C A3 A5 3.29
C REG8v2_6/C3 REG8v2_6/REGv2_0/reg8_0/D3 2.50
C REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_6/C7 2.91
C REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 2.52
C REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/reg8_0/D5 10.81
C REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 2.52
C Imm5 REG8v2_6/C5 2.70
C A3 B5 2.35
C REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 2.52
C Imm4 Imm5 6.04
C REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 2.52
C A4 A0 3.29
C REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_6/C5 2.70
C VDD REG8v2_6/C4 2.87
C A2 A7 3.11
C REG8v2_0/reg_en VDD 12.14
C REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/reg8_0/D5 10.81
C REG8v2_3/a_enb VDD 14.72
C REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_6/C6 2.81
C REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 2.52
C B_sel2 Decoder_4x8_1/INV_2/Y 6.45
C REG8v2_6/C4 REG8v2_6/C7 2.17
C REG8v2_6/C5 REG8v2_6/C6 53.27
C A4 B0 2.35
C REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 2.52
C Decoder_4x8_0/INV_2/Y VDD 2.12
C A2 B7 2.33
C reg_three0 reg_three1 34.38
C REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 2.52
C REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_6/C7 2.91
C REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 2.52
C A2 B2 2.35
C reg_zero5 reg_zero6 34.38
C VDD REG8v2_6/C2 2.89
C A7 VSS 33.48
C Decoder_Inv_4x8_0/INV_1/A Decoder_Inv_4x8_0/INV_2/A 3.27
C REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/reg8_0/D5 10.81
C REG8v2_6/C2 REG8v2_6/C7 2.17
C REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 2.52
C REG8v2_6/C3 REG8v2_6/C1 2.19
C REG8v2_1/reg_en VSS 12.22
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 4.70
C Decoder_Inv_4x8_0/INV_4/A Decoder_Inv_4x8_0/INV_5/A 2.41
C B_sel1 VDD 2.21
C REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 2.52
C A1 B4 2.35
C A5 VDD 2.16
C A0 B0 2.35
C REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_6/C4 2.60
C Imm6 Imm5 6.78
C reg_one1 reg_one2 34.38
C REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/C2 2.40
C B5 VDD 2.47
C A7 reg_zero0 9.67
C B1 B3 3.76
C B0 reg_five7 4.74
C REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/reg8_0/D1 6.46
C Imm6 REG8v2_6/C6 2.81
C Decoder_4x8_0/INV_3/Y A_sel1 3.13
C A3 B4 2.35
C reg_two2 reg_two3 34.38
C REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C CLK REG8v2_6/C0 2.53
C REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/reg8_0/D4 9.38
C A1 A4 3.29
C A2 A6 3.29
C REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_6/C4 2.60
C A2 B6 2.35
C REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/reg8_0/D3 7.91
C REG8v2_2/BUFFER8v2_1/INV_0/Y VSS 5.98
C REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_6/C0 2.19
C Imm_en VSS 11.79
C A3 A4 114.97
C VSS REG8v2_6/BUFFER8v2_0/INV_0/Y 5.98
C REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_6/C6 2.81
C VDD REG8v2_6/b_enb 15.19
C A1 A0 116.89
C C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 5.18
C reg_one0 REG8v2_6/C7 6.12
C VDD REG8v2_6/C0 2.87
C A1 B0 2.35
C REG8v2_6/C0 REG8v2_6/C7 2.45
C C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 4.64
C B4 VDD 2.47
C REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/reg8_0/D2 7.91
C REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/reg8_0/D4 9.38
C REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/reg8_0/D5 12.25
C VSS REG8v2_6/C4 2.81
C A3 A0 3.29
C A_sel0 A_sel1 2.05
C REG8v2_0/reg_en VSS 9.73
C B1 A7 2.35
C REG0v2_0/a_enb REG8v2_6/b_enb 4.87
C REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/reg8_0/D0 5.02
C Decoder_4x8_0/INV_3/Y Decoder_4x8_0/INV_2/Y 3.33
C A3 B0 2.35
C B1 B7 3.53
C REG0v2_0/b_enb REG8v2_6/b_enb 5.01
C C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 4.70
C A2 A5 3.29
C REG8v2_6/C5 REG8v2_6/REGv2_0/reg8_0/D5 2.70
C B1 B2 92.81
C VSS REG8v2_6/C2 2.83
C CLK REG8v2_6/C3 2.55
C CLK REG8v2_6/C1 2.55
C REG8v2_4/a_enb VDD 14.87
C REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/reg8_0/D7 13.71
C A2 B5 2.35
C A4 VDD 2.16
C REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/reg8_0/D1 6.46
C REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 4.29
C B_sel0 B_sel1 2.05
C REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_6/C7 2.91
C REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/reg8_0/D3 7.91
C Decoder_4x8_0/INV_1/Y VDD 2.12
C REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 2.52
C REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/reg8_0/D0 5.02
C REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/C1 2.30
C reg_one3 reg_one2 34.38
C REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_6/C7 2.91
C REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 2.52
C A0 VDD 2.16
C VDD REG8v2_6/C3 2.87
C VDD REG8v2_6/C1 2.87
C REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/reg8_0/D7 13.71
C REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 2.52
C REG8v2_6/C4 REG8v2_6/C6 2.19
C REG8v2_6/C3 REG8v2_6/C7 2.17
C REG8v2_6/C1 REG8v2_6/C7 2.17
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y VDD 2.12
C C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 3.46
C B0 VDD 2.47
C A_sel0 Decoder_4x8_0/INV_2/Y 2.21
C REG8v2_6/a_enb REG8v2_6/b_enb 26.32
C REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/reg8_0/D1 5.02
C B_sel1 Decoder_4x8_1/INV_1/Y 6.00
C B1 A6 2.35
C REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/reg8_0/D3 7.91
C A1 A3 3.29
C B0 reg_six7 4.74
C reg_two0 REG8v2_6/C7 6.12
C REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 2.52
C B1 B6 3.76
C C_sel0 C_sel3 2.23
C Decoder_4x8_1/INV_3/Y B_sel1 3.13
C REG8v2_6/C2 REG8v2_6/C6 2.19
C reg_one0 reg_one1 34.38
C REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_6/C4 2.60
C reg_five6 reg_five7 34.38
C A2 B4 2.35
C Imm3 REG8v2_6/C3 2.50
C Decoder_4x8_1/INV_0/Y VDD 3.85
C A0 REG0v2_0/b_enb 4.75
C REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_6/C4 2.60
C REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 2.52
C reg_four0 REG8v2_4/REGv2_0/reg8_0/D7 15.91
C reg_six4 reg_six5 34.38
C REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/reg8_0/D6 13.71
C REG8v2_3/BUFFER8v2_1/INV_0/Y VSS 5.98
C REG8v2_6/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_6/BUFFER8v2_1/INV_0/Y 229
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_6/BUFFER8v2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/m1_14_0#
C REG8v2_6/b_enb GND 100.17
R REG8v2_6/b_enb 452
= REG8v2_6/b_enb Decoder_4x8_1/A6
= REG8v2_6/b_enb Decoder_4x8_1/NAND4_6/Y
= REG8v2_6/b_enb m1_n442_n2024#
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_6/b_enb REG8v2_6/BUFFER8v2_1/INV_0/A
C REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_6/BUFFER8v2_1/m1_132_20#
= REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_6/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_6/BUFFER8v2_0/INV_0/Y 229
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_6/BUFFER8v2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/m1_14_0#
C REG8v2_6/a_enb GND 87.86
R REG8v2_6/a_enb 445
= REG8v2_6/a_enb Decoder_4x8_0/A6
= REG8v2_6/a_enb Decoder_4x8_0/NAND4_6/Y
= REG8v2_6/a_enb m1_n223_n2016#
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_6/a_enb REG8v2_6/BUFFER8v2_0/INV_0/A
C REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_6/BUFFER8v2_0/m1_132_20#
= REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_6/REGv2_0/reg8_0/D7 261
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/reg8_0/DFF_7/D
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/m1_n10_n56#
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_6/C7 GND 113.88
R REG8v2_6/C7 299
= REG8v2_6/C7 8bitMUX2to1_0/Y7
= REG8v2_6/C7 8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_6/C7 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_6/C7 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
= REG8v2_6/C7 REG8v2_0/C7
= REG8v2_6/C7 REG8v2_0/REGv2_0/D7
= REG8v2_6/C7 REG8v2_0/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REG8v2_6/C7 REG8v2_1/C7
= REG8v2_6/C7 REG8v2_1/REGv2_0/D7
= REG8v2_6/C7 REG8v2_1/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REG8v2_6/C7 REG8v2_2/C7
= REG8v2_6/C7 REG8v2_2/REGv2_0/D7
= REG8v2_6/C7 REG8v2_2/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REG8v2_6/C7 REG8v2_3/C7
= REG8v2_6/C7 REG8v2_3/REGv2_0/D7
= REG8v2_6/C7 REG8v2_3/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REG8v2_6/C7 REG8v2_4/C7
= REG8v2_6/C7 REG8v2_4/REGv2_0/D7
= REG8v2_6/C7 REG8v2_4/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REG8v2_6/C7 REG8v2_5/C7
= REG8v2_6/C7 REG8v2_5/REGv2_0/D7
= REG8v2_6/C7 REG8v2_5/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
= REG8v2_6/C7 m1_n68_144#
= REG8v2_6/C7 REG8v2_6/REGv2_0/D7
= REG8v2_6/C7 REG8v2_6/REGv2_0/8bitMUX2to1_0/B7
= REG8v2_6/C7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/B
= REG8v2_6/C7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_6/REGv2_0/reg8_0/D6 258
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/reg8_0/DFF_6/D
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/m1_n74_n48#
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_6/C6 GND 113.43
R REG8v2_6/C6 284
= REG8v2_6/C6 REG8v2_0/C6
= REG8v2_6/C6 REG8v2_0/REGv2_0/D6
= REG8v2_6/C6 REG8v2_0/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REG8v2_6/C6 8bitMUX2to1_0/Y6
= REG8v2_6/C6 8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_6/C6 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_6/C6 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
= REG8v2_6/C6 REG8v2_1/C6
= REG8v2_6/C6 REG8v2_1/REGv2_0/D6
= REG8v2_6/C6 REG8v2_1/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REG8v2_6/C6 REG8v2_2/C6
= REG8v2_6/C6 REG8v2_2/REGv2_0/D6
= REG8v2_6/C6 REG8v2_2/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REG8v2_6/C6 REG8v2_3/C6
= REG8v2_6/C6 REG8v2_3/REGv2_0/D6
= REG8v2_6/C6 REG8v2_3/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REG8v2_6/C6 REG8v2_4/C6
= REG8v2_6/C6 REG8v2_4/REGv2_0/D6
= REG8v2_6/C6 REG8v2_4/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REG8v2_6/C6 REG8v2_5/C6
= REG8v2_6/C6 REG8v2_5/REGv2_0/D6
= REG8v2_6/C6 REG8v2_5/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
= REG8v2_6/C6 m1_n132_152#
= REG8v2_6/C6 REG8v2_6/REGv2_0/D6
= REG8v2_6/C6 REG8v2_6/REGv2_0/8bitMUX2to1_0/B6
= REG8v2_6/C6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/B
= REG8v2_6/C6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_6/REGv2_0/reg8_0/D5 256
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/reg8_0/DFF_5/D
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/m1_n138_n40#
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_6/C5 GND 110.36
R REG8v2_6/C5 307
= REG8v2_6/C5 REG8v2_0/C5
= REG8v2_6/C5 REG8v2_0/REGv2_0/D5
= REG8v2_6/C5 REG8v2_0/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REG8v2_6/C5 8bitMUX2to1_0/Y5
= REG8v2_6/C5 8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_6/C5 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_6/C5 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
= REG8v2_6/C5 REG8v2_1/C5
= REG8v2_6/C5 REG8v2_1/REGv2_0/D5
= REG8v2_6/C5 REG8v2_1/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REG8v2_6/C5 REG8v2_2/C5
= REG8v2_6/C5 REG8v2_2/REGv2_0/D5
= REG8v2_6/C5 REG8v2_2/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REG8v2_6/C5 REG8v2_3/C5
= REG8v2_6/C5 REG8v2_3/REGv2_0/D5
= REG8v2_6/C5 REG8v2_3/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REG8v2_6/C5 REG8v2_4/C5
= REG8v2_6/C5 REG8v2_4/REGv2_0/D5
= REG8v2_6/C5 REG8v2_4/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REG8v2_6/C5 REG8v2_5/C5
= REG8v2_6/C5 REG8v2_5/REGv2_0/D5
= REG8v2_6/C5 REG8v2_5/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
= REG8v2_6/C5 m1_n196_160#
= REG8v2_6/C5 REG8v2_6/REGv2_0/D5
= REG8v2_6/C5 REG8v2_6/REGv2_0/8bitMUX2to1_0/B5
= REG8v2_6/C5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/B
= REG8v2_6/C5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_6/REGv2_0/reg8_0/D4 253
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/reg8_0/DFF_4/D
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/m1_n202_n32#
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_6/C4 GND 101.34
R REG8v2_6/C4 299
= REG8v2_6/C4 REG8v2_0/C4
= REG8v2_6/C4 REG8v2_0/REGv2_0/D4
= REG8v2_6/C4 REG8v2_0/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REG8v2_6/C4 8bitMUX2to1_0/Y4
= REG8v2_6/C4 8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_6/C4 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_6/C4 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
= REG8v2_6/C4 REG8v2_1/C4
= REG8v2_6/C4 REG8v2_1/REGv2_0/D4
= REG8v2_6/C4 REG8v2_1/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REG8v2_6/C4 REG8v2_2/C4
= REG8v2_6/C4 REG8v2_2/REGv2_0/D4
= REG8v2_6/C4 REG8v2_2/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REG8v2_6/C4 REG8v2_3/C4
= REG8v2_6/C4 REG8v2_3/REGv2_0/D4
= REG8v2_6/C4 REG8v2_3/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REG8v2_6/C4 REG8v2_4/C4
= REG8v2_6/C4 REG8v2_4/REGv2_0/D4
= REG8v2_6/C4 REG8v2_4/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REG8v2_6/C4 REG8v2_5/C4
= REG8v2_6/C4 REG8v2_5/REGv2_0/D4
= REG8v2_6/C4 REG8v2_5/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
= REG8v2_6/C4 m1_n260_168#
= REG8v2_6/C4 REG8v2_6/REGv2_0/D4
= REG8v2_6/C4 REG8v2_6/REGv2_0/8bitMUX2to1_0/B4
= REG8v2_6/C4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/B
= REG8v2_6/C4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_6/REGv2_0/reg8_0/D3 251
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/reg8_0/DFF_3/D
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/m1_n266_n24#
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_6/C3 GND 91.33
R REG8v2_6/C3 290
= REG8v2_6/C3 REG8v2_0/C3
= REG8v2_6/C3 REG8v2_0/REGv2_0/D3
= REG8v2_6/C3 REG8v2_0/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REG8v2_6/C3 8bitMUX2to1_0/Y3
= REG8v2_6/C3 8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_6/C3 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_6/C3 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
= REG8v2_6/C3 REG8v2_1/C3
= REG8v2_6/C3 REG8v2_1/REGv2_0/D3
= REG8v2_6/C3 REG8v2_1/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REG8v2_6/C3 REG8v2_2/C3
= REG8v2_6/C3 REG8v2_2/REGv2_0/D3
= REG8v2_6/C3 REG8v2_2/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REG8v2_6/C3 REG8v2_3/C3
= REG8v2_6/C3 REG8v2_3/REGv2_0/D3
= REG8v2_6/C3 REG8v2_3/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REG8v2_6/C3 REG8v2_4/C3
= REG8v2_6/C3 REG8v2_4/REGv2_0/D3
= REG8v2_6/C3 REG8v2_4/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REG8v2_6/C3 REG8v2_5/C3
= REG8v2_6/C3 REG8v2_5/REGv2_0/D3
= REG8v2_6/C3 REG8v2_5/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
= REG8v2_6/C3 m1_n324_176#
= REG8v2_6/C3 REG8v2_6/REGv2_0/D3
= REG8v2_6/C3 REG8v2_6/REGv2_0/8bitMUX2to1_0/B3
= REG8v2_6/C3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/B
= REG8v2_6/C3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_6/REGv2_0/reg8_0/D2 249
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/reg8_0/DFF_2/D
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/m1_n330_n16#
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_6/C2 GND 82.24
R REG8v2_6/C2 282
= REG8v2_6/C2 REG8v2_0/C2
= REG8v2_6/C2 REG8v2_0/REGv2_0/D2
= REG8v2_6/C2 REG8v2_0/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REG8v2_6/C2 8bitMUX2to1_0/Y2
= REG8v2_6/C2 8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_6/C2 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_6/C2 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
= REG8v2_6/C2 REG8v2_1/C2
= REG8v2_6/C2 REG8v2_1/REGv2_0/D2
= REG8v2_6/C2 REG8v2_1/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REG8v2_6/C2 REG8v2_2/C2
= REG8v2_6/C2 REG8v2_2/REGv2_0/D2
= REG8v2_6/C2 REG8v2_2/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REG8v2_6/C2 REG8v2_3/C2
= REG8v2_6/C2 REG8v2_3/REGv2_0/D2
= REG8v2_6/C2 REG8v2_3/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REG8v2_6/C2 REG8v2_4/C2
= REG8v2_6/C2 REG8v2_4/REGv2_0/D2
= REG8v2_6/C2 REG8v2_4/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REG8v2_6/C2 REG8v2_5/C2
= REG8v2_6/C2 REG8v2_5/REGv2_0/D2
= REG8v2_6/C2 REG8v2_5/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
= REG8v2_6/C2 m1_n388_184#
= REG8v2_6/C2 REG8v2_6/REGv2_0/D2
= REG8v2_6/C2 REG8v2_6/REGv2_0/8bitMUX2to1_0/B2
= REG8v2_6/C2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/B
= REG8v2_6/C2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_6/reg_en GND 62.08
R REG8v2_6/reg_en 1398
= REG8v2_6/reg_en Decoder_Inv_4x8_0/A6
= REG8v2_6/reg_en Decoder_Inv_4x8_0/INV_7/Y
= REG8v2_6/reg_en m1_n102_n1800#
= REG8v2_6/reg_en REG8v2_6/REGv2_0/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_6/reg_en REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_6/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_6/REGv2_0/reg8_0/D0 244
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/reg8_0/DFF_0/D
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/m1_n458_0#
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_6/C0 GND 64.46
R REG8v2_6/C0 266
= REG8v2_6/C0 REG8v2_0/C0
= REG8v2_6/C0 REG8v2_0/REGv2_0/D0
= REG8v2_6/C0 REG8v2_0/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REG8v2_6/C0 8bitMUX2to1_0/Y0
= REG8v2_6/C0 8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_6/C0 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_6/C0 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
= REG8v2_6/C0 REG8v2_1/C0
= REG8v2_6/C0 REG8v2_1/REGv2_0/D0
= REG8v2_6/C0 REG8v2_1/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REG8v2_6/C0 REG8v2_2/C0
= REG8v2_6/C0 REG8v2_2/REGv2_0/D0
= REG8v2_6/C0 REG8v2_2/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REG8v2_6/C0 REG8v2_3/C0
= REG8v2_6/C0 REG8v2_3/REGv2_0/D0
= REG8v2_6/C0 REG8v2_3/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REG8v2_6/C0 REG8v2_4/C0
= REG8v2_6/C0 REG8v2_4/REGv2_0/D0
= REG8v2_6/C0 REG8v2_4/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REG8v2_6/C0 REG8v2_5/C0
= REG8v2_6/C0 REG8v2_5/REGv2_0/D0
= REG8v2_6/C0 REG8v2_5/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
= REG8v2_6/C0 m1_n516_200#
= REG8v2_6/C0 REG8v2_6/REGv2_0/D0
= REG8v2_6/C0 REG8v2_6/REGv2_0/8bitMUX2to1_0/B0
= REG8v2_6/C0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/B
= REG8v2_6/C0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_6/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_6/REGv2_0/reg8_0/D1 243
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/reg8_0/DFF_1/D
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/m1_n394_n8#
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_6/REGv2_0/reg8_0/D1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_6/C1 GND 73.15
R REG8v2_6/C1 274
= REG8v2_6/C1 REG8v2_0/C1
= REG8v2_6/C1 REG8v2_0/REGv2_0/D1
= REG8v2_6/C1 REG8v2_0/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REG8v2_6/C1 8bitMUX2to1_0/Y1
= REG8v2_6/C1 8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_6/C1 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_6/C1 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
= REG8v2_6/C1 REG8v2_1/C1
= REG8v2_6/C1 REG8v2_1/REGv2_0/D1
= REG8v2_6/C1 REG8v2_1/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REG8v2_6/C1 REG8v2_2/C1
= REG8v2_6/C1 REG8v2_2/REGv2_0/D1
= REG8v2_6/C1 REG8v2_2/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REG8v2_6/C1 REG8v2_3/C1
= REG8v2_6/C1 REG8v2_3/REGv2_0/D1
= REG8v2_6/C1 REG8v2_3/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REG8v2_6/C1 REG8v2_4/C1
= REG8v2_6/C1 REG8v2_4/REGv2_0/D1
= REG8v2_6/C1 REG8v2_4/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REG8v2_6/C1 REG8v2_5/C1
= REG8v2_6/C1 REG8v2_5/REGv2_0/D1
= REG8v2_6/C1 REG8v2_5/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
= REG8v2_6/C1 m1_n452_192#
= REG8v2_6/C1 REG8v2_6/REGv2_0/D1
= REG8v2_6/C1 REG8v2_6/REGv2_0/8bitMUX2to1_0/B1
= REG8v2_6/C1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/B
= REG8v2_6/C1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
C REG8v2_6/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar7 96
= REG8v2_6/REGv2_0/reg8_0/Qbar7 REG8v2_6/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar7 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar7 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar7 REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_six7 GND 61.97
R reg_six7 382
= reg_six7 REG8v2_6/Q7
= reg_six7 REG8v2_6/BUFFER8v2_1/A7
= reg_six7 REG8v2_6/BUFFER8v2_1/BUFFER2_7/A
= reg_six7 REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_six7 REG8v2_6/BUFFER8v2_0/A7
= reg_six7 REG8v2_6/BUFFER8v2_0/BUFFER2_7/A
= reg_six7 REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_six7 REG8v2_6/REGv2_0/Q7
= reg_six7 REG8v2_6/REGv2_0/8bitMUX2to1_0/A7
= reg_six7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_six7 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_six7 REG8v2_6/REGv2_0/reg8_0/Q7
= reg_six7 REG8v2_6/REGv2_0/reg8_0/DFF_7/Q
= reg_six7 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_six7 REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_six7 REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar6 96
= REG8v2_6/REGv2_0/reg8_0/Qbar6 REG8v2_6/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar6 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar6 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar6 REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_47_n24#
C VSS GND 690.21
R VSS 17233
= VSS REG8v2_0/VSS
= VSS REG8v2_0/REGv2_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_0/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_0/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_0/m1_2038_168#
= VSS REG8v2_0/REGv2_0/m1_n4_48#
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_0/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_0/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS 8bitMUX2to1_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_7/VSS
= VSS 8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_6/VSS
= VSS 8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_5/VSS
= VSS 8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_4/VSS
= VSS 8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_3/VSS
= VSS 8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_2/VSS
= VSS 8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_1/VSS
= VSS 8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_0/VSS
= VSS 8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS m1_n62_248#
= VSS REG8v2_1/VSS
= VSS Decoder_Inv_4x8_0/VSS
= VSS m1_n82_n92#
= VSS Decoder_Inv_4x8_0/INV_7/VSS
= VSS Decoder_Inv_4x8_0/INV_6/VSS
= VSS Decoder_Inv_4x8_0/INV_5/VSS
= VSS Decoder_Inv_4x8_0/INV_4/VSS
= VSS Decoder_Inv_4x8_0/INV_3/VSS
= VSS Decoder_Inv_4x8_0/INV_2/VSS
= VSS Decoder_Inv_4x8_0/INV_1/VSS
= VSS Decoder_Inv_4x8_0/INV_0/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/VSS
= VSS Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VSS
= VSS REG8v2_1/REGv2_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_1/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_1/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_1/m1_2038_168#
= VSS REG8v2_1/REGv2_0/m1_n4_48#
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_1/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_1/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS Decoder_4x8_0/EN
= VSS Decoder_4x8_0/INV_0/A
= VSS Decoder_4x8_0/VSS
= VSS Decoder_4x8_0/NAND4_7/VSS
= VSS Decoder_4x8_0/NAND4_6/VSS
= VSS Decoder_4x8_0/NAND4_5/VSS
= VSS Decoder_4x8_0/NAND4_4/VSS
= VSS Decoder_4x8_0/NAND4_3/VSS
= VSS Decoder_4x8_0/NAND4_2/VSS
= VSS Decoder_4x8_0/NAND4_1/VSS
= VSS Decoder_4x8_0/NAND4_0/VSS
= VSS Decoder_4x8_0/INV_3/VSS
= VSS Decoder_4x8_0/INV_2/VSS
= VSS Decoder_4x8_0/INV_1/VSS
= VSS Decoder_4x8_0/INV_0/VSS
= VSS Decoder_4x8_1/EN
= VSS Decoder_4x8_1/INV_0/A
= VSS REG8v2_2/VSS
= VSS Decoder_4x8_1/VSS
= VSS m1_n396_n575#
= VSS Decoder_4x8_1/NAND4_7/VSS
= VSS Decoder_4x8_1/NAND4_6/VSS
= VSS Decoder_4x8_1/NAND4_5/VSS
= VSS Decoder_4x8_1/NAND4_4/VSS
= VSS Decoder_4x8_1/NAND4_3/VSS
= VSS Decoder_4x8_1/NAND4_2/VSS
= VSS Decoder_4x8_1/NAND4_1/VSS
= VSS Decoder_4x8_1/NAND4_0/VSS
= VSS Decoder_4x8_1/INV_3/VSS
= VSS Decoder_4x8_1/INV_2/VSS
= VSS Decoder_4x8_1/INV_1/VSS
= VSS Decoder_4x8_1/INV_0/VSS
= VSS REG8v2_2/REGv2_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_2/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_2/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_2/m1_2038_168#
= VSS REG8v2_2/REGv2_0/m1_n4_48#
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_2/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_2/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS m1_n785_n579#
= VSS REG8v2_3/VSS
= VSS REG8v2_3/REGv2_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_3/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_3/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_3/m1_2038_168#
= VSS REG8v2_3/REGv2_0/m1_n4_48#
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_3/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_3/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REG8v2_4/VSS
= VSS REG8v2_4/REGv2_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_4/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_4/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_4/m1_2038_168#
= VSS REG8v2_4/REGv2_0/m1_n4_48#
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_4/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_4/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REG8v2_5/VSS
= VSS REG8v2_5/REGv2_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_5/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_5/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_5/m1_2038_168#
= VSS REG8v2_5/REGv2_0/m1_n4_48#
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_5/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_5/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_122_0#
= VSS REG0v2_0/VSS
= VSS m1_86_n2124#
= VSS m1_732_n2212#
= VSS REG0v2_0/BUFFER8v2_1/A0
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/A
= VSS REG0v2_0/BUFFER8v2_1/A7
= VSS REG0v2_0/BUFFER8v2_1/A2
= VSS REG0v2_0/BUFFER8v2_1/A1
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/A
= VSS REG0v2_0/m1_523_16#
= VSS REG0v2_0/m1_574_16#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/A
= VSS REG0v2_0/BUFFER8v2_1/A6
= VSS REG0v2_0/BUFFER8v2_1/A5
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/A
= VSS REG0v2_0/m1_727_16#
= VSS REG0v2_0/m1_778_16#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/A
= VSS REG0v2_0/BUFFER8v2_1/A4
= VSS REG0v2_0/BUFFER8v2_1/A3
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/A
= VSS REG0v2_0/m1_625_16#
= VSS REG0v2_0/m1_676_16#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/A
= VSS REG0v2_0/m1_829_16#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/A
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/A
= VSS REG0v2_0/BUFFER8v2_1/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG0v2_0/BUFFER8v2_1/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG0v2_0/m1_472_20#
= VSS REG0v2_0/BUFFER8v2_0/A0
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/A
= VSS REG0v2_0/m1_25_24#
= VSS REG0v2_0/m1_76_24#
= VSS REG0v2_0/m1_427_n76#
= VSS REG0v2_0/BUFFER8v2_0/A1
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/A
= VSS REG0v2_0/BUFFER8v2_0/A7
= VSS REG0v2_0/BUFFER8v2_0/A3
= VSS REG0v2_0/BUFFER8v2_0/A2
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/A
= VSS REG0v2_0/m1_127_24#
= VSS REG0v2_0/m1_178_24#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/A
= VSS REG0v2_0/BUFFER8v2_0/A5
= VSS REG0v2_0/BUFFER8v2_0/A4
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/A
= VSS REG0v2_0/m1_229_24#
= VSS REG0v2_0/m1_280_24#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/A
= VSS REG0v2_0/BUFFER8v2_0/A6
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/A
= VSS REG0v2_0/m1_331_24#
= VSS REG0v2_0/m1_382_24#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/A
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/A
= VSS REG0v2_0/BUFFER8v2_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG0v2_0/BUFFER8v2_0/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_6/VSS
= VSS REG8v2_6/REGv2_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_6/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_7/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_4/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_5/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_2/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_3/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_1/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_22_8#
= VSS REG8v2_6/BUFFER8v2_1/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_6/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_7/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_4/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_5/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_2/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_3/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_1/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_22_8#
= VSS REG8v2_6/BUFFER8v2_0/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/VSS
= VSS REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_22_8#
= VSS REG8v2_6/m1_2038_168#
= VSS REG8v2_6/REGv2_0/m1_n4_48#
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VSS
= VSS REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/m1_180_32#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/m1_369_32#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/m1_559_32#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/m1_750_32#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/m1_938_32#
= VSS REG8v2_6/REGv2_0/reg8_0/m1_1317_32#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_122_0#
= VSS REG8v2_6/REGv2_0/reg8_0/m1_1127_32#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/VSS
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_37_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_86_0#
= VSS REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_122_0#
R REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_six6 GND 60.89
R reg_six6 384
= reg_six6 REG8v2_6/Q6
= reg_six6 REG8v2_6/BUFFER8v2_1/A6
= reg_six6 REG8v2_6/BUFFER8v2_1/BUFFER2_6/A
= reg_six6 REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_six6 REG8v2_6/BUFFER8v2_0/A6
= reg_six6 REG8v2_6/BUFFER8v2_0/BUFFER2_6/A
= reg_six6 REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_six6 REG8v2_6/REGv2_0/Q6
= reg_six6 REG8v2_6/REGv2_0/8bitMUX2to1_0/A6
= reg_six6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_six6 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_six6 REG8v2_6/REGv2_0/reg8_0/Q6
= reg_six6 REG8v2_6/REGv2_0/reg8_0/DFF_6/Q
= reg_six6 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_six6 REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_six6 REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar5 96
= REG8v2_6/REGv2_0/reg8_0/Qbar5 REG8v2_6/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar5 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar5 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar5 REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_six5 GND 60.78
R reg_six5 383
= reg_six5 REG8v2_6/Q5
= reg_six5 REG8v2_6/BUFFER8v2_1/A5
= reg_six5 REG8v2_6/BUFFER8v2_1/BUFFER2_5/A
= reg_six5 REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_six5 REG8v2_6/BUFFER8v2_0/A5
= reg_six5 REG8v2_6/BUFFER8v2_0/BUFFER2_5/A
= reg_six5 REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_six5 REG8v2_6/REGv2_0/Q5
= reg_six5 REG8v2_6/REGv2_0/8bitMUX2to1_0/A5
= reg_six5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_six5 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_six5 REG8v2_6/REGv2_0/reg8_0/Q5
= reg_six5 REG8v2_6/REGv2_0/reg8_0/DFF_5/Q
= reg_six5 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_six5 REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_six5 REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar4 96
= REG8v2_6/REGv2_0/reg8_0/Qbar4 REG8v2_6/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar4 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar4 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar4 REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_47_n24#
C VDD GND 4965.06
R VDD 1016514
= VDD REG8v2_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_0/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_0/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_0/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_0/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_0/w_2039_252#
= VDD REG8v2_0/m1_2039_252#
= VDD REG8v2_0/REGv2_0/VDD
= VDD REG8v2_0/REGv2_0/w_n4_132#
= VDD REG8v2_0/REGv2_0/w_n519_132#
= VDD REG8v2_0/REGv2_0/m1_n4_132#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_0/REGv2_0/reg8_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_0/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_0/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_0/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_0/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_0/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_0/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_0/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD 8bitMUX2to1_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_7/VDD
= VDD 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_6/VDD
= VDD 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_5/VDD
= VDD 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_4/VDD
= VDD 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_3/VDD
= VDD 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_1/VDD
= VDD 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD 8bitMUX2to1_0/MUX2to1_2/VDD
= VDD 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD 8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD 8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD m1_n63_332#
= VDD REG8v2_1/VDD
= VDD Decoder_Inv_4x8_0/VDD
= VDD m1_n82_n8#
= VDD Decoder_Inv_4x8_0/INV_7/VDD
= VDD Decoder_Inv_4x8_0/INV_6/VDD
= VDD Decoder_Inv_4x8_0/INV_5/VDD
= VDD Decoder_Inv_4x8_0/INV_4/VDD
= VDD Decoder_Inv_4x8_0/INV_3/VDD
= VDD Decoder_Inv_4x8_0/INV_2/VDD
= VDD Decoder_Inv_4x8_0/INV_1/VDD
= VDD Decoder_Inv_4x8_0/INV_0/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/VDD
= VDD Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_1/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_1/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_1/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_1/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_1/w_2039_252#
= VDD REG8v2_1/m1_2039_252#
= VDD REG8v2_1/REGv2_0/VDD
= VDD REG8v2_1/REGv2_0/w_n4_132#
= VDD REG8v2_1/REGv2_0/w_n519_132#
= VDD REG8v2_1/REGv2_0/m1_n4_132#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_1/REGv2_0/reg8_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_1/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_1/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_1/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_1/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_1/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_1/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_1/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REG8v2_2/VDD
= VDD Decoder_4x8_0/VDD
= VDD Decoder_4x8_0/NAND4_7/VDD
= VDD Decoder_4x8_0/NAND4_6/VDD
= VDD Decoder_4x8_0/NAND4_5/VDD
= VDD Decoder_4x8_0/NAND4_4/VDD
= VDD Decoder_4x8_0/NAND4_3/VDD
= VDD Decoder_4x8_0/NAND4_2/VDD
= VDD Decoder_4x8_0/NAND4_1/VDD
= VDD Decoder_4x8_0/NAND4_0/VDD
= VDD Decoder_4x8_0/INV_3/VDD
= VDD Decoder_4x8_0/INV_2/VDD
= VDD Decoder_4x8_0/INV_1/VDD
= VDD Decoder_4x8_0/INV_0/VDD
= VDD m1_n176_n243#
= VDD REG8v2_2/BUFFER8v2_1/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_2/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_2/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_2/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_2/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_2/w_2039_252#
= VDD REG8v2_2/m1_2039_252#
= VDD REG8v2_2/REGv2_0/VDD
= VDD REG8v2_2/REGv2_0/w_n4_132#
= VDD REG8v2_2/REGv2_0/w_n519_132#
= VDD REG8v2_2/REGv2_0/m1_n4_132#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_2/REGv2_0/reg8_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_2/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_2/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_2/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_2/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_2/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_2/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_2/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD Decoder_4x8_1/VDD
= VDD Decoder_4x8_1/NAND4_7/VDD
= VDD Decoder_4x8_1/NAND4_6/VDD
= VDD Decoder_4x8_1/NAND4_5/VDD
= VDD Decoder_4x8_1/NAND4_4/VDD
= VDD Decoder_4x8_1/NAND4_3/VDD
= VDD Decoder_4x8_1/NAND4_2/VDD
= VDD Decoder_4x8_1/NAND4_1/VDD
= VDD Decoder_4x8_1/NAND4_0/VDD
= VDD Decoder_4x8_1/INV_3/VDD
= VDD Decoder_4x8_1/INV_2/VDD
= VDD Decoder_4x8_1/INV_1/VDD
= VDD Decoder_4x8_1/INV_0/VDD
= VDD REG8v2_3/VDD
= VDD REG8v2_3/BUFFER8v2_1/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_3/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_3/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_3/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_3/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_3/w_2039_252#
= VDD REG8v2_3/m1_2039_252#
= VDD REG8v2_3/REGv2_0/VDD
= VDD REG8v2_3/REGv2_0/w_n4_132#
= VDD REG8v2_3/REGv2_0/w_n519_132#
= VDD REG8v2_3/REGv2_0/m1_n4_132#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_3/REGv2_0/reg8_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_3/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_3/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_3/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_3/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_3/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_3/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_3/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REG8v2_4/VDD
= VDD REG8v2_4/BUFFER8v2_1/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_4/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_4/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_4/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_4/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_4/w_2039_252#
= VDD REG8v2_4/m1_2039_252#
= VDD REG8v2_4/REGv2_0/VDD
= VDD REG8v2_4/REGv2_0/w_n4_132#
= VDD REG8v2_4/REGv2_0/w_n519_132#
= VDD REG8v2_4/REGv2_0/m1_n4_132#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_4/REGv2_0/reg8_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_4/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_4/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_4/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_4/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_4/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_4/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_4/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REG8v2_5/VDD
= VDD REG8v2_5/BUFFER8v2_1/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_5/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_5/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_5/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_5/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_5/w_2039_252#
= VDD REG8v2_5/m1_2039_252#
= VDD REG8v2_5/REGv2_0/VDD
= VDD REG8v2_5/REGv2_0/w_n4_132#
= VDD REG8v2_5/REGv2_0/w_n519_132#
= VDD REG8v2_5/REGv2_0/m1_n4_132#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_5/REGv2_0/reg8_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_5/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_5/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_5/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_5/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_5/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_5/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_5/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_122_84#
= VDD REG0v2_0/VDD
= VDD REG0v2_0/w_3_96#
= VDD REG0v2_0/m1_438_96#
= VDD REG0v2_0/BUFFER8v2_1/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG0v2_0/BUFFER8v2_1/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG0v2_0/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/VDD
= VDD REG0v2_0/w_438_96#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG0v2_0/BUFFER8v2_0/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG0v2_0/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_6/VDD
= VDD REG8v2_6/BUFFER8v2_1/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_6/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_7/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_4/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_5/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_2/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_3/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_1/w_10_84#
= VDD REG8v2_6/BUFFER8v2_1/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/a_22_75#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/w_20_84#
= VDD REG8v2_6/BUFFER8v2_1/BUFFER2_0/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_6/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_7/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_4/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_5/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_2/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_3/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_1/w_10_84#
= VDD REG8v2_6/BUFFER8v2_0/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/VDD
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/a_22_75#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/w_20_84#
= VDD REG8v2_6/BUFFER8v2_0/BUFFER2_0/w_10_84#
= VDD REG8v2_6/w_2039_252#
= VDD REG8v2_6/m1_2039_252#
= VDD REG8v2_6/REGv2_0/VDD
= VDD REG8v2_6/REGv2_0/w_n4_132#
= VDD REG8v2_6/REGv2_0/w_n519_132#
= VDD REG8v2_6/REGv2_0/m1_n4_132#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_7/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_6/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_5/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/w_42_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/w_1_65#
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/VDD
= VDD REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/w_42_65#
= VDD REG8v2_6/REGv2_0/reg8_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/m1_1127_116#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_6/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/m1_1317_116#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_7/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/w_184_98#
= VDD REG8v2_6/REGv2_0/reg8_0/m1_180_116#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/w_372_98#
= VDD REG8v2_6/REGv2_0/reg8_0/m1_369_116#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/w_563_98#
= VDD REG8v2_6/REGv2_0/reg8_0/m1_559_116#
= VDD REG8v2_6/REGv2_0/reg8_0/w_942_98#
= VDD REG8v2_6/REGv2_0/reg8_0/m1_938_116#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_5/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_122_84#
= VDD REG8v2_6/REGv2_0/reg8_0/w_752_98#
= VDD REG8v2_6/REGv2_0/reg8_0/m1_750_116#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/w_90_90#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/VDD
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_86_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_37_84#
= VDD REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_122_84#
R REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_six4 GND 60.66
R reg_six4 383
= reg_six4 REG8v2_6/Q4
= reg_six4 REG8v2_6/BUFFER8v2_1/A4
= reg_six4 REG8v2_6/BUFFER8v2_1/BUFFER2_4/A
= reg_six4 REG8v2_6/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_six4 REG8v2_6/BUFFER8v2_0/A4
= reg_six4 REG8v2_6/BUFFER8v2_0/BUFFER2_4/A
= reg_six4 REG8v2_6/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_six4 REG8v2_6/REGv2_0/Q4
= reg_six4 REG8v2_6/REGv2_0/8bitMUX2to1_0/A4
= reg_six4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_six4 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_six4 REG8v2_6/REGv2_0/reg8_0/Q4
= reg_six4 REG8v2_6/REGv2_0/reg8_0/DFF_4/Q
= reg_six4 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_six4 REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_six4 REG8v2_6/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar3 96
= REG8v2_6/REGv2_0/reg8_0/Qbar3 REG8v2_6/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar3 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar3 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar3 REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_six3 GND 39.11
R reg_six3 382
= reg_six3 REG8v2_6/Q3
= reg_six3 REG8v2_6/BUFFER8v2_1/A3
= reg_six3 REG8v2_6/BUFFER8v2_1/BUFFER2_3/A
= reg_six3 REG8v2_6/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_six3 REG8v2_6/BUFFER8v2_0/A3
= reg_six3 REG8v2_6/BUFFER8v2_0/BUFFER2_3/A
= reg_six3 REG8v2_6/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_six3 REG8v2_6/REGv2_0/Q3
= reg_six3 REG8v2_6/REGv2_0/8bitMUX2to1_0/A3
= reg_six3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_six3 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_six3 REG8v2_6/REGv2_0/reg8_0/Q3
= reg_six3 REG8v2_6/REGv2_0/reg8_0/DFF_3/Q
= reg_six3 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_six3 REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_six3 REG8v2_6/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar2 96
= REG8v2_6/REGv2_0/reg8_0/Qbar2 REG8v2_6/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar2 REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_six2 GND 38.83
R reg_six2 382
= reg_six2 REG8v2_6/Q2
= reg_six2 REG8v2_6/BUFFER8v2_1/A2
= reg_six2 REG8v2_6/BUFFER8v2_1/BUFFER2_2/A
= reg_six2 REG8v2_6/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_six2 REG8v2_6/BUFFER8v2_0/A2
= reg_six2 REG8v2_6/BUFFER8v2_0/BUFFER2_2/A
= reg_six2 REG8v2_6/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_six2 REG8v2_6/REGv2_0/Q2
= reg_six2 REG8v2_6/REGv2_0/8bitMUX2to1_0/A2
= reg_six2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_six2 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_six2 REG8v2_6/REGv2_0/reg8_0/Q2
= reg_six2 REG8v2_6/REGv2_0/reg8_0/DFF_2/Q
= reg_six2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_six2 REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_six2 REG8v2_6/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar1 96
= REG8v2_6/REGv2_0/reg8_0/Qbar1 REG8v2_6/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar1 REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_six1 GND 59.74
R reg_six1 381
= reg_six1 REG8v2_6/Q1
= reg_six1 REG8v2_6/BUFFER8v2_1/A1
= reg_six1 REG8v2_6/BUFFER8v2_1/BUFFER2_1/A
= reg_six1 REG8v2_6/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_six1 REG8v2_6/BUFFER8v2_0/A1
= reg_six1 REG8v2_6/BUFFER8v2_0/BUFFER2_1/A
= reg_six1 REG8v2_6/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_six1 REG8v2_6/REGv2_0/Q1
= reg_six1 REG8v2_6/REGv2_0/8bitMUX2to1_0/A1
= reg_six1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_six1 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_six1 REG8v2_6/REGv2_0/reg8_0/Q1
= reg_six1 REG8v2_6/REGv2_0/reg8_0/DFF_1/Q
= reg_six1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_six1 REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_six1 REG8v2_6/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_6/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_6/REGv2_0/reg8_0/Qbar0 96
= REG8v2_6/REGv2_0/reg8_0/Qbar0 REG8v2_6/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_6/REGv2_0/reg8_0/Qbar0 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_6/REGv2_0/reg8_0/Qbar0 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/Qbar0 REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_six0 GND 60.35
R reg_six0 381
= reg_six0 REG8v2_6/Q0
= reg_six0 REG8v2_6/BUFFER8v2_1/A0
= reg_six0 REG8v2_6/BUFFER8v2_1/BUFFER2_0/A
= reg_six0 REG8v2_6/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_six0 REG8v2_6/BUFFER8v2_0/A0
= reg_six0 REG8v2_6/BUFFER8v2_0/BUFFER2_0/A
= reg_six0 REG8v2_6/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_six0 REG8v2_6/REGv2_0/Q0
= reg_six0 REG8v2_6/REGv2_0/8bitMUX2to1_0/A0
= reg_six0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_six0 REG8v2_6/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_six0 REG8v2_6/REGv2_0/reg8_0/Q0
= reg_six0 REG8v2_6/REGv2_0/reg8_0/DFF_0/Q
= reg_six0 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_six0 REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_six0 REG8v2_6/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
C CLK GND 902.65
R CLK 22050
= CLK REG8v2_0/CLK
= CLK REG8v2_0/REGv2_0/clk
= CLK REG8v2_0/REGv2_0/reg8_0/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= CLK REG8v2_6/CLK
= CLK REG8v2_1/CLK
= CLK REG8v2_1/REGv2_0/clk
= CLK REG8v2_1/REGv2_0/reg8_0/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= CLK REG8v2_2/CLK
= CLK REG8v2_2/REGv2_0/clk
= CLK REG8v2_2/REGv2_0/reg8_0/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= CLK REG8v2_3/CLK
= CLK REG8v2_3/REGv2_0/clk
= CLK REG8v2_3/REGv2_0/reg8_0/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= CLK REG8v2_4/CLK
= CLK REG8v2_4/REGv2_0/clk
= CLK REG8v2_4/REGv2_0/reg8_0/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= CLK REG8v2_5/CLK
= CLK REG8v2_5/REGv2_0/clk
= CLK REG8v2_5/REGv2_0/reg8_0/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/B
= CLK m1_15_n1816#
= CLK REG8v2_6/REGv2_0/clk
= CLK REG8v2_6/REGv2_0/reg8_0/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_7/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/m1_1302_n8#
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_5/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/m1_1112_n8#
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_6/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/m1_923_n8#
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_4/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/m1_735_n8#
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_2/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_3/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/m1_544_n8#
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_1/OAI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/m1_354_n8#
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/CLK
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/AOI21_1/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/B
= CLK REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_1/B
R REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_6/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_6/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REG8v2_5/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_5/BUFFER8v2_1/INV_0/Y 229
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_5/BUFFER8v2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/m1_14_0#
C REG8v2_5/b_enb GND 96.60
R REG8v2_5/b_enb 444
= REG8v2_5/b_enb Decoder_4x8_1/A5
= REG8v2_5/b_enb Decoder_4x8_1/NAND4_5/Y
= REG8v2_5/b_enb m1_n483_n1684#
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_5/b_enb REG8v2_5/BUFFER8v2_1/INV_0/A
C REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_5/BUFFER8v2_1/m1_132_20#
= REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_5/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_5/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_5/BUFFER8v2_0/INV_0/Y 229
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_5/BUFFER8v2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/m1_14_0#
C REG8v2_5/a_enb GND 84.26
R REG8v2_5/a_enb 437
= REG8v2_5/a_enb Decoder_4x8_0/A5
= REG8v2_5/a_enb Decoder_4x8_0/NAND4_5/Y
= REG8v2_5/a_enb m1_n264_n1676#
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_5/a_enb REG8v2_5/BUFFER8v2_0/INV_0/A
C REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_5/BUFFER8v2_0/m1_132_20#
= REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_5/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_5/REGv2_0/reg8_0/D7 261
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/reg8_0/DFF_7/D
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/m1_n10_n56#
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_5/REGv2_0/reg8_0/D6 258
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/reg8_0/DFF_6/D
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/m1_n74_n48#
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_5/REGv2_0/reg8_0/D5 256
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/reg8_0/DFF_5/D
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/m1_n138_n40#
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_5/REGv2_0/reg8_0/D4 253
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/reg8_0/DFF_4/D
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/m1_n202_n32#
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_5/REGv2_0/reg8_0/D3 251
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/reg8_0/DFF_3/D
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/m1_n266_n24#
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_5/REGv2_0/reg8_0/D2 249
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/reg8_0/DFF_2/D
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/m1_n330_n16#
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_5/reg_en GND 60.12
R REG8v2_5/reg_en 1392
= REG8v2_5/reg_en Decoder_Inv_4x8_0/A5
= REG8v2_5/reg_en Decoder_Inv_4x8_0/INV_6/Y
= REG8v2_5/reg_en m1_n118_n1460#
= REG8v2_5/reg_en REG8v2_5/REGv2_0/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_5/reg_en REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_5/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_5/REGv2_0/reg8_0/D0 244
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/reg8_0/DFF_0/D
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/m1_n458_0#
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_5/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_5/REGv2_0/reg8_0/D1 243
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/reg8_0/DFF_1/D
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/m1_n394_n8#
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_5/REGv2_0/reg8_0/D1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_5/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar7 96
= REG8v2_5/REGv2_0/reg8_0/Qbar7 REG8v2_5/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar7 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar7 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar7 REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_five7 GND 61.97
R reg_five7 382
= reg_five7 REG8v2_5/Q7
= reg_five7 REG8v2_5/BUFFER8v2_1/A7
= reg_five7 REG8v2_5/BUFFER8v2_1/BUFFER2_7/A
= reg_five7 REG8v2_5/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_five7 REG8v2_5/BUFFER8v2_0/A7
= reg_five7 REG8v2_5/BUFFER8v2_0/BUFFER2_7/A
= reg_five7 REG8v2_5/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_five7 REG8v2_5/REGv2_0/Q7
= reg_five7 REG8v2_5/REGv2_0/8bitMUX2to1_0/A7
= reg_five7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_five7 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_five7 REG8v2_5/REGv2_0/reg8_0/Q7
= reg_five7 REG8v2_5/REGv2_0/reg8_0/DFF_7/Q
= reg_five7 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_five7 REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_five7 REG8v2_5/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar6 96
= REG8v2_5/REGv2_0/reg8_0/Qbar6 REG8v2_5/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar6 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar6 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar6 REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_five6 GND 60.89
R reg_five6 384
= reg_five6 REG8v2_5/Q6
= reg_five6 REG8v2_5/BUFFER8v2_1/A6
= reg_five6 REG8v2_5/BUFFER8v2_1/BUFFER2_6/A
= reg_five6 REG8v2_5/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_five6 REG8v2_5/BUFFER8v2_0/A6
= reg_five6 REG8v2_5/BUFFER8v2_0/BUFFER2_6/A
= reg_five6 REG8v2_5/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_five6 REG8v2_5/REGv2_0/Q6
= reg_five6 REG8v2_5/REGv2_0/8bitMUX2to1_0/A6
= reg_five6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_five6 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_five6 REG8v2_5/REGv2_0/reg8_0/Q6
= reg_five6 REG8v2_5/REGv2_0/reg8_0/DFF_6/Q
= reg_five6 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_five6 REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_five6 REG8v2_5/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar5 96
= REG8v2_5/REGv2_0/reg8_0/Qbar5 REG8v2_5/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar5 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar5 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar5 REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_five5 GND 60.78
R reg_five5 383
= reg_five5 REG8v2_5/Q5
= reg_five5 REG8v2_5/BUFFER8v2_1/A5
= reg_five5 REG8v2_5/BUFFER8v2_1/BUFFER2_5/A
= reg_five5 REG8v2_5/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_five5 REG8v2_5/BUFFER8v2_0/A5
= reg_five5 REG8v2_5/BUFFER8v2_0/BUFFER2_5/A
= reg_five5 REG8v2_5/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_five5 REG8v2_5/REGv2_0/Q5
= reg_five5 REG8v2_5/REGv2_0/8bitMUX2to1_0/A5
= reg_five5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_five5 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_five5 REG8v2_5/REGv2_0/reg8_0/Q5
= reg_five5 REG8v2_5/REGv2_0/reg8_0/DFF_5/Q
= reg_five5 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_five5 REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_five5 REG8v2_5/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar4 96
= REG8v2_5/REGv2_0/reg8_0/Qbar4 REG8v2_5/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar4 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar4 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar4 REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_five4 GND 60.66
R reg_five4 383
= reg_five4 REG8v2_5/Q4
= reg_five4 REG8v2_5/BUFFER8v2_1/A4
= reg_five4 REG8v2_5/BUFFER8v2_1/BUFFER2_4/A
= reg_five4 REG8v2_5/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_five4 REG8v2_5/BUFFER8v2_0/A4
= reg_five4 REG8v2_5/BUFFER8v2_0/BUFFER2_4/A
= reg_five4 REG8v2_5/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_five4 REG8v2_5/REGv2_0/Q4
= reg_five4 REG8v2_5/REGv2_0/8bitMUX2to1_0/A4
= reg_five4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_five4 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_five4 REG8v2_5/REGv2_0/reg8_0/Q4
= reg_five4 REG8v2_5/REGv2_0/reg8_0/DFF_4/Q
= reg_five4 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_five4 REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_five4 REG8v2_5/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar3 96
= REG8v2_5/REGv2_0/reg8_0/Qbar3 REG8v2_5/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar3 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar3 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar3 REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_five3 GND 39.11
R reg_five3 382
= reg_five3 REG8v2_5/Q3
= reg_five3 REG8v2_5/BUFFER8v2_1/A3
= reg_five3 REG8v2_5/BUFFER8v2_1/BUFFER2_3/A
= reg_five3 REG8v2_5/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_five3 REG8v2_5/BUFFER8v2_0/A3
= reg_five3 REG8v2_5/BUFFER8v2_0/BUFFER2_3/A
= reg_five3 REG8v2_5/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_five3 REG8v2_5/REGv2_0/Q3
= reg_five3 REG8v2_5/REGv2_0/8bitMUX2to1_0/A3
= reg_five3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_five3 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_five3 REG8v2_5/REGv2_0/reg8_0/Q3
= reg_five3 REG8v2_5/REGv2_0/reg8_0/DFF_3/Q
= reg_five3 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_five3 REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_five3 REG8v2_5/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar2 96
= REG8v2_5/REGv2_0/reg8_0/Qbar2 REG8v2_5/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar2 REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_five2 GND 38.74
R reg_five2 381
= reg_five2 REG8v2_5/Q2
= reg_five2 REG8v2_5/BUFFER8v2_1/A2
= reg_five2 REG8v2_5/BUFFER8v2_1/BUFFER2_2/A
= reg_five2 REG8v2_5/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_five2 REG8v2_5/BUFFER8v2_0/A2
= reg_five2 REG8v2_5/BUFFER8v2_0/BUFFER2_2/A
= reg_five2 REG8v2_5/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_five2 REG8v2_5/REGv2_0/Q2
= reg_five2 REG8v2_5/REGv2_0/8bitMUX2to1_0/A2
= reg_five2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_five2 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_five2 REG8v2_5/REGv2_0/reg8_0/Q2
= reg_five2 REG8v2_5/REGv2_0/reg8_0/DFF_2/Q
= reg_five2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_five2 REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_five2 REG8v2_5/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar1 96
= REG8v2_5/REGv2_0/reg8_0/Qbar1 REG8v2_5/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar1 REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_five1 GND 59.74
R reg_five1 381
= reg_five1 REG8v2_5/Q1
= reg_five1 REG8v2_5/BUFFER8v2_1/A1
= reg_five1 REG8v2_5/BUFFER8v2_1/BUFFER2_1/A
= reg_five1 REG8v2_5/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_five1 REG8v2_5/BUFFER8v2_0/A1
= reg_five1 REG8v2_5/BUFFER8v2_0/BUFFER2_1/A
= reg_five1 REG8v2_5/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_five1 REG8v2_5/REGv2_0/Q1
= reg_five1 REG8v2_5/REGv2_0/8bitMUX2to1_0/A1
= reg_five1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_five1 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_five1 REG8v2_5/REGv2_0/reg8_0/Q1
= reg_five1 REG8v2_5/REGv2_0/reg8_0/DFF_1/Q
= reg_five1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_five1 REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_five1 REG8v2_5/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_5/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_5/REGv2_0/reg8_0/Qbar0 96
= REG8v2_5/REGv2_0/reg8_0/Qbar0 REG8v2_5/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_5/REGv2_0/reg8_0/Qbar0 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_5/REGv2_0/reg8_0/Qbar0 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/Qbar0 REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_five0 GND 60.35
R reg_five0 381
= reg_five0 REG8v2_5/Q0
= reg_five0 REG8v2_5/BUFFER8v2_1/A0
= reg_five0 REG8v2_5/BUFFER8v2_1/BUFFER2_0/A
= reg_five0 REG8v2_5/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_five0 REG8v2_5/BUFFER8v2_0/A0
= reg_five0 REG8v2_5/BUFFER8v2_0/BUFFER2_0/A
= reg_five0 REG8v2_5/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_five0 REG8v2_5/REGv2_0/Q0
= reg_five0 REG8v2_5/REGv2_0/8bitMUX2to1_0/A0
= reg_five0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_five0 REG8v2_5/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_five0 REG8v2_5/REGv2_0/reg8_0/Q0
= reg_five0 REG8v2_5/REGv2_0/reg8_0/DFF_0/Q
= reg_five0 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_five0 REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_five0 REG8v2_5/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_5/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_5/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_5/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REG8v2_4/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_4/BUFFER8v2_1/INV_0/Y 229
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_4/BUFFER8v2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/m1_14_0#
C REG8v2_4/b_enb GND 95.55
R REG8v2_4/b_enb 441
= REG8v2_4/b_enb Decoder_4x8_1/A4
= REG8v2_4/b_enb Decoder_4x8_1/NAND4_4/Y
= REG8v2_4/b_enb m1_n524_n1344#
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_4/b_enb REG8v2_4/BUFFER8v2_1/INV_0/A
C REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_4/BUFFER8v2_1/m1_132_20#
= REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_4/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_4/A0 GND 20.81
R REG8v2_4/A0 27
= REG8v2_4/A0 m1_2930_n1160#
= REG8v2_4/A0 REG8v2_4/BUFFER8v2_0/Y0
= REG8v2_4/A0 REG8v2_4/BUFFER8v2_0/BUFFER2_0/Y
= REG8v2_4/A0 REG8v2_4/BUFFER8v2_0/m1_59_40#
C REG8v2_4/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_4/BUFFER8v2_0/INV_0/Y 229
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_4/BUFFER8v2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/m1_14_0#
C REG8v2_4/a_enb GND 83.32
R REG8v2_4/a_enb 434
= REG8v2_4/a_enb Decoder_4x8_0/A4
= REG8v2_4/a_enb Decoder_4x8_0/NAND4_4/Y
= REG8v2_4/a_enb m1_n305_n1336#
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_4/a_enb REG8v2_4/BUFFER8v2_0/INV_0/A
C REG8v2_4/A7 GND 21.12
R REG8v2_4/A7 28
= REG8v2_4/A7 m1_2930_n1216#
= REG8v2_4/A7 REG8v2_4/BUFFER8v2_0/Y7
= REG8v2_4/A7 REG8v2_4/BUFFER8v2_0/BUFFER2_7/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_4/A6 GND 21.04
R REG8v2_4/A6 28
= REG8v2_4/A6 m1_2930_n1208#
= REG8v2_4/A6 REG8v2_4/BUFFER8v2_0/Y6
= REG8v2_4/A6 REG8v2_4/BUFFER8v2_0/BUFFER2_6/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_4/A5 GND 21.00
R REG8v2_4/A5 28
= REG8v2_4/A5 m1_2930_n1200#
= REG8v2_4/A5 REG8v2_4/BUFFER8v2_0/Y5
= REG8v2_4/A5 REG8v2_4/BUFFER8v2_0/BUFFER2_5/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_4/A4 GND 20.96
R REG8v2_4/A4 28
= REG8v2_4/A4 m1_2930_n1192#
= REG8v2_4/A4 REG8v2_4/BUFFER8v2_0/Y4
= REG8v2_4/A4 REG8v2_4/BUFFER8v2_0/BUFFER2_4/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_4/A3 GND 20.92
R REG8v2_4/A3 28
= REG8v2_4/A3 m1_2930_n1184#
= REG8v2_4/A3 REG8v2_4/BUFFER8v2_0/Y3
= REG8v2_4/A3 REG8v2_4/BUFFER8v2_0/BUFFER2_3/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_4/A2 GND 20.98
R REG8v2_4/A2 27
= REG8v2_4/A2 m1_2930_n1176#
= REG8v2_4/A2 REG8v2_4/BUFFER8v2_0/Y2
= REG8v2_4/A2 REG8v2_4/BUFFER8v2_0/BUFFER2_2/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_4/BUFFER8v2_0/m1_132_20#
= REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_4/A1 GND 20.84
R REG8v2_4/A1 27
= REG8v2_4/A1 m1_2930_n1168#
= REG8v2_4/A1 REG8v2_4/BUFFER8v2_0/Y1
= REG8v2_4/A1 REG8v2_4/BUFFER8v2_0/BUFFER2_1/Y
C REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_4/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_4/REGv2_0/reg8_0/D7 261
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/reg8_0/DFF_7/D
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/m1_n10_n56#
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_4/REGv2_0/reg8_0/D6 258
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/reg8_0/DFF_6/D
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/m1_n74_n48#
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_4/REGv2_0/reg8_0/D5 256
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/reg8_0/DFF_5/D
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/m1_n138_n40#
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_4/REGv2_0/reg8_0/D4 253
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/reg8_0/DFF_4/D
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/m1_n202_n32#
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_4/REGv2_0/reg8_0/D3 251
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/reg8_0/DFF_3/D
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/m1_n266_n24#
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_4/REGv2_0/reg8_0/D2 249
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/reg8_0/DFF_2/D
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/m1_n330_n16#
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_4/reg_en GND 57.36
R REG8v2_4/reg_en 1386
= REG8v2_4/reg_en Decoder_Inv_4x8_0/A4
= REG8v2_4/reg_en Decoder_Inv_4x8_0/INV_5/Y
= REG8v2_4/reg_en m1_n134_n1120#
= REG8v2_4/reg_en REG8v2_4/REGv2_0/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_4/reg_en REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_4/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_4/REGv2_0/reg8_0/D0 244
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/reg8_0/DFF_0/D
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/m1_n458_0#
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_4/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_4/REGv2_0/reg8_0/D1 243
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/reg8_0/DFF_1/D
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/m1_n394_n8#
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_4/REGv2_0/reg8_0/D1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_4/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar7 96
= REG8v2_4/REGv2_0/reg8_0/Qbar7 REG8v2_4/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar7 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar7 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar7 REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_four7 GND 61.88
R reg_four7 381
= reg_four7 REG8v2_4/Q7
= reg_four7 REG8v2_4/BUFFER8v2_1/A7
= reg_four7 REG8v2_4/BUFFER8v2_1/BUFFER2_7/A
= reg_four7 REG8v2_4/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_four7 REG8v2_4/BUFFER8v2_0/A7
= reg_four7 REG8v2_4/BUFFER8v2_0/BUFFER2_7/A
= reg_four7 REG8v2_4/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_four7 REG8v2_4/REGv2_0/Q7
= reg_four7 REG8v2_4/REGv2_0/8bitMUX2to1_0/A7
= reg_four7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_four7 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_four7 REG8v2_4/REGv2_0/reg8_0/Q7
= reg_four7 REG8v2_4/REGv2_0/reg8_0/DFF_7/Q
= reg_four7 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_four7 REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_four7 REG8v2_4/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar6 96
= REG8v2_4/REGv2_0/reg8_0/Qbar6 REG8v2_4/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar6 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar6 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar6 REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_four6 GND 60.89
R reg_four6 384
= reg_four6 REG8v2_4/Q6
= reg_four6 REG8v2_4/BUFFER8v2_1/A6
= reg_four6 REG8v2_4/BUFFER8v2_1/BUFFER2_6/A
= reg_four6 REG8v2_4/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_four6 REG8v2_4/BUFFER8v2_0/A6
= reg_four6 REG8v2_4/BUFFER8v2_0/BUFFER2_6/A
= reg_four6 REG8v2_4/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_four6 REG8v2_4/REGv2_0/Q6
= reg_four6 REG8v2_4/REGv2_0/8bitMUX2to1_0/A6
= reg_four6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_four6 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_four6 REG8v2_4/REGv2_0/reg8_0/Q6
= reg_four6 REG8v2_4/REGv2_0/reg8_0/DFF_6/Q
= reg_four6 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_four6 REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_four6 REG8v2_4/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar5 96
= REG8v2_4/REGv2_0/reg8_0/Qbar5 REG8v2_4/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar5 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar5 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar5 REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_four5 GND 60.78
R reg_four5 383
= reg_four5 REG8v2_4/Q5
= reg_four5 REG8v2_4/BUFFER8v2_1/A5
= reg_four5 REG8v2_4/BUFFER8v2_1/BUFFER2_5/A
= reg_four5 REG8v2_4/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_four5 REG8v2_4/BUFFER8v2_0/A5
= reg_four5 REG8v2_4/BUFFER8v2_0/BUFFER2_5/A
= reg_four5 REG8v2_4/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_four5 REG8v2_4/REGv2_0/Q5
= reg_four5 REG8v2_4/REGv2_0/8bitMUX2to1_0/A5
= reg_four5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_four5 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_four5 REG8v2_4/REGv2_0/reg8_0/Q5
= reg_four5 REG8v2_4/REGv2_0/reg8_0/DFF_5/Q
= reg_four5 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_four5 REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_four5 REG8v2_4/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar4 96
= REG8v2_4/REGv2_0/reg8_0/Qbar4 REG8v2_4/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar4 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar4 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar4 REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_four4 GND 60.66
R reg_four4 383
= reg_four4 REG8v2_4/Q4
= reg_four4 REG8v2_4/BUFFER8v2_1/A4
= reg_four4 REG8v2_4/BUFFER8v2_1/BUFFER2_4/A
= reg_four4 REG8v2_4/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_four4 REG8v2_4/BUFFER8v2_0/A4
= reg_four4 REG8v2_4/BUFFER8v2_0/BUFFER2_4/A
= reg_four4 REG8v2_4/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_four4 REG8v2_4/REGv2_0/Q4
= reg_four4 REG8v2_4/REGv2_0/8bitMUX2to1_0/A4
= reg_four4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_four4 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_four4 REG8v2_4/REGv2_0/reg8_0/Q4
= reg_four4 REG8v2_4/REGv2_0/reg8_0/DFF_4/Q
= reg_four4 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_four4 REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_four4 REG8v2_4/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar3 96
= REG8v2_4/REGv2_0/reg8_0/Qbar3 REG8v2_4/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar3 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar3 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar3 REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_four3 GND 39.11
R reg_four3 382
= reg_four3 REG8v2_4/Q3
= reg_four3 REG8v2_4/BUFFER8v2_1/A3
= reg_four3 REG8v2_4/BUFFER8v2_1/BUFFER2_3/A
= reg_four3 REG8v2_4/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_four3 REG8v2_4/BUFFER8v2_0/A3
= reg_four3 REG8v2_4/BUFFER8v2_0/BUFFER2_3/A
= reg_four3 REG8v2_4/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_four3 REG8v2_4/REGv2_0/Q3
= reg_four3 REG8v2_4/REGv2_0/8bitMUX2to1_0/A3
= reg_four3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_four3 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_four3 REG8v2_4/REGv2_0/reg8_0/Q3
= reg_four3 REG8v2_4/REGv2_0/reg8_0/DFF_3/Q
= reg_four3 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_four3 REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_four3 REG8v2_4/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar2 96
= REG8v2_4/REGv2_0/reg8_0/Qbar2 REG8v2_4/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar2 REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_four2 GND 38.83
R reg_four2 382
= reg_four2 REG8v2_4/Q2
= reg_four2 REG8v2_4/BUFFER8v2_1/A2
= reg_four2 REG8v2_4/BUFFER8v2_1/BUFFER2_2/A
= reg_four2 REG8v2_4/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_four2 REG8v2_4/BUFFER8v2_0/A2
= reg_four2 REG8v2_4/BUFFER8v2_0/BUFFER2_2/A
= reg_four2 REG8v2_4/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_four2 REG8v2_4/REGv2_0/Q2
= reg_four2 REG8v2_4/REGv2_0/8bitMUX2to1_0/A2
= reg_four2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_four2 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_four2 REG8v2_4/REGv2_0/reg8_0/Q2
= reg_four2 REG8v2_4/REGv2_0/reg8_0/DFF_2/Q
= reg_four2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_four2 REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_four2 REG8v2_4/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar1 96
= REG8v2_4/REGv2_0/reg8_0/Qbar1 REG8v2_4/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar1 REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_four1 GND 59.74
R reg_four1 381
= reg_four1 REG8v2_4/Q1
= reg_four1 REG8v2_4/BUFFER8v2_1/A1
= reg_four1 REG8v2_4/BUFFER8v2_1/BUFFER2_1/A
= reg_four1 REG8v2_4/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_four1 REG8v2_4/BUFFER8v2_0/A1
= reg_four1 REG8v2_4/BUFFER8v2_0/BUFFER2_1/A
= reg_four1 REG8v2_4/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_four1 REG8v2_4/REGv2_0/Q1
= reg_four1 REG8v2_4/REGv2_0/8bitMUX2to1_0/A1
= reg_four1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_four1 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_four1 REG8v2_4/REGv2_0/reg8_0/Q1
= reg_four1 REG8v2_4/REGv2_0/reg8_0/DFF_1/Q
= reg_four1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_four1 REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_four1 REG8v2_4/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_4/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_4/REGv2_0/reg8_0/Qbar0 96
= REG8v2_4/REGv2_0/reg8_0/Qbar0 REG8v2_4/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_4/REGv2_0/reg8_0/Qbar0 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_4/REGv2_0/reg8_0/Qbar0 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/Qbar0 REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_four0 GND 60.35
R reg_four0 381
= reg_four0 REG8v2_4/Q0
= reg_four0 REG8v2_4/BUFFER8v2_1/A0
= reg_four0 REG8v2_4/BUFFER8v2_1/BUFFER2_0/A
= reg_four0 REG8v2_4/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_four0 REG8v2_4/BUFFER8v2_0/A0
= reg_four0 REG8v2_4/BUFFER8v2_0/BUFFER2_0/A
= reg_four0 REG8v2_4/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_four0 REG8v2_4/REGv2_0/Q0
= reg_four0 REG8v2_4/REGv2_0/8bitMUX2to1_0/A0
= reg_four0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_four0 REG8v2_4/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_four0 REG8v2_4/REGv2_0/reg8_0/Q0
= reg_four0 REG8v2_4/REGv2_0/reg8_0/DFF_0/Q
= reg_four0 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_four0 REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_four0 REG8v2_4/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_4/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_4/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_4/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REG8v2_3/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_3/BUFFER8v2_1/INV_0/Y 229
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_3/BUFFER8v2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/m1_14_0#
C REG8v2_3/b_enb GND 93.28
R REG8v2_3/b_enb 436
= REG8v2_3/b_enb Decoder_4x8_1/A3
= REG8v2_3/b_enb Decoder_4x8_1/NAND4_3/Y
= REG8v2_3/b_enb m1_n565_n1004#
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_3/b_enb REG8v2_3/BUFFER8v2_1/INV_0/A
C REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_3/BUFFER8v2_1/m1_132_20#
= REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_3/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_3/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_3/BUFFER8v2_0/INV_0/Y 229
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_3/BUFFER8v2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/m1_14_0#
C REG8v2_3/a_enb GND 81.08
R REG8v2_3/a_enb 429
= REG8v2_3/a_enb Decoder_4x8_0/A3
= REG8v2_3/a_enb Decoder_4x8_0/NAND4_3/Y
= REG8v2_3/a_enb m1_n346_n996#
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_3/a_enb REG8v2_3/BUFFER8v2_0/INV_0/A
C REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_3/BUFFER8v2_0/m1_132_20#
= REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_3/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_3/REGv2_0/reg8_0/D7 261
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/reg8_0/DFF_7/D
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/m1_n10_n56#
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_3/REGv2_0/reg8_0/D6 258
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/reg8_0/DFF_6/D
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/m1_n74_n48#
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_3/REGv2_0/reg8_0/D5 256
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/reg8_0/DFF_5/D
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/m1_n138_n40#
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_3/REGv2_0/reg8_0/D4 253
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/reg8_0/DFF_4/D
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/m1_n202_n32#
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_3/REGv2_0/reg8_0/D3 251
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/reg8_0/DFF_3/D
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/m1_n266_n24#
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_3/REGv2_0/reg8_0/D2 249
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/reg8_0/DFF_2/D
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/m1_n330_n16#
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_3/reg_en GND 54.58
R REG8v2_3/reg_en 1381
= REG8v2_3/reg_en Decoder_Inv_4x8_0/A3
= REG8v2_3/reg_en Decoder_Inv_4x8_0/INV_4/Y
= REG8v2_3/reg_en m1_n150_n780#
= REG8v2_3/reg_en REG8v2_3/REGv2_0/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_3/reg_en REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_3/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_3/REGv2_0/reg8_0/D0 244
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/reg8_0/DFF_0/D
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/m1_n458_0#
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_3/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_3/REGv2_0/reg8_0/D1 243
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/reg8_0/DFF_1/D
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/m1_n394_n8#
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_3/REGv2_0/reg8_0/D1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_3/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar7 96
= REG8v2_3/REGv2_0/reg8_0/Qbar7 REG8v2_3/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar7 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar7 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar7 REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_three7 GND 61.97
R reg_three7 382
= reg_three7 REG8v2_3/Q7
= reg_three7 REG8v2_3/BUFFER8v2_1/A7
= reg_three7 REG8v2_3/BUFFER8v2_1/BUFFER2_7/A
= reg_three7 REG8v2_3/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_three7 REG8v2_3/BUFFER8v2_0/A7
= reg_three7 REG8v2_3/BUFFER8v2_0/BUFFER2_7/A
= reg_three7 REG8v2_3/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_three7 REG8v2_3/REGv2_0/Q7
= reg_three7 REG8v2_3/REGv2_0/8bitMUX2to1_0/A7
= reg_three7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_three7 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_three7 REG8v2_3/REGv2_0/reg8_0/Q7
= reg_three7 REG8v2_3/REGv2_0/reg8_0/DFF_7/Q
= reg_three7 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_three7 REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_three7 REG8v2_3/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar6 96
= REG8v2_3/REGv2_0/reg8_0/Qbar6 REG8v2_3/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar6 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar6 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar6 REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_three6 GND 60.89
R reg_three6 384
= reg_three6 REG8v2_3/Q6
= reg_three6 REG8v2_3/BUFFER8v2_1/A6
= reg_three6 REG8v2_3/BUFFER8v2_1/BUFFER2_6/A
= reg_three6 REG8v2_3/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_three6 REG8v2_3/BUFFER8v2_0/A6
= reg_three6 REG8v2_3/BUFFER8v2_0/BUFFER2_6/A
= reg_three6 REG8v2_3/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_three6 REG8v2_3/REGv2_0/Q6
= reg_three6 REG8v2_3/REGv2_0/8bitMUX2to1_0/A6
= reg_three6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_three6 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_three6 REG8v2_3/REGv2_0/reg8_0/Q6
= reg_three6 REG8v2_3/REGv2_0/reg8_0/DFF_6/Q
= reg_three6 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_three6 REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_three6 REG8v2_3/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar5 96
= REG8v2_3/REGv2_0/reg8_0/Qbar5 REG8v2_3/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar5 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar5 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar5 REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_three5 GND 60.78
R reg_three5 383
= reg_three5 REG8v2_3/Q5
= reg_three5 REG8v2_3/BUFFER8v2_1/A5
= reg_three5 REG8v2_3/BUFFER8v2_1/BUFFER2_5/A
= reg_three5 REG8v2_3/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_three5 REG8v2_3/BUFFER8v2_0/A5
= reg_three5 REG8v2_3/BUFFER8v2_0/BUFFER2_5/A
= reg_three5 REG8v2_3/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_three5 REG8v2_3/REGv2_0/Q5
= reg_three5 REG8v2_3/REGv2_0/8bitMUX2to1_0/A5
= reg_three5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_three5 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_three5 REG8v2_3/REGv2_0/reg8_0/Q5
= reg_three5 REG8v2_3/REGv2_0/reg8_0/DFF_5/Q
= reg_three5 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_three5 REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_three5 REG8v2_3/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar4 96
= REG8v2_3/REGv2_0/reg8_0/Qbar4 REG8v2_3/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar4 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar4 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar4 REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_three4 GND 60.66
R reg_three4 383
= reg_three4 REG8v2_3/Q4
= reg_three4 REG8v2_3/BUFFER8v2_1/A4
= reg_three4 REG8v2_3/BUFFER8v2_1/BUFFER2_4/A
= reg_three4 REG8v2_3/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_three4 REG8v2_3/BUFFER8v2_0/A4
= reg_three4 REG8v2_3/BUFFER8v2_0/BUFFER2_4/A
= reg_three4 REG8v2_3/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_three4 REG8v2_3/REGv2_0/Q4
= reg_three4 REG8v2_3/REGv2_0/8bitMUX2to1_0/A4
= reg_three4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_three4 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_three4 REG8v2_3/REGv2_0/reg8_0/Q4
= reg_three4 REG8v2_3/REGv2_0/reg8_0/DFF_4/Q
= reg_three4 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_three4 REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_three4 REG8v2_3/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar3 96
= REG8v2_3/REGv2_0/reg8_0/Qbar3 REG8v2_3/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar3 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar3 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar3 REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_three3 GND 39.11
R reg_three3 382
= reg_three3 REG8v2_3/Q3
= reg_three3 REG8v2_3/BUFFER8v2_1/A3
= reg_three3 REG8v2_3/BUFFER8v2_1/BUFFER2_3/A
= reg_three3 REG8v2_3/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_three3 REG8v2_3/BUFFER8v2_0/A3
= reg_three3 REG8v2_3/BUFFER8v2_0/BUFFER2_3/A
= reg_three3 REG8v2_3/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_three3 REG8v2_3/REGv2_0/Q3
= reg_three3 REG8v2_3/REGv2_0/8bitMUX2to1_0/A3
= reg_three3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_three3 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_three3 REG8v2_3/REGv2_0/reg8_0/Q3
= reg_three3 REG8v2_3/REGv2_0/reg8_0/DFF_3/Q
= reg_three3 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_three3 REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_three3 REG8v2_3/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar2 96
= REG8v2_3/REGv2_0/reg8_0/Qbar2 REG8v2_3/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar2 REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_three2 GND 38.83
R reg_three2 382
= reg_three2 REG8v2_3/Q2
= reg_three2 REG8v2_3/BUFFER8v2_1/A2
= reg_three2 REG8v2_3/BUFFER8v2_1/BUFFER2_2/A
= reg_three2 REG8v2_3/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_three2 REG8v2_3/BUFFER8v2_0/A2
= reg_three2 REG8v2_3/BUFFER8v2_0/BUFFER2_2/A
= reg_three2 REG8v2_3/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_three2 REG8v2_3/REGv2_0/Q2
= reg_three2 REG8v2_3/REGv2_0/8bitMUX2to1_0/A2
= reg_three2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_three2 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_three2 REG8v2_3/REGv2_0/reg8_0/Q2
= reg_three2 REG8v2_3/REGv2_0/reg8_0/DFF_2/Q
= reg_three2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_three2 REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_three2 REG8v2_3/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar1 96
= REG8v2_3/REGv2_0/reg8_0/Qbar1 REG8v2_3/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar1 REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_three1 GND 59.74
R reg_three1 381
= reg_three1 REG8v2_3/Q1
= reg_three1 REG8v2_3/BUFFER8v2_1/A1
= reg_three1 REG8v2_3/BUFFER8v2_1/BUFFER2_1/A
= reg_three1 REG8v2_3/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_three1 REG8v2_3/BUFFER8v2_0/A1
= reg_three1 REG8v2_3/BUFFER8v2_0/BUFFER2_1/A
= reg_three1 REG8v2_3/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_three1 REG8v2_3/REGv2_0/Q1
= reg_three1 REG8v2_3/REGv2_0/8bitMUX2to1_0/A1
= reg_three1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_three1 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_three1 REG8v2_3/REGv2_0/reg8_0/Q1
= reg_three1 REG8v2_3/REGv2_0/reg8_0/DFF_1/Q
= reg_three1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_three1 REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_three1 REG8v2_3/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_3/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_3/REGv2_0/reg8_0/Qbar0 96
= REG8v2_3/REGv2_0/reg8_0/Qbar0 REG8v2_3/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_3/REGv2_0/reg8_0/Qbar0 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_3/REGv2_0/reg8_0/Qbar0 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/Qbar0 REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_three0 GND 60.35
R reg_three0 381
= reg_three0 REG8v2_3/Q0
= reg_three0 REG8v2_3/BUFFER8v2_1/A0
= reg_three0 REG8v2_3/BUFFER8v2_1/BUFFER2_0/A
= reg_three0 REG8v2_3/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_three0 REG8v2_3/BUFFER8v2_0/A0
= reg_three0 REG8v2_3/BUFFER8v2_0/BUFFER2_0/A
= reg_three0 REG8v2_3/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_three0 REG8v2_3/REGv2_0/Q0
= reg_three0 REG8v2_3/REGv2_0/8bitMUX2to1_0/A0
= reg_three0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_three0 REG8v2_3/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_three0 REG8v2_3/REGv2_0/reg8_0/Q0
= reg_three0 REG8v2_3/REGv2_0/reg8_0/DFF_0/Q
= reg_three0 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_three0 REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_three0 REG8v2_3/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_3/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_3/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_3/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REG8v2_2/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_2/BUFFER8v2_1/INV_0/Y 229
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_2/BUFFER8v2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/m1_14_0#
C REG8v2_2/b_enb GND 90.90
R REG8v2_2/b_enb 431
= REG8v2_2/b_enb Decoder_4x8_1/A2
= REG8v2_2/b_enb m1_n606_n664#
= REG8v2_2/b_enb Decoder_4x8_1/NAND4_2/Y
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_2/b_enb REG8v2_2/BUFFER8v2_1/INV_0/A
C REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_2/BUFFER8v2_1/m1_132_20#
= REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_2/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_2/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_2/BUFFER8v2_0/INV_0/Y 229
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_2/BUFFER8v2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/m1_14_0#
C REG8v2_2/a_enb GND 77.87
R REG8v2_2/a_enb 422
= REG8v2_2/a_enb Decoder_4x8_0/A2
= REG8v2_2/a_enb Decoder_4x8_0/NAND4_2/Y
= REG8v2_2/a_enb m1_n387_n656#
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_2/a_enb REG8v2_2/BUFFER8v2_0/INV_0/A
C REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_2/BUFFER8v2_0/m1_132_20#
= REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_2/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_2/REGv2_0/reg8_0/D7 261
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/reg8_0/DFF_7/D
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/m1_n10_n56#
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_2/REGv2_0/reg8_0/D6 258
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/reg8_0/DFF_6/D
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/m1_n74_n48#
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_2/REGv2_0/reg8_0/D5 256
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/reg8_0/DFF_5/D
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/m1_n138_n40#
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_2/REGv2_0/reg8_0/D4 253
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/reg8_0/DFF_4/D
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/m1_n202_n32#
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_2/REGv2_0/reg8_0/D3 251
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/reg8_0/DFF_3/D
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/m1_n266_n24#
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_2/REGv2_0/reg8_0/D2 249
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/reg8_0/DFF_2/D
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/m1_n330_n16#
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_2/reg_en GND 51.06
R REG8v2_2/reg_en 1373
= REG8v2_2/reg_en Decoder_Inv_4x8_0/A2
= REG8v2_2/reg_en Decoder_Inv_4x8_0/INV_3/Y
= REG8v2_2/reg_en m1_n166_n440#
= REG8v2_2/reg_en REG8v2_2/REGv2_0/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_2/reg_en REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_2/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_2/REGv2_0/reg8_0/D0 244
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/reg8_0/DFF_0/D
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/m1_n458_0#
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_2/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_2/REGv2_0/reg8_0/D1 243
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/reg8_0/DFF_1/D
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/m1_n394_n8#
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_2/REGv2_0/reg8_0/D1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_2/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar7 96
= REG8v2_2/REGv2_0/reg8_0/Qbar7 REG8v2_2/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar7 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar7 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar7 REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_two7 GND 61.97
R reg_two7 382
= reg_two7 REG8v2_2/Q7
= reg_two7 REG8v2_2/BUFFER8v2_1/A7
= reg_two7 REG8v2_2/BUFFER8v2_1/BUFFER2_7/A
= reg_two7 REG8v2_2/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_two7 REG8v2_2/BUFFER8v2_0/A7
= reg_two7 REG8v2_2/BUFFER8v2_0/BUFFER2_7/A
= reg_two7 REG8v2_2/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_two7 REG8v2_2/REGv2_0/Q7
= reg_two7 REG8v2_2/REGv2_0/8bitMUX2to1_0/A7
= reg_two7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_two7 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_two7 REG8v2_2/REGv2_0/reg8_0/Q7
= reg_two7 REG8v2_2/REGv2_0/reg8_0/DFF_7/Q
= reg_two7 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_two7 REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_two7 REG8v2_2/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar6 96
= REG8v2_2/REGv2_0/reg8_0/Qbar6 REG8v2_2/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar6 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar6 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar6 REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_two6 GND 60.89
R reg_two6 384
= reg_two6 REG8v2_2/Q6
= reg_two6 REG8v2_2/BUFFER8v2_1/A6
= reg_two6 REG8v2_2/BUFFER8v2_1/BUFFER2_6/A
= reg_two6 REG8v2_2/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_two6 REG8v2_2/BUFFER8v2_0/A6
= reg_two6 REG8v2_2/BUFFER8v2_0/BUFFER2_6/A
= reg_two6 REG8v2_2/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_two6 REG8v2_2/REGv2_0/Q6
= reg_two6 REG8v2_2/REGv2_0/8bitMUX2to1_0/A6
= reg_two6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_two6 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_two6 REG8v2_2/REGv2_0/reg8_0/Q6
= reg_two6 REG8v2_2/REGv2_0/reg8_0/DFF_6/Q
= reg_two6 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_two6 REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_two6 REG8v2_2/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar5 96
= REG8v2_2/REGv2_0/reg8_0/Qbar5 REG8v2_2/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar5 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar5 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar5 REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_two5 GND 60.78
R reg_two5 383
= reg_two5 REG8v2_2/Q5
= reg_two5 REG8v2_2/BUFFER8v2_1/A5
= reg_two5 REG8v2_2/BUFFER8v2_1/BUFFER2_5/A
= reg_two5 REG8v2_2/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_two5 REG8v2_2/BUFFER8v2_0/A5
= reg_two5 REG8v2_2/BUFFER8v2_0/BUFFER2_5/A
= reg_two5 REG8v2_2/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_two5 REG8v2_2/REGv2_0/Q5
= reg_two5 REG8v2_2/REGv2_0/8bitMUX2to1_0/A5
= reg_two5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_two5 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_two5 REG8v2_2/REGv2_0/reg8_0/Q5
= reg_two5 REG8v2_2/REGv2_0/reg8_0/DFF_5/Q
= reg_two5 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_two5 REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_two5 REG8v2_2/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar4 96
= REG8v2_2/REGv2_0/reg8_0/Qbar4 REG8v2_2/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar4 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar4 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar4 REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_two4 GND 60.56
R reg_two4 382
= reg_two4 REG8v2_2/Q4
= reg_two4 REG8v2_2/BUFFER8v2_1/A4
= reg_two4 REG8v2_2/BUFFER8v2_1/BUFFER2_4/A
= reg_two4 REG8v2_2/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_two4 REG8v2_2/BUFFER8v2_0/A4
= reg_two4 REG8v2_2/BUFFER8v2_0/BUFFER2_4/A
= reg_two4 REG8v2_2/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_two4 REG8v2_2/REGv2_0/Q4
= reg_two4 REG8v2_2/REGv2_0/8bitMUX2to1_0/A4
= reg_two4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_two4 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_two4 REG8v2_2/REGv2_0/reg8_0/Q4
= reg_two4 REG8v2_2/REGv2_0/reg8_0/DFF_4/Q
= reg_two4 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_two4 REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_two4 REG8v2_2/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar3 96
= REG8v2_2/REGv2_0/reg8_0/Qbar3 REG8v2_2/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar3 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar3 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar3 REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_two3 GND 39.11
R reg_two3 382
= reg_two3 REG8v2_2/Q3
= reg_two3 REG8v2_2/BUFFER8v2_1/A3
= reg_two3 REG8v2_2/BUFFER8v2_1/BUFFER2_3/A
= reg_two3 REG8v2_2/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_two3 REG8v2_2/BUFFER8v2_0/A3
= reg_two3 REG8v2_2/BUFFER8v2_0/BUFFER2_3/A
= reg_two3 REG8v2_2/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_two3 REG8v2_2/REGv2_0/Q3
= reg_two3 REG8v2_2/REGv2_0/8bitMUX2to1_0/A3
= reg_two3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_two3 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_two3 REG8v2_2/REGv2_0/reg8_0/Q3
= reg_two3 REG8v2_2/REGv2_0/reg8_0/DFF_3/Q
= reg_two3 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_two3 REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_two3 REG8v2_2/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar2 96
= REG8v2_2/REGv2_0/reg8_0/Qbar2 REG8v2_2/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar2 REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_two2 GND 38.83
R reg_two2 382
= reg_two2 REG8v2_2/Q2
= reg_two2 REG8v2_2/BUFFER8v2_1/A2
= reg_two2 REG8v2_2/BUFFER8v2_1/BUFFER2_2/A
= reg_two2 REG8v2_2/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_two2 REG8v2_2/BUFFER8v2_0/A2
= reg_two2 REG8v2_2/BUFFER8v2_0/BUFFER2_2/A
= reg_two2 REG8v2_2/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_two2 REG8v2_2/REGv2_0/Q2
= reg_two2 REG8v2_2/REGv2_0/8bitMUX2to1_0/A2
= reg_two2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_two2 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_two2 REG8v2_2/REGv2_0/reg8_0/Q2
= reg_two2 REG8v2_2/REGv2_0/reg8_0/DFF_2/Q
= reg_two2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_two2 REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_two2 REG8v2_2/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar1 96
= REG8v2_2/REGv2_0/reg8_0/Qbar1 REG8v2_2/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar1 REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_two1 GND 59.74
R reg_two1 381
= reg_two1 REG8v2_2/Q1
= reg_two1 REG8v2_2/BUFFER8v2_1/A1
= reg_two1 REG8v2_2/BUFFER8v2_1/BUFFER2_1/A
= reg_two1 REG8v2_2/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_two1 REG8v2_2/BUFFER8v2_0/A1
= reg_two1 REG8v2_2/BUFFER8v2_0/BUFFER2_1/A
= reg_two1 REG8v2_2/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_two1 REG8v2_2/REGv2_0/Q1
= reg_two1 REG8v2_2/REGv2_0/8bitMUX2to1_0/A1
= reg_two1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_two1 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_two1 REG8v2_2/REGv2_0/reg8_0/Q1
= reg_two1 REG8v2_2/REGv2_0/reg8_0/DFF_1/Q
= reg_two1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_two1 REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_two1 REG8v2_2/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_2/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_2/REGv2_0/reg8_0/Qbar0 96
= REG8v2_2/REGv2_0/reg8_0/Qbar0 REG8v2_2/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_2/REGv2_0/reg8_0/Qbar0 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_2/REGv2_0/reg8_0/Qbar0 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/Qbar0 REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_two0 GND 60.35
R reg_two0 381
= reg_two0 REG8v2_2/Q0
= reg_two0 REG8v2_2/BUFFER8v2_1/A0
= reg_two0 REG8v2_2/BUFFER8v2_1/BUFFER2_0/A
= reg_two0 REG8v2_2/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_two0 REG8v2_2/BUFFER8v2_0/A0
= reg_two0 REG8v2_2/BUFFER8v2_0/BUFFER2_0/A
= reg_two0 REG8v2_2/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_two0 REG8v2_2/REGv2_0/Q0
= reg_two0 REG8v2_2/REGv2_0/8bitMUX2to1_0/A0
= reg_two0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_two0 REG8v2_2/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_two0 REG8v2_2/REGv2_0/reg8_0/Q0
= reg_two0 REG8v2_2/REGv2_0/reg8_0/DFF_0/Q
= reg_two0 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_two0 REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_two0 REG8v2_2/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_2/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_2/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_2/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REG8v2_1/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_1/BUFFER8v2_1/INV_0/Y 229
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_1/BUFFER8v2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/m1_14_0#
C REG8v2_1/b_enb GND 85.17
R REG8v2_1/b_enb 427
= REG8v2_1/b_enb Decoder_4x8_1/A1
= REG8v2_1/b_enb m1_n647_n476#
= REG8v2_1/b_enb Decoder_4x8_1/NAND4_1/Y
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_1/b_enb REG8v2_1/BUFFER8v2_1/INV_0/A
C REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_1/BUFFER8v2_1/m1_132_20#
= REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_1/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_1/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_1/BUFFER8v2_0/INV_0/Y 229
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_1/BUFFER8v2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/m1_14_0#
C REG8v2_1/a_enb GND 70.73
R REG8v2_1/a_enb 417
= REG8v2_1/a_enb Decoder_4x8_0/A1
= REG8v2_1/a_enb m1_n428_n228#
= REG8v2_1/a_enb Decoder_4x8_0/NAND4_1/Y
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_1/a_enb REG8v2_1/BUFFER8v2_0/INV_0/A
C REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_1/BUFFER8v2_0/m1_132_20#
= REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_1/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_1/REGv2_0/reg8_0/D7 261
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/reg8_0/DFF_7/D
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/m1_n10_n56#
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_1/REGv2_0/reg8_0/D6 258
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/reg8_0/DFF_6/D
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/m1_n74_n48#
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_1/REGv2_0/reg8_0/D5 256
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/reg8_0/DFF_5/D
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/m1_n138_n40#
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_1/REGv2_0/reg8_0/D4 253
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/reg8_0/DFF_4/D
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/m1_n202_n32#
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_1/REGv2_0/reg8_0/D3 251
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/reg8_0/DFF_3/D
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/m1_n266_n24#
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_1/REGv2_0/reg8_0/D2 249
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/reg8_0/DFF_2/D
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/m1_n330_n16#
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_1/reg_en GND 47.74
R REG8v2_1/reg_en 1369
= REG8v2_1/reg_en Decoder_Inv_4x8_0/A1
= REG8v2_1/reg_en m1_n182_n100#
= REG8v2_1/reg_en Decoder_Inv_4x8_0/INV_2/Y
= REG8v2_1/reg_en REG8v2_1/REGv2_0/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_1/reg_en REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_1/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_1/REGv2_0/reg8_0/D0 244
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/reg8_0/DFF_0/D
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/m1_n458_0#
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_1/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_1/REGv2_0/reg8_0/D1 243
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/reg8_0/DFF_1/D
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/m1_n394_n8#
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_1/REGv2_0/reg8_0/D1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_1/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar7 96
= REG8v2_1/REGv2_0/reg8_0/Qbar7 REG8v2_1/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar7 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar7 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar7 REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_one7 GND 61.97
R reg_one7 382
= reg_one7 REG8v2_1/Q7
= reg_one7 REG8v2_1/BUFFER8v2_1/A7
= reg_one7 REG8v2_1/BUFFER8v2_1/BUFFER2_7/A
= reg_one7 REG8v2_1/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_one7 REG8v2_1/BUFFER8v2_0/A7
= reg_one7 REG8v2_1/BUFFER8v2_0/BUFFER2_7/A
= reg_one7 REG8v2_1/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_one7 REG8v2_1/REGv2_0/Q7
= reg_one7 REG8v2_1/REGv2_0/8bitMUX2to1_0/A7
= reg_one7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_one7 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_one7 REG8v2_1/REGv2_0/reg8_0/Q7
= reg_one7 REG8v2_1/REGv2_0/reg8_0/DFF_7/Q
= reg_one7 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_one7 REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_one7 REG8v2_1/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar6 96
= REG8v2_1/REGv2_0/reg8_0/Qbar6 REG8v2_1/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar6 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar6 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar6 REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_one6 GND 60.89
R reg_one6 384
= reg_one6 REG8v2_1/Q6
= reg_one6 REG8v2_1/BUFFER8v2_1/A6
= reg_one6 REG8v2_1/BUFFER8v2_1/BUFFER2_6/A
= reg_one6 REG8v2_1/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_one6 REG8v2_1/BUFFER8v2_0/A6
= reg_one6 REG8v2_1/BUFFER8v2_0/BUFFER2_6/A
= reg_one6 REG8v2_1/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_one6 REG8v2_1/REGv2_0/Q6
= reg_one6 REG8v2_1/REGv2_0/8bitMUX2to1_0/A6
= reg_one6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_one6 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_one6 REG8v2_1/REGv2_0/reg8_0/Q6
= reg_one6 REG8v2_1/REGv2_0/reg8_0/DFF_6/Q
= reg_one6 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_one6 REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_one6 REG8v2_1/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar5 96
= REG8v2_1/REGv2_0/reg8_0/Qbar5 REG8v2_1/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar5 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar5 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar5 REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_one5 GND 60.78
R reg_one5 383
= reg_one5 REG8v2_1/Q5
= reg_one5 REG8v2_1/BUFFER8v2_1/A5
= reg_one5 REG8v2_1/BUFFER8v2_1/BUFFER2_5/A
= reg_one5 REG8v2_1/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_one5 REG8v2_1/BUFFER8v2_0/A5
= reg_one5 REG8v2_1/BUFFER8v2_0/BUFFER2_5/A
= reg_one5 REG8v2_1/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_one5 REG8v2_1/REGv2_0/Q5
= reg_one5 REG8v2_1/REGv2_0/8bitMUX2to1_0/A5
= reg_one5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_one5 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_one5 REG8v2_1/REGv2_0/reg8_0/Q5
= reg_one5 REG8v2_1/REGv2_0/reg8_0/DFF_5/Q
= reg_one5 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_one5 REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_one5 REG8v2_1/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar4 96
= REG8v2_1/REGv2_0/reg8_0/Qbar4 REG8v2_1/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar4 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar4 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar4 REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_one4 GND 60.66
R reg_one4 383
= reg_one4 REG8v2_1/Q4
= reg_one4 REG8v2_1/BUFFER8v2_1/A4
= reg_one4 REG8v2_1/BUFFER8v2_1/BUFFER2_4/A
= reg_one4 REG8v2_1/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_one4 REG8v2_1/BUFFER8v2_0/A4
= reg_one4 REG8v2_1/BUFFER8v2_0/BUFFER2_4/A
= reg_one4 REG8v2_1/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_one4 REG8v2_1/REGv2_0/Q4
= reg_one4 REG8v2_1/REGv2_0/8bitMUX2to1_0/A4
= reg_one4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_one4 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_one4 REG8v2_1/REGv2_0/reg8_0/Q4
= reg_one4 REG8v2_1/REGv2_0/reg8_0/DFF_4/Q
= reg_one4 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_one4 REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_one4 REG8v2_1/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar3 96
= REG8v2_1/REGv2_0/reg8_0/Qbar3 REG8v2_1/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar3 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar3 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar3 REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_one3 GND 39.11
R reg_one3 382
= reg_one3 REG8v2_1/Q3
= reg_one3 REG8v2_1/BUFFER8v2_1/A3
= reg_one3 REG8v2_1/BUFFER8v2_1/BUFFER2_3/A
= reg_one3 REG8v2_1/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_one3 REG8v2_1/BUFFER8v2_0/A3
= reg_one3 REG8v2_1/BUFFER8v2_0/BUFFER2_3/A
= reg_one3 REG8v2_1/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_one3 REG8v2_1/REGv2_0/Q3
= reg_one3 REG8v2_1/REGv2_0/8bitMUX2to1_0/A3
= reg_one3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_one3 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_one3 REG8v2_1/REGv2_0/reg8_0/Q3
= reg_one3 REG8v2_1/REGv2_0/reg8_0/DFF_3/Q
= reg_one3 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_one3 REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_one3 REG8v2_1/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar2 96
= REG8v2_1/REGv2_0/reg8_0/Qbar2 REG8v2_1/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar2 REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_one2 GND 38.83
R reg_one2 382
= reg_one2 REG8v2_1/Q2
= reg_one2 REG8v2_1/BUFFER8v2_1/A2
= reg_one2 REG8v2_1/BUFFER8v2_1/BUFFER2_2/A
= reg_one2 REG8v2_1/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_one2 REG8v2_1/BUFFER8v2_0/A2
= reg_one2 REG8v2_1/BUFFER8v2_0/BUFFER2_2/A
= reg_one2 REG8v2_1/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_one2 REG8v2_1/REGv2_0/Q2
= reg_one2 REG8v2_1/REGv2_0/8bitMUX2to1_0/A2
= reg_one2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_one2 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_one2 REG8v2_1/REGv2_0/reg8_0/Q2
= reg_one2 REG8v2_1/REGv2_0/reg8_0/DFF_2/Q
= reg_one2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_one2 REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_one2 REG8v2_1/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar1 96
= REG8v2_1/REGv2_0/reg8_0/Qbar1 REG8v2_1/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar1 REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_one1 GND 59.74
R reg_one1 381
= reg_one1 REG8v2_1/Q1
= reg_one1 REG8v2_1/BUFFER8v2_1/A1
= reg_one1 REG8v2_1/BUFFER8v2_1/BUFFER2_1/A
= reg_one1 REG8v2_1/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_one1 REG8v2_1/BUFFER8v2_0/A1
= reg_one1 REG8v2_1/BUFFER8v2_0/BUFFER2_1/A
= reg_one1 REG8v2_1/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_one1 REG8v2_1/REGv2_0/Q1
= reg_one1 REG8v2_1/REGv2_0/8bitMUX2to1_0/A1
= reg_one1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_one1 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_one1 REG8v2_1/REGv2_0/reg8_0/Q1
= reg_one1 REG8v2_1/REGv2_0/reg8_0/DFF_1/Q
= reg_one1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_one1 REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_one1 REG8v2_1/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_1/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_1/REGv2_0/reg8_0/Qbar0 96
= REG8v2_1/REGv2_0/reg8_0/Qbar0 REG8v2_1/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_1/REGv2_0/reg8_0/Qbar0 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_1/REGv2_0/reg8_0/Qbar0 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/Qbar0 REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_one0 GND 60.35
R reg_one0 381
= reg_one0 REG8v2_1/Q0
= reg_one0 REG8v2_1/BUFFER8v2_1/A0
= reg_one0 REG8v2_1/BUFFER8v2_1/BUFFER2_0/A
= reg_one0 REG8v2_1/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_one0 REG8v2_1/BUFFER8v2_0/A0
= reg_one0 REG8v2_1/BUFFER8v2_0/BUFFER2_0/A
= reg_one0 REG8v2_1/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_one0 REG8v2_1/REGv2_0/Q0
= reg_one0 REG8v2_1/REGv2_0/8bitMUX2to1_0/A0
= reg_one0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_one0 REG8v2_1/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_one0 REG8v2_1/REGv2_0/reg8_0/Q0
= reg_one0 REG8v2_1/REGv2_0/reg8_0/DFF_0/Q
= reg_one0 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_one0 REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_one0 REG8v2_1/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_1/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_1/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_1/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C REG8v2_0/BUFFER8v2_1/INV_0/Y GND 18.54
R REG8v2_0/BUFFER8v2_1/INV_0/Y 229
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_6/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_7/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_4/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_5/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_2/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_3/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_1/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_0/enb
= REG8v2_0/BUFFER8v2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/m1_14_0#
C REG8v2_0/b_enb GND 85.33
R REG8v2_0/b_enb 431
= REG8v2_0/b_enb Decoder_4x8_1/A0
= REG8v2_0/b_enb m1_n688_n468#
= REG8v2_0/b_enb Decoder_4x8_1/NAND4_0/Y
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_6/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_7/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_4/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_5/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_2/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_3/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_1/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/BUFFER2_0/en
= REG8v2_0/b_enb REG8v2_0/BUFFER8v2_1/INV_0/A
C REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_7/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_6/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_5/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_4/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_3/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_0/BUFFER8v2_1/m1_132_20#
= REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_2/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG8v2_0/BUFFER8v2_1/BUFFER2_0/a_26_62#
C REG8v2_0/BUFFER8v2_0/INV_0/Y GND 18.54
R REG8v2_0/BUFFER8v2_0/INV_0/Y 229
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_6/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_7/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_4/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_5/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_2/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_3/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_1/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_0/enb
= REG8v2_0/BUFFER8v2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/m1_14_0#
C REG8v2_0/a_enb GND 69.51
R REG8v2_0/a_enb 415
= REG8v2_0/a_enb Decoder_4x8_0/A0
= REG8v2_0/a_enb m1_n469_n220#
= REG8v2_0/a_enb Decoder_4x8_0/NAND4_0/Y
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_6/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_7/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_4/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_5/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_2/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_3/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_1/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/BUFFER2_0/en
= REG8v2_0/a_enb REG8v2_0/BUFFER8v2_0/INV_0/A
C REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_7/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_6/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_5/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_4/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_3/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_0/BUFFER8v2_0/m1_132_20#
= REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_2/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG8v2_0/BUFFER8v2_0/BUFFER2_0/a_26_62#
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D7 GND 42.88
R REG8v2_0/REGv2_0/reg8_0/D7 261
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/reg8_0/DFF_7/D
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y7
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/m1_n10_n56#
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/Y
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D6 GND 39.81
R REG8v2_0/REGv2_0/reg8_0/D6 258
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/reg8_0/DFF_6/D
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y6
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/m1_n74_n48#
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/Y
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D5 GND 36.80
R REG8v2_0/REGv2_0/reg8_0/D5 256
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/reg8_0/DFF_5/D
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y5
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/m1_n138_n40#
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/Y
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D4 GND 33.88
R REG8v2_0/REGv2_0/reg8_0/D4 253
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/reg8_0/DFF_4/D
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y4
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/m1_n202_n32#
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/Y
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D3 GND 30.85
R REG8v2_0/REGv2_0/reg8_0/D3 251
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/reg8_0/DFF_3/D
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y3
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/m1_n266_n24#
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/Y
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D2 GND 27.82
R REG8v2_0/REGv2_0/reg8_0/D2 249
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/reg8_0/DFF_2/D
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y2
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/m1_n330_n16#
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/Y
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C REG8v2_0/reg_en GND 48.00
R REG8v2_0/reg_en 1375
= REG8v2_0/reg_en Decoder_Inv_4x8_0/A0
= REG8v2_0/reg_en m1_n188_216#
= REG8v2_0/reg_en Decoder_Inv_4x8_0/INV_1/Y
= REG8v2_0/reg_en REG8v2_0/REGv2_0/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/A
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/S
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= REG8v2_0/reg_en REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/INV_0/A
C REG8v2_0/REGv2_0/reg8_0/D0 GND 13.13
R REG8v2_0/REGv2_0/reg8_0/D0 244
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/reg8_0/DFF_0/D
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y0
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/m1_n458_0#
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/Y
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/INV_0/Y REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/m1_10_12#
C REG8v2_0/REGv2_0/reg8_0/D1 GND 20.22
R REG8v2_0/REGv2_0/reg8_0/D1 243
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/reg8_0/DFF_1/D
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/A
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/A
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/8bitMUX2to1_0/Y1
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/m1_n394_n8#
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/Y
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/Y
= REG8v2_0/REGv2_0/reg8_0/D1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/Y
C REG8v2_0/REGv2_0/reg8_0/Qbar7 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar7 96
= REG8v2_0/REGv2_0/reg8_0/Qbar7 REG8v2_0/REGv2_0/reg8_0/DFF_7/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar7 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar7 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar7 REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/a_2_69# 15
C reg_zero7 GND 61.97
R reg_zero7 382
= reg_zero7 REG8v2_0/Q7
= reg_zero7 REG8v2_0/BUFFER8v2_1/A7
= reg_zero7 REG8v2_0/BUFFER8v2_1/BUFFER2_7/A
= reg_zero7 REG8v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/A
= reg_zero7 REG8v2_0/BUFFER8v2_0/A7
= reg_zero7 REG8v2_0/BUFFER8v2_0/BUFFER2_7/A
= reg_zero7 REG8v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/A
= reg_zero7 REG8v2_0/REGv2_0/Q7
= reg_zero7 REG8v2_0/REGv2_0/8bitMUX2to1_0/A7
= reg_zero7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/A
= reg_zero7 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
= reg_zero7 REG8v2_0/REGv2_0/reg8_0/Q7
= reg_zero7 REG8v2_0/REGv2_0/reg8_0/DFF_7/Q
= reg_zero7 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/Y
= reg_zero7 REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_1/C
= reg_zero7 REG8v2_0/REGv2_0/reg8_0/DFF_7/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_7/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_7/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_7/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_7/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar6 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar6 96
= REG8v2_0/REGv2_0/reg8_0/Qbar6 REG8v2_0/REGv2_0/reg8_0/DFF_6/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar6 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar6 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar6 REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/a_2_69# 15
C reg_zero6 GND 60.89
R reg_zero6 384
= reg_zero6 REG8v2_0/Q6
= reg_zero6 REG8v2_0/BUFFER8v2_1/A6
= reg_zero6 REG8v2_0/BUFFER8v2_1/BUFFER2_6/A
= reg_zero6 REG8v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/A
= reg_zero6 REG8v2_0/BUFFER8v2_0/A6
= reg_zero6 REG8v2_0/BUFFER8v2_0/BUFFER2_6/A
= reg_zero6 REG8v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/A
= reg_zero6 REG8v2_0/REGv2_0/Q6
= reg_zero6 REG8v2_0/REGv2_0/8bitMUX2to1_0/A6
= reg_zero6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/A
= reg_zero6 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
= reg_zero6 REG8v2_0/REGv2_0/reg8_0/Q6
= reg_zero6 REG8v2_0/REGv2_0/reg8_0/DFF_6/Q
= reg_zero6 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/Y
= reg_zero6 REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_1/C
= reg_zero6 REG8v2_0/REGv2_0/reg8_0/DFF_6/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_6/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_6/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_6/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_6/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar5 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar5 96
= REG8v2_0/REGv2_0/reg8_0/Qbar5 REG8v2_0/REGv2_0/reg8_0/DFF_5/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar5 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar5 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar5 REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/a_2_69# 15
C reg_zero5 GND 60.78
R reg_zero5 383
= reg_zero5 REG8v2_0/Q5
= reg_zero5 REG8v2_0/BUFFER8v2_1/A5
= reg_zero5 REG8v2_0/BUFFER8v2_1/BUFFER2_5/A
= reg_zero5 REG8v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/A
= reg_zero5 REG8v2_0/BUFFER8v2_0/A5
= reg_zero5 REG8v2_0/BUFFER8v2_0/BUFFER2_5/A
= reg_zero5 REG8v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/A
= reg_zero5 REG8v2_0/REGv2_0/Q5
= reg_zero5 REG8v2_0/REGv2_0/8bitMUX2to1_0/A5
= reg_zero5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/A
= reg_zero5 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
= reg_zero5 REG8v2_0/REGv2_0/reg8_0/Q5
= reg_zero5 REG8v2_0/REGv2_0/reg8_0/DFF_5/Q
= reg_zero5 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/Y
= reg_zero5 REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_1/C
= reg_zero5 REG8v2_0/REGv2_0/reg8_0/DFF_5/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_5/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_5/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_5/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_5/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar4 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar4 96
= REG8v2_0/REGv2_0/reg8_0/Qbar4 REG8v2_0/REGv2_0/reg8_0/DFF_4/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar4 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar4 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar4 REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/a_2_69# 15
C reg_zero4 GND 60.66
R reg_zero4 383
= reg_zero4 REG8v2_0/Q4
= reg_zero4 REG8v2_0/BUFFER8v2_1/A4
= reg_zero4 REG8v2_0/BUFFER8v2_1/BUFFER2_4/A
= reg_zero4 REG8v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/A
= reg_zero4 REG8v2_0/BUFFER8v2_0/A4
= reg_zero4 REG8v2_0/BUFFER8v2_0/BUFFER2_4/A
= reg_zero4 REG8v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/A
= reg_zero4 REG8v2_0/REGv2_0/Q4
= reg_zero4 REG8v2_0/REGv2_0/8bitMUX2to1_0/A4
= reg_zero4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/A
= reg_zero4 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
= reg_zero4 REG8v2_0/REGv2_0/reg8_0/Q4
= reg_zero4 REG8v2_0/REGv2_0/reg8_0/DFF_4/Q
= reg_zero4 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/Y
= reg_zero4 REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_1/C
= reg_zero4 REG8v2_0/REGv2_0/reg8_0/DFF_4/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_4/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_4/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_4/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_4/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar3 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar3 96
= REG8v2_0/REGv2_0/reg8_0/Qbar3 REG8v2_0/REGv2_0/reg8_0/DFF_3/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar3 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar3 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar3 REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/a_2_69# 15
C reg_zero3 GND 39.11
R reg_zero3 382
= reg_zero3 REG8v2_0/Q3
= reg_zero3 REG8v2_0/BUFFER8v2_1/A3
= reg_zero3 REG8v2_0/BUFFER8v2_1/BUFFER2_3/A
= reg_zero3 REG8v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/A
= reg_zero3 REG8v2_0/BUFFER8v2_0/A3
= reg_zero3 REG8v2_0/BUFFER8v2_0/BUFFER2_3/A
= reg_zero3 REG8v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/A
= reg_zero3 REG8v2_0/REGv2_0/Q3
= reg_zero3 REG8v2_0/REGv2_0/8bitMUX2to1_0/A3
= reg_zero3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/A
= reg_zero3 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
= reg_zero3 REG8v2_0/REGv2_0/reg8_0/Q3
= reg_zero3 REG8v2_0/REGv2_0/reg8_0/DFF_3/Q
= reg_zero3 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/Y
= reg_zero3 REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_1/C
= reg_zero3 REG8v2_0/REGv2_0/reg8_0/DFF_3/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_3/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_3/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_3/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_3/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar2 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar2 96
= REG8v2_0/REGv2_0/reg8_0/Qbar2 REG8v2_0/REGv2_0/reg8_0/DFF_2/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar2 REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/a_2_69# 15
C reg_zero2 GND 38.74
R reg_zero2 381
= reg_zero2 REG8v2_0/Q2
= reg_zero2 REG8v2_0/BUFFER8v2_1/A2
= reg_zero2 REG8v2_0/BUFFER8v2_1/BUFFER2_2/A
= reg_zero2 REG8v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/A
= reg_zero2 REG8v2_0/BUFFER8v2_0/A2
= reg_zero2 REG8v2_0/BUFFER8v2_0/BUFFER2_2/A
= reg_zero2 REG8v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/A
= reg_zero2 REG8v2_0/REGv2_0/Q2
= reg_zero2 REG8v2_0/REGv2_0/8bitMUX2to1_0/A2
= reg_zero2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/A
= reg_zero2 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
= reg_zero2 REG8v2_0/REGv2_0/reg8_0/Q2
= reg_zero2 REG8v2_0/REGv2_0/reg8_0/DFF_2/Q
= reg_zero2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/Y
= reg_zero2 REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_1/C
= reg_zero2 REG8v2_0/REGv2_0/reg8_0/DFF_2/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_2/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_2/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_2/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_2/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar1 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar1 96
= REG8v2_0/REGv2_0/reg8_0/Qbar1 REG8v2_0/REGv2_0/reg8_0/DFF_1/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar1 REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/a_2_69# 15
C reg_zero1 GND 59.74
R reg_zero1 381
= reg_zero1 REG8v2_0/Q1
= reg_zero1 REG8v2_0/BUFFER8v2_1/A1
= reg_zero1 REG8v2_0/BUFFER8v2_1/BUFFER2_1/A
= reg_zero1 REG8v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/A
= reg_zero1 REG8v2_0/BUFFER8v2_0/A1
= reg_zero1 REG8v2_0/BUFFER8v2_0/BUFFER2_1/A
= reg_zero1 REG8v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/A
= reg_zero1 REG8v2_0/REGv2_0/Q1
= reg_zero1 REG8v2_0/REGv2_0/8bitMUX2to1_0/A1
= reg_zero1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/A
= reg_zero1 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
= reg_zero1 REG8v2_0/REGv2_0/reg8_0/Q1
= reg_zero1 REG8v2_0/REGv2_0/reg8_0/DFF_1/Q
= reg_zero1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/Y
= reg_zero1 REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_1/C
= reg_zero1 REG8v2_0/REGv2_0/reg8_0/DFF_1/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_1/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_1/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_1/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_1/OAI21_0/A
C REG8v2_0/REGv2_0/reg8_0/Qbar0 GND 4.51
R REG8v2_0/REGv2_0/reg8_0/Qbar0 96
= REG8v2_0/REGv2_0/reg8_0/Qbar0 REG8v2_0/REGv2_0/reg8_0/DFF_0/Qbar
= REG8v2_0/REGv2_0/reg8_0/Qbar0 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/C
= REG8v2_0/REGv2_0/reg8_0/Qbar0 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/Qbar0 REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_120_38#
C REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 GND 9.24
R REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 205
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/A
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/C
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y2 REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_35_46#
C REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 GND 10.04
R REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 206
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/A
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/C
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Y1 REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_47_n24#
R REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/a_2_69# 15
C reg_zero0 GND 60.35
R reg_zero0 381
= reg_zero0 REG8v2_0/Q0
= reg_zero0 REG8v2_0/BUFFER8v2_1/A0
= reg_zero0 REG8v2_0/BUFFER8v2_1/BUFFER2_0/A
= reg_zero0 REG8v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/A
= reg_zero0 REG8v2_0/BUFFER8v2_0/A0
= reg_zero0 REG8v2_0/BUFFER8v2_0/BUFFER2_0/A
= reg_zero0 REG8v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/A
= reg_zero0 REG8v2_0/REGv2_0/Q0
= reg_zero0 REG8v2_0/REGv2_0/8bitMUX2to1_0/A0
= reg_zero0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/A
= reg_zero0 REG8v2_0/REGv2_0/8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
= reg_zero0 REG8v2_0/REGv2_0/reg8_0/Q0
= reg_zero0 REG8v2_0/REGv2_0/reg8_0/DFF_0/Q
= reg_zero0 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/Y
= reg_zero0 REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_1/C
= reg_zero0 REG8v2_0/REGv2_0/reg8_0/DFF_0/m1_112_26#
R REG8v2_0/REGv2_0/reg8_0/DFF_0/AOI21_0/a_2_69# 15
R REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_1/a_2_8# 18
R REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/a_2_8# 18
C REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar GND 6.32
R REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar 107
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_0/INV_0/Y
= REG8v2_0/REGv2_0/reg8_0/DFF_0/Dbar REG8v2_0/REGv2_0/reg8_0/DFF_0/OAI21_0/A
C 8bitMUX2to1_0/MUX2to1_7/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_7/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_7/INV_0/Y 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_7/INV_0/Y 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_7/INV_0/Y 8bitMUX2to1_0/MUX2to1_7/m1_10_12#
= C7 8bitMUX2to1_0/A7
= C7 8bitMUX2to1_0/MUX2to1_7/A
= C7 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/A
C Imm7 GND 17.87
R Imm7 24
= Imm7 8bitMUX2to1_0/B7
= Imm7 8bitMUX2to1_0/MUX2to1_7/B
= Imm7 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_6/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_6/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_6/INV_0/Y 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_6/INV_0/Y 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_6/INV_0/Y 8bitMUX2to1_0/MUX2to1_6/m1_10_12#
= C6 8bitMUX2to1_0/A6
= C6 8bitMUX2to1_0/MUX2to1_6/A
= C6 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/A
C Imm6 GND 16.87
R Imm6 22
= Imm6 8bitMUX2to1_0/B6
= Imm6 8bitMUX2to1_0/MUX2to1_6/B
= Imm6 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_5/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_5/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_5/INV_0/Y 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_5/INV_0/Y 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_5/INV_0/Y 8bitMUX2to1_0/MUX2to1_5/m1_10_12#
= C5 8bitMUX2to1_0/A5
= C5 8bitMUX2to1_0/MUX2to1_5/A
= C5 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/A
C Imm5 GND 15.40
R Imm5 21
= Imm5 8bitMUX2to1_0/B5
= Imm5 8bitMUX2to1_0/MUX2to1_5/B
= Imm5 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_4/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_4/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_4/INV_0/Y 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_4/INV_0/Y 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_4/INV_0/Y 8bitMUX2to1_0/MUX2to1_4/m1_10_12#
= C4 8bitMUX2to1_0/A4
= C4 8bitMUX2to1_0/MUX2to1_4/A
= C4 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/A
C Imm4 GND 13.89
R Imm4 20
= Imm4 8bitMUX2to1_0/B4
= Imm4 8bitMUX2to1_0/MUX2to1_4/B
= Imm4 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_3/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_3/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_3/INV_0/Y 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_3/INV_0/Y 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_3/INV_0/Y 8bitMUX2to1_0/MUX2to1_3/m1_10_12#
= C3 8bitMUX2to1_0/A3
= C3 8bitMUX2to1_0/MUX2to1_3/A
= C3 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/A
C Imm3 GND 12.38
R Imm3 19
= Imm3 8bitMUX2to1_0/B3
= Imm3 8bitMUX2to1_0/MUX2to1_3/B
= Imm3 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_2/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_2/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_2/INV_0/Y 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_2/INV_0/Y 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_2/INV_0/Y 8bitMUX2to1_0/MUX2to1_2/m1_10_12#
= C2 8bitMUX2to1_0/A2
= C2 8bitMUX2to1_0/MUX2to1_2/A
= C2 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/A
C Imm2 GND 10.87
R Imm2 17
= Imm2 8bitMUX2to1_0/B2
= Imm2 8bitMUX2to1_0/MUX2to1_2/B
= Imm2 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_0/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_0/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_0/INV_0/Y 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_0/INV_0/Y 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_0/INV_0/Y 8bitMUX2to1_0/MUX2to1_0/m1_10_12#
C Imm_en GND 49.05
R Imm_en 1363
= Imm_en 8bitMUX2to1_0/S
= Imm_en 8bitMUX2to1_0/MUX2to1_7/S
= Imm_en 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_7/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_7/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_6/S
= Imm_en 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_6/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_6/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_5/S
= Imm_en 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_5/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_5/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_4/S
= Imm_en 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_4/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_4/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_3/S
= Imm_en 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_3/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_3/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_2/S
= Imm_en 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_2/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_2/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_1/S
= Imm_en 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_1/INV_0/A
= Imm_en 8bitMUX2to1_0/MUX2to1_0/S
= Imm_en 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/en
= Imm_en 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/enb
= Imm_en 8bitMUX2to1_0/MUX2to1_0/INV_0/A
= C0 8bitMUX2to1_0/A0
= C0 8bitMUX2to1_0/MUX2to1_0/A
= C0 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_0/A
C Imm0 GND 7.86
R Imm0 15
= Imm0 8bitMUX2to1_0/B0
= Imm0 8bitMUX2to1_0/MUX2to1_0/B
= Imm0 8bitMUX2to1_0/MUX2to1_0/TRANSMISSION_1/A
C 8bitMUX2to1_0/MUX2to1_1/INV_0/Y GND 2.55
R 8bitMUX2to1_0/MUX2to1_1/INV_0/Y 72
= 8bitMUX2to1_0/MUX2to1_1/INV_0/Y 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/enb
= 8bitMUX2to1_0/MUX2to1_1/INV_0/Y 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/en
= 8bitMUX2to1_0/MUX2to1_1/INV_0/Y 8bitMUX2to1_0/MUX2to1_1/m1_10_12#
= C1 8bitMUX2to1_0/A1
= C1 8bitMUX2to1_0/MUX2to1_1/A
= C1 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_0/A
C Imm1 GND 9.37
R Imm1 16
= Imm1 8bitMUX2to1_0/B1
= Imm1 8bitMUX2to1_0/MUX2to1_1/B
= Imm1 8bitMUX2to1_0/MUX2to1_1/TRANSMISSION_1/A
C Decoder_4x8_1/INV_0/Y GND 13.30
R Decoder_4x8_1/INV_0/Y 811
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_7/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_6/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_5/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_4/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_3/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_2/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_1/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/NAND4_0/D
= Decoder_4x8_1/INV_0/Y Decoder_4x8_1/m1_n50_n8#
C Decoder_4x8_1/INV_3/Y GND 13.88
R Decoder_4x8_1/INV_3/Y 405
= Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_3/C
= Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_2/C
= Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_1/C
= Decoder_4x8_1/INV_3/Y Decoder_4x8_1/NAND4_0/C
= Decoder_4x8_1/INV_3/Y Decoder_4x8_1/m1_n2_n56#
C B_sel2 GND 16.32
R B_sel2 498
= B_sel2 Decoder_4x8_1/S2
= B_sel2 Decoder_4x8_1/NAND4_7/C
= B_sel2 Decoder_4x8_1/NAND4_6/C
= B_sel2 Decoder_4x8_1/NAND4_5/C
= B_sel2 Decoder_4x8_1/NAND4_4/C
= B_sel2 Decoder_4x8_1/INV_3/A
C Decoder_4x8_1/INV_2/Y GND 12.93
R Decoder_4x8_1/INV_2/Y 415
= Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_5/B
= Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_4/B
= Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_1/B
= Decoder_4x8_1/INV_2/Y Decoder_4x8_1/NAND4_0/B
= Decoder_4x8_1/INV_2/Y Decoder_4x8_1/m1_n18_n40#
C B_sel1 GND 14.06
R B_sel1 508
= B_sel1 Decoder_4x8_1/S1
= B_sel1 Decoder_4x8_1/NAND4_7/B
= B_sel1 Decoder_4x8_1/NAND4_6/B
= B_sel1 Decoder_4x8_1/NAND4_3/B
= B_sel1 Decoder_4x8_1/NAND4_2/B
= B_sel1 Decoder_4x8_1/INV_2/A
C Decoder_4x8_1/INV_1/Y GND 13.90
R Decoder_4x8_1/INV_1/Y 414
= Decoder_4x8_1/INV_1/Y Decoder_4x8_1/NAND4_6/A
= Decoder_4x8_1/INV_1/Y Decoder_4x8_1/NAND4_4/A
= Decoder_4x8_1/INV_1/Y Decoder_4x8_1/NAND4_2/A
= Decoder_4x8_1/INV_1/Y Decoder_4x8_1/NAND4_0/A
= Decoder_4x8_1/INV_1/Y Decoder_4x8_1/m1_n34_n24#
C B_sel0 GND 14.54
R B_sel0 506
= B_sel0 Decoder_4x8_1/S0
= B_sel0 Decoder_4x8_1/NAND4_7/A
= B_sel0 Decoder_4x8_1/NAND4_5/A
= B_sel0 Decoder_4x8_1/NAND4_3/A
= B_sel0 Decoder_4x8_1/NAND4_1/A
= B_sel0 Decoder_4x8_1/INV_1/A
C Decoder_4x8_0/INV_0/Y GND 13.30
R Decoder_4x8_0/INV_0/Y 811
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_7/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_6/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_5/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_4/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_3/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_2/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_1/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/NAND4_0/D
= Decoder_4x8_0/INV_0/Y Decoder_4x8_0/m1_n50_n8#
C Decoder_4x8_0/INV_3/Y GND 13.88
R Decoder_4x8_0/INV_3/Y 405
= Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_3/C
= Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_2/C
= Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_1/C
= Decoder_4x8_0/INV_3/Y Decoder_4x8_0/NAND4_0/C
= Decoder_4x8_0/INV_3/Y Decoder_4x8_0/m1_n2_n56#
C A_sel2 GND 21.35
R A_sel2 502
= A_sel2 Decoder_4x8_0/S2
= A_sel2 Decoder_4x8_0/NAND4_7/C
= A_sel2 Decoder_4x8_0/NAND4_6/C
= A_sel2 Decoder_4x8_0/NAND4_5/C
= A_sel2 Decoder_4x8_0/NAND4_4/C
= A_sel2 Decoder_4x8_0/INV_3/A
C Decoder_4x8_0/INV_2/Y GND 12.93
R Decoder_4x8_0/INV_2/Y 415
= Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_5/B
= Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_4/B
= Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_1/B
= Decoder_4x8_0/INV_2/Y Decoder_4x8_0/NAND4_0/B
= Decoder_4x8_0/INV_2/Y Decoder_4x8_0/m1_n18_n40#
C A_sel1 GND 19.09
R A_sel1 512
= A_sel1 Decoder_4x8_0/S1
= A_sel1 Decoder_4x8_0/NAND4_7/B
= A_sel1 Decoder_4x8_0/NAND4_6/B
= A_sel1 Decoder_4x8_0/NAND4_3/B
= A_sel1 Decoder_4x8_0/NAND4_2/B
= A_sel1 Decoder_4x8_0/INV_2/A
C Decoder_4x8_0/INV_1/Y GND 13.90
R Decoder_4x8_0/INV_1/Y 414
= Decoder_4x8_0/INV_1/Y Decoder_4x8_0/NAND4_6/A
= Decoder_4x8_0/INV_1/Y Decoder_4x8_0/NAND4_4/A
= Decoder_4x8_0/INV_1/Y Decoder_4x8_0/NAND4_2/A
= Decoder_4x8_0/INV_1/Y Decoder_4x8_0/NAND4_0/A
= Decoder_4x8_0/INV_1/Y Decoder_4x8_0/m1_n34_n24#
C A_sel0 GND 19.57
R A_sel0 510
= A_sel0 Decoder_4x8_0/S0
= A_sel0 Decoder_4x8_0/NAND4_7/A
= A_sel0 Decoder_4x8_0/NAND4_5/A
= A_sel0 Decoder_4x8_0/NAND4_3/A
= A_sel0 Decoder_4x8_0/NAND4_1/A
= A_sel0 Decoder_4x8_0/INV_1/A
C B0 GND 187.39
R B0 368
= B0 REG8v2_0/B0
= B0 REG8v2_0/BUFFER8v2_1/Y0
= B0 REG8v2_0/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_0/BUFFER8v2_1/m1_59_40#
= B0 REG8v2_1/B0
= B0 REG8v2_1/BUFFER8v2_1/Y0
= B0 REG8v2_1/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_1/BUFFER8v2_1/m1_59_40#
= B0 REG8v2_2/B0
= B0 REG8v2_2/BUFFER8v2_1/Y0
= B0 REG8v2_2/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_2/BUFFER8v2_1/m1_59_40#
= B0 REG8v2_3/B0
= B0 REG8v2_3/BUFFER8v2_1/Y0
= B0 REG8v2_3/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_3/BUFFER8v2_1/m1_59_40#
= B0 REG8v2_4/B0
= B0 REG8v2_4/BUFFER8v2_1/Y0
= B0 REG8v2_4/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_4/BUFFER8v2_1/m1_59_40#
= B0 REG8v2_5/B0
= B0 REG8v2_5/BUFFER8v2_1/Y0
= B0 REG8v2_5/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_5/BUFFER8v2_1/m1_59_40#
= B0 REG8v2_6/B0
= B0 REG8v2_6/BUFFER8v2_1/Y0
= B0 REG8v2_6/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG8v2_6/BUFFER8v2_1/m1_59_40#
= B0 REG0v2_0/B0
= B0 REG0v2_0/BUFFER8v2_1/Y0
= B0 REG0v2_0/BUFFER8v2_1/BUFFER2_0/Y
= B0 REG0v2_0/BUFFER8v2_1/m1_59_40#
C REG0v2_0/BUFFER8v2_1/INV_0/Y GND 18.54
R REG0v2_0/BUFFER8v2_1/INV_0/Y 229
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_6/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_7/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_4/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_5/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_2/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_3/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_1/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_0/enb
= REG0v2_0/BUFFER8v2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/m1_14_0#
C REG0v2_0/b_enb GND 39.98
R REG0v2_0/b_enb 411
= REG0v2_0/b_enb Decoder_4x8_1/A7
= REG0v2_0/b_enb Decoder_4x8_1/NAND4_7/Y
= REG0v2_0/b_enb m1_n401_n2140#
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_6/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_7/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_4/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_5/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_2/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_3/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_1/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/BUFFER2_0/en
= REG0v2_0/b_enb REG0v2_0/BUFFER8v2_1/INV_0/A
C B7 GND 182.20
R B7 369
= B7 REG8v2_0/B7
= B7 REG8v2_0/BUFFER8v2_1/Y7
= B7 REG8v2_0/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG8v2_1/B7
= B7 REG8v2_1/BUFFER8v2_1/Y7
= B7 REG8v2_1/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG8v2_2/B7
= B7 REG8v2_2/BUFFER8v2_1/Y7
= B7 REG8v2_2/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG8v2_3/B7
= B7 REG8v2_3/BUFFER8v2_1/Y7
= B7 REG8v2_3/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG8v2_4/B7
= B7 REG8v2_4/BUFFER8v2_1/Y7
= B7 REG8v2_4/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG8v2_5/B7
= B7 REG8v2_5/BUFFER8v2_1/Y7
= B7 REG8v2_5/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG8v2_6/B7
= B7 REG8v2_6/BUFFER8v2_1/Y7
= B7 REG8v2_6/BUFFER8v2_1/BUFFER2_7/Y
= B7 REG0v2_0/B7
= B7 REG0v2_0/BUFFER8v2_1/Y7
= B7 REG0v2_0/BUFFER8v2_1/BUFFER2_7/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_7/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_7/a_26_62#
C B6 GND 182.19
R B6 369
= B6 REG8v2_0/B6
= B6 REG8v2_0/BUFFER8v2_1/Y6
= B6 REG8v2_0/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG8v2_1/B6
= B6 REG8v2_1/BUFFER8v2_1/Y6
= B6 REG8v2_1/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG8v2_2/B6
= B6 REG8v2_2/BUFFER8v2_1/Y6
= B6 REG8v2_2/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG8v2_3/B6
= B6 REG8v2_3/BUFFER8v2_1/Y6
= B6 REG8v2_3/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG8v2_4/B6
= B6 REG8v2_4/BUFFER8v2_1/Y6
= B6 REG8v2_4/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG8v2_5/B6
= B6 REG8v2_5/BUFFER8v2_1/Y6
= B6 REG8v2_5/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG8v2_6/B6
= B6 REG8v2_6/BUFFER8v2_1/Y6
= B6 REG8v2_6/BUFFER8v2_1/BUFFER2_6/Y
= B6 REG0v2_0/B6
= B6 REG0v2_0/BUFFER8v2_1/Y6
= B6 REG0v2_0/BUFFER8v2_1/BUFFER2_6/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_6/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_6/a_26_62#
C B5 GND 183.04
R B5 369
= B5 REG8v2_0/B5
= B5 REG8v2_0/BUFFER8v2_1/Y5
= B5 REG8v2_0/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG8v2_1/B5
= B5 REG8v2_1/BUFFER8v2_1/Y5
= B5 REG8v2_1/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG8v2_2/B5
= B5 REG8v2_2/BUFFER8v2_1/Y5
= B5 REG8v2_2/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG8v2_3/B5
= B5 REG8v2_3/BUFFER8v2_1/Y5
= B5 REG8v2_3/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG8v2_4/B5
= B5 REG8v2_4/BUFFER8v2_1/Y5
= B5 REG8v2_4/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG8v2_5/B5
= B5 REG8v2_5/BUFFER8v2_1/Y5
= B5 REG8v2_5/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG8v2_6/B5
= B5 REG8v2_6/BUFFER8v2_1/Y5
= B5 REG8v2_6/BUFFER8v2_1/BUFFER2_5/Y
= B5 REG0v2_0/B5
= B5 REG0v2_0/BUFFER8v2_1/Y5
= B5 REG0v2_0/BUFFER8v2_1/BUFFER2_5/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_5/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_5/a_26_62#
C B4 GND 183.90
R B4 368
= B4 REG8v2_0/B4
= B4 REG8v2_0/BUFFER8v2_1/Y4
= B4 REG8v2_0/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG8v2_1/B4
= B4 REG8v2_1/BUFFER8v2_1/Y4
= B4 REG8v2_1/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG8v2_2/B4
= B4 REG8v2_2/BUFFER8v2_1/Y4
= B4 REG8v2_2/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG8v2_3/B4
= B4 REG8v2_3/BUFFER8v2_1/Y4
= B4 REG8v2_3/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG8v2_4/B4
= B4 REG8v2_4/BUFFER8v2_1/Y4
= B4 REG8v2_4/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG8v2_5/B4
= B4 REG8v2_5/BUFFER8v2_1/Y4
= B4 REG8v2_5/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG8v2_6/B4
= B4 REG8v2_6/BUFFER8v2_1/Y4
= B4 REG8v2_6/BUFFER8v2_1/BUFFER2_4/Y
= B4 REG0v2_0/B4
= B4 REG0v2_0/BUFFER8v2_1/Y4
= B4 REG0v2_0/BUFFER8v2_1/BUFFER2_4/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_4/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_4/a_26_62#
C B3 GND 184.76
R B3 368
= B3 REG8v2_0/B3
= B3 REG8v2_0/BUFFER8v2_1/Y3
= B3 REG8v2_0/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG8v2_1/B3
= B3 REG8v2_1/BUFFER8v2_1/Y3
= B3 REG8v2_1/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG8v2_2/B3
= B3 REG8v2_2/BUFFER8v2_1/Y3
= B3 REG8v2_2/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG8v2_3/B3
= B3 REG8v2_3/BUFFER8v2_1/Y3
= B3 REG8v2_3/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG8v2_4/B3
= B3 REG8v2_4/BUFFER8v2_1/Y3
= B3 REG8v2_4/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG8v2_5/B3
= B3 REG8v2_5/BUFFER8v2_1/Y3
= B3 REG8v2_5/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG8v2_6/B3
= B3 REG8v2_6/BUFFER8v2_1/Y3
= B3 REG8v2_6/BUFFER8v2_1/BUFFER2_3/Y
= B3 REG0v2_0/B3
= B3 REG0v2_0/BUFFER8v2_1/Y3
= B3 REG0v2_0/BUFFER8v2_1/BUFFER2_3/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_3/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_3/a_26_62#
C B2 GND 185.61
R B2 368
= B2 REG8v2_0/B2
= B2 REG8v2_0/BUFFER8v2_1/Y2
= B2 REG8v2_0/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG8v2_1/B2
= B2 REG8v2_1/BUFFER8v2_1/Y2
= B2 REG8v2_1/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG8v2_2/B2
= B2 REG8v2_2/BUFFER8v2_1/Y2
= B2 REG8v2_2/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG8v2_3/B2
= B2 REG8v2_3/BUFFER8v2_1/Y2
= B2 REG8v2_3/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG8v2_4/B2
= B2 REG8v2_4/BUFFER8v2_1/Y2
= B2 REG8v2_4/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG8v2_5/B2
= B2 REG8v2_5/BUFFER8v2_1/Y2
= B2 REG8v2_5/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG8v2_6/B2
= B2 REG8v2_6/BUFFER8v2_1/Y2
= B2 REG8v2_6/BUFFER8v2_1/BUFFER2_2/Y
= B2 REG0v2_0/B2
= B2 REG0v2_0/BUFFER8v2_1/Y2
= B2 REG0v2_0/BUFFER8v2_1/BUFFER2_2/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y GND 3.44
R REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG0v2_0/BUFFER8v2_1/m1_132_20#
= REG0v2_0/BUFFER8v2_1/BUFFER2_2/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_2/a_26_62#
C B1 GND 186.47
R B1 368
= B1 REG8v2_0/B1
= B1 REG8v2_0/BUFFER8v2_1/Y1
= B1 REG8v2_0/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG8v2_1/B1
= B1 REG8v2_1/BUFFER8v2_1/Y1
= B1 REG8v2_1/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG8v2_2/B1
= B1 REG8v2_2/BUFFER8v2_1/Y1
= B1 REG8v2_2/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG8v2_3/B1
= B1 REG8v2_3/BUFFER8v2_1/Y1
= B1 REG8v2_3/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG8v2_4/B1
= B1 REG8v2_4/BUFFER8v2_1/Y1
= B1 REG8v2_4/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG8v2_5/B1
= B1 REG8v2_5/BUFFER8v2_1/Y1
= B1 REG8v2_5/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG8v2_6/B1
= B1 REG8v2_6/BUFFER8v2_1/Y1
= B1 REG8v2_6/BUFFER8v2_1/BUFFER2_1/Y
= B1 REG0v2_0/B1
= B1 REG0v2_0/BUFFER8v2_1/Y1
= B1 REG0v2_0/BUFFER8v2_1/BUFFER2_1/Y
C REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_1/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_1/a_26_62#
C REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y 102
= REG0v2_0/BUFFER8v2_1/BUFFER2_0/INV_0/Y REG0v2_0/BUFFER8v2_1/BUFFER2_0/a_26_62#
C A0 GND 201.19
R A0 312
= A0 REG8v2_0/A0
= A0 REG8v2_0/BUFFER8v2_0/Y0
= A0 REG8v2_0/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG8v2_0/BUFFER8v2_0/m1_59_40#
= A0 REG8v2_1/A0
= A0 REG8v2_1/BUFFER8v2_0/Y0
= A0 REG8v2_1/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG8v2_1/BUFFER8v2_0/m1_59_40#
= A0 REG8v2_2/A0
= A0 REG8v2_2/BUFFER8v2_0/Y0
= A0 REG8v2_2/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG8v2_2/BUFFER8v2_0/m1_59_40#
= A0 REG8v2_3/A0
= A0 REG8v2_3/BUFFER8v2_0/Y0
= A0 REG8v2_3/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG8v2_3/BUFFER8v2_0/m1_59_40#
= A0 REG8v2_5/A0
= A0 REG8v2_5/BUFFER8v2_0/Y0
= A0 REG8v2_5/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG8v2_5/BUFFER8v2_0/m1_59_40#
= A0 REG8v2_6/A0
= A0 REG8v2_6/BUFFER8v2_0/Y0
= A0 REG8v2_6/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG8v2_6/BUFFER8v2_0/m1_59_40#
= A0 REG0v2_0/A0
= A0 REG0v2_0/BUFFER8v2_0/Y0
= A0 REG0v2_0/BUFFER8v2_0/BUFFER2_0/Y
= A0 REG0v2_0/BUFFER8v2_0/m1_59_40#
C REG0v2_0/BUFFER8v2_0/INV_0/Y GND 18.54
R REG0v2_0/BUFFER8v2_0/INV_0/Y 229
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_6/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_7/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_4/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_5/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_2/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_3/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_1/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_0/enb
= REG0v2_0/BUFFER8v2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/m1_14_0#
C REG0v2_0/a_enb GND 35.51
R REG0v2_0/a_enb 404
= REG0v2_0/a_enb Decoder_4x8_0/A7
= REG0v2_0/a_enb Decoder_4x8_0/NAND4_7/Y
= REG0v2_0/a_enb m1_n182_n2132#
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_6/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_7/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_4/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_5/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_2/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_3/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_1/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/BUFFER2_0/en
= REG0v2_0/a_enb REG0v2_0/BUFFER8v2_0/INV_0/A
C A7 GND 219.78
R A7 361
= A7 REG8v2_0/A7
= A7 REG8v2_0/BUFFER8v2_0/Y7
= A7 REG8v2_0/BUFFER8v2_0/BUFFER2_7/Y
= A7 REG8v2_1/A7
= A7 REG8v2_1/BUFFER8v2_0/Y7
= A7 REG8v2_1/BUFFER8v2_0/BUFFER2_7/Y
= A7 REG8v2_2/A7
= A7 REG8v2_2/BUFFER8v2_0/Y7
= A7 REG8v2_2/BUFFER8v2_0/BUFFER2_7/Y
= A7 REG8v2_3/A7
= A7 REG8v2_3/BUFFER8v2_0/Y7
= A7 REG8v2_3/BUFFER8v2_0/BUFFER2_7/Y
= A7 REG8v2_5/A7
= A7 REG8v2_5/BUFFER8v2_0/Y7
= A7 REG8v2_5/BUFFER8v2_0/BUFFER2_7/Y
= A7 REG8v2_6/A7
= A7 REG8v2_6/BUFFER8v2_0/Y7
= A7 REG8v2_6/BUFFER8v2_0/BUFFER2_7/Y
= A7 REG0v2_0/A7
= A7 REG0v2_0/BUFFER8v2_0/Y7
= A7 REG0v2_0/BUFFER8v2_0/BUFFER2_7/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_7/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_7/a_26_62#
C A6 GND 219.91
R A6 361
= A6 REG8v2_0/A6
= A6 REG8v2_0/BUFFER8v2_0/Y6
= A6 REG8v2_0/BUFFER8v2_0/BUFFER2_6/Y
= A6 REG8v2_1/A6
= A6 REG8v2_1/BUFFER8v2_0/Y6
= A6 REG8v2_1/BUFFER8v2_0/BUFFER2_6/Y
= A6 REG8v2_2/A6
= A6 REG8v2_2/BUFFER8v2_0/Y6
= A6 REG8v2_2/BUFFER8v2_0/BUFFER2_6/Y
= A6 REG8v2_3/A6
= A6 REG8v2_3/BUFFER8v2_0/Y6
= A6 REG8v2_3/BUFFER8v2_0/BUFFER2_6/Y
= A6 REG8v2_5/A6
= A6 REG8v2_5/BUFFER8v2_0/Y6
= A6 REG8v2_5/BUFFER8v2_0/BUFFER2_6/Y
= A6 REG8v2_6/A6
= A6 REG8v2_6/BUFFER8v2_0/Y6
= A6 REG8v2_6/BUFFER8v2_0/BUFFER2_6/Y
= A6 REG0v2_0/A6
= A6 REG0v2_0/BUFFER8v2_0/Y6
= A6 REG0v2_0/BUFFER8v2_0/BUFFER2_6/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_6/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_6/a_26_62#
C A5 GND 220.80
R A5 361
= A5 REG8v2_0/A5
= A5 REG8v2_0/BUFFER8v2_0/Y5
= A5 REG8v2_0/BUFFER8v2_0/BUFFER2_5/Y
= A5 REG8v2_1/A5
= A5 REG8v2_1/BUFFER8v2_0/Y5
= A5 REG8v2_1/BUFFER8v2_0/BUFFER2_5/Y
= A5 REG8v2_2/A5
= A5 REG8v2_2/BUFFER8v2_0/Y5
= A5 REG8v2_2/BUFFER8v2_0/BUFFER2_5/Y
= A5 REG8v2_3/A5
= A5 REG8v2_3/BUFFER8v2_0/Y5
= A5 REG8v2_3/BUFFER8v2_0/BUFFER2_5/Y
= A5 REG8v2_5/A5
= A5 REG8v2_5/BUFFER8v2_0/Y5
= A5 REG8v2_5/BUFFER8v2_0/BUFFER2_5/Y
= A5 REG8v2_6/A5
= A5 REG8v2_6/BUFFER8v2_0/Y5
= A5 REG8v2_6/BUFFER8v2_0/BUFFER2_5/Y
= A5 REG0v2_0/A5
= A5 REG0v2_0/BUFFER8v2_0/Y5
= A5 REG0v2_0/BUFFER8v2_0/BUFFER2_5/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_5/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_5/a_26_62#
C A4 GND 221.70
R A4 361
= A4 REG8v2_0/A4
= A4 REG8v2_0/BUFFER8v2_0/Y4
= A4 REG8v2_0/BUFFER8v2_0/BUFFER2_4/Y
= A4 REG8v2_1/A4
= A4 REG8v2_1/BUFFER8v2_0/Y4
= A4 REG8v2_1/BUFFER8v2_0/BUFFER2_4/Y
= A4 REG8v2_2/A4
= A4 REG8v2_2/BUFFER8v2_0/Y4
= A4 REG8v2_2/BUFFER8v2_0/BUFFER2_4/Y
= A4 REG8v2_3/A4
= A4 REG8v2_3/BUFFER8v2_0/Y4
= A4 REG8v2_3/BUFFER8v2_0/BUFFER2_4/Y
= A4 REG8v2_5/A4
= A4 REG8v2_5/BUFFER8v2_0/Y4
= A4 REG8v2_5/BUFFER8v2_0/BUFFER2_4/Y
= A4 REG8v2_6/A4
= A4 REG8v2_6/BUFFER8v2_0/Y4
= A4 REG8v2_6/BUFFER8v2_0/BUFFER2_4/Y
= A4 REG0v2_0/A4
= A4 REG0v2_0/BUFFER8v2_0/Y4
= A4 REG0v2_0/BUFFER8v2_0/BUFFER2_4/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_4/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_4/a_26_62#
C A3 GND 221.02
R A3 358
= A3 REG8v2_0/A3
= A3 REG8v2_0/BUFFER8v2_0/Y3
= A3 REG8v2_0/BUFFER8v2_0/BUFFER2_3/Y
= A3 REG8v2_1/A3
= A3 REG8v2_1/BUFFER8v2_0/Y3
= A3 REG8v2_1/BUFFER8v2_0/BUFFER2_3/Y
= A3 REG8v2_2/A3
= A3 REG8v2_2/BUFFER8v2_0/Y3
= A3 REG8v2_2/BUFFER8v2_0/BUFFER2_3/Y
= A3 REG8v2_3/A3
= A3 REG8v2_3/BUFFER8v2_0/Y3
= A3 REG8v2_3/BUFFER8v2_0/BUFFER2_3/Y
= A3 REG8v2_5/A3
= A3 REG8v2_5/BUFFER8v2_0/Y3
= A3 REG8v2_5/BUFFER8v2_0/BUFFER2_3/Y
= A3 REG8v2_6/A3
= A3 REG8v2_6/BUFFER8v2_0/Y3
= A3 REG8v2_6/BUFFER8v2_0/BUFFER2_3/Y
= A3 REG0v2_0/A3
= A3 REG0v2_0/BUFFER8v2_0/Y3
= A3 REG0v2_0/BUFFER8v2_0/BUFFER2_3/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_3/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_3/a_26_62#
C A2 GND 221.98
R A2 357
= A2 REG8v2_0/A2
= A2 REG8v2_0/BUFFER8v2_0/Y2
= A2 REG8v2_0/BUFFER8v2_0/BUFFER2_2/Y
= A2 REG8v2_1/A2
= A2 REG8v2_1/BUFFER8v2_0/Y2
= A2 REG8v2_1/BUFFER8v2_0/BUFFER2_2/Y
= A2 REG8v2_2/A2
= A2 REG8v2_2/BUFFER8v2_0/Y2
= A2 REG8v2_2/BUFFER8v2_0/BUFFER2_2/Y
= A2 REG8v2_3/A2
= A2 REG8v2_3/BUFFER8v2_0/Y2
= A2 REG8v2_3/BUFFER8v2_0/BUFFER2_2/Y
= A2 REG8v2_5/A2
= A2 REG8v2_5/BUFFER8v2_0/Y2
= A2 REG8v2_5/BUFFER8v2_0/BUFFER2_2/Y
= A2 REG8v2_6/A2
= A2 REG8v2_6/BUFFER8v2_0/Y2
= A2 REG8v2_6/BUFFER8v2_0/BUFFER2_2/Y
= A2 REG0v2_0/A2
= A2 REG0v2_0/BUFFER8v2_0/Y2
= A2 REG0v2_0/BUFFER8v2_0/BUFFER2_2/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y GND 3.44
R REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG0v2_0/BUFFER8v2_0/m1_132_20#
= REG0v2_0/BUFFER8v2_0/BUFFER2_2/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_2/a_26_62#
C A1 GND 222.30
R A1 359
= A1 REG8v2_0/A1
= A1 REG8v2_0/BUFFER8v2_0/Y1
= A1 REG8v2_0/BUFFER8v2_0/BUFFER2_1/Y
= A1 REG8v2_1/A1
= A1 REG8v2_1/BUFFER8v2_0/Y1
= A1 REG8v2_1/BUFFER8v2_0/BUFFER2_1/Y
= A1 REG8v2_2/A1
= A1 REG8v2_2/BUFFER8v2_0/Y1
= A1 REG8v2_2/BUFFER8v2_0/BUFFER2_1/Y
= A1 REG8v2_3/A1
= A1 REG8v2_3/BUFFER8v2_0/Y1
= A1 REG8v2_3/BUFFER8v2_0/BUFFER2_1/Y
= A1 REG8v2_5/A1
= A1 REG8v2_5/BUFFER8v2_0/Y1
= A1 REG8v2_5/BUFFER8v2_0/BUFFER2_1/Y
= A1 REG8v2_6/A1
= A1 REG8v2_6/BUFFER8v2_0/Y1
= A1 REG8v2_6/BUFFER8v2_0/BUFFER2_1/Y
= A1 REG0v2_0/A1
= A1 REG0v2_0/BUFFER8v2_0/Y1
= A1 REG0v2_0/BUFFER8v2_0/BUFFER2_1/Y
C REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_1/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_1/a_26_62#
C REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y GND 3.42
R REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y 102
= REG0v2_0/BUFFER8v2_0/BUFFER2_0/INV_0/Y REG0v2_0/BUFFER8v2_0/BUFFER2_0/a_26_62#
= Decoder_Inv_4x8_0/A7 m2_n86_n109#
= Decoder_Inv_4x8_0/A7 Decoder_Inv_4x8_0/INV_0/Y
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y GND 13.30
R Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y 811
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/D
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/Y Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n50_n8#
C C_sel3 GND 7.37
R C_sel3 98
= C_sel3 Decoder_Inv_4x8_0/EN
= C_sel3 Decoder_Inv_4x8_0/Decoder_4x8_0/EN
= C_sel3 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_0/A
C Decoder_Inv_4x8_0/INV_0/A GND 5.13
R Decoder_Inv_4x8_0/INV_0/A 129
= Decoder_Inv_4x8_0/INV_0/A Decoder_Inv_4x8_0/Decoder_4x8_0/A7
= Decoder_Inv_4x8_0/INV_0/A Decoder_Inv_4x8_0/m1_390_0#
= Decoder_Inv_4x8_0/INV_0/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/Y
C Decoder_Inv_4x8_0/INV_7/A GND 9.72
R Decoder_Inv_4x8_0/INV_7/A 131
= Decoder_Inv_4x8_0/INV_7/A Decoder_Inv_4x8_0/Decoder_4x8_0/A6
= Decoder_Inv_4x8_0/INV_7/A Decoder_Inv_4x8_0/m1_349_n56#
= Decoder_Inv_4x8_0/INV_7/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/Y
C Decoder_Inv_4x8_0/INV_6/A GND 9.07
R Decoder_Inv_4x8_0/INV_6/A 129
= Decoder_Inv_4x8_0/INV_6/A Decoder_Inv_4x8_0/Decoder_4x8_0/A5
= Decoder_Inv_4x8_0/INV_6/A Decoder_Inv_4x8_0/m1_308_n48#
= Decoder_Inv_4x8_0/INV_6/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/Y
C Decoder_Inv_4x8_0/INV_5/A GND 10.55
R Decoder_Inv_4x8_0/INV_5/A 132
= Decoder_Inv_4x8_0/INV_5/A Decoder_Inv_4x8_0/Decoder_4x8_0/A4
= Decoder_Inv_4x8_0/INV_5/A Decoder_Inv_4x8_0/m1_267_n40#
= Decoder_Inv_4x8_0/INV_5/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/Y
C Decoder_Inv_4x8_0/INV_4/A GND 11.00
R Decoder_Inv_4x8_0/INV_4/A 132
= Decoder_Inv_4x8_0/INV_4/A Decoder_Inv_4x8_0/Decoder_4x8_0/A3
= Decoder_Inv_4x8_0/INV_4/A Decoder_Inv_4x8_0/m1_226_n32#
= Decoder_Inv_4x8_0/INV_4/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/Y
C Decoder_Inv_4x8_0/INV_2/A GND 11.88
R Decoder_Inv_4x8_0/INV_2/A 132
= Decoder_Inv_4x8_0/INV_2/A Decoder_Inv_4x8_0/Decoder_4x8_0/A1
= Decoder_Inv_4x8_0/INV_2/A Decoder_Inv_4x8_0/m1_144_n16#
= Decoder_Inv_4x8_0/INV_2/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/Y
C Decoder_Inv_4x8_0/INV_3/A GND 11.42
R Decoder_Inv_4x8_0/INV_3/A 132
= Decoder_Inv_4x8_0/INV_3/A Decoder_Inv_4x8_0/Decoder_4x8_0/A2
= Decoder_Inv_4x8_0/INV_3/A Decoder_Inv_4x8_0/m1_185_n24#
= Decoder_Inv_4x8_0/INV_3/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/Y
R Decoder_Inv_4x8_0/INV_1/A 127
= Decoder_Inv_4x8_0/INV_1/A Decoder_Inv_4x8_0/Decoder_4x8_0/A0
= Decoder_Inv_4x8_0/INV_1/A Decoder_Inv_4x8_0/m1_103_n8#
= Decoder_Inv_4x8_0/INV_1/A Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/Y
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y GND 13.88
R Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y 405
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/C
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/C
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/C
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/C
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/Y Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n2_n56#
C C_sel2 GND 20.61
R C_sel2 501
= C_sel2 Decoder_Inv_4x8_0/S2
= C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/S2
= C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/C
= C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/C
= C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/C
= C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/C
= C_sel2 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_3/A
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y GND 12.93
R Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y 415
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/B
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/B
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/B
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/B
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/Y Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n18_n40#
C C_sel1 GND 18.44
R C_sel1 511
= C_sel1 Decoder_Inv_4x8_0/S1
= C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/S1
= C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/B
= C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/B
= C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/B
= C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/B
= C_sel1 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_2/A
C Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y GND 13.90
R Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y 414
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_6/A
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_4/A
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_2/A
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_0/A
= Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/Y Decoder_Inv_4x8_0/Decoder_4x8_0/m1_n34_n24#
C C_sel0 GND 17.81
R C_sel0 509
= C_sel0 Decoder_Inv_4x8_0/S0
= C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/S0
= C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_7/A
= C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_5/A
= C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_3/A
= C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/NAND4_1/A
= C_sel0 Decoder_Inv_4x8_0/Decoder_4x8_0/INV_1/A
