# Reading pref.tcl
# do Proyecto_cpu_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv 
# -- Compiling module Pixels
# ** Warning: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(1): (vlog-13314) Defaulting port 'text' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Pixels
# End time: 19:01:15 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv 
# -- Compiling module sincronizadorV
# 
# Top level modules:
# 	sincronizadorV
# End time: 19:01:15 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:15 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv 
# -- Compiling module sincronizadorH
# 
# Top level modules:
# 	sincronizadorH
# End time: 19:01:16 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv 
# -- Compiling module controlador_color
# 
# Top level modules:
# 	controlador_color
# End time: 19:01:16 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv 
# -- Compiling module clk_mitad_MHz
# 
# Top level modules:
# 	clk_mitad_MHz
# End time: 19:01:16 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 19:01:16 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv 
# -- Compiling module VGA_ROM_Test
# 
# Top level modules:
# 	VGA_ROM_Test
# End time: 19:01:16 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:16 on Jun 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA" C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 19:01:17 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:17 on Jun 14,2021
# vcom -reportprogress 300 -93 -work work C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package commonPak
# -- Compiling package body commonPak
# -- Loading package commonPak
# End time: 19:01:17 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:01:17 on Jun 14,2021
# vcom -reportprogress 300 -93 -work work C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package commonPak
# -- Compiling entity Font_Rom
# -- Compiling architecture Behavioral of Font_Rom
# End time: 19:01:17 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.VGA
# vsim work.VGA 
# Start time: 19:01:22 on Jun 14,2021
# Loading sv_std.std
# Loading work.VGA
# Loading work.clk_mitad_MHz
# Loading work.sincronizadorV
# Loading work.sincronizadorH
# Loading work.RAM
# Loading work.Pixels
# Loading work.controlador_color
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.commonpak(body)
# Loading work.font_rom(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (10) for port 'horzCoord'. The port definition is at: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /VGA/p File: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (10) for port 'vertCoord'. The port definition is at: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /VGA/p File: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv Line: 301
vsim work.VGA
# End time: 19:01:32 on Jun 14,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 2
# vsim work.VGA 
# Start time: 19:01:32 on Jun 14,2021
# Loading sv_std.std
# Loading work.VGA
# Loading work.clk_mitad_MHz
# Loading work.sincronizadorV
# Loading work.sincronizadorH
# Loading work.RAM
# Loading work.Pixels
# Loading work.controlador_color
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.commonpak(body)
# Loading work.font_rom(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (10) for port 'horzCoord'. The port definition is at: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /VGA/p File: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (10) for port 'vertCoord'. The port definition is at: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /VGA/p File: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv Line: 301
vsim work.VGA_ROM_Test
# End time: 19:01:38 on Jun 14,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim work.VGA_ROM_Test 
# Start time: 19:01:38 on Jun 14,2021
# Loading sv_std.std
# Loading work.VGA_ROM_Test
# Loading work.VGA
# Loading work.clk_mitad_MHz
# Loading work.sincronizadorV
# Loading work.sincronizadorH
# Loading work.RAM
# Loading work.Pixels
# Loading work.controlador_color
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.commonpak(body)
# Loading work.font_rom(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (10) for port 'horzCoord'. The port definition is at: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /VGA_ROM_Test/uut/p File: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (10) for port 'vertCoord'. The port definition is at: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /VGA_ROM_Test/uut/p File: C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv Line: 301
add wave -position insertpoint  \
sim:/VGA_ROM_Test/uut/clk \
sim:/VGA_ROM_Test/uut/reset \
sim:/VGA_ROM_Test/uut/R \
sim:/VGA_ROM_Test/uut/G \
sim:/VGA_ROM_Test/uut/B \
sim:/VGA_ROM_Test/uut/hsync \
sim:/VGA_ROM_Test/uut/vsync \
sim:/VGA_ROM_Test/uut/clk2 \
sim:/VGA_ROM_Test/uut/blank \
sim:/VGA_ROM_Test/uut/sync \
sim:/VGA_ROM_Test/uut/pasarlinea \
sim:/VGA_ROM_Test/uut/res \
sim:/VGA_ROM_Test/uut/contadorh \
sim:/VGA_ROM_Test/uut/contadorv \
sim:/VGA_ROM_Test/uut/ROM \
sim:/VGA_ROM_Test/uut/wboolean \
sim:/VGA_ROM_Test/uut/address \
sim:/VGA_ROM_Test/uut/wdata \
sim:/VGA_ROM_Test/uut/rdata \
sim:/VGA_ROM_Test/uut/char_data
run 10000
# End time: 19:09:08 on Jun 14,2021, Elapsed time: 0:07:30
# Errors: 0, Warnings: 2
