# TCL File Generated by Component Editor 7.2 on:
# Mon Feb 27 18:24:52 EST 2012
# DO NOT MODIFY

set_source_file ""
set_module "cpu_jtag_debug_module"
set_module_description ""
set_module_property "className" "cpu_jtag_debug_module"
set_module_property "group" ""
set_module_property "libraries" [ list "altera.altera_europa_support_lib.all" "ieee.std_logic_1164.all" "ieee.std_logic_arith.all" "ieee.std_logic_unsigned.all" "std.standard.all" ]

# Module parameters
add_parameter "SLD_AUTO_INSTANCE_INDEX" "string" "YES" ""
add_parameter "SLD_NODE_INFO" "integer" "286279168" ""

# Interface clock
add_interface "clock" "clock" "sink" "asynchronous"
# Ports in interface clock

# Interface export_0
add_interface "export_0" "conduit" "start" "clock"
# Ports in interface export_0

# Interface avalon_slave_0
add_interface "avalon_slave_0" "avalon" "slave" "clock"
set_interface_property "avalon_slave_0" "isNonVolatileStorage" "false"
set_interface_property "avalon_slave_0" "burstOnBurstBoundariesOnly" "false"
set_interface_property "avalon_slave_0" "readLatency" "0"
set_interface_property "avalon_slave_0" "holdTime" "0"
set_interface_property "avalon_slave_0" "printableDevice" "false"
set_interface_property "avalon_slave_0" "readWaitTime" "1"
set_interface_property "avalon_slave_0" "setupTime" "0"
set_interface_property "avalon_slave_0" "addressAlignment" "DYNAMIC"
set_interface_property "avalon_slave_0" "writeWaitTime" "0"
set_interface_property "avalon_slave_0" "timingUnits" "Cycles"
set_interface_property "avalon_slave_0" "minimumUninterruptedRunLength" "1"
set_interface_property "avalon_slave_0" "isMemoryDevice" "false"
set_interface_property "avalon_slave_0" "linewrapBursts" "false"
set_interface_property "avalon_slave_0" "maximumPendingReadTransactions" "0"
# Ports in interface avalon_slave_0
add_port_to_interface "avalon_slave_0" "MonDReg" "export"
set_port_direction_and_width "MonDReg" "input" "32"
add_port_to_interface "avalon_slave_0" "break_readreg" "export"
set_port_direction_and_width "break_readreg" "input" "32"
add_port_to_interface "avalon_slave_0" "clk" "export"
set_port_direction_and_width "clk" "input" "1"
add_port_to_interface "avalon_slave_0" "clrn" "export"
set_port_direction_and_width "clrn" "input" "1"
add_port_to_interface "avalon_slave_0" "dbrk_hit0_latch" "export"
set_port_direction_and_width "dbrk_hit0_latch" "input" "1"
add_port_to_interface "avalon_slave_0" "dbrk_hit1_latch" "export"
set_port_direction_and_width "dbrk_hit1_latch" "input" "1"
add_port_to_interface "avalon_slave_0" "dbrk_hit2_latch" "export"
set_port_direction_and_width "dbrk_hit2_latch" "input" "1"
add_port_to_interface "avalon_slave_0" "dbrk_hit3_latch" "export"
set_port_direction_and_width "dbrk_hit3_latch" "input" "1"
add_port_to_interface "avalon_slave_0" "debugack" "export"
set_port_direction_and_width "debugack" "input" "1"
add_port_to_interface "avalon_slave_0" "ena" "export"
set_port_direction_and_width "ena" "input" "1"
add_port_to_interface "avalon_slave_0" "ir_in" "export"
set_port_direction_and_width "ir_in" "input" "2"
add_port_to_interface "avalon_slave_0" "jtag_state_sdr" "export"
set_port_direction_and_width "jtag_state_sdr" "input" "1"
add_port_to_interface "avalon_slave_0" "jtag_state_udr" "export"
set_port_direction_and_width "jtag_state_udr" "input" "1"
add_port_to_interface "avalon_slave_0" "monitor_error" "export"
set_port_direction_and_width "monitor_error" "input" "1"
add_port_to_interface "avalon_slave_0" "monitor_ready" "export"
set_port_direction_and_width "monitor_ready" "input" "1"
add_port_to_interface "avalon_slave_0" "raw_tck" "export"
set_port_direction_and_width "raw_tck" "input" "1"
add_port_to_interface "avalon_slave_0" "reset_n" "export"
set_port_direction_and_width "reset_n" "input" "1"
add_port_to_interface "avalon_slave_0" "resetlatch" "export"
set_port_direction_and_width "resetlatch" "input" "1"
add_port_to_interface "avalon_slave_0" "rti" "export"
set_port_direction_and_width "rti" "input" "1"
add_port_to_interface "avalon_slave_0" "shift" "export"
set_port_direction_and_width "shift" "input" "1"
add_port_to_interface "avalon_slave_0" "tdi" "export"
set_port_direction_and_width "tdi" "input" "1"
add_port_to_interface "avalon_slave_0" "tracemem_on" "export"
set_port_direction_and_width "tracemem_on" "input" "1"
add_port_to_interface "avalon_slave_0" "tracemem_trcdata" "export"
set_port_direction_and_width "tracemem_trcdata" "input" "36"
add_port_to_interface "avalon_slave_0" "tracemem_tw" "export"
set_port_direction_and_width "tracemem_tw" "input" "1"
add_port_to_interface "avalon_slave_0" "trc_im_addr" "export"
set_port_direction_and_width "trc_im_addr" "input" "7"
add_port_to_interface "avalon_slave_0" "trc_on" "export"
set_port_direction_and_width "trc_on" "input" "1"
add_port_to_interface "avalon_slave_0" "trc_wrap" "export"
set_port_direction_and_width "trc_wrap" "input" "1"
add_port_to_interface "avalon_slave_0" "trigbrktype" "export"
set_port_direction_and_width "trigbrktype" "input" "1"
add_port_to_interface "avalon_slave_0" "trigger_state_1" "export"
set_port_direction_and_width "trigger_state_1" "input" "1"
add_port_to_interface "avalon_slave_0" "update" "export"
set_port_direction_and_width "update" "input" "1"
add_port_to_interface "avalon_slave_0" "usr1" "export"
set_port_direction_and_width "usr1" "input" "1"
add_port_to_interface "avalon_slave_0" "ir_out" "export"
set_port_direction_and_width "ir_out" "output" "2"
add_port_to_interface "avalon_slave_0" "irq" "export"
set_port_direction_and_width "irq" "output" "1"
add_port_to_interface "avalon_slave_0" "jdo" "export"
set_port_direction_and_width "jdo" "output" "38"
add_port_to_interface "avalon_slave_0" "jrst_n" "export"
set_port_direction_and_width "jrst_n" "output" "1"
add_port_to_interface "avalon_slave_0" "st_ready_test_idle" "export"
set_port_direction_and_width "st_ready_test_idle" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_break_a" "export"
set_port_direction_and_width "take_action_break_a" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_break_b" "export"
set_port_direction_and_width "take_action_break_b" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_break_c" "export"
set_port_direction_and_width "take_action_break_c" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_ocimem_a" "export"
set_port_direction_and_width "take_action_ocimem_a" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_ocimem_b" "export"
set_port_direction_and_width "take_action_ocimem_b" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_tracectrl" "export"
set_port_direction_and_width "take_action_tracectrl" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_tracemem_a" "export"
set_port_direction_and_width "take_action_tracemem_a" "output" "1"
add_port_to_interface "avalon_slave_0" "take_action_tracemem_b" "export"
set_port_direction_and_width "take_action_tracemem_b" "output" "1"
add_port_to_interface "avalon_slave_0" "take_no_action_break_a" "export"
set_port_direction_and_width "take_no_action_break_a" "output" "1"
add_port_to_interface "avalon_slave_0" "take_no_action_break_b" "export"
set_port_direction_and_width "take_no_action_break_b" "output" "1"
add_port_to_interface "avalon_slave_0" "take_no_action_break_c" "export"
set_port_direction_and_width "take_no_action_break_c" "output" "1"
add_port_to_interface "avalon_slave_0" "take_no_action_ocimem_a" "export"
set_port_direction_and_width "take_no_action_ocimem_a" "output" "1"
add_port_to_interface "avalon_slave_0" "take_no_action_tracemem_a" "export"
set_port_direction_and_width "take_no_action_tracemem_a" "output" "1"
add_port_to_interface "avalon_slave_0" "tdo" "export"
set_port_direction_and_width "tdo" "output" "1"
