Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 16 14:57:18 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tempest_top_control_sets_placed.rpt
| Design       : tempest_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   322 |
|    Minimum number of control sets                        |   322 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1090 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   322 |
| >= 0 to < 4        |   101 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     3 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1748 |          535 |
| No           | No                    | Yes                    |             215 |           99 |
| No           | Yes                   | No                     |             416 |          153 |
| Yes          | No                    | No                     |            1396 |          482 |
| Yes          | No                    | Yes                    |             212 |           79 |
| Yes          | Yes                   | No                     |             411 |          114 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_BUFG                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_25                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_13                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_16                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_25                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_BUFG                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_24                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_12                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_19                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_7                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_BUFG                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM4                                                                                                                                                                                                                                         | vg_top/FSM/avg0_clk_reg_2                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_24                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM4                                                                                                                                                                                                                                         | vg_top/FSM/binary_scale_reg[0]                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_19                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM4                                                                                                                                                                                                                                         | vg_top/FSM/binary_scale_reg[1]                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM4                                                                                                                                                                                                                                         | vg_top/FSM/binary_scale_reg[2]                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_18                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_6                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM4                                                                                                                                                                                                                                         | vg_top/VTC/count_enable_not_reg_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_4                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_13                                                                                                                                                                                                            |                1 |              1 |         1.00 |
| ~vg_top/FSM_CNTRL/state_clk                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  vg_top/FSM/strobe[0]                        |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/DVY_reg[11]_0                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_6MHz_OBUF_BUFG                          |                                                                                                                                                                                                                                                          | tempest_6502/R_W_n_i_reg_2                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_6MHz_OBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_6MHz_OBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/p_0_in0_in                       |                                                                                                                                                                                                                                                          | vg_top/FSM/S0_1                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  vg_top/FSM/binary_scale_reg[1]              |                                                                                                                                                                                                                                                          | vg_top/FSM/binary_scale_reg[1]_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  vg_top/FSM/binary_scale_reg[0]              |                                                                                                                                                                                                                                                          | vg_top/FSM/binary_scale_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_20                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_8                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_22                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_10                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_26                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_14                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_6MHz_OBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_21                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_9                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_11                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_23                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_11                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_3                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_17                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_8                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_9                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_15                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_23                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_7                                                                                                                                                                                                             |                1 |              1 |         1.00 |
| ~VGGO_n_IBUF_BUFG                            |                                                                                                                                                                                                                                                          | tempest_6502/VGGO_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_15                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_3                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_14                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_6                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_21                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_18                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_5                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_26                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | vg_top/FSM/binary_scale_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_22                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_10                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_20                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  vg_top/FSM/binary_scale_reg[2]              |                                                                                                                                                                                                                                                          | vg_top/FSM/binary_scale_reg[2]_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  vg_top/FSM/strobe[2]                        |                                                                                                                                                                                                                                                          | tempest_6502/VGGO_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vg_top/FSM/strobe[2]                        |                                                                                                                                                                                                                                                          | tempest_6502/phi_2_reg_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  vg_top/VTC/count_enable_not_reg_LDC_i_1_n_0 |                                                                                                                                                                                                                                                          | vg_top/VTC/count_enable_not_reg_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  tempest_6502/phi_2_reg_0                    |                                                                                                                                                                                                                                                          | vg_top/VTC/HALT_reg_LDC_i_1_n_0                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_17                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_5                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  addr_dec/LD_n                               |                                                                                                                                                                                                                                                          | tempest_6502/phi_2_reg                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  vg_top/DATA_OUT/op_reg[2]_16                |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_4                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  MB/MB/control1/CLK_NOT                      |                                                                                                                                                                                                                                                          | MB/MB/control1/Q_i_2_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | vg_top/FSM/binary_scale_reg[1]_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | vg_top/FSM/binary_scale_reg[2]_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | vg_top/FSM/curr_state3                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  vg_top/FSM/avg0                             |                                                                                                                                                                                                                                                          | vg_top/DATA_OUT/op_reg[2]_12                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | vg_top/VTC/count_enable_not_reg_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | vg_top/VTC/VCTR_i_2_n_0                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
| ~vg_top/FSM_CNTRL/avg0_clk_reg_0             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  vg_top/FSM/strobe[1]                        |                                                                                                                                                                                                                                                          | tempest_6502/phi_2_reg_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_6MHz_OBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  vg_top/FSM/strobe[2]                        |                                                                                                                                                                                                                                                          | vg_top/VTC/HALT_reg_LDC_i_1_n_0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vg_top/DATA_OUT/SCALELD_not                 |                                                                                                                                                                                                                                                          | tempest_6502/phi_2_reg_0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_BUFG                                    | vg_top/VT/D[2]_i_1_n_0                                                                                                                                                                                                                                   | vg_top/DATA_OUT/op_reg[2]_0[1]                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_6MHz_OBUF_BUFG                          |                                                                                                                                                                                                                                                          | tempest_6502/RESET_n                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
| ~vg_top/FSM_CNTRL/state_clk                  |                                                                                                                                                                                                                                                          | tempest_6502/phi_2_reg_0                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  clk_BUFG                                    | vg_top/VT/B[3]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_BUFG                                    | vg_top/VTC/VCTR_reg_1[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clocks/CLK                                  |                                                                                                                                                                                                                                                          | tempest_6502/RESET_n                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  vg_top/FSM/avg0_clk_reg                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_BUFG                                    | vg_top/VT/C[3]_i_1_n_0                                                                                                                                                                                                                                   | vg_top/DATA_OUT/op_reg[2]_0[1]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM_not_reg_0[0]                                                                                                                                                                                                                             | vg_top/FSM/S0_1                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  RESET_n_IBUF_BUFG                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  clocks/clk32_to_clk96/CLKFX_OUT             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |         2.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  clk_6MHz_OBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  Phi_2_BUFG                                  |                                                                                                                                                                                                                                                          | MB/pk/PK1/ena_15k_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  Phi_2_BUFG                                  |                                                                                                                                                                                                                                                          | MB/pk/PK2/ena_15k_i_1__0_n_0                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/AD                                                                                                                                                                                                                                          | tempest_6502/RESET_n                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/BAH[7]_i_1_n_0                                                                                                                                                                                                                              | tempest_6502/RESET_n                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/DL                                                                                                                                                                                                                                          | tempest_6502/RESET_n                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/IR[7]_i_1_n_0                                                                                                                                                                                                                               | tempest_6502/RESET_n                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/PC[7]_i_1_n_0                                                                                                                                                                                                                               | tempest_6502/RESET_n                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/PC[15]_i_1_n_0                                                                                                                                                                                                                              | tempest_6502/RESET_n                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/S[7]_i_1_n_0                                                                                                                                                                                                                                | tempest_6502/RESET_n                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/Y[7]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/X[7]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  clk_6MHz_OBUF_BUFG                          | tempest_6502/p_1_out[7]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
| ~MB/MB/control1/counter_reg[1]               |                                                                                                                                                                                                                                                          | MB/MB/timer/BEGIN_NOT                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  Phi_2_BUFG                                  | MB/pk/PK2/pot_fin35_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Phi_2_BUFG                                  | MB/pk/PK2/pot_cnt0                                                                                                                                                                                                                                       | MB/pk/PK2/potgo                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Phi_2_BUFG                                  | MB/pk/PK1/pot_fin35_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Phi_2_BUFG                                  | MB/pk/PK1/pot_cnt0                                                                                                                                                                                                                                       | MB/pk/PK1/potgo                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[3].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[5].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[6].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[7].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[9].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[8].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK                                         | MB/MB/ALUs/J2/u2/u1/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[0].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[10].ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[11].ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[12].ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[13].ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[14].ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[15].ram/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[2].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[1].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  tempest_6502/BAH_reg[3]_0[0]                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  CLK                                         | MB/MB/ALUs/F_H2/u1/gen[4].ram/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  tempest_6502/BAH_reg[3]_1[0]                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  tempest_6502/BAH_reg[5]_0[0]                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  tempest_6502/E[0]                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM_not_reg_2[0]                                                                                                                                                                                                                             | vg_top/FSM/S0_1                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  clocks/clk32_to_clk96/CLKFX_OUT             | clk_BUFG                                                                                                                                                                                                                                                 | clocks/phi_counter[7]_i_1_n_0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
| ~addr_dec/IO_n                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_BUFG                                    | vg_top/VTC/NORM_not_reg_1[0]                                                                                                                                                                                                                             | vg_top/FSM/S0_1                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_6MHz_OBUF_BUFG                          | clocks/enable_counter_reg[1]_2[0]                                                                                                                                                                                                                        | tempest_6502/RESET_n                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  CLK                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_6MHz_OBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_6MHz_OBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_BUFG                                    | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_6MHz_OBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_BUFG                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |         3.33 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_BUFG                                    | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  vg_top/SP_PC/s0__0                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  vg_top/SP_PC/s1__0                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
| ~op[0]                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  vg_top/SP_PC/s2__0                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  vg_top/SP_PC/s3__0                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             13 |         4.33 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             13 |         3.25 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             13 |         4.33 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                8 |             15 |         1.88 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |         3.20 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               10 |             28 |         2.80 |
|  op[0]                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             28 |         3.11 |
|  clk_6MHz_OBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  clk_6MHz_OBUF_BUFG                          | clocks/Enable_OBUF                                                                                                                                                                                                                                       | tempest_6502/RESET_n                                                                                                                                                                                                                    |               20 |             30 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  op[0]                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               23 |             49 |         2.13 |
|  Phi_2_BUFG                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             66 |         4.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             67 |         2.23 |
|  op[0]                                       | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  op[0]                                       | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  op[0]                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  clk_6MHz_OBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               39 |            106 |         2.72 |
|  clk_BUFG                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               39 |            146 |         3.74 |
|  op[0]                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              369 |           1257 |         3.41 |
+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


