Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Apr 26 12:42:59 2025
| Host         : goodkook-VirtualBox running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file fir_wrapper_control_sets_placed.rpt
| Design       : fir_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           11 |
| Yes          | No                    | No                     |              72 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                      Enable Signal                                     |                                       Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  _014_       |                                                                                        | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_03_                                                  |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_00_                                         | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_04_                                               |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_00_                                         | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_06_                                               |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_00_                                         | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_05_                                               |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_00_                                         | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_03_                                               |                1 |              1 |         1.00 |
|  _014_       | u_fir/_02_                                                                             | ap_rst                                                                                       |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_0_    | ap_rst                                                                                       |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_0_ | ap_rst                                                                                       |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start                                     | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/flow_control_loop_pipe_sequential_init_U/_1_       |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start                                        | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/_1_          |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_01_                                            | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_05_                                                  |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_01_                                            | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_06_                                                  |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_01_                                            | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_07_                                                  |                1 |              1 |         1.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_01_                                            | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/_04_                                                  |                1 |              1 |         1.00 |
|  _014_       |                                                                                        | u_fir/grp_fir_Pipeline_SHIFTER_LOOP_fu_51/_02_                                               |                1 |              1 |         1.00 |
|  _015_       | _002_                                                                                  |                                                                                              |                1 |              2 |         2.00 |
|  _014_       | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start                                        |                                                                                              |                1 |              4 |         4.00 |
|  _015_       |                                                                                        |                                                                                              |                1 |              4 |         4.00 |
|  _015_       | _001_                                                                                  |                                                                                              |                1 |              4 |         4.00 |
|  _015_       | _003_                                                                                  |                                                                                              |                1 |              8 |         8.00 |
|  _014_       | u_fir/shift_reg_ce0                                                                    |                                                                                              |                4 |              8 |         2.00 |
|  _014_       | u_fir/ap_CS_fsm[0]                                                                     |                                                                                              |                1 |              8 |         8.00 |
|  _014_       | u_fir/shift_reg_ce1                                                                    |                                                                                              |                7 |              8 |         1.14 |
|  _014_       |                                                                                        | ap_rst                                                                                       |                4 |              9 |         2.25 |
|  _015_       | _018_[1]                                                                               |                                                                                              |                3 |             10 |         3.33 |
|  _014_       |                                                                                        | u_fir/grp_fir_Pipeline_MACC_LOOP_fu_59/flow_control_loop_pipe_sequential_init_U/ap_loop_init |                5 |             16 |         3.20 |
|  _015_       | _000_                                                                                  |                                                                                              |                6 |             20 |         3.33 |
|  _014_       |                                                                                        |                                                                                              |               30 |             69 |         2.30 |
+--------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


