$date
	Wed Jan  7 14:01:24 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dualportasynchronousram_tb $end
$var wire 8 ! dout_b [7:0] $end
$var wire 8 " dout_a [7:0] $end
$var reg 4 # addr_a [3:0] $end
$var reg 4 $ addr_b [3:0] $end
$var reg 8 % din_a [7:0] $end
$var reg 8 & din_b [7:0] $end
$var reg 1 ' we_a $end
$var reg 1 ( we_b $end
$scope module dut $end
$var wire 4 ) addr_a [3:0] $end
$var wire 4 * addr_b [3:0] $end
$var wire 1 + clk $end
$var wire 8 , din_a [7:0] $end
$var wire 8 - din_b [7:0] $end
$var wire 8 . dout_a [7:0] $end
$var wire 8 / dout_b [7:0] $end
$var wire 1 ' we_a $end
$var wire 1 ( we_b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
bx .
b0 -
b0 ,
z+
b0 *
b0 )
0(
0'
b0 &
b0 %
b0 $
b0 #
bx "
bx !
$end
#10
1'
b10101010 %
b10101010 ,
b10 #
b10 )
#20
0'
#30
b10 $
b10 *
#40
1(
b1010101 &
b1010101 -
b101 $
b101 *
#50
0(
#60
b101 #
b101 )
#70
1(
b100010 &
b100010 -
b1000 $
b1000 *
1'
b10001 %
b10001 ,
b111 #
b111 )
#80
0(
0'
#110
