


ARM Macro Assembler    Page 1 


    1 00000000         ;ÓÃµ½µÄ»ã±àÓï·¨
    2 00000000         ;EQU Ìæ»»Óï¾ä£¬ÀàËÆ#define
    3 00000000         ;EXTERN ÉùÃ÷Óï¾ä
    4 00000000         ;EXPORT µ¼³öÓï¾ä£»
    5 00000000         ;LDR    load register ×°ÔØÓï¾ä£¬ÀàËÆmov
    6 00000000         ;CBZ    ±È½Ï£¬Èç¹û½á¹ûÎª0 ¾Í×ªÒÆ
    7 00000000         ;STR    °ÑÒ»¸ö¼Ä´æÆ÷°´×Ö´æ´¢µ½´æ´¢Æ÷ÖÐ
    8 00000000         ;MSR    ÌØÊâ¼Ä´æÆ÷µÄÐ´Èë£¬±ÈÈçPSP
    9 00000000         ;CPSIE  Ê¹ÄÜPRIMASK
   10 00000000         ;CPSID  Ê§ÄÜPRIMASK
   11 00000000         ;SUB    ¼õ
   12 00000000         ;ADD    ¼Ó
   13 00000000         ;STM    ´æ´¢Èô¸É¼Ä´æÆ÷ÖÐµÄ×Öµ½Ò»Æ¬Á¬ÐøµÄµØÖ·¿Õ¼äÖÐ£¬×ÔÔö
                       ÐÍ
   14 00000000         ;LDM    ´ÓÒ»Æ¬Á¬ÐøµÄµØÖ·¿Õ¼äÖÐ¼ÓÔØ¶à¸ö×Öµ½Èô¸É¼Ä´æÆ÷
   15 00000000         ;B      ÎÞÌõ¼þ×ªÒÆ
   16 00000000         ;BL     Ìø×ª²¢Á´½ÓLR¼Ä´æÆ÷£¨ÓÃÓÚº¯Êý·µ»Ø£©£¨£©
   17 00000000         ;LR     Á´½Ó¼Ä´æÆ÷£¬ÔÚPCÖ¸ÕëÌø×ªµ½º¯ÊýÇ°£¬´æ´¢PCÖ¸ÕëµÄÖµ
                       
   18 00000000         ;END    »ã±àÓïÑÔ½áÊø
   19 00000000         ;MRS/MSR    ÓÃÓÚ¶Á/Ð´ÌØÊâ¹¦ÄÜ¼Ä´æÆ÷£¨PRIMASK¡¢FAULTMASK¡
                       ¢SP£©µ½Í¨ÓÃ¼Ä´æÆ÷ÖÐ
   20 00000000         ;=      Î±Ö¸Áî£¬¶¨Òå±êºÅËùÔÚµØÖ·»òÒ»¸ö³£Êý
   21 00000000         ;¸ü¶àÖ¸Áî²éÔÄCortexÈ¨ÍþÖ¸ÄÏ£¬×¢Òâ£ºÖ¸Áî¼¯Ö§³Öºó×º£¬Òò´ËÈ
                       ç¹ûÕÒ²»µ½ÍêÈ«Ò»ÖÂµÄÖ¸Áî£¬¿ÉÒÔ×¢ÒâÓÐÃ»ÓÐ½üËÆÆ¥ÅäµÄÖ¸Áî¡£
   22 00000000         
   23 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; ÖÐ¶Ï¿ØÖÆ¼°×´Ì¬¼Ä´
                                                            æÆ÷Interrupt contro
                                                            l state register.£¨
                                                            µÚ28bitÖÃ1ÉèÁ¢PendS
                                                            VÖÐ¶Ï£©
   24 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; PendSVµÄÓÅÏÈ¼¶¼Ä´
                                                            æÆ÷ (priority 14).
   25 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSVÓÅÏÈ¼¶ÖµPen
                                                            dSV priority value 
                                                            (lowest).
   26 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Ð´NVIC_PENDSVSETµ
                                                            ½NVIC_INT_CTRL¼´¿É´
                                                            ¥·¢PendSVÖÐ¶ÏValue 
                                                            to trigger PendSV e
                                                            xception.
   27 00000000         
   28 00000000         ;
   29 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   30 00000000                 THUMB                        ;THUMBÖ¸Áî¼¯£¿
   31 00000000                 REQUIRE8
   32 00000000                 PRESERVE8
   33 00000000         
   34 00000000         ;Íâ²¿±äÁ¿ÉùÃ÷
   35 00000000                 EXTERN           g_OS_CPU_ExceptStkBase



ARM Macro Assembler    Page 2 


   36 00000000                 EXTERN           g_OS_Tcb_CurP
   37 00000000                 EXTERN           g_OS_Tcb_HighRdyP
   38 00000000                 EXTERN           OSRdyGrp
   39 00000000                 EXTERN           OSRdyTbl
   40 00000000         
   41 00000000         ;º¯Êý½Ó¿Úµ¼³ö
   42 00000000                 EXPORT           OSCtxSw
   43 00000000                 EXPORT           OSStart_Asm
   44 00000000                 EXPORT           PendSV_Handler
   45 00000000                 EXPORT           OS_CPU_SR_Save
   46 00000000                 EXPORT           OS_CPU_SR_Restore
   47 00000000                 EXPORT           OS_GetHighRdyPrio
   48 00000000         
   49 00000000         OS_CPU_SR_Save
   50 00000000 F3EF 8010       MRS              R0, PRIMASK ; PRIMASKÊÇ1bitÖÐ¶Ï
                                                            ÑÚÂë¼Ä´æÆ÷£¬ÖÃ1Ê±¹Ø
                                                            ±Õ³ýFAULTºÍNMIÍâËùÓ
                                                            ÐÖÐ¶Ï£¬Ïàµ±ÓÚ±£´æÖÐ
                                                            ¶Ï¿ª¹Ø×´Ì¬
   51 00000004 B672            CPSID            I           ; ¹Ø±ÕËùÓÐÖÐ¶Ï
   52 00000006 4770            BX               LR          ; º¯Êý·µ»Ø¡£
   53 00000008         
   54 00000008         OS_CPU_SR_Restore
   55 00000008 F380 8810       MSR              PRIMASK, R0
   56 0000000C 4770            BX               LR
   57 0000000E         
   58 0000000E         ;ÉÏÏÂÎÄÇÐ»»£¨´¥·¢PendSVÖÐ¶Ï£©
   59 0000000E         ;Ë¼¿¼£ºuCOSÖÐOSCtxSwºÍOSIntCtxSwÓÐÊ²Ã´ÓÃ£¿ËûÃÇÎªÊ²Ã´Ãû×Ö
                       ÉÏÓÐÇø±ð¶øÄÚÈÝÉÏÈ´ÎÞÇø±ðÄØ£¿Ê²Ã´Çé¿öÏÂÄÚÈÝÉÏ»áÓÐÇø±ðÄØ£¿
                       
   60 0000000E         OSCtxSw
   61 0000000E 4821            LDR              R0, =NVIC_INT_CTRL 
                                                            ;NVIC_INT_CTRL´«R0
   62 00000010 F04F 5180       LDR              R1, =NVIC_PENDSVSET 
                                                            ;NVIC_PENDSVSET´«R1
                                                            
   63 00000014 6001            STR              R1, [R0]    ;R1µÄÖµ´æ´¢µ½R0Ëù´æ
                                                            µØÖ·Ö¸ÏòµÄÎ»ÖÃÖÐÈ¥£
                                                            ¨¼ä½ÓÑ°Ö·£©
   64 00000016 4770            BX               LR          ;º¯Êý·µ»Ø£¬PendSVÖÐ
                                                            ¶Ï±»Ðü¹Ò£¨Ê¹ÄÜ£©£¬µ
                                                            È´ý´¥·¢¡£Enable int
                                                            errupts at processo
                                                            r level
   65 00000018         
   66 00000018         ;OSÆô¶¯£¨³õÊ¼»¯PendSV£»³õÊ¼»¯PSP¡¢MSP£»Éè¶¨PendSV´¥·¢±êÖ
                       ¾£©
   67 00000018         OSStart_Asm
   68 00000018 481F            LDR              R0, =NVIC_SYSPRI14 ; ÅäÖÃPendSV
                                                            Òì³£µÄÓÅÏÈ¼¶£¨³õÊ¼»
                                                            ¯£©Set the PendSV e
                                                            xception priority
   69 0000001A F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
   70 0000001E 7001            STRB             R1, [R0]
   71 00000020         
   72 00000020 2000            MOVS             R0, #0      ; PSPÖ¸Õë³õÊ¼»¯Îª0¡
                                                            £Set the PSP to 0 f
                                                            or initial context 
                                                            switch call



ARM Macro Assembler    Page 3 


   73 00000022 F380 8809       MSR              PSP, R0
   74 00000026         
   75 00000026 481D            LDR              R0, =g_OS_CPU_ExceptStkBase ; M
                                                            SPÖ¸Õë³õÊ¼»¯Îªg_OS_
                                                            CPU_ExceptStkBase´¦
                                                            ¡£Initialize the MS
                                                            P to the OS_CPU_Exc
                                                            eptStkBase
   76 00000028 6801            LDR              R1, [R0]
   77 0000002A F381 8808       MSR              MSP, R1
   78 0000002E         
   79 0000002E 4819            LDR              R0, =NVIC_INT_CTRL ; ¼ûOSCtxSwº
                                                            ¯Êý½âÊÍ¡£Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   80 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET
   81 00000034 6001            STR              R1, [R0]
   82 00000036         
   83 00000036 B662            CPSIE            I           ; Ê¹ÄÜÖÐ¶Ï¡£Enable 
                                                            interrupts at proce
                                                            ssor level
   84 00000038         
   85 00000038         OSStartHang
   86 00000038 E7FE            B                OSStartHang ; Ò»¸öËÀÑ­»·£¬²»Ó¦¸
                                                            ÃÒ»Ö±ÔÚÕâÖ´ÐÐ¡£Shou
                                                            ld never get here
   87 0000003A         
   88 0000003A         
   89 0000003A         
   90 0000003A         PendSV_Handler
   91 0000003A B672            CPSID            I           ; ¹Ø±ÕÈ«¾ÖÖÐ¶Ï¡£Pre
                                                            vent interruption d
                                                            uring context switc
                                                            h
   92 0000003C F3EF 8009       MRS              R0, PSP     ; ¶ÁÈ¡PSPµ½R0¡£PSP 
                                                            is process stack po
                                                            inter
   93 00000040 B128            CBZ              R0, OS_CPU_PendSVHandler_nosave
 
                                                            ; ÅÐ¶ÏR0ÊÇ²»ÊÇ0£¬ÊÇ
                                                            0µÄ»°Ìø×ªµ½nosave±ê
                                                            Ç©È¥£¬ÒòÎªÊÇ0ÔòÊÇÊ×
                                                            ´ÎÖ´ÐÐ
   94 00000042         ;£¬ÎÞÐè±£´æÉÏÎÄ£¬Ö±½ÓÇÐ»»ÏÂÎÄ¼´¿É¡£Skip register save th
                       e first time
   95 00000042         ;±£´æÉÏÎÄ
   96 00000042 3820            SUBS             R0, R0, #0x20 ; R0¼õ0x20=32ÍùµÍ
                                                            µØÖ·Æ«ÒÆ8¸ö¼Ä´æÆ÷*4
                                                            ×Ö½Ú³¤¶È£¬ÒÔ±£´æÊ£Ó
                                                            àµÄ8¸ö¼Ä´æÆ÷¡£R0 = 
                                                            R0 - 0x20; Save rem
                                                            aining regs r4-11 o
                                                            n process stack
   97 00000044 E880 0FF0       STM              R0, {R4-R11} ; ½«R4-R11µÄÊý¾Ý´æ
                                                            ´¢µ½R0Ëù±ê¼Ç¿ªÊ¼µÄµ
                                                            ØÖ·ÖÐÈ¥£¬Ã¿´Î´æ´¢»á
                                                            µ¼ÖÂµØÖ·+4£¬µ«R0±¾É
                                                            í²»±ä¡£ËµÃ÷£ºÔÚ½øÖÐ



ARM Macro Assembler    Page 4 


                                                            ¶ÏÊ±PSPÖ¸Õë»á×Ô¶¯Ëæ
                                                            ×ÅÈëÕ»Æ«ÒÆ£¬µ«ÊÇÎÒÃ
                                                            ÇµÄÈÎÎñ¿ØÖÆ¿éÀïµÄÕ»
                                                            Ö¸Õë±äÁ¿²»»á×Ô¶¯±ä»
                                                            ¯£¬Òò´ËÒªÊÖ¶¯°ÑËüµ÷
                                                            ÕûÒ»ÏÂ
   98 00000048         
   99 00000048 4915            LDR              R1, =g_OS_Tcb_CurP ; °Ñg_OS_Tcb
                                                            _CurPµØÖ·´«¸øR1£¬g_
                                                            OS_Tcb_CurPÖ¸ÏòµÄÊÇ
                                                            Ò»¸öTCB½á¹¹
  100 0000004A 6809            LDR              R1, [R1]    ; ¼ä½ÓÑ°Ö·£¬»ñÈ¡TCB
                                                            ½á¹¹£¬¸Ã½á¹¹ÌåµÄµÚÒ
                                                            »¸ö±äÁ¿¾ÍÊÇ´æÕ»Ö¸Õë
                                                            £¨Õ»¶¥µØÖ·£©µÄ±äÁ¿£
                                                            ©Òò´ËÆäÊµÊÇ´«µÄ´æÕ»
                                                            Ö¸ÕëµÄ±äÁ¿OSTCBCur-
                                                            >OSTCBStkPtr = SP;
  101 0000004C 6008            STR              R0, [R1]    ; »ñÈ¡´æÕ»Ö¸ÕëµÄ±äÁ
                                                            ¿£¬²¢½«µ±Ç°PSPÖ¸Õë´
                                                            æ½øÈ¥£¬ÉÏÎÄ±£´æÍê³É
                                                            ¡£R0 is SP of proce
                                                            ss being switched o
                                                            ut
  102 0000004E         
  103 0000004E         ;ÇÐ»»ÏÂÎÄ                                   ; At this po
                       int, entire context of process has been saved
  104 0000004E         OS_CPU_PendSVHandler_nosave
  105 0000004E 4814            LDR              R0, =g_OS_Tcb_CurP ; »ñÈ¡´æ´¢µ±
                                                            Ç°ÈÎÎñ¿ØÖÆ¿éµØÖ·µÄ±
                                                            äÁ¿£¬OSTCBCur  = OS
                                                            TCBHighRdy;  £¨×¢Òâ
                                                            ¡°µØÖ·¡±Á½¸ö×ÖµÄÎ»Ö
                                                            Ã£©
  106 00000050 4914            LDR              R1, =g_OS_Tcb_HighRdyP ; »ñÈ¡´æ
                                                            ´¢¾ÍÐ÷ÈÎÎñ¿ØÖÆ¿éµØÖ
                                                            ·µÄ±äÁ¿
  107 00000052 680A            LDR              R2, [R1]    ; »ñÈ¡¾ÍÐ÷ÈÎÎñ¿ØÖÆ¿
                                                            éµØÖ·£¬´æÈëR2
  108 00000054 6002            STR              R2, [R0]    ; ½«¾ÍÐ÷ÈÎÎñ¿ØÖÆ¿éµ
                                                            ØÖ·¸³Öµ¸øµ±Ç°ÈÎÎñ¿Ø
                                                            ÖÆ¿é£¨Ë¢ÐÂµ±Ç°ÈÎÎñ£
                                                            ©
  109 00000056         
  110 00000056 6810            LDR              R0, [R2]    ; »ñÈ¡Õ»¶¥µØÖ·²¢¼ÓÔ
                                                            Ø½øR0¡£R0 is new pr
                                                            ocess SP; SP = OSTC
                                                            BHighRdy->OSTCBStkP
                                                            tr;
  111 00000058         
  112 00000058 E890 0FF0       LDM              R0, {R4-R11} ; ½«R0Ëù±êµØÖ·¿ªÊ¼
                                                            µÄÊý¾ÝÒÀ´Î¶ÁÈë8¸ö¼Ä
                                                            ´æÆ÷R4-R11¡£Ã¿¶ÁÒ»´
                                                            Î£¬µØÖ·»á+4£¨µ«R0²»
                                                            ±ä£©¡£Restore r4-11
                                                             from new process s
                                                            tack
  113 0000005C 3020            ADDS             R0, R0, #0x20 ; R0Ôö´ó0x20=32£¨
                                                            ÒòÎªÇ°Ãæ»Ö¸´ÁË8¸ö¼Ä



ARM Macro Assembler    Page 5 


                                                            ´æÆ÷£¬1¸ö¼Ä´æÆ÷Õ¼4B
                                                            yte£©
  114 0000005E         
  115 0000005E F380 8809       MSR              PSP, R0     ; ÐÂµÄR0£¨ÐÂµÄÕ»¶¥µ
                                                            ØÖ·£©´«¸øPSPÖ¸Õë¡£L
                                                            oad PSP with new pr
                                                            ocess SP  
  116 00000062 F04E 0E04       ORR              LR, LR, #0x04 ; ÖØÒª£ºÈ·±£Òì³£·
                                                            µ»ØºóÊ¹ÓÃPSPÖ¸Õë£¬¶
                                                            ø²»ÊÇMSPÖ¸Õë¡£LRºÍ0
                                                            x04»òÔËËãºó´æ´¢ÔÚLR
                                                            ÖÐ¡£µ±CM3ÏìÓ¦Òì³£ºó
                                                            LR½«±»ÖØÐÂ½âÊÍ£¬²»Ô
                                                            ÙÊÇÆÕÍ¨µÄ×Ó³ÌÐò·µ»Ø
                                                            Öµ£¬ÏêÏ¸½âÊÍ²Î¼û¡¶È
                                                            ¨ÍþÖ¸ÄÏ¡·µÚ¾ÅÕÂÔ¼Ç°
                                                            10Ò³ÄÚÈÝ¡£Ensure ex
                                                            ception return uses
                                                             process stack
  117 00000066         
  118 00000066 B662            CPSIE            I           ; Æô¶¯ÖÐ¶Ï
  119 00000068 4770            BX               LR          ; ·µ»Ø×Ó³ÌÐòExcepti
                                                            on return will rest
                                                            ore remaining conte
                                                            xt
  120 0000006A         
  121 0000006A         OS_GetHighRdyPrio
  122 0000006A 480F            LDR              R0, =OSRdyGrp
  123 0000006C 6800            LDR              R0, [R0]
  124 0000006E FA90 F0A0       RBIT             R0, R0      ;ÇóOSRdyGrp
  125 00000072 FAB0 F080       CLZ              R0, R0
  126 00000076 4601            MOV              R1, R0      ;±£´æ¾ÍÐ÷×éµ½R1
  127 00000078         
  128 00000078 480C            LDR              R0, =OSRdyTbl ;Çó¾ÍÐ÷Î»
  129 0000007A 4408            ADD              R0, R1
  130 0000007C 6800            LDR              R0, [R0]
  131 0000007E FA90 F0A0       RBIT             R0, R0
  132 00000082 FAB0 F080       CLZ              R0, R0
  133 00000086         
  134 00000086 F04F 0308       MOV              R3, #8
  135 0000008A FB01 F103       MUL              R1, R3
  136 0000008E 4408            ADD              R0, R1
  137 00000090 4770            BX               LR
  138 00000092         
  139 00000092                 END
              00 00 E000ED04 
              E000ED22 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=..\..\output\os_port.d -o..\..\output\os_port.o -I.\RTE\_Led -I"C:
\Program Files\0Software\Keil_v5\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include" 
-I"C:\Program Files\0Software\Keil_v5\Arm\Packs\Keil\STM32F1xx_DFP\2.3.0\Device
\Include" --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 5
28" --predefine="_RTE_ SETA 1" --predefine="STM32F10X_MD SETA 1" --list=..\..\l
isting\os_port.lst ..\..\User\os_port.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 29 in file ..\..\User\os_port.asm
   Uses
      None
Comment: .text unused
OSCtxSw 0000000E

Symbol: OSCtxSw
   Definitions
      At line 60 in file ..\..\User\os_port.asm
   Uses
      At line 42 in file ..\..\User\os_port.asm
Comment: OSCtxSw used once
OSStartHang 00000038

Symbol: OSStartHang
   Definitions
      At line 85 in file ..\..\User\os_port.asm
   Uses
      At line 86 in file ..\..\User\os_port.asm
Comment: OSStartHang used once
OSStart_Asm 00000018

Symbol: OSStart_Asm
   Definitions
      At line 67 in file ..\..\User\os_port.asm
   Uses
      At line 43 in file ..\..\User\os_port.asm
Comment: OSStart_Asm used once
OS_CPU_PendSVHandler_nosave 0000004E

Symbol: OS_CPU_PendSVHandler_nosave
   Definitions
      At line 104 in file ..\..\User\os_port.asm
   Uses
      At line 93 in file ..\..\User\os_port.asm
Comment: OS_CPU_PendSVHandler_nosave used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 54 in file ..\..\User\os_port.asm
   Uses
      At line 46 in file ..\..\User\os_port.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 49 in file ..\..\User\os_port.asm
   Uses
      At line 45 in file ..\..\User\os_port.asm
Comment: OS_CPU_SR_Save used once
OS_GetHighRdyPrio 0000006A

Symbol: OS_GetHighRdyPrio



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 121 in file ..\..\User\os_port.asm
   Uses
      At line 47 in file ..\..\User\os_port.asm
Comment: OS_GetHighRdyPrio used once
PendSV_Handler 0000003A

Symbol: PendSV_Handler
   Definitions
      At line 90 in file ..\..\User\os_port.asm
   Uses
      At line 44 in file ..\..\User\os_port.asm
Comment: PendSV_Handler used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 23 in file ..\..\User\os_port.asm
   Uses
      At line 61 in file ..\..\User\os_port.asm
      At line 79 in file ..\..\User\os_port.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 26 in file ..\..\User\os_port.asm
   Uses
      At line 62 in file ..\..\User\os_port.asm
      At line 80 in file ..\..\User\os_port.asm

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 25 in file ..\..\User\os_port.asm
   Uses
      At line 69 in file ..\..\User\os_port.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 24 in file ..\..\User\os_port.asm
   Uses
      At line 68 in file ..\..\User\os_port.asm
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSRdyGrp 00000000

Symbol: OSRdyGrp
   Definitions
      At line 38 in file ..\..\User\os_port.asm
   Uses
      At line 122 in file ..\..\User\os_port.asm
Comment: OSRdyGrp used once
OSRdyTbl 00000000

Symbol: OSRdyTbl
   Definitions
      At line 39 in file ..\..\User\os_port.asm
   Uses
      At line 128 in file ..\..\User\os_port.asm
Comment: OSRdyTbl used once
g_OS_CPU_ExceptStkBase 00000000

Symbol: g_OS_CPU_ExceptStkBase
   Definitions
      At line 35 in file ..\..\User\os_port.asm
   Uses
      At line 75 in file ..\..\User\os_port.asm
Comment: g_OS_CPU_ExceptStkBase used once
g_OS_Tcb_CurP 00000000

Symbol: g_OS_Tcb_CurP
   Definitions
      At line 36 in file ..\..\User\os_port.asm
   Uses
      At line 99 in file ..\..\User\os_port.asm
      At line 105 in file ..\..\User\os_port.asm

g_OS_Tcb_HighRdyP 00000000

Symbol: g_OS_Tcb_HighRdyP
   Definitions
      At line 37 in file ..\..\User\os_port.asm
   Uses
      At line 106 in file ..\..\User\os_port.asm
Comment: g_OS_Tcb_HighRdyP used once
5 symbols
354 symbols in table
