$date
	Tue Jan 07 10:03:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Ripple_Counter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clock $end
$scope module I0 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clock $end
$var wire 4 % Q [3:0] $end
$scope module I0 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clock $end
$var reg 1 & Q $end
$upscope $end
$scope module I1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ' clock $end
$var reg 1 ( Q $end
$upscope $end
$scope module I2 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ) clock $end
$var reg 1 * Q $end
$upscope $end
$scope module I3 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 + clock $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
b0 %
0$
1#
0"
b0 !
$end
#1
1$
#2
1'
b1 !
b1 %
1&
0$
1"
#3
1$
#4
1)
1(
0'
b10 !
b10 %
0&
0$
#5
1$
#6
1'
b11 !
b11 %
1&
0$
#7
1$
#8
1+
1*
0)
0(
0'
b100 !
b100 %
0&
0$
#9
1$
#10
1'
b101 !
b101 %
1&
0$
