<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Transaction Level Modeling and Synthesis</AwardTitle>
<AwardEffectiveDate>07/01/2003</AwardEffectiveDate>
<AwardExpirationDate>06/30/2007</AwardExpirationDate>
<AwardTotalIntnAmount>255000.00</AwardTotalIntnAmount>
<AwardAmount>262500</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010600</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Abstract:&lt;br/&gt;Over the last twenty years digital system design has gone from LSI circuits of about 10,000 gates to current designs with 10-20M gates. During this time the basic design abstraction has gone from graph based to language based using RT-level specifications. Despite numerous attempts, high level representations have not provided a practical mechanism for system level design abstraction. In this work, we are side stepping conventional behavioral approaches and are creating a new synthesis abstraction at the transaction architectural level. Fundamentally, transactions have constrained sequential and functional behavior but allow alternative construction and communication freedom. Using techniques developed for formal verification as a basis, the proposed framework promises to link architectural level modeling with sequentially constrained RT-level design. Thus, difficult trade-offs at the system level which require detailed sequential modeling can be represented within an optimization framework. The project will construct prototype tools producing RT-level output suitable for conventional synthesis as both driver and evaluation of the techniques. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>06/25/2003</MinAmdLetterDate>
<MaxAmdLetterDate>05/24/2006</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0306646</AwardID>
<Investigator>
<FirstName>Forrest</FirstName>
<LastName>Brewer</LastName>
<EmailAddress>forrest@ece.ucsb.edu</EmailAddress>
<StartDate>06/25/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of California-Santa Barbara</Name>
<CityName>Santa Barbara</CityName>
<ZipCode>931062050</ZipCode>
<PhoneNumber>8058934188</PhoneNumber>
<StreetAddress>Office of Research</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramReference>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
