INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ckj/git_dir/TyTAN/TrustLite_v1/project_1.srcs/sim_1/imports/apb/apb_uart_sv/uart_interrupt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
