#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a410468fc0 .scope module, "cpu_tb" "cpu_tb" 2 5;
 .timescale -9 -12;
v0x55a41048da20_0 .var "clock", 0 0;
v0x55a41048db10_0 .net "f_zero", 0 0, L_0x55a41049e3e0;  1 drivers
v0x55a41048dbe0_0 .var/i "i", 31 0;
v0x55a41048dcb0_0 .var "op", 3 0;
v0x55a41048dd80_0 .var "raA", 4 0;
v0x55a41048de20_0 .var "raB", 4 0;
v0x55a41048def0_0 .net "rdA", 31 0, v0x55a41048d4c0_0;  1 drivers
v0x55a41048dfe0_0 .net "rdB", 31 0, v0x55a41048d580_0;  1 drivers
v0x55a41048e0f0_0 .var "reset", 0 0;
v0x55a41048e190_0 .var "wa", 4 0;
v0x55a41048e230_0 .net "wd", 31 0, v0x55a41048c670_0;  1 drivers
v0x55a41048e2d0_0 .var "wen", 0 0;
E_0x55a4104509f0/0 .event edge, v0x55a41048d2b0_0, v0x55a41048d390_0, v0x55a410465fa0_0, v0x55a41048c4d0_0;
v0x55a41048cd30_0 .array/port v0x55a41048cd30, 0;
v0x55a41048cd30_1 .array/port v0x55a41048cd30, 1;
E_0x55a4104509f0/1 .event edge, v0x55a41048d6c0_0, v0x55a41048d860_0, v0x55a41048cd30_0, v0x55a41048cd30_1;
v0x55a41048cd30_2 .array/port v0x55a41048cd30, 2;
v0x55a41048cd30_3 .array/port v0x55a41048cd30, 3;
v0x55a41048cd30_4 .array/port v0x55a41048cd30, 4;
v0x55a41048cd30_5 .array/port v0x55a41048cd30, 5;
E_0x55a4104509f0/2 .event edge, v0x55a41048cd30_2, v0x55a41048cd30_3, v0x55a41048cd30_4, v0x55a41048cd30_5;
v0x55a41048cd30_6 .array/port v0x55a41048cd30, 6;
v0x55a41048cd30_7 .array/port v0x55a41048cd30, 7;
v0x55a41048cd30_8 .array/port v0x55a41048cd30, 8;
v0x55a41048cd30_9 .array/port v0x55a41048cd30, 9;
E_0x55a4104509f0/3 .event edge, v0x55a41048cd30_6, v0x55a41048cd30_7, v0x55a41048cd30_8, v0x55a41048cd30_9;
v0x55a41048cd30_10 .array/port v0x55a41048cd30, 10;
v0x55a41048cd30_11 .array/port v0x55a41048cd30, 11;
v0x55a41048cd30_12 .array/port v0x55a41048cd30, 12;
v0x55a41048cd30_13 .array/port v0x55a41048cd30, 13;
E_0x55a4104509f0/4 .event edge, v0x55a41048cd30_10, v0x55a41048cd30_11, v0x55a41048cd30_12, v0x55a41048cd30_13;
v0x55a41048cd30_14 .array/port v0x55a41048cd30, 14;
v0x55a41048cd30_15 .array/port v0x55a41048cd30, 15;
v0x55a41048cd30_16 .array/port v0x55a41048cd30, 16;
v0x55a41048cd30_17 .array/port v0x55a41048cd30, 17;
E_0x55a4104509f0/5 .event edge, v0x55a41048cd30_14, v0x55a41048cd30_15, v0x55a41048cd30_16, v0x55a41048cd30_17;
v0x55a41048cd30_18 .array/port v0x55a41048cd30, 18;
v0x55a41048cd30_19 .array/port v0x55a41048cd30, 19;
v0x55a41048cd30_20 .array/port v0x55a41048cd30, 20;
v0x55a41048cd30_21 .array/port v0x55a41048cd30, 21;
E_0x55a4104509f0/6 .event edge, v0x55a41048cd30_18, v0x55a41048cd30_19, v0x55a41048cd30_20, v0x55a41048cd30_21;
v0x55a41048cd30_22 .array/port v0x55a41048cd30, 22;
v0x55a41048cd30_23 .array/port v0x55a41048cd30, 23;
v0x55a41048cd30_24 .array/port v0x55a41048cd30, 24;
v0x55a41048cd30_25 .array/port v0x55a41048cd30, 25;
E_0x55a4104509f0/7 .event edge, v0x55a41048cd30_22, v0x55a41048cd30_23, v0x55a41048cd30_24, v0x55a41048cd30_25;
v0x55a41048cd30_26 .array/port v0x55a41048cd30, 26;
v0x55a41048cd30_27 .array/port v0x55a41048cd30, 27;
v0x55a41048cd30_28 .array/port v0x55a41048cd30, 28;
v0x55a41048cd30_29 .array/port v0x55a41048cd30, 29;
E_0x55a4104509f0/8 .event edge, v0x55a41048cd30_26, v0x55a41048cd30_27, v0x55a41048cd30_28, v0x55a41048cd30_29;
v0x55a41048cd30_30 .array/port v0x55a41048cd30, 30;
v0x55a41048cd30_31 .array/port v0x55a41048cd30, 31;
E_0x55a4104509f0/9 .event edge, v0x55a41048cd30_30, v0x55a41048cd30_31;
E_0x55a4104509f0 .event/or E_0x55a4104509f0/0, E_0x55a4104509f0/1, E_0x55a4104509f0/2, E_0x55a4104509f0/3, E_0x55a4104509f0/4, E_0x55a4104509f0/5, E_0x55a4104509f0/6, E_0x55a4104509f0/7, E_0x55a4104509f0/8, E_0x55a4104509f0/9;
S_0x55a410469290 .scope module, "alu" "ALU" 2 20, 3 10 0, S_0x55a410468fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "inA";
    .port_info 3 /INPUT 32 "inB";
    .port_info 4 /INPUT 4 "op";
P_0x55a41042ec40 .param/l "ADD" 0 3 14, C4<0010>;
P_0x55a41042ec80 .param/l "AND" 0 3 12, C4<0000>;
P_0x55a41042ecc0 .param/l "N" 0 3 11, +C4<00000000000000000000000000100000>;
P_0x55a41042ed00 .param/l "NOR" 0 3 17, C4<1100>;
P_0x55a41042ed40 .param/l "OR" 0 3 13, C4<0001>;
P_0x55a41042ed80 .param/l "SLT" 0 3 16, C4<0111>;
P_0x55a41042edc0 .param/l "SUB" 0 3 15, C4<0110>;
L_0x7f561ebae018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a410465e20_0 .net/2u *"_ivl_0", 31 0, L_0x7f561ebae018;  1 drivers
v0x55a410465fa0_0 .net "inA", 31 0, v0x55a41048d4c0_0;  alias, 1 drivers
v0x55a41048c4d0_0 .net "inB", 31 0, v0x55a41048d580_0;  alias, 1 drivers
v0x55a41048c590_0 .net "op", 3 0, v0x55a41048dcb0_0;  1 drivers
v0x55a41048c670_0 .var "out", 31 0;
v0x55a41048c7a0_0 .net "zero", 0 0, L_0x55a41049e3e0;  alias, 1 drivers
E_0x55a41045b050 .event edge, v0x55a41048c590_0, v0x55a410465fa0_0, v0x55a41048c4d0_0;
L_0x55a41049e3e0 .cmp/eq 32, v0x55a41048c670_0, L_0x7f561ebae018;
S_0x55a41048c900 .scope module, "regs" "RegFile" 2 17, 3 44 0, S_0x55a410468fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
v0x55a41048cc50_0 .net "clock", 0 0, v0x55a41048da20_0;  1 drivers
v0x55a41048cd30 .array "data", 0 31, 4 0;
v0x55a41048d1f0_0 .var/i "i", 31 0;
v0x55a41048d2b0_0 .net "raA", 4 0, v0x55a41048dd80_0;  1 drivers
v0x55a41048d390_0 .net "raB", 4 0, v0x55a41048de20_0;  1 drivers
v0x55a41048d4c0_0 .var "rdA", 31 0;
v0x55a41048d580_0 .var "rdB", 31 0;
v0x55a41048d620_0 .net "reset", 0 0, v0x55a41048e0f0_0;  1 drivers
v0x55a41048d6c0_0 .net "wa", 4 0, v0x55a41048e190_0;  1 drivers
v0x55a41048d7a0_0 .net "wd", 31 0, v0x55a41048c670_0;  alias, 1 drivers
v0x55a41048d860_0 .net "wen", 0 0, v0x55a41048e2d0_0;  1 drivers
E_0x55a41045a6e0 .event negedge, v0x55a41048d620_0, v0x55a41048cc50_0;
    .scope S_0x55a41048c900;
T_0 ;
    %wait E_0x55a41045a6e0;
    %load/vec4 v0x55a41048d620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a41048d1f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55a41048d1f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x55a41048d1f0_0;
    %store/vec4a v0x55a41048cd30, 4, 0;
    %load/vec4 v0x55a41048d1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a41048d1f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a41048d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55a41048d7a0_0;
    %pad/u 5;
    %load/vec4 v0x55a41048d6c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55a41048cd30, 4, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55a41048d2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a41048cd30, 4;
    %pad/u 32;
    %store/vec4 v0x55a41048d4c0_0, 0, 32;
T_0.5 ;
    %load/vec4 v0x55a41048d390_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a41048cd30, 4;
    %pad/u 32;
    %store/vec4 v0x55a41048d580_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a410469290;
T_1 ;
    %wait E_0x55a41045b050;
    %load/vec4 v0x55a41048c590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x55a410465fa0_0;
    %load/vec4 v0x55a41048c4d0_0;
    %and;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x55a410465fa0_0;
    %load/vec4 v0x55a41048c4d0_0;
    %or;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x55a410465fa0_0;
    %load/vec4 v0x55a41048c4d0_0;
    %add;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x55a410465fa0_0;
    %load/vec4 v0x55a41048c4d0_0;
    %sub;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x55a410465fa0_0;
    %load/vec4 v0x55a41048c4d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x55a410465fa0_0;
    %load/vec4 v0x55a41048c4d0_0;
    %or;
    %inv;
    %store/vec4 v0x55a41048c670_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a410468fc0;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a410468fc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a41048da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a41048e0f0_0, 0, 1;
    %delay 8500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a41048e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a41048dbe0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55a41048dbe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55a41048dbe0_0;
    %pad/s 5;
    %ix/getv/s 4, v0x55a41048dbe0_0;
    %store/vec4a v0x55a41048cd30, 4, 0;
    %load/vec4 v0x55a41048dbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a41048dbe0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a41048e2d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a41048dd80_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55a41048de20_0, 0, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a41048dcb0_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x55a41048e190_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a41048e2d0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a41048e2d0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55a41048dd80_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55a41048de20_0, 0, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a41048dcb0_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55a41048e190_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a41048e2d0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a41048e2d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55a410468fc0;
T_3 ;
    %wait E_0x55a4104509f0;
    %load/vec4 v0x55a41048e190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a41048cd30, 4;
    %vpi_call 2 49 "$display", "raA: %d raB: %d rdA: %d rdB: %d wa: %d wen: %d, value: %d", v0x55a41048dd80_0, v0x55a41048de20_0, v0x55a41048def0_0, v0x55a41048dfe0_0, v0x55a41048e190_0, v0x55a41048e2d0_0, S<0,vec4,u5> {1 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a410468fc0;
T_4 ;
    %delay 80000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55a410468fc0;
T_5 ;
    %delay 1000, 0;
    %load/vec4 v0x55a41048da20_0;
    %inv;
    %store/vec4 v0x55a41048da20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./library.v";
