# Generated by Yosys 0.10+40 (git sha1 5cebf6a8, clang 8.0.0-3 -fPIC -Os)
autoidx 639
attribute \dynports 1
attribute \hdlname "\\Octopos_reset_module_v1_0_S00_AXI"
attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:4.2-554.11"
module $paramod$114b39599d2a39317ef2d59db5028e7002c676ba\Octopos_reset_module_v1_0_S00_AXI
  parameter \C_S_AXI_DATA_WIDTH 32
  parameter \C_S_AXI_ADDR_WIDTH 4
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:296.1-308.8"
  wire $0\first_reset_start[0:0]
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:348.34-348.54"
  wire width 7 $add$./Octopos_reset_module_v1_0_S00_AXI.v:348$104_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:371.40-371.66"
  wire width 7 $add$./Octopos_reset_module_v1_0_S00_AXI.v:371$111_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:518.24-518.51"
  wire $and$./Octopos_reset_module_v1_0_S00_AXI.v:518$137_Y
  wire $auto$opt_dff.cc:197:make_patterns_logic$547
  wire $auto$opt_dff.cc:197:make_patterns_logic$623
  wire $auto$opt_dff.cc:197:make_patterns_logic$632
  wire $auto$opt_dff.cc:222:make_patterns_logic$555
  wire $auto$opt_dff.cc:222:make_patterns_logic$558
  wire $auto$opt_dff.cc:222:make_patterns_logic$561
  wire $auto$opt_dff.cc:222:make_patterns_logic$564
  wire $auto$opt_dff.cc:222:make_patterns_logic$568
  wire $auto$opt_dff.cc:222:make_patterns_logic$571
  wire $auto$opt_dff.cc:222:make_patterns_logic$574
  wire $auto$opt_dff.cc:222:make_patterns_logic$577
  wire $auto$opt_dff.cc:222:make_patterns_logic$581
  wire $auto$opt_dff.cc:222:make_patterns_logic$584
  wire $auto$opt_dff.cc:222:make_patterns_logic$587
  wire $auto$opt_dff.cc:222:make_patterns_logic$590
  wire $auto$opt_dff.cc:222:make_patterns_logic$594
  wire $auto$opt_dff.cc:222:make_patterns_logic$597
  wire $auto$opt_dff.cc:222:make_patterns_logic$600
  wire $auto$opt_dff.cc:222:make_patterns_logic$603
  wire $auto$opt_dff.cc:256:combine_resets$612
  wire $auto$opt_dff.cc:256:combine_resets$619
  wire $auto$rtlil.cc:2312:Not$609
  wire $auto$rtlil.cc:2312:Not$611
  wire $auto$rtlil.cc:2312:Not$618
  wire width 32 $auto$rtlil.cc:3063:Anyseq$536
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.45-298.63"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:298$90_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.14-324.42"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$95_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.48-324.71"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$96_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:342.14-342.38"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$100_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:342.44-342.65"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$101_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:365.14-365.39"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$107_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:365.45-365.72"
  wire $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$108_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.41"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$49_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.57"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$50_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.66"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$51_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:163.19-163.45"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.39"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$62_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.56"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$63_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.65"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$64_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:230.24-230.50"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$65_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:230.24-230.65"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$66_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.10-298.64"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:298$91_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.13-324.72"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:324$97_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:342.13-342.66"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:342$102_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:365.13-365.73"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:365$109_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.40"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$121_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.55"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$123_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.69"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$124_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.85"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$125_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:470.12-470.41"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:470$130_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.12-501.40"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$133_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.12-501.55"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$135_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:507.17-507.43"
  wire $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:507$136_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:346.19-346.38"
  wire $lt$./Octopos_reset_module_v1_0_S00_AXI.v:346$103_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:369.19-369.44"
  wire $lt$./Octopos_reset_module_v1_0_S00_AXI.v:369$110_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.11-298.39"
  wire $ne$./Octopos_reset_module_v1_0_S00_AXI.v:298$89_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:382.13-382.40"
  wire $ne$./Octopos_reset_module_v1_0_S00_AXI.v:382$113_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:394.13-394.34"
  wire $ne$./Octopos_reset_module_v1_0_S00_AXI.v:394$115_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.24"
  wire $not$./Octopos_reset_module_v1_0_S00_AXI.v:154$48_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.23"
  wire $not$./Octopos_reset_module_v1_0_S00_AXI.v:208$61_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.44-436.55"
  wire $not$./Octopos_reset_module_v1_0_S00_AXI.v:436$122_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:470.12-470.24"
  wire $not$./Octopos_reset_module_v1_0_S00_AXI.v:470$129_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.44-501.55"
  wire $not$./Octopos_reset_module_v1_0_S00_AXI.v:501$134_Y
  wire $procmux$149_CMP
  wire $procmux$150_CMP
  wire $procmux$151_CMP
  wire $procmux$152_CMP
  wire $procmux$153_Y
  wire $procmux$156_Y
  wire $procmux$168_Y
  wire $procmux$179_Y
  wire $procmux$182_Y
  wire $procmux$242_CMP
  wire $procmux$283_CMP
  wire $procmux$317_CMP
  wire $procmux$354_CMP
  wire $procmux$443_Y
  wire $procmux$456_Y
  wire $procmux$462_Y
  wire $procmux$465_Y
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:86.14-86.18"
  wire input 25 \BUSY
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:84.14-84.25"
  wire output 23 \FIRST_RESET
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:85.14-85.24"
  wire input 24 \IN_RESET_N
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:87.14-87.29"
  wire input 26 \SYSTEM_SYNC_CLK
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:23.15-23.25"
  wire input 1 \S_AXI_ACLK
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:60.41-60.53"
  wire width 4 input 14 \S_AXI_ARADDR
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:25.15-25.28"
  wire input 2 \S_AXI_ARESETN
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:64.22-64.34"
  wire width 3 input 15 \S_AXI_ARPROT
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:70.16-70.29"
  wire output 17 \S_AXI_ARREADY
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:67.15-67.28"
  wire input 16 \S_AXI_ARVALID
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:27.41-27.53"
  wire width 4 input 3 \S_AXI_AWADDR
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:31.22-31.34"
  wire width 3 input 4 \S_AXI_AWPROT
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:37.16-37.29"
  wire output 6 \S_AXI_AWREADY
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:34.15-34.28"
  wire input 5 \S_AXI_AWVALID
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:58.15-58.27"
  wire input 13 \S_AXI_BREADY
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:52.23-52.34"
  wire width 2 output 11 \S_AXI_BRESP
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:55.16-55.28"
  wire output 12 \S_AXI_BVALID
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:72.42-72.53"
  wire width 32 output 18 \S_AXI_RDATA
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:81.15-81.27"
  wire input 21 \S_AXI_RREADY
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:75.23-75.34"
  wire width 2 output 19 \S_AXI_RRESP
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:78.16-78.28"
  wire output 20 \S_AXI_RVALID
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:39.41-39.52"
  wire width 32 input 7 \S_AXI_WDATA
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:49.16-49.28"
  wire output 10 \S_AXI_WREADY
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:43.45-43.56"
  wire width 4 input 8 \S_AXI_WSTRB
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:46.15-46.27"
  wire input 9 \S_AXI_WVALID
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:83.14-83.24"
  wire output 22 \USER_RESET
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:128.7-128.12"
  wire \aw_en
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:102.34-102.44"
  attribute \unused_bits "0 1"
  wire width 4 \axi_araddr
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:103.8-103.19"
  wire \axi_arready
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:97.34-97.44"
  attribute \unused_bits "0 1"
  wire width 4 \axi_awaddr
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:98.8-98.19"
  wire \axi_awready
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:100.15-100.24"
  wire width 2 \axi_bresp
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:101.8-101.18"
  wire \axi_bvalid
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:104.34-104.43"
  wire width 32 \axi_rdata
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:105.15-105.24"
  wire width 2 \axi_rresp
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:106.8-106.18"
  wire \axi_rvalid
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:99.8-99.18"
  wire \axi_wready
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:92.12-92.31"
  wire width 7 \first_reset_counter
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:91.6-91.23"
  wire \first_reset_start
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:120.34-120.46"
  wire width 32 \old_slv_reg0
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:89.13-89.24"
  wire width 32 \random_fuse
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:126.32-126.44"
  wire width 32 \reg_data_out
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:93.12-93.25"
  wire width 7 \reset_counter
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:119.31-119.39"
  wire width 32 \slv_reg0
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:121.31-121.39"
  wire width 32 \slv_reg1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:122.31-122.39"
  wire width 32 \slv_reg2
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:123.31-123.39"
  wire width 32 \slv_reg3
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:124.8-124.20"
  wire \slv_reg_rden
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:125.8-125.20"
  wire \slv_reg_wren
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:90.6-90.22"
  wire \user_reset_start
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:348.34-348.54"
  cell $add $add$./Octopos_reset_module_v1_0_S00_AXI.v:348$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \reset_counter
    connect \B 1'1
    connect \Y $add$./Octopos_reset_module_v1_0_S00_AXI.v:348$104_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:371.40-371.66"
  cell $add $add$./Octopos_reset_module_v1_0_S00_AXI.v:371$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \first_reset_counter
    connect \B 1'1
    connect \Y $add$./Octopos_reset_module_v1_0_S00_AXI.v:371$111_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:518.24-518.51"
  cell $and $and$./Octopos_reset_module_v1_0_S00_AXI.v:518$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_arready
    connect \B \S_AXI_ARVALID
    connect \Y $and$./Octopos_reset_module_v1_0_S00_AXI.v:518$137_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:518.24-518.65"
  cell $and $and$./Octopos_reset_module_v1_0_S00_AXI.v:518$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$./Octopos_reset_module_v1_0_S00_AXI.v:518$137_Y
    connect \B $not$./Octopos_reset_module_v1_0_S00_AXI.v:501$134_Y
    connect \Y \slv_reg_rden
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:145.2-173.5"
  cell $sdffe $auto$ff.cc:262:slice$546
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \S_AXI_ACLK
    connect \D $procmux$465_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$547
    connect \Q \aw_en
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:145.2-173.5"
  cell $sdff $auto$ff.cc:262:slice$549
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \S_AXI_ACLK
    connect \D $procmux$456_Y
    connect \Q \axi_awready
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:179.2-193.5"
  cell $sdffe $auto$ff.cc:262:slice$551
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_AWADDR
    connect \EN $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$51_Y
    connect \Q \axi_awaddr
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:200.2-221.5"
  cell $sdff $auto$ff.cc:262:slice$552
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \S_AXI_ACLK
    connect \D $procmux$443_Y
    connect \Q \axi_wready
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$554
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [7:0]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$555
    connect \Q \slv_reg3 [7:0]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$557
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [15:8]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$558
    connect \Q \slv_reg3 [15:8]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$560
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [23:16]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$561
    connect \Q \slv_reg3 [23:16]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$563
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [31:24]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$564
    connect \Q \slv_reg3 [31:24]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$567
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [7:0]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$568
    connect \Q \slv_reg2 [7:0]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$570
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [15:8]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$571
    connect \Q \slv_reg2 [15:8]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$573
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [23:16]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$574
    connect \Q \slv_reg2 [23:16]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$576
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [31:24]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$577
    connect \Q \slv_reg2 [31:24]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$580
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [7:0]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$581
    connect \Q \slv_reg1 [7:0]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$583
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [15:8]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$584
    connect \Q \slv_reg1 [15:8]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$586
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [23:16]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$587
    connect \Q \slv_reg1 [23:16]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$589
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [31:24]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$590
    connect \Q \slv_reg1 [31:24]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$593
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [7:0]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$594
    connect \Q \slv_reg0 [7:0]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$596
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [15:8]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$597
    connect \Q \slv_reg0 [15:8]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$599
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [23:16]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$600
    connect \Q \slv_reg0 [23:16]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:232.2-293.5"
  cell $sdffe $auto$ff.cc:262:slice$602
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_WDATA [31:24]
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$603
    connect \Q \slv_reg0 [31:24]
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:296.1-308.8"
  cell $dffe $auto$ff.cc:262:slice$605
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \SYSTEM_SYNC_CLK
    connect \D 32'11011110101011011011111011101111
    connect \EN $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:298$91_Y
    connect \Q \random_fuse
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:310.1-320.5"
  cell $sdff $auto$ff.cc:262:slice$606
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \S_AXI_ACLK
    connect \D \slv_reg0
    connect \Q \old_slv_reg0
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:334.1-355.5"
  cell $sdff $auto$ff.cc:262:slice$607
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 7'0000000
    parameter \WIDTH 7
    connect \CLK \S_AXI_ACLK
    connect \D $add$./Octopos_reset_module_v1_0_S00_AXI.v:348$104_Y
    connect \Q \reset_counter
    connect \SRST $auto$opt_dff.cc:256:combine_resets$612
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:357.1-378.5"
  cell $sdff $auto$ff.cc:262:slice$614
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 7'0000000
    parameter \WIDTH 7
    connect \CLK \S_AXI_ACLK
    connect \D $add$./Octopos_reset_module_v1_0_S00_AXI.v:371$111_Y
    connect \Q \first_reset_counter
    connect \SRST $auto$opt_dff.cc:256:combine_resets$619
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:427.2-452.5"
  cell $sdffe $auto$ff.cc:262:slice$622
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \S_AXI_ACLK
    connect \D $procmux$182_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$623
    connect \Q \axi_bvalid
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:427.2-452.5"
  cell $sdffe $auto$ff.cc:262:slice$626
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \S_AXI_ACLK
    connect \D 2'00
    connect \EN $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$125_Y
    connect \Q \axi_bresp
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:461.2-482.5"
  cell $sdff $auto$ff.cc:262:slice$627
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \S_AXI_ACLK
    connect \D $procmux$168_Y
    connect \Q \axi_arready
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:461.2-482.5"
  cell $sdffe $auto$ff.cc:262:slice$629
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \S_AXI_ACLK
    connect \D \S_AXI_ARADDR
    connect \EN $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:470$130_Y
    connect \Q \axi_araddr
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:492.2-513.5"
  cell $sdffe $auto$ff.cc:262:slice$631
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \S_AXI_ACLK
    connect \D $procmux$156_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$632
    connect \Q \axi_rvalid
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:492.2-513.5"
  cell $sdffe $auto$ff.cc:262:slice$635
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \S_AXI_ACLK
    connect \D 2'00
    connect \EN $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$135_Y
    connect \Q \axi_rresp
    connect \SRST \S_AXI_ARESETN
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:532.2-548.5"
  cell $sdffe $auto$ff.cc:262:slice$637
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \S_AXI_ACLK
    connect \D \reg_data_out
    connect \EN \slv_reg_rden
    connect \Q \axi_rdata
    connect \SRST \S_AXI_ARESETN
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52_Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$51_Y }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$547
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$125_Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52_Y }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$623
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:507$136_Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$135_Y }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$632
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP \slv_reg_wren \S_AXI_WSTRB [0] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$555
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP \slv_reg_wren \S_AXI_WSTRB [1] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$558
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP \slv_reg_wren \S_AXI_WSTRB [2] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$561
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$242_CMP \slv_reg_wren \S_AXI_WSTRB [3] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$564
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$283_CMP \slv_reg_wren \S_AXI_WSTRB [0] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$568
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$283_CMP \slv_reg_wren \S_AXI_WSTRB [1] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$571
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$283_CMP \slv_reg_wren \S_AXI_WSTRB [2] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$574
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$283_CMP \slv_reg_wren \S_AXI_WSTRB [3] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$577
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$317_CMP \slv_reg_wren \S_AXI_WSTRB [0] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$581
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$317_CMP \slv_reg_wren \S_AXI_WSTRB [1] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$584
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$317_CMP \slv_reg_wren \S_AXI_WSTRB [2] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$587
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$317_CMP \slv_reg_wren \S_AXI_WSTRB [3] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$590
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$354_CMP \slv_reg_wren \S_AXI_WSTRB [0] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$594
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$354_CMP \slv_reg_wren \S_AXI_WSTRB [1] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$597
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$354_CMP \slv_reg_wren \S_AXI_WSTRB [2] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$600
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$354_CMP \slv_reg_wren \S_AXI_WSTRB [3] }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$603
  end
  cell $not $auto$opt_dff.cc:253:combine_resets$608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S_AXI_ARESETN
    connect \Y $auto$rtlil.cc:2312:Not$609
  end
  cell $not $auto$opt_dff.cc:253:combine_resets$610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$./Octopos_reset_module_v1_0_S00_AXI.v:346$103_Y
    connect \Y $auto$rtlil.cc:2312:Not$611
  end
  cell $not $auto$opt_dff.cc:253:combine_resets$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$./Octopos_reset_module_v1_0_S00_AXI.v:369$110_Y
    connect \Y $auto$rtlil.cc:2312:Not$618
  end
  cell $reduce_or $auto$opt_dff.cc:257:combine_resets$613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2312:Not$611 $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:342$102_Y $auto$rtlil.cc:2312:Not$609 }
    connect \Y $auto$opt_dff.cc:256:combine_resets$612
  end
  cell $reduce_or $auto$opt_dff.cc:257:combine_resets$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2312:Not$618 $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:365$109_Y $auto$rtlil.cc:2312:Not$609 }
    connect \Y $auto$opt_dff.cc:256:combine_resets$619
  end
  cell $anyseq $auto$setundef.cc:501:execute$535
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3063:Anyseq$536
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.45-298.63"
  cell $not $eq$./Octopos_reset_module_v1_0_S00_AXI.v:298$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \IN_RESET_N
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:298$90_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.14-324.42"
  cell $eq $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \old_slv_reg0
    connect \B 32'11011110101011011011111011101111
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$95_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.48-324.71"
  cell $eq $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \slv_reg0
    connect \B 32'11011110101011011101111010101101
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$96_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:342.14-342.38"
  cell $not $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \user_reset_start
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$100_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:342.44-342.65"
  cell $logic_not $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \reset_counter
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$101_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:365.14-365.39"
  cell $not $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \first_reset_start
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$107_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:365.45-365.72"
  cell $logic_not $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \first_reset_counter
    connect \Y $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$108_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:163.19-163.45"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S_AXI_BREADY
    connect \B \axi_bvalid
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:187.12-187.41"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:187$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$./Octopos_reset_module_v1_0_S00_AXI.v:154$48_Y
    connect \B \S_AXI_AWVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$49_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:187.12-187.57"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:187$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$49_Y
    connect \B \S_AXI_WVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$50_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:187.12-187.66"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:187$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$50_Y
    connect \B \aw_en
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$51_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.39"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$./Octopos_reset_module_v1_0_S00_AXI.v:208$61_Y
    connect \B \S_AXI_WVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$62_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.56"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$62_Y
    connect \B \S_AXI_AWVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$63_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.65"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$63_Y
    connect \B \aw_en
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$64_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:230.24-230.50"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_wready
    connect \B \S_AXI_WVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$65_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:230.24-230.65"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$65_Y
    connect \B \axi_awready
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$66_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:230.24-230.82"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:230$66_Y
    connect \B \S_AXI_AWVALID
    connect \Y \slv_reg_wren
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.10-298.64"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:298$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$./Octopos_reset_module_v1_0_S00_AXI.v:298$89_Y
    connect \B $eq$./Octopos_reset_module_v1_0_S00_AXI.v:298$90_Y
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:298$91_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.13-324.72"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:324$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$95_Y
    connect \B $eq$./Octopos_reset_module_v1_0_S00_AXI.v:324$96_Y
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:324$97_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:342.13-342.66"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:342$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$100_Y
    connect \B $eq$./Octopos_reset_module_v1_0_S00_AXI.v:342$101_Y
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:342$102_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:365.13-365.73"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:365$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$107_Y
    connect \B $eq$./Octopos_reset_module_v1_0_S00_AXI.v:365$108_Y
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:365$109_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.40"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_awready
    connect \B \S_AXI_AWVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$121_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.55"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$121_Y
    connect \B $not$./Octopos_reset_module_v1_0_S00_AXI.v:436$122_Y
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$123_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.69"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$123_Y
    connect \B \axi_wready
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$124_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.85"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$124_Y
    connect \B \S_AXI_WVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$125_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:470.12-470.41"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:470$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$./Octopos_reset_module_v1_0_S00_AXI.v:470$129_Y
    connect \B \S_AXI_ARVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:470$130_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.12-501.40"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_arready
    connect \B \S_AXI_ARVALID
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$133_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.12-501.55"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$133_Y
    connect \B $not$./Octopos_reset_module_v1_0_S00_AXI.v:501$134_Y
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$135_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:507.17-507.43"
  cell $logic_and $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:507$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_rvalid
    connect \B \S_AXI_RREADY
    connect \Y $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:507$136_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:346.19-346.38"
  cell $lt $lt$./Octopos_reset_module_v1_0_S00_AXI.v:346$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \reset_counter
    connect \B 6'110010
    connect \Y $lt$./Octopos_reset_module_v1_0_S00_AXI.v:346$103_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:369.19-369.44"
  cell $lt $lt$./Octopos_reset_module_v1_0_S00_AXI.v:369$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \first_reset_counter
    connect \B 5'10000
    connect \Y $lt$./Octopos_reset_module_v1_0_S00_AXI.v:369$110_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.11-298.39"
  cell $ne $ne$./Octopos_reset_module_v1_0_S00_AXI.v:298$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \random_fuse
    connect \B 32'11011110101011011011111011101111
    connect \Y $ne$./Octopos_reset_module_v1_0_S00_AXI.v:298$89_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:382.13-382.40"
  cell $reduce_bool $ne$./Octopos_reset_module_v1_0_S00_AXI.v:382$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \first_reset_counter
    connect \Y $ne$./Octopos_reset_module_v1_0_S00_AXI.v:382$113_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:394.13-394.34"
  cell $reduce_bool $ne$./Octopos_reset_module_v1_0_S00_AXI.v:394$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \reset_counter
    connect \Y $ne$./Octopos_reset_module_v1_0_S00_AXI.v:394$115_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.24"
  cell $not $not$./Octopos_reset_module_v1_0_S00_AXI.v:154$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_awready
    connect \Y $not$./Octopos_reset_module_v1_0_S00_AXI.v:154$48_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.23"
  cell $not $not$./Octopos_reset_module_v1_0_S00_AXI.v:208$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_wready
    connect \Y $not$./Octopos_reset_module_v1_0_S00_AXI.v:208$61_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.44-436.55"
  cell $not $not$./Octopos_reset_module_v1_0_S00_AXI.v:436$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_bvalid
    connect \Y $not$./Octopos_reset_module_v1_0_S00_AXI.v:436$122_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:470.12-470.24"
  cell $not $not$./Octopos_reset_module_v1_0_S00_AXI.v:470$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_arready
    connect \Y $not$./Octopos_reset_module_v1_0_S00_AXI.v:470$129_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.44-501.55"
  cell $not $not$./Octopos_reset_module_v1_0_S00_AXI.v:501$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_rvalid
    connect \Y $not$./Octopos_reset_module_v1_0_S00_AXI.v:501$134_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:296.1-308.8"
  cell $dff $procdff$518
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \SYSTEM_SYNC_CLK
    connect \D $0\first_reset_start[0:0]
    connect \Q \first_reset_start
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:522.8-528.15"
  cell $pmux $procmux$148
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3063:Anyseq$536
    connect \B { \slv_reg0 \slv_reg1 \slv_reg2 \slv_reg3 }
    connect \S { $procmux$152_CMP $procmux$151_CMP $procmux$150_CMP $procmux$149_CMP }
    connect \Y \reg_data_out
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:522.8-528.15"
  cell $eq $procmux$149_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \axi_araddr [3:2]
    connect \B 2'11
    connect \Y $procmux$149_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:522.8-528.15"
  cell $eq $procmux$150_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \axi_araddr [3:2]
    connect \B 2'10
    connect \Y $procmux$150_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:522.8-528.15"
  cell $eq $procmux$151_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_araddr [3:2]
    connect \B 1'1
    connect \Y $procmux$151_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:522.8-528.15"
  cell $logic_not $procmux$152_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \axi_araddr [3:2]
    connect \Y $procmux$152_CMP
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:507.17-507.43|./Octopos_reset_module_v1_0_S00_AXI.v:507.13-511.13"
  cell $mux $procmux$153
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:507$136_Y
    connect \Y $procmux$153_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:501.12-501.55|./Octopos_reset_module_v1_0_S00_AXI.v:501.8-511.13"
  cell $mux $procmux$156
    parameter \WIDTH 1
    connect \A $procmux$153_Y
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:501$135_Y
    connect \Y $procmux$156_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:470.12-470.41|./Octopos_reset_module_v1_0_S00_AXI.v:470.8-480.13"
  cell $mux $procmux$168
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:470$130_Y
    connect \Y $procmux$168_Y
  end
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:444.16-444.42|./Octopos_reset_module_v1_0_S00_AXI.v:444.12-449.17"
  cell $mux $procmux$179
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52_Y
    connect \Y $procmux$179_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:436.12-436.85|./Octopos_reset_module_v1_0_S00_AXI.v:436.8-450.13"
  cell $mux $procmux$182
    parameter \WIDTH 1
    connect \A $procmux$179_Y
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:436$125_Y
    connect \Y $procmux$182_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:394.13-394.34|./Octopos_reset_module_v1_0_S00_AXI.v:394.9-401.16"
  cell $mux $procmux$203
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$./Octopos_reset_module_v1_0_S00_AXI.v:394$115_Y
    connect \Y \USER_RESET
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:382.13-382.40|./Octopos_reset_module_v1_0_S00_AXI.v:382.9-389.16"
  cell $mux $procmux$206
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$./Octopos_reset_module_v1_0_S00_AXI.v:382$113_Y
    connect \Y \FIRST_RESET
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:324.13-324.72|./Octopos_reset_module_v1_0_S00_AXI.v:324.9-331.16"
  cell $mux $procmux$227
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:324$97_Y
    connect \Y \user_reset_start
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:298.10-298.64|./Octopos_reset_module_v1_0_S00_AXI.v:298.5-307.12"
  cell $mux $procmux$236
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:298$91_Y
    connect \Y $0\first_reset_start[0:0]
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:244.10-290.17"
  cell $eq $procmux$242_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \axi_awaddr [3:2]
    connect \B 2'11
    connect \Y $procmux$242_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:244.10-290.17"
  cell $eq $procmux$283_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \axi_awaddr [3:2]
    connect \B 2'10
    connect \Y $procmux$283_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:244.10-290.17"
  cell $eq $procmux$317_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \axi_awaddr [3:2]
    connect \B 1'1
    connect \Y $procmux$317_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:0.0-0.0|./Octopos_reset_module_v1_0_S00_AXI.v:244.10-290.17"
  cell $logic_not $procmux$354_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \axi_awaddr [3:2]
    connect \Y $procmux$354_CMP
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:208.12-208.65|./Octopos_reset_module_v1_0_S00_AXI.v:208.8-219.13"
  cell $mux $procmux$443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:208$64_Y
    connect \Y $procmux$443_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.66|./Octopos_reset_module_v1_0_S00_AXI.v:154.8-171.13"
  cell $mux $procmux$456
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$51_Y
    connect \Y $procmux$456_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:163.19-163.45|./Octopos_reset_module_v1_0_S00_AXI.v:163.15-171.13"
  cell $mux $procmux$462
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:163$52_Y
    connect \Y $procmux$462_Y
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module_v1_0_S00_AXI.v:154.12-154.66|./Octopos_reset_module_v1_0_S00_AXI.v:154.8-171.13"
  cell $mux $procmux$465
    parameter \WIDTH 1
    connect \A $procmux$462_Y
    connect \B 1'0
    connect \S $logic_and$./Octopos_reset_module_v1_0_S00_AXI.v:154$51_Y
    connect \Y $procmux$465_Y
  end
  connect \S_AXI_ARREADY \axi_arready
  connect \S_AXI_AWREADY \axi_awready
  connect \S_AXI_BRESP \axi_bresp
  connect \S_AXI_BVALID \axi_bvalid
  connect \S_AXI_RDATA \axi_rdata
  connect \S_AXI_RRESP \axi_rresp
  connect \S_AXI_RVALID \axi_rvalid
  connect \S_AXI_WREADY \axi_wready
end
attribute \dynports 1
attribute \hdlname "\\Octopos_reset_module_v1_0"
attribute \src "./Octopos_reset_module.v:4.2-149.11"
module \Octopos_reset_module_v1_0
  parameter \C_S00_AXI_DATA_WIDTH 32
  parameter \C_S00_AXI_ADDR_WIDTH 4
  attribute \src "./Octopos_reset_module.v:129.5-147.8"
  wire $2\out_reset_n[0:0]
  attribute \src "./Octopos_reset_module.v:129.5-147.8"
  wire $3\out_reset_n[0:0]
  attribute \src "./Octopos_reset_module.v:86.14-86.36"
  wire $eq$./Octopos_reset_module.v:86$38_Y
  attribute \src "./Octopos_reset_module.v:86.42-86.62"
  wire $eq$./Octopos_reset_module.v:86$39_Y
  attribute \src "./Octopos_reset_module.v:86.13-86.63"
  wire $logic_and$./Octopos_reset_module.v:86$40_Y
  attribute \src "./Octopos_reset_module.v:67.7-67.11"
  wire \busy
  attribute \src "./Octopos_reset_module.v:66.6-66.12"
  wire \busy_n
  attribute \src "./Octopos_reset_module.v:51.14-51.26"
  wire input 28 \domain0_busy
  attribute \src "./Octopos_reset_module.v:52.14-52.26"
  wire input 29 \domain1_busy
  attribute \src "./Octopos_reset_module.v:53.14-53.26"
  wire input 30 \domain2_busy
  attribute \src "./Octopos_reset_module.v:54.14-54.26"
  wire input 31 \domain3_busy
  attribute \src "./Octopos_reset_module.v:55.14-55.26"
  wire input 32 \domain4_busy
  attribute \src "./Octopos_reset_module.v:56.14-56.26"
  wire input 33 \domain5_busy
  attribute \src "./Octopos_reset_module.v:57.14-57.26"
  wire input 34 \domain6_busy
  attribute \src "./Octopos_reset_module.v:58.14-58.26"
  wire input 35 \domain7_busy
  attribute \src "./Octopos_reset_module.v:65.13-65.25"
  wire width 8 \domains_busy
  attribute \src "./Octopos_reset_module.v:62.7-62.18"
  wire \first_reset
  attribute \src "./Octopos_reset_module.v:60.15-60.17"
  wire output 37 \fr
  attribute \src "./Octopos_reset_module.v:45.14-45.24"
  wire input 22 \in_reset_n
  attribute \src "./Octopos_reset_module.v:47.14-47.29"
  wire input 24 \mailbox0_busy_n
  attribute \src "./Octopos_reset_module.v:48.14-48.29"
  wire input 25 \mailbox1_busy_n
  attribute \src "./Octopos_reset_module.v:49.14-49.29"
  wire input 26 \mailbox2_busy_n
  attribute \src "./Octopos_reset_module.v:50.14-50.29"
  wire input 27 \mailbox3_busy_n
  attribute \src "./Octopos_reset_module.v:64.13-64.27"
  wire width 4 \mailboxes_busy
  attribute \src "./Octopos_reset_module.v:59.14-59.25"
  wire output 36 \out_reset_n
  attribute \src "./Octopos_reset_module.v:24.15-24.27"
  wire input 1 \s00_axi_aclk
  attribute \src "./Octopos_reset_module.v:37.43-37.57"
  wire width 4 input 14 \s00_axi_araddr
  attribute \src "./Octopos_reset_module.v:25.15-25.30"
  wire input 2 \s00_axi_aresetn
  attribute \src "./Octopos_reset_module.v:38.22-38.36"
  wire width 3 input 15 \s00_axi_arprot
  attribute \src "./Octopos_reset_module.v:40.16-40.31"
  wire output 17 \s00_axi_arready
  attribute \src "./Octopos_reset_module.v:39.15-39.30"
  wire input 16 \s00_axi_arvalid
  attribute \src "./Octopos_reset_module.v:26.43-26.57"
  wire width 4 input 3 \s00_axi_awaddr
  attribute \src "./Octopos_reset_module.v:27.22-27.36"
  wire width 3 input 4 \s00_axi_awprot
  attribute \src "./Octopos_reset_module.v:29.16-29.31"
  wire output 6 \s00_axi_awready
  attribute \src "./Octopos_reset_module.v:28.15-28.30"
  wire input 5 \s00_axi_awvalid
  attribute \src "./Octopos_reset_module.v:36.15-36.29"
  wire input 13 \s00_axi_bready
  attribute \src "./Octopos_reset_module.v:34.23-34.36"
  wire width 2 output 11 \s00_axi_bresp
  attribute \src "./Octopos_reset_module.v:35.16-35.30"
  wire output 12 \s00_axi_bvalid
  attribute \src "./Octopos_reset_module.v:41.44-41.57"
  wire width 32 output 18 \s00_axi_rdata
  attribute \src "./Octopos_reset_module.v:44.15-44.29"
  wire input 21 \s00_axi_rready
  attribute \src "./Octopos_reset_module.v:42.23-42.36"
  wire width 2 output 19 \s00_axi_rresp
  attribute \src "./Octopos_reset_module.v:43.16-43.30"
  wire output 20 \s00_axi_rvalid
  attribute \src "./Octopos_reset_module.v:30.43-30.56"
  wire width 32 input 7 \s00_axi_wdata
  attribute \src "./Octopos_reset_module.v:33.16-33.30"
  wire output 10 \s00_axi_wready
  attribute \src "./Octopos_reset_module.v:31.47-31.60"
  wire width 4 input 8 \s00_axi_wstrb
  attribute \src "./Octopos_reset_module.v:32.15-32.29"
  wire input 9 \s00_axi_wvalid
  attribute \src "./Octopos_reset_module.v:46.14-46.29"
  wire input 23 \system_sync_clk
  attribute \src "./Octopos_reset_module.v:63.7-63.17"
  wire \user_reset
  attribute \src "./Octopos_reset_module.v:86.14-86.36"
  cell $logic_not $eq$./Octopos_reset_module.v:86$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mailboxes_busy
    connect \Y $eq$./Octopos_reset_module.v:86$38_Y
  end
  attribute \src "./Octopos_reset_module.v:86.42-86.62"
  cell $logic_not $eq$./Octopos_reset_module.v:86$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { \domain7_busy \domain6_busy \domain5_busy \domain4_busy \domain3_busy \domain2_busy \domain1_busy \domain0_busy }
    connect \Y $eq$./Octopos_reset_module.v:86$39_Y
  end
  attribute \src "./Octopos_reset_module.v:86.13-86.63"
  cell $logic_and $logic_and$./Octopos_reset_module.v:86$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./Octopos_reset_module.v:86$38_Y
    connect \B $eq$./Octopos_reset_module.v:86$39_Y
    connect \Y $logic_and$./Octopos_reset_module.v:86$40_Y
  end
  attribute \src "./Octopos_reset_module.v:70.29-70.45"
  cell $not $not$./Octopos_reset_module.v:70$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox0_busy_n
    connect \Y \mailboxes_busy [0]
  end
  attribute \src "./Octopos_reset_module.v:71.29-71.45"
  cell $not $not$./Octopos_reset_module.v:71$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox1_busy_n
    connect \Y \mailboxes_busy [1]
  end
  attribute \src "./Octopos_reset_module.v:72.29-72.45"
  cell $not $not$./Octopos_reset_module.v:72$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox2_busy_n
    connect \Y \mailboxes_busy [2]
  end
  attribute \src "./Octopos_reset_module.v:73.29-73.45"
  cell $not $not$./Octopos_reset_module.v:73$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox3_busy_n
    connect \Y \mailboxes_busy [3]
  end
  attribute \src "./Octopos_reset_module.v:92.19-92.26"
  cell $not $not$./Octopos_reset_module.v:92$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_n
    connect \Y \busy
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module.v:139.19-139.37|./Octopos_reset_module.v:139.14-146.12"
  cell $mux $procmux$471
    parameter \WIDTH 1
    connect \A \in_reset_n
    connect \B 1'0
    connect \S \user_reset
    connect \Y $3\out_reset_n[0:0]
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module.v:135.19-135.28|./Octopos_reset_module.v:135.14-146.12"
  cell $mux $procmux$480
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $3\out_reset_n[0:0]
    connect \S \busy_n
    connect \Y $2\out_reset_n[0:0]
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module.v:131.13-131.32|./Octopos_reset_module.v:131.9-146.12"
  cell $mux $procmux$486
    parameter \WIDTH 1
    connect \A $2\out_reset_n[0:0]
    connect \B 1'0
    connect \S \first_reset
    connect \Y \out_reset_n
  end
  attribute \full_case 1
  attribute \src "./Octopos_reset_module.v:86.13-86.63|./Octopos_reset_module.v:86.9-89.27"
  cell $mux $procmux$489
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./Octopos_reset_module.v:86$40_Y
    connect \Y \busy_n
  end
  attribute \module_not_derived 1
  attribute \src "./Octopos_reset_module.v:98.4-125.3"
  cell $paramod$114b39599d2a39317ef2d59db5028e7002c676ba\Octopos_reset_module_v1_0_S00_AXI \Octopos_reset_module_v1_0_S00_AXI_inst
    connect \BUSY \busy
    connect \FIRST_RESET \first_reset
    connect \IN_RESET_N \in_reset_n
    connect \SYSTEM_SYNC_CLK \system_sync_clk
    connect \S_AXI_ACLK \s00_axi_aclk
    connect \S_AXI_ARADDR \s00_axi_araddr
    connect \S_AXI_ARESETN \s00_axi_aresetn
    connect \S_AXI_ARPROT \s00_axi_arprot
    connect \S_AXI_ARREADY \s00_axi_arready
    connect \S_AXI_ARVALID \s00_axi_arvalid
    connect \S_AXI_AWADDR \s00_axi_awaddr
    connect \S_AXI_AWPROT \s00_axi_awprot
    connect \S_AXI_AWREADY \s00_axi_awready
    connect \S_AXI_AWVALID \s00_axi_awvalid
    connect \S_AXI_BREADY \s00_axi_bready
    connect \S_AXI_BRESP \s00_axi_bresp
    connect \S_AXI_BVALID \s00_axi_bvalid
    connect \S_AXI_RDATA \s00_axi_rdata
    connect \S_AXI_RREADY \s00_axi_rready
    connect \S_AXI_RRESP \s00_axi_rresp
    connect \S_AXI_RVALID \s00_axi_rvalid
    connect \S_AXI_WDATA \s00_axi_wdata
    connect \S_AXI_WREADY \s00_axi_wready
    connect \S_AXI_WSTRB \s00_axi_wstrb
    connect \S_AXI_WVALID \s00_axi_wvalid
    connect \USER_RESET \user_reset
  end
  connect \domains_busy { \domain7_busy \domain6_busy \domain5_busy \domain4_busy \domain3_busy \domain2_busy \domain1_busy \domain0_busy }
  connect \fr \first_reset
end
attribute \keep 1
attribute \hdlname "\\testbench"
attribute \top 1
attribute \src "th1.sv:4.1-108.10"
module \testbench
  attribute \src "th1.sv:96.3-106.6"
  wire $0$formal$th1.sv:100$7_CHECK[0:0]$17
  attribute \src "th1.sv:96.3-106.6"
  wire $0$formal$th1.sv:97$5_CHECK[0:0]$13
  attribute \src "th1.sv:96.3-106.6"
  wire $0$formal$th1.sv:97$5_EN[0:0]$14
  attribute \src "th1.sv:96.3-106.6"
  wire $0$formal$th1.sv:98$6_CHECK[0:0]$15
  attribute \src "th1.sv:96.3-106.6"
  wire $0$formal$th1.sv:98$6_EN[0:0]$16
  wire $auto$rtlil.cc:3063:Anyseq$538
  wire $auto$rtlil.cc:3063:Anyseq$540
  wire $auto$rtlil.cc:3063:Anyseq$542
  wire $auto$rtlil.cc:3063:Anyseq$544
  attribute \src "th1.sv:97.23-97.37"
  wire $eq$th1.sv:97$19_Y
  attribute \src "th1.sv:99.9-99.19"
  wire $eq$th1.sv:99$20_Y
  attribute \src "th1.sv:0.0-0.0"
  wire $formal$th1.sv:100$7_CHECK
  attribute \init 1'0
  attribute \src "th1.sv:0.0-0.0"
  wire $formal$th1.sv:100$7_EN
  attribute \src "th1.sv:100.6-100.28"
  wire $ne$th1.sv:100$21_Y
  wire $procmux$499_Y
  wire $procmux$503_Y
  attribute \src "th1.sv:92.8-92.11"
  wire \clk
  attribute \src "th1.sv:32.13-32.25"
  wire input 28 \domain0_busy
  attribute \src "th1.sv:33.13-33.25"
  wire input 29 \domain1_busy
  attribute \src "th1.sv:34.13-34.25"
  wire input 30 \domain2_busy
  attribute \src "th1.sv:35.13-35.25"
  wire input 31 \domain3_busy
  attribute \src "th1.sv:36.13-36.25"
  wire input 32 \domain4_busy
  attribute \src "th1.sv:37.13-37.25"
  wire input 33 \domain5_busy
  attribute \src "th1.sv:38.13-38.25"
  wire input 34 \domain6_busy
  attribute \src "th1.sv:39.13-39.25"
  wire input 35 \domain7_busy
  attribute \src "th1.sv:41.9-41.11"
  wire output 37 \fr
  attribute \src "th1.sv:26.13-26.23"
  wire input 22 \in_reset_n
  attribute \init 1'1
  attribute \src "th1.sv:91.8-91.12"
  wire \init
  attribute \src "th1.sv:28.13-28.28"
  wire input 24 \mailbox0_busy_n
  attribute \src "th1.sv:29.13-29.28"
  wire input 25 \mailbox1_busy_n
  attribute \src "th1.sv:30.13-30.28"
  wire input 26 \mailbox2_busy_n
  attribute \src "th1.sv:31.13-31.28"
  wire input 27 \mailbox3_busy_n
  attribute \src "th1.sv:84.14-84.28"
  wire width 4 \mailboxes_busy
  attribute \src "th1.sv:40.13-40.24"
  wire output 36 \out_reset_n
  attribute \src "th1.sv:93.8-93.14"
  wire \resetn
  attribute \src "th1.sv:5.14-5.26"
  wire input 1 \s00_axi_aclk
  attribute \src "th1.sv:18.22-18.36"
  wire width 32 input 14 \s00_axi_araddr
  attribute \src "th1.sv:6.14-6.29"
  wire input 2 \s00_axi_aresetn
  attribute \src "th1.sv:19.21-19.35"
  wire width 3 input 15 \s00_axi_arprot
  attribute \src "th1.sv:21.15-21.30"
  wire output 17 \s00_axi_arready
  attribute \src "th1.sv:20.14-20.29"
  wire input 16 \s00_axi_arvalid
  attribute \src "th1.sv:7.22-7.36"
  wire width 32 input 3 \s00_axi_awaddr
  attribute \src "th1.sv:8.21-8.35"
  wire width 3 input 4 \s00_axi_awprot
  attribute \src "th1.sv:10.15-10.30"
  wire output 6 \s00_axi_awready
  attribute \src "th1.sv:9.14-9.29"
  wire input 5 \s00_axi_awvalid
  attribute \src "th1.sv:17.14-17.28"
  wire input 13 \s00_axi_bready
  attribute \src "th1.sv:15.22-15.35"
  wire width 2 output 11 \s00_axi_bresp
  attribute \src "th1.sv:16.15-16.29"
  wire output 12 \s00_axi_bvalid
  attribute \src "th1.sv:22.23-22.36"
  wire width 32 output 18 \s00_axi_rdata
  attribute \src "th1.sv:25.14-25.28"
  wire input 21 \s00_axi_rready
  attribute \src "th1.sv:23.22-23.35"
  wire width 2 output 19 \s00_axi_rresp
  attribute \src "th1.sv:24.15-24.29"
  wire output 20 \s00_axi_rvalid
  attribute \src "th1.sv:11.22-11.35"
  wire width 32 input 7 \s00_axi_wdata
  attribute \src "th1.sv:14.15-14.29"
  wire output 10 \s00_axi_wready
  attribute \src "th1.sv:12.21-12.34"
  wire width 4 input 8 \s00_axi_wstrb
  attribute \src "th1.sv:13.14-13.28"
  wire input 9 \s00_axi_wvalid
  attribute \src "th1.sv:27.13-27.28"
  wire input 23 \system_sync_clk
  attribute \src "th1.sv:100.35-101.30"
  cell $assert $assert$th1.sv:100$25
    connect \A $formal$th1.sv:100$7_CHECK
    connect \EN $formal$th1.sv:100$7_EN
  end
  attribute \src "th1.sv:97.14-97.38"
  cell $assume $assume$th1.sv:97$23
    connect \A $0$formal$th1.sv:97$5_CHECK[0:0]$13
    connect \EN $0$formal$th1.sv:97$5_EN[0:0]$14
  end
  attribute \src "th1.sv:98.22-99.20"
  cell $assume $assume$th1.sv:98$24
    connect \A $0$formal$th1.sv:98$6_CHECK[0:0]$15
    connect \EN $0$formal$th1.sv:98$6_EN[0:0]$16
  end
  attribute \src "th1.sv:96.3-106.6"
  cell $sdff $auto$ff.cc:262:slice$638
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \s00_axi_aclk
    connect \D $procmux$499_Y
    connect \Q $formal$th1.sv:100$7_EN
    connect \SRST \s00_axi_aresetn
  end
  cell $anyseq $auto$setundef.cc:501:execute$537
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3063:Anyseq$538
  end
  cell $anyseq $auto$setundef.cc:501:execute$539
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3063:Anyseq$540
  end
  cell $anyseq $auto$setundef.cc:501:execute$541
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3063:Anyseq$542
  end
  cell $anyseq $auto$setundef.cc:501:execute$543
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3063:Anyseq$544
  end
  attribute \src "th1.sv:97.23-97.37"
  cell $not $eq$th1.sv:97$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \s00_axi_aresetn
    connect \Y $eq$th1.sv:97$19_Y
  end
  attribute \src "th1.sv:99.9-99.19"
  cell $not $eq$th1.sv:99$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fr
    connect \Y $eq$th1.sv:99$20_Y
  end
  attribute \src "th1.sv:100.6-100.28"
  cell $reduce_bool $ne$th1.sv:100$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mailboxes_busy
    connect \Y $ne$th1.sv:100$21_Y
  end
  attribute \src "th1.sv:86.30-86.46"
  cell $not $not$th1.sv:86$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox0_busy_n
    connect \Y \mailboxes_busy [0]
  end
  attribute \src "th1.sv:87.30-87.46"
  cell $not $not$th1.sv:87$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox1_busy_n
    connect \Y \mailboxes_busy [1]
  end
  attribute \src "th1.sv:88.30-88.46"
  cell $not $not$th1.sv:88$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox2_busy_n
    connect \Y \mailboxes_busy [2]
  end
  attribute \src "th1.sv:89.30-89.46"
  cell $not $not$th1.sv:89$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mailbox3_busy_n
    connect \Y \mailboxes_busy [3]
  end
  attribute \src "th1.sv:96.3-106.6"
  cell $dff $procdff$528
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \s00_axi_aclk
    connect \D 1'0
    connect \Q \init
  end
  attribute \src "th1.sv:96.3-106.6"
  cell $dff $procdff$533
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \s00_axi_aclk
    connect \D $0$formal$th1.sv:100$7_CHECK[0:0]$17
    connect \Q $formal$th1.sv:100$7_CHECK
  end
  attribute \src "th1.sv:97.9-97.13|th1.sv:97.5-97.39"
  cell $mux $procmux$491
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \init
    connect \Y $0$formal$th1.sv:97$5_EN[0:0]$14
  end
  attribute \src "th1.sv:97.9-97.13|th1.sv:97.5-97.39"
  cell $mux $procmux$493
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3063:Anyseq$538
    connect \B $eq$th1.sv:97$19_Y
    connect \S \init
    connect \Y $0$formal$th1.sv:97$5_CHECK[0:0]$13
  end
  attribute \src "th1.sv:98.9-98.15|th1.sv:98.5-104.8"
  cell $mux $procmux$495
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \s00_axi_aresetn
    connect \Y $0$formal$th1.sv:98$6_EN[0:0]$16
  end
  attribute \src "th1.sv:98.9-98.15|th1.sv:98.5-104.8"
  cell $mux $procmux$497
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3063:Anyseq$540
    connect \B $eq$th1.sv:99$20_Y
    connect \S \s00_axi_aresetn
    connect \Y $0$formal$th1.sv:98$6_CHECK[0:0]$15
  end
  attribute \src "th1.sv:100.6-100.28|th1.sv:100.2-102.5"
  cell $mux $procmux$499
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$th1.sv:100$21_Y
    connect \Y $procmux$499_Y
  end
  attribute \src "th1.sv:100.6-100.28|th1.sv:100.2-102.5"
  cell $mux $procmux$503
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3063:Anyseq$542
    connect \B \out_reset_n
    connect \S $ne$th1.sv:100$21_Y
    connect \Y $procmux$503_Y
  end
  attribute \src "th1.sv:98.9-98.15|th1.sv:98.5-104.8"
  cell $mux $procmux$505
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3063:Anyseq$544
    connect \B $procmux$503_Y
    connect \S \s00_axi_aresetn
    connect \Y $0$formal$th1.sv:100$7_CHECK[0:0]$17
  end
  attribute \module_not_derived 1
  attribute \src "th1.sv:44.27-82.2"
  cell \Octopos_reset_module_v1_0 \orm_inst
    connect \domain0_busy \domain0_busy
    connect \domain1_busy \domain1_busy
    connect \domain2_busy \domain2_busy
    connect \domain3_busy \domain3_busy
    connect \domain4_busy \domain4_busy
    connect \domain5_busy \domain5_busy
    connect \domain6_busy \domain6_busy
    connect \domain7_busy \domain7_busy
    connect \fr \fr
    connect \in_reset_n \in_reset_n
    connect \mailbox0_busy_n \mailbox0_busy_n
    connect \mailbox1_busy_n \mailbox1_busy_n
    connect \mailbox2_busy_n \mailbox2_busy_n
    connect \mailbox3_busy_n \mailbox3_busy_n
    connect \out_reset_n \out_reset_n
    connect \s00_axi_aclk \s00_axi_aclk
    connect \s00_axi_araddr \s00_axi_araddr [3:0]
    connect \s00_axi_aresetn \s00_axi_aresetn
    connect \s00_axi_arprot \s00_axi_arprot
    connect \s00_axi_arready \s00_axi_arready
    connect \s00_axi_arvalid \s00_axi_arvalid
    connect \s00_axi_awaddr \s00_axi_awaddr [3:0]
    connect \s00_axi_awprot \s00_axi_awprot
    connect \s00_axi_awready \s00_axi_awready
    connect \s00_axi_awvalid \s00_axi_awvalid
    connect \s00_axi_bready \s00_axi_bready
    connect \s00_axi_bresp \s00_axi_bresp
    connect \s00_axi_bvalid \s00_axi_bvalid
    connect \s00_axi_rdata \s00_axi_rdata
    connect \s00_axi_rready \s00_axi_rready
    connect \s00_axi_rresp \s00_axi_rresp
    connect \s00_axi_rvalid \s00_axi_rvalid
    connect \s00_axi_wdata \s00_axi_wdata
    connect \s00_axi_wready \s00_axi_wready
    connect \s00_axi_wstrb \s00_axi_wstrb
    connect \s00_axi_wvalid \s00_axi_wvalid
    connect \system_sync_clk \system_sync_clk
  end
  connect \clk \s00_axi_aclk
  connect \resetn \s00_axi_aresetn
end
