$date
	Wed Dec 03 13:56:08 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 4 ! out [3:0] $end
$var reg 3 " add [2:0] $end
$var reg 1 # clk $end
$var reg 4 $ in [3:0] $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module t1 $end
$var wire 3 ' add [2:0] $end
$var wire 1 ( clk $end
$var wire 4 ) in [3:0] $end
$var wire 1 * load $end
$var wire 1 + loada $end
$var wire 1 , loadb $end
$var wire 1 - loadc $end
$var wire 1 . loadd $end
$var wire 1 / loade $end
$var wire 1 0 loadf $end
$var wire 1 1 loadg $end
$var wire 1 2 loadh $end
$var wire 4 3 out1 [3:0] $end
$var wire 4 4 out2 [3:0] $end
$var wire 4 5 out3 [3:0] $end
$var wire 4 6 out4 [3:0] $end
$var wire 4 7 out5 [3:0] $end
$var wire 4 8 out6 [3:0] $end
$var wire 4 9 out7 [3:0] $end
$var wire 4 : out8 [3:0] $end
$var wire 1 ; reset $end
$var reg 4 < out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 * in $end
$var wire 3 = sel [2:0] $end
$var reg 1 > a $end
$var reg 1 ? b $end
$var reg 1 @ c $end
$var reg 1 A d $end
$var reg 1 B e $end
$var reg 1 C f $end
$var reg 1 D g $end
$var reg 1 E h $end
$var reg 1 F p1 $end
$upscope $end
$scope module t2 $end
$var wire 4 G buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 H in [3:0] $end
$var wire 1 + load $end
$var wire 1 ; reset $end
$var reg 4 I out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 J d $end
$var wire 1 ; reset $end
$var reg 1 K q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 L d $end
$var wire 1 ; reset $end
$var reg 1 M q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 N d $end
$var wire 1 ; reset $end
$var reg 1 O q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 P d $end
$var wire 1 ; reset $end
$var reg 1 Q q $end
$upscope $end
$upscope $end
$scope module t3 $end
$var wire 4 R buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 S in [3:0] $end
$var wire 1 , load $end
$var wire 1 ; reset $end
$var reg 4 T out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 U d $end
$var wire 1 ; reset $end
$var reg 1 V q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 W d $end
$var wire 1 ; reset $end
$var reg 1 X q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 Y d $end
$var wire 1 ; reset $end
$var reg 1 Z q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 [ d $end
$var wire 1 ; reset $end
$var reg 1 \ q $end
$upscope $end
$upscope $end
$scope module t4 $end
$var wire 4 ] buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 ^ in [3:0] $end
$var wire 1 - load $end
$var wire 1 ; reset $end
$var reg 4 _ out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 ` d $end
$var wire 1 ; reset $end
$var reg 1 a q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 b d $end
$var wire 1 ; reset $end
$var reg 1 c q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 d d $end
$var wire 1 ; reset $end
$var reg 1 e q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 f d $end
$var wire 1 ; reset $end
$var reg 1 g q $end
$upscope $end
$upscope $end
$scope module t5 $end
$var wire 4 h buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 i in [3:0] $end
$var wire 1 . load $end
$var wire 1 ; reset $end
$var reg 4 j out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 k d $end
$var wire 1 ; reset $end
$var reg 1 l q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 m d $end
$var wire 1 ; reset $end
$var reg 1 n q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 o d $end
$var wire 1 ; reset $end
$var reg 1 p q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 q d $end
$var wire 1 ; reset $end
$var reg 1 r q $end
$upscope $end
$upscope $end
$scope module t6 $end
$var wire 4 s buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 t in [3:0] $end
$var wire 1 / load $end
$var wire 1 ; reset $end
$var reg 4 u out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 v d $end
$var wire 1 ; reset $end
$var reg 1 w q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 x d $end
$var wire 1 ; reset $end
$var reg 1 y q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 z d $end
$var wire 1 ; reset $end
$var reg 1 { q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 | d $end
$var wire 1 ; reset $end
$var reg 1 } q $end
$upscope $end
$upscope $end
$scope module t7 $end
$var wire 4 ~ buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 !" in [3:0] $end
$var wire 1 0 load $end
$var wire 1 ; reset $end
$var reg 4 "" out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 #" d $end
$var wire 1 ; reset $end
$var reg 1 $" q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 %" d $end
$var wire 1 ; reset $end
$var reg 1 &" q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 '" d $end
$var wire 1 ; reset $end
$var reg 1 (" q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 )" d $end
$var wire 1 ; reset $end
$var reg 1 *" q $end
$upscope $end
$upscope $end
$scope module t8 $end
$var wire 4 +" buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 ," in [3:0] $end
$var wire 1 1 load $end
$var wire 1 ; reset $end
$var reg 4 -" out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 ." d $end
$var wire 1 ; reset $end
$var reg 1 /" q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 0" d $end
$var wire 1 ; reset $end
$var reg 1 1" q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 2" d $end
$var wire 1 ; reset $end
$var reg 1 3" q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 4" d $end
$var wire 1 ; reset $end
$var reg 1 5" q $end
$upscope $end
$upscope $end
$scope module t9 $end
$var wire 4 6" buff [3:0] $end
$var wire 1 ( clk $end
$var wire 4 7" in [3:0] $end
$var wire 1 2 load $end
$var wire 1 ; reset $end
$var reg 4 8" out [3:0] $end
$scope module t1 $end
$var wire 1 ( clk $end
$var wire 1 9" d $end
$var wire 1 ; reset $end
$var reg 1 :" q $end
$upscope $end
$scope module t2 $end
$var wire 1 ( clk $end
$var wire 1 ;" d $end
$var wire 1 ; reset $end
$var reg 1 <" q $end
$upscope $end
$scope module t3 $end
$var wire 1 ( clk $end
$var wire 1 =" d $end
$var wire 1 ; reset $end
$var reg 1 >" q $end
$upscope $end
$scope module t4 $end
$var wire 1 ( clk $end
$var wire 1 ?" d $end
$var wire 1 ; reset $end
$var reg 1 @" q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@"
x?"
0>"
x="
0<"
x;"
0:"
x9"
b0 8"
bx 7"
b0 6"
05"
x4"
03"
x2"
01"
x0"
0/"
x."
b0 -"
bx ,"
b0 +"
0*"
x)"
0("
x'"
0&"
x%"
0$"
x#"
b0 ""
bx !"
b0 ~
0}
x|
0{
xz
0y
xx
0w
xv
b0 u
bx t
b0 s
0r
xq
0p
xo
0n
xm
0l
xk
b0 j
bx i
b0 h
0g
xf
0e
xd
0c
xb
0a
x`
b0 _
bx ^
b0 ]
0\
x[
0Z
xY
0X
xW
0V
xU
b0 T
bx S
b0 R
0Q
xP
0O
xN
0M
xL
0K
xJ
b0 I
bx H
b0 G
xF
xE
xD
xC
xB
xA
x@
x?
x>
bx =
bx <
1;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
0(
bx '
1&
x%
bx $
0#
bx "
bx !
$end
#5
1#
1(
#10
0#
0(
#15
1#
1(
0&
0;
#20
0E
02
0D
01
0C
00
0B
0/
0A
0.
0@
0-
0?
0,
1>
1+
1O
1Q
b1100 G
1Z
1\
b1100 R
1e
1g
b1100 ]
1p
1r
b1100 h
1{
1}
b1100 s
1("
1*"
b1100 ~
13"
15"
b1100 +"
1>"
1@"
b1100 6"
0J
0L
1N
1P
0U
0W
1Y
1[
0`
0b
1d
1f
0k
0m
1o
1q
0v
0x
1z
1|
0#"
0%"
1'"
1)"
0."
00"
12"
14"
09"
0;"
1="
1?"
0#
0(
1%
1*
b0 "
b0 '
b0 =
b1100 $
b1100 )
b1100 H
b1100 S
b1100 ^
b1100 i
b1100 t
b1100 !"
b1100 ,"
b1100 7"
#25
b0 <
b0 !
1#
1(
#30
b1100 I
b1100 3
0#
0(
#35
b1100 <
b1100 !
1#
1(
#40
0>
0+
1M
b1110 G
1X
b1110 R
1c
b1110 ]
1n
b1110 h
1y
b1110 s
1&"
b1110 ~
11"
b1110 +"
1<"
b1110 6"
1L
1W
1b
1m
1x
1%"
10"
1;"
0#
0(
0%
0*
b1110 $
b1110 )
b1110 H
b1110 S
b1110 ^
b1110 i
b1110 t
b1110 !"
b1110 ,"
b1110 7"
#45
1#
1(
#50
0#
0(
#55
1#
1(
#60
1?
1,
1K
b1111 G
1V
b1111 R
1a
b1111 ]
1l
b1111 h
1w
b1111 s
1$"
b1111 ~
1/"
b1111 +"
1:"
b1111 6"
1J
1U
1`
1k
1v
1#"
1."
19"
0#
0(
1%
1*
b1 "
b1 '
b1 =
b1111 $
b1111 )
b1111 H
b1111 S
b1111 ^
b1111 i
b1111 t
b1111 !"
b1111 ,"
b1111 7"
#65
b0 <
b0 !
1#
1(
#70
b1111 T
b1111 4
0#
0(
#75
b1111 <
b1111 !
1#
1(
#80
0?
0,
0M
b1101 G
0X
b1101 R
0c
b1101 ]
0n
b1101 h
0y
b1101 s
0&"
b1101 ~
01"
b1101 +"
0<"
b1101 6"
0L
0W
0b
0m
0x
0%"
00"
0;"
0#
0(
0%
0*
b1101 $
b1101 )
b1101 H
b1101 S
b1101 ^
b1101 i
b1101 t
b1101 !"
b1101 ,"
b1101 7"
#85
1#
1(
#90
0#
0(
#95
1#
1(
#100
1@
1-
0K
b1100 G
0V
b1100 R
0a
b1100 ]
0l
b1100 h
0w
b1100 s
0$"
b1100 ~
0/"
b1100 +"
0:"
b1100 6"
0J
0U
0`
0k
0v
0#"
0."
09"
0#
0(
1%
1*
b10 "
b10 '
b10 =
b1100 $
b1100 )
b1100 H
b1100 S
b1100 ^
b1100 i
b1100 t
b1100 !"
b1100 ,"
b1100 7"
#105
b0 <
b0 !
1#
1(
#110
b1100 _
b1100 5
0#
0(
#115
b1100 <
b1100 !
1#
1(
#120
0@
0-
0#
0(
0%
0*
#125
1#
1(
#130
0#
0(
#135
1#
1(
#140
1A
1.
0O
b1000 G
0Z
b1000 R
0e
b1000 ]
0p
b1000 h
0{
b1000 s
0("
b1000 ~
03"
b1000 +"
0>"
b1000 6"
0N
0Y
0d
0o
0z
0'"
02"
0="
0#
0(
1%
1*
b11 "
b11 '
b11 =
b1000 $
b1000 )
b1000 H
b1000 S
b1000 ^
b1000 i
b1000 t
b1000 !"
b1000 ,"
b1000 7"
#145
b0 <
b0 !
1#
1(
#150
b1000 j
b1000 6
0#
0(
#155
b1000 <
b1000 !
1#
1(
#160
0A
0.
0#
0(
0%
0*
#165
1#
1(
#170
0#
0(
#175
1#
1(
#180
1B
1/
1K
1M
0Q
b11 G
1V
1X
0\
b11 R
1a
1c
0g
b11 ]
1l
1n
0r
b11 h
1w
1y
0}
b11 s
1$"
1&"
0*"
b11 ~
1/"
11"
05"
b11 +"
1:"
1<"
0@"
b11 6"
1J
1L
0P
1U
1W
0[
1`
1b
0f
1k
1m
0q
1v
1x
0|
1#"
1%"
0)"
1."
10"
04"
19"
1;"
0?"
0#
0(
1%
1*
b100 "
b100 '
b100 =
b11 $
b11 )
b11 H
b11 S
b11 ^
b11 i
b11 t
b11 !"
b11 ,"
b11 7"
#185
b0 <
b0 !
1#
1(
#190
b11 u
b11 7
0#
0(
#195
b11 <
b11 !
1#
1(
1&
1;
#200
1C
10
0B
0/
0K
0M
b0 G
0V
0X
b0 R
0a
0c
b0 ]
0l
0n
b0 h
0w
0y
b0 s
0$"
0&"
b0 ~
0/"
01"
b0 +"
0:"
0<"
b0 6"
0L
0W
0b
0m
0x
0%"
00"
0;"
0#
0(
b101 "
b101 '
b101 =
b1 $
b1 )
b1 H
b1 S
b1 ^
b1 i
b1 t
b1 !"
b1 ,"
b1 7"
#205
b0 <
b0 !
1#
1(
0&
0;
#210
b1 ""
b1 8
1:"
b1 6"
1/"
b1 +"
1$"
b1 ~
1w
b1 s
1l
b1 h
1a
b1 ]
1V
b1 R
1K
b1 G
0#
0(
#215
b1 <
b1 !
1#
1(
#220
1D
11
0C
00
0K
1M
b10 G
0V
1X
b10 R
0a
1c
b10 ]
0l
1n
b10 h
0w
1y
b10 s
0$"
1&"
b10 ~
0/"
11"
b10 +"
0:"
1<"
b10 6"
0J
1L
0U
1W
0`
1b
0k
1m
0v
1x
0#"
1%"
0."
10"
09"
1;"
0#
0(
b110 "
b110 '
b110 =
b10 $
b10 )
b10 H
b10 S
b10 ^
b10 i
b10 t
b10 !"
b10 ,"
b10 7"
#225
b0 <
b0 !
1#
1(
#230
b10 -"
b10 9
0#
0(
#235
b10 <
b10 !
1#
1(
#240
1E
12
0D
01
1K
0M
1O
b101 G
1V
0X
1Z
b101 R
1a
0c
1e
b101 ]
1l
0n
1p
b101 h
1w
0y
1{
b101 s
1$"
0&"
1("
b101 ~
1/"
01"
13"
b101 +"
1:"
0<"
1>"
b101 6"
1J
0L
1N
1U
0W
1Y
1`
0b
1d
1k
0m
1o
1v
0x
1z
1#"
0%"
1'"
1."
00"
12"
19"
0;"
1="
0#
0(
b111 "
b111 '
b111 =
b101 $
b101 )
b101 H
b101 S
b101 ^
b101 i
b101 t
b101 !"
b101 ,"
b101 7"
#245
b0 <
b0 !
1#
1(
#250
b101 8"
b101 :
0#
0(
#255
b101 <
b101 !
1#
1(
#260
0#
0(
