#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May  4 11:44:00 2023
# Process ID: 30300
# Current directory: /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/synth_1
# Command line: vivado -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/synth_1/CPU.vds
# Journal file: /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.runs/synth_1/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 3898.570 MHz, CPU Physical cores: 4, Host memory: 16684 MB
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30343
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:2]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:3]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:4]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:5]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:6]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:7]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:8]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:9]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:10]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:11]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:12]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:13]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:14]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:15]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:16]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:17]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:18]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/aluParams.v:19]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:2]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:3]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:4]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:5]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:6]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:7]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/addressingModeParams.v:8]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:2]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:3]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:4]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:5]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:6]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:7]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:8]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:9]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:10]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:11]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:12]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:13]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:14]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:15]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:16]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:17]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:18]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:19]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:20]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:21]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:22]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:23]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:24]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:25]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:26]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:27]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:28]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:29]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:30]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:31]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:32]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:33]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:34]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:35]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:36]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:37]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:38]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:39]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:40]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:41]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:42]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:43]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:44]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:45]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/opcodeParams.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1940.891 ; gain = 371.738 ; free physical = 5175 ; free virtual = 9632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.576; parent = 1167.760; children = 208.816
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.570; parent = 1940.895; children = 953.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:5]
INFO: [Synth 8-3876] $readmem data file '/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/compiler/output.txt' is read successfully [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:94]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticLogicUnit' [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ArithmeticLogicUnit.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ArithmeticLogicUnit.v:52]
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticLogicUnit' (0#1) [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ArithmeticLogicUnit.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:172]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:5]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid driver of address port for RAM 
	2: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'ram_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (1048576) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 1048576}' to allow the memory to be dissolved into individual bits
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2041.859 ; gain = 472.707 ; free physical = 5251 ; free virtual = 9708
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.576; parent = 1167.760; children = 208.816
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2995.539; parent = 2041.863; children = 953.676
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 71 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu May  4 11:44:15 2023...
