
GMK_Joystick_2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f74  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800a0b0  0800a0b0  0001a0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a12c  0800a12c  00020184  2**0
                  CONTENTS
  4 .ARM          00000008  0800a12c  0800a12c  0001a12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a134  0800a134  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a134  0800a134  0001a134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a138  0800a138  0001a138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  0800a13c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000994  20000184  0800a2c0  00020184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b18  0800a2c0  00020b18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013544  00000000  00000000  000201ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000343a  00000000  00000000  000336f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001048  00000000  00000000  00036b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb0  00000000  00000000  00037b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ceb  00000000  00000000  00038a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153bf  00000000  00000000  00050713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086f5d  00000000  00000000  00065ad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eca2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004390  00000000  00000000  000eca80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000184 	.word	0x20000184
 8000158:	00000000 	.word	0x00000000
 800015c:	0800a098 	.word	0x0800a098

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000188 	.word	0x20000188
 8000178:	0800a098 	.word	0x0800a098

0800017c <__aeabi_frsub>:
 800017c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__addsf3>
 8000182:	bf00      	nop

08000184 <__aeabi_fsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000188 <__addsf3>:
 8000188:	0042      	lsls	r2, r0, #1
 800018a:	bf1f      	itttt	ne
 800018c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000190:	ea92 0f03 	teqne	r2, r3
 8000194:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000198:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800019c:	d06a      	beq.n	8000274 <__addsf3+0xec>
 800019e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001a6:	bfc1      	itttt	gt
 80001a8:	18d2      	addgt	r2, r2, r3
 80001aa:	4041      	eorgt	r1, r0
 80001ac:	4048      	eorgt	r0, r1
 80001ae:	4041      	eorgt	r1, r0
 80001b0:	bfb8      	it	lt
 80001b2:	425b      	neglt	r3, r3
 80001b4:	2b19      	cmp	r3, #25
 80001b6:	bf88      	it	hi
 80001b8:	4770      	bxhi	lr
 80001ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001c6:	bf18      	it	ne
 80001c8:	4240      	negne	r0, r0
 80001ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001d6:	bf18      	it	ne
 80001d8:	4249      	negne	r1, r1
 80001da:	ea92 0f03 	teq	r2, r3
 80001de:	d03f      	beq.n	8000260 <__addsf3+0xd8>
 80001e0:	f1a2 0201 	sub.w	r2, r2, #1
 80001e4:	fa41 fc03 	asr.w	ip, r1, r3
 80001e8:	eb10 000c 	adds.w	r0, r0, ip
 80001ec:	f1c3 0320 	rsb	r3, r3, #32
 80001f0:	fa01 f103 	lsl.w	r1, r1, r3
 80001f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001f8:	d502      	bpl.n	8000200 <__addsf3+0x78>
 80001fa:	4249      	negs	r1, r1
 80001fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000200:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000204:	d313      	bcc.n	800022e <__addsf3+0xa6>
 8000206:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800020a:	d306      	bcc.n	800021a <__addsf3+0x92>
 800020c:	0840      	lsrs	r0, r0, #1
 800020e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000212:	f102 0201 	add.w	r2, r2, #1
 8000216:	2afe      	cmp	r2, #254	; 0xfe
 8000218:	d251      	bcs.n	80002be <__addsf3+0x136>
 800021a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800021e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000222:	bf08      	it	eq
 8000224:	f020 0001 	biceq.w	r0, r0, #1
 8000228:	ea40 0003 	orr.w	r0, r0, r3
 800022c:	4770      	bx	lr
 800022e:	0049      	lsls	r1, r1, #1
 8000230:	eb40 0000 	adc.w	r0, r0, r0
 8000234:	3a01      	subs	r2, #1
 8000236:	bf28      	it	cs
 8000238:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800023c:	d2ed      	bcs.n	800021a <__addsf3+0x92>
 800023e:	fab0 fc80 	clz	ip, r0
 8000242:	f1ac 0c08 	sub.w	ip, ip, #8
 8000246:	ebb2 020c 	subs.w	r2, r2, ip
 800024a:	fa00 f00c 	lsl.w	r0, r0, ip
 800024e:	bfaa      	itet	ge
 8000250:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000254:	4252      	neglt	r2, r2
 8000256:	4318      	orrge	r0, r3
 8000258:	bfbc      	itt	lt
 800025a:	40d0      	lsrlt	r0, r2
 800025c:	4318      	orrlt	r0, r3
 800025e:	4770      	bx	lr
 8000260:	f092 0f00 	teq	r2, #0
 8000264:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000268:	bf06      	itte	eq
 800026a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800026e:	3201      	addeq	r2, #1
 8000270:	3b01      	subne	r3, #1
 8000272:	e7b5      	b.n	80001e0 <__addsf3+0x58>
 8000274:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000278:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800027c:	bf18      	it	ne
 800027e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000282:	d021      	beq.n	80002c8 <__addsf3+0x140>
 8000284:	ea92 0f03 	teq	r2, r3
 8000288:	d004      	beq.n	8000294 <__addsf3+0x10c>
 800028a:	f092 0f00 	teq	r2, #0
 800028e:	bf08      	it	eq
 8000290:	4608      	moveq	r0, r1
 8000292:	4770      	bx	lr
 8000294:	ea90 0f01 	teq	r0, r1
 8000298:	bf1c      	itt	ne
 800029a:	2000      	movne	r0, #0
 800029c:	4770      	bxne	lr
 800029e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002a2:	d104      	bne.n	80002ae <__addsf3+0x126>
 80002a4:	0040      	lsls	r0, r0, #1
 80002a6:	bf28      	it	cs
 80002a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002ac:	4770      	bx	lr
 80002ae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002b2:	bf3c      	itt	cc
 80002b4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002b8:	4770      	bxcc	lr
 80002ba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002be:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c6:	4770      	bx	lr
 80002c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002cc:	bf16      	itet	ne
 80002ce:	4608      	movne	r0, r1
 80002d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002d4:	4601      	movne	r1, r0
 80002d6:	0242      	lsls	r2, r0, #9
 80002d8:	bf06      	itte	eq
 80002da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002de:	ea90 0f01 	teqeq	r0, r1
 80002e2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_ui2f>:
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e004      	b.n	80002f8 <__aeabi_i2f+0x8>
 80002ee:	bf00      	nop

080002f0 <__aeabi_i2f>:
 80002f0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002f4:	bf48      	it	mi
 80002f6:	4240      	negmi	r0, r0
 80002f8:	ea5f 0c00 	movs.w	ip, r0
 80002fc:	bf08      	it	eq
 80002fe:	4770      	bxeq	lr
 8000300:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000304:	4601      	mov	r1, r0
 8000306:	f04f 0000 	mov.w	r0, #0
 800030a:	e01c      	b.n	8000346 <__aeabi_l2f+0x2a>

0800030c <__aeabi_ul2f>:
 800030c:	ea50 0201 	orrs.w	r2, r0, r1
 8000310:	bf08      	it	eq
 8000312:	4770      	bxeq	lr
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	e00a      	b.n	8000330 <__aeabi_l2f+0x14>
 800031a:	bf00      	nop

0800031c <__aeabi_l2f>:
 800031c:	ea50 0201 	orrs.w	r2, r0, r1
 8000320:	bf08      	it	eq
 8000322:	4770      	bxeq	lr
 8000324:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000328:	d502      	bpl.n	8000330 <__aeabi_l2f+0x14>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	ea5f 0c01 	movs.w	ip, r1
 8000334:	bf02      	ittt	eq
 8000336:	4684      	moveq	ip, r0
 8000338:	4601      	moveq	r1, r0
 800033a:	2000      	moveq	r0, #0
 800033c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000340:	bf08      	it	eq
 8000342:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000346:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800034a:	fabc f28c 	clz	r2, ip
 800034e:	3a08      	subs	r2, #8
 8000350:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000354:	db10      	blt.n	8000378 <__aeabi_l2f+0x5c>
 8000356:	fa01 fc02 	lsl.w	ip, r1, r2
 800035a:	4463      	add	r3, ip
 800035c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000368:	fa20 f202 	lsr.w	r2, r0, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	f020 0001 	biceq.w	r0, r0, #1
 8000376:	4770      	bx	lr
 8000378:	f102 0220 	add.w	r2, r2, #32
 800037c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000380:	f1c2 0220 	rsb	r2, r2, #32
 8000384:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000388:	fa21 f202 	lsr.w	r2, r1, r2
 800038c:	eb43 0002 	adc.w	r0, r3, r2
 8000390:	bf08      	it	eq
 8000392:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000396:	4770      	bx	lr

08000398 <__aeabi_fmul>:
 8000398:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800039c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003a0:	bf1e      	ittt	ne
 80003a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003a6:	ea92 0f0c 	teqne	r2, ip
 80003aa:	ea93 0f0c 	teqne	r3, ip
 80003ae:	d06f      	beq.n	8000490 <__aeabi_fmul+0xf8>
 80003b0:	441a      	add	r2, r3
 80003b2:	ea80 0c01 	eor.w	ip, r0, r1
 80003b6:	0240      	lsls	r0, r0, #9
 80003b8:	bf18      	it	ne
 80003ba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003be:	d01e      	beq.n	80003fe <__aeabi_fmul+0x66>
 80003c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003c4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003c8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003cc:	fba0 3101 	umull	r3, r1, r0, r1
 80003d0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003d4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003d8:	bf3e      	ittt	cc
 80003da:	0049      	lslcc	r1, r1, #1
 80003dc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003e0:	005b      	lslcc	r3, r3, #1
 80003e2:	ea40 0001 	orr.w	r0, r0, r1
 80003e6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ea:	2afd      	cmp	r2, #253	; 0xfd
 80003ec:	d81d      	bhi.n	800042a <__aeabi_fmul+0x92>
 80003ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003f6:	bf08      	it	eq
 80003f8:	f020 0001 	biceq.w	r0, r0, #1
 80003fc:	4770      	bx	lr
 80003fe:	f090 0f00 	teq	r0, #0
 8000402:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000406:	bf08      	it	eq
 8000408:	0249      	lsleq	r1, r1, #9
 800040a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800040e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000412:	3a7f      	subs	r2, #127	; 0x7f
 8000414:	bfc2      	ittt	gt
 8000416:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800041a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800041e:	4770      	bxgt	lr
 8000420:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	3a01      	subs	r2, #1
 800042a:	dc5d      	bgt.n	80004e8 <__aeabi_fmul+0x150>
 800042c:	f112 0f19 	cmn.w	r2, #25
 8000430:	bfdc      	itt	le
 8000432:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000436:	4770      	bxle	lr
 8000438:	f1c2 0200 	rsb	r2, r2, #0
 800043c:	0041      	lsls	r1, r0, #1
 800043e:	fa21 f102 	lsr.w	r1, r1, r2
 8000442:	f1c2 0220 	rsb	r2, r2, #32
 8000446:	fa00 fc02 	lsl.w	ip, r0, r2
 800044a:	ea5f 0031 	movs.w	r0, r1, rrx
 800044e:	f140 0000 	adc.w	r0, r0, #0
 8000452:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000456:	bf08      	it	eq
 8000458:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800045c:	4770      	bx	lr
 800045e:	f092 0f00 	teq	r2, #0
 8000462:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000466:	bf02      	ittt	eq
 8000468:	0040      	lsleq	r0, r0, #1
 800046a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800046e:	3a01      	subeq	r2, #1
 8000470:	d0f9      	beq.n	8000466 <__aeabi_fmul+0xce>
 8000472:	ea40 000c 	orr.w	r0, r0, ip
 8000476:	f093 0f00 	teq	r3, #0
 800047a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800047e:	bf02      	ittt	eq
 8000480:	0049      	lsleq	r1, r1, #1
 8000482:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000486:	3b01      	subeq	r3, #1
 8000488:	d0f9      	beq.n	800047e <__aeabi_fmul+0xe6>
 800048a:	ea41 010c 	orr.w	r1, r1, ip
 800048e:	e78f      	b.n	80003b0 <__aeabi_fmul+0x18>
 8000490:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000494:	ea92 0f0c 	teq	r2, ip
 8000498:	bf18      	it	ne
 800049a:	ea93 0f0c 	teqne	r3, ip
 800049e:	d00a      	beq.n	80004b6 <__aeabi_fmul+0x11e>
 80004a0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004a4:	bf18      	it	ne
 80004a6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004aa:	d1d8      	bne.n	800045e <__aeabi_fmul+0xc6>
 80004ac:	ea80 0001 	eor.w	r0, r0, r1
 80004b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004b4:	4770      	bx	lr
 80004b6:	f090 0f00 	teq	r0, #0
 80004ba:	bf17      	itett	ne
 80004bc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004c0:	4608      	moveq	r0, r1
 80004c2:	f091 0f00 	teqne	r1, #0
 80004c6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004ca:	d014      	beq.n	80004f6 <__aeabi_fmul+0x15e>
 80004cc:	ea92 0f0c 	teq	r2, ip
 80004d0:	d101      	bne.n	80004d6 <__aeabi_fmul+0x13e>
 80004d2:	0242      	lsls	r2, r0, #9
 80004d4:	d10f      	bne.n	80004f6 <__aeabi_fmul+0x15e>
 80004d6:	ea93 0f0c 	teq	r3, ip
 80004da:	d103      	bne.n	80004e4 <__aeabi_fmul+0x14c>
 80004dc:	024b      	lsls	r3, r1, #9
 80004de:	bf18      	it	ne
 80004e0:	4608      	movne	r0, r1
 80004e2:	d108      	bne.n	80004f6 <__aeabi_fmul+0x15e>
 80004e4:	ea80 0001 	eor.w	r0, r0, r1
 80004e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004f4:	4770      	bx	lr
 80004f6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004fa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004fe:	4770      	bx	lr

08000500 <__aeabi_fdiv>:
 8000500:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000504:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000508:	bf1e      	ittt	ne
 800050a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800050e:	ea92 0f0c 	teqne	r2, ip
 8000512:	ea93 0f0c 	teqne	r3, ip
 8000516:	d069      	beq.n	80005ec <__aeabi_fdiv+0xec>
 8000518:	eba2 0203 	sub.w	r2, r2, r3
 800051c:	ea80 0c01 	eor.w	ip, r0, r1
 8000520:	0249      	lsls	r1, r1, #9
 8000522:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000526:	d037      	beq.n	8000598 <__aeabi_fdiv+0x98>
 8000528:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800052c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000530:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000534:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000538:	428b      	cmp	r3, r1
 800053a:	bf38      	it	cc
 800053c:	005b      	lslcc	r3, r3, #1
 800053e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000542:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000546:	428b      	cmp	r3, r1
 8000548:	bf24      	itt	cs
 800054a:	1a5b      	subcs	r3, r3, r1
 800054c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000550:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000554:	bf24      	itt	cs
 8000556:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800055a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800055e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000562:	bf24      	itt	cs
 8000564:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000568:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800056c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000570:	bf24      	itt	cs
 8000572:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000576:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800057a:	011b      	lsls	r3, r3, #4
 800057c:	bf18      	it	ne
 800057e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000582:	d1e0      	bne.n	8000546 <__aeabi_fdiv+0x46>
 8000584:	2afd      	cmp	r2, #253	; 0xfd
 8000586:	f63f af50 	bhi.w	800042a <__aeabi_fmul+0x92>
 800058a:	428b      	cmp	r3, r1
 800058c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000590:	bf08      	it	eq
 8000592:	f020 0001 	biceq.w	r0, r0, #1
 8000596:	4770      	bx	lr
 8000598:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800059c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a0:	327f      	adds	r2, #127	; 0x7f
 80005a2:	bfc2      	ittt	gt
 80005a4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80005a8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005ac:	4770      	bxgt	lr
 80005ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005b2:	f04f 0300 	mov.w	r3, #0
 80005b6:	3a01      	subs	r2, #1
 80005b8:	e737      	b.n	800042a <__aeabi_fmul+0x92>
 80005ba:	f092 0f00 	teq	r2, #0
 80005be:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005c2:	bf02      	ittt	eq
 80005c4:	0040      	lsleq	r0, r0, #1
 80005c6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005ca:	3a01      	subeq	r2, #1
 80005cc:	d0f9      	beq.n	80005c2 <__aeabi_fdiv+0xc2>
 80005ce:	ea40 000c 	orr.w	r0, r0, ip
 80005d2:	f093 0f00 	teq	r3, #0
 80005d6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005da:	bf02      	ittt	eq
 80005dc:	0049      	lsleq	r1, r1, #1
 80005de:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005e2:	3b01      	subeq	r3, #1
 80005e4:	d0f9      	beq.n	80005da <__aeabi_fdiv+0xda>
 80005e6:	ea41 010c 	orr.w	r1, r1, ip
 80005ea:	e795      	b.n	8000518 <__aeabi_fdiv+0x18>
 80005ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005f0:	ea92 0f0c 	teq	r2, ip
 80005f4:	d108      	bne.n	8000608 <__aeabi_fdiv+0x108>
 80005f6:	0242      	lsls	r2, r0, #9
 80005f8:	f47f af7d 	bne.w	80004f6 <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	f47f af70 	bne.w	80004e4 <__aeabi_fmul+0x14c>
 8000604:	4608      	mov	r0, r1
 8000606:	e776      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000608:	ea93 0f0c 	teq	r3, ip
 800060c:	d104      	bne.n	8000618 <__aeabi_fdiv+0x118>
 800060e:	024b      	lsls	r3, r1, #9
 8000610:	f43f af4c 	beq.w	80004ac <__aeabi_fmul+0x114>
 8000614:	4608      	mov	r0, r1
 8000616:	e76e      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000618:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800061c:	bf18      	it	ne
 800061e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000622:	d1ca      	bne.n	80005ba <__aeabi_fdiv+0xba>
 8000624:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000628:	f47f af5c 	bne.w	80004e4 <__aeabi_fmul+0x14c>
 800062c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000630:	f47f af3c 	bne.w	80004ac <__aeabi_fmul+0x114>
 8000634:	e75f      	b.n	80004f6 <__aeabi_fmul+0x15e>
 8000636:	bf00      	nop

08000638 <__gesf2>:
 8000638:	f04f 3cff 	mov.w	ip, #4294967295
 800063c:	e006      	b.n	800064c <__cmpsf2+0x4>
 800063e:	bf00      	nop

08000640 <__lesf2>:
 8000640:	f04f 0c01 	mov.w	ip, #1
 8000644:	e002      	b.n	800064c <__cmpsf2+0x4>
 8000646:	bf00      	nop

08000648 <__cmpsf2>:
 8000648:	f04f 0c01 	mov.w	ip, #1
 800064c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000650:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000654:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	bf18      	it	ne
 800065e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000662:	d011      	beq.n	8000688 <__cmpsf2+0x40>
 8000664:	b001      	add	sp, #4
 8000666:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800066a:	bf18      	it	ne
 800066c:	ea90 0f01 	teqne	r0, r1
 8000670:	bf58      	it	pl
 8000672:	ebb2 0003 	subspl.w	r0, r2, r3
 8000676:	bf88      	it	hi
 8000678:	17c8      	asrhi	r0, r1, #31
 800067a:	bf38      	it	cc
 800067c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000680:	bf18      	it	ne
 8000682:	f040 0001 	orrne.w	r0, r0, #1
 8000686:	4770      	bx	lr
 8000688:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800068c:	d102      	bne.n	8000694 <__cmpsf2+0x4c>
 800068e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000692:	d105      	bne.n	80006a0 <__cmpsf2+0x58>
 8000694:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000698:	d1e4      	bne.n	8000664 <__cmpsf2+0x1c>
 800069a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800069e:	d0e1      	beq.n	8000664 <__cmpsf2+0x1c>
 80006a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <__aeabi_cfrcmple>:
 80006a8:	4684      	mov	ip, r0
 80006aa:	4608      	mov	r0, r1
 80006ac:	4661      	mov	r1, ip
 80006ae:	e7ff      	b.n	80006b0 <__aeabi_cfcmpeq>

080006b0 <__aeabi_cfcmpeq>:
 80006b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80006b2:	f7ff ffc9 	bl	8000648 <__cmpsf2>
 80006b6:	2800      	cmp	r0, #0
 80006b8:	bf48      	it	mi
 80006ba:	f110 0f00 	cmnmi.w	r0, #0
 80006be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006c0 <__aeabi_fcmpeq>:
 80006c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c4:	f7ff fff4 	bl	80006b0 <__aeabi_cfcmpeq>
 80006c8:	bf0c      	ite	eq
 80006ca:	2001      	moveq	r0, #1
 80006cc:	2000      	movne	r0, #0
 80006ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80006d2:	bf00      	nop

080006d4 <__aeabi_fcmplt>:
 80006d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d8:	f7ff ffea 	bl	80006b0 <__aeabi_cfcmpeq>
 80006dc:	bf34      	ite	cc
 80006de:	2001      	movcc	r0, #1
 80006e0:	2000      	movcs	r0, #0
 80006e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e6:	bf00      	nop

080006e8 <__aeabi_fcmple>:
 80006e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ec:	f7ff ffe0 	bl	80006b0 <__aeabi_cfcmpeq>
 80006f0:	bf94      	ite	ls
 80006f2:	2001      	movls	r0, #1
 80006f4:	2000      	movhi	r0, #0
 80006f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006fa:	bf00      	nop

080006fc <__aeabi_fcmpge>:
 80006fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000700:	f7ff ffd2 	bl	80006a8 <__aeabi_cfrcmple>
 8000704:	bf94      	ite	ls
 8000706:	2001      	movls	r0, #1
 8000708:	2000      	movhi	r0, #0
 800070a:	f85d fb08 	ldr.w	pc, [sp], #8
 800070e:	bf00      	nop

08000710 <__aeabi_fcmpgt>:
 8000710:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000714:	f7ff ffc8 	bl	80006a8 <__aeabi_cfrcmple>
 8000718:	bf34      	ite	cc
 800071a:	2001      	movcc	r0, #1
 800071c:	2000      	movcs	r0, #0
 800071e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000722:	bf00      	nop

08000724 <__aeabi_f2iz>:
 8000724:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000728:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800072c:	d30f      	bcc.n	800074e <__aeabi_f2iz+0x2a>
 800072e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000732:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000736:	d90d      	bls.n	8000754 <__aeabi_f2iz+0x30>
 8000738:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800073c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000740:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000744:	fa23 f002 	lsr.w	r0, r3, r2
 8000748:	bf18      	it	ne
 800074a:	4240      	negne	r0, r0
 800074c:	4770      	bx	lr
 800074e:	f04f 0000 	mov.w	r0, #0
 8000752:	4770      	bx	lr
 8000754:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000758:	d101      	bne.n	800075e <__aeabi_f2iz+0x3a>
 800075a:	0242      	lsls	r2, r0, #9
 800075c:	d105      	bne.n	800076a <__aeabi_f2iz+0x46>
 800075e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000762:	bf08      	it	eq
 8000764:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000768:	4770      	bx	lr
 800076a:	f04f 0000 	mov.w	r0, #0
 800076e:	4770      	bx	lr

08000770 <__aeabi_f2uiz>:
 8000770:	0042      	lsls	r2, r0, #1
 8000772:	d20e      	bcs.n	8000792 <__aeabi_f2uiz+0x22>
 8000774:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000778:	d30b      	bcc.n	8000792 <__aeabi_f2uiz+0x22>
 800077a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800077e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000782:	d409      	bmi.n	8000798 <__aeabi_f2uiz+0x28>
 8000784:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000788:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800078c:	fa23 f002 	lsr.w	r0, r3, r2
 8000790:	4770      	bx	lr
 8000792:	f04f 0000 	mov.w	r0, #0
 8000796:	4770      	bx	lr
 8000798:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800079c:	d101      	bne.n	80007a2 <__aeabi_f2uiz+0x32>
 800079e:	0242      	lsls	r2, r0, #9
 80007a0:	d102      	bne.n	80007a8 <__aeabi_f2uiz+0x38>
 80007a2:	f04f 30ff 	mov.w	r0, #4294967295
 80007a6:	4770      	bx	lr
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop

080007b0 <__aeabi_uldivmod>:
 80007b0:	b953      	cbnz	r3, 80007c8 <__aeabi_uldivmod+0x18>
 80007b2:	b94a      	cbnz	r2, 80007c8 <__aeabi_uldivmod+0x18>
 80007b4:	2900      	cmp	r1, #0
 80007b6:	bf08      	it	eq
 80007b8:	2800      	cmpeq	r0, #0
 80007ba:	bf1c      	itt	ne
 80007bc:	f04f 31ff 	movne.w	r1, #4294967295
 80007c0:	f04f 30ff 	movne.w	r0, #4294967295
 80007c4:	f000 b976 	b.w	8000ab4 <__aeabi_idiv0>
 80007c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80007cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007d0:	f000 f806 	bl	80007e0 <__udivmoddi4>
 80007d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007dc:	b004      	add	sp, #16
 80007de:	4770      	bx	lr

080007e0 <__udivmoddi4>:
 80007e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007e4:	9e08      	ldr	r6, [sp, #32]
 80007e6:	460d      	mov	r5, r1
 80007e8:	4604      	mov	r4, r0
 80007ea:	4688      	mov	r8, r1
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d14d      	bne.n	800088c <__udivmoddi4+0xac>
 80007f0:	428a      	cmp	r2, r1
 80007f2:	4694      	mov	ip, r2
 80007f4:	d968      	bls.n	80008c8 <__udivmoddi4+0xe8>
 80007f6:	fab2 f282 	clz	r2, r2
 80007fa:	b152      	cbz	r2, 8000812 <__udivmoddi4+0x32>
 80007fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000800:	f1c2 0120 	rsb	r1, r2, #32
 8000804:	fa20 f101 	lsr.w	r1, r0, r1
 8000808:	fa0c fc02 	lsl.w	ip, ip, r2
 800080c:	ea41 0803 	orr.w	r8, r1, r3
 8000810:	4094      	lsls	r4, r2
 8000812:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000816:	fbb8 f7f1 	udiv	r7, r8, r1
 800081a:	fa1f fe8c 	uxth.w	lr, ip
 800081e:	fb01 8817 	mls	r8, r1, r7, r8
 8000822:	fb07 f00e 	mul.w	r0, r7, lr
 8000826:	0c23      	lsrs	r3, r4, #16
 8000828:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800082c:	4298      	cmp	r0, r3
 800082e:	d90a      	bls.n	8000846 <__udivmoddi4+0x66>
 8000830:	eb1c 0303 	adds.w	r3, ip, r3
 8000834:	f107 35ff 	add.w	r5, r7, #4294967295
 8000838:	f080 811e 	bcs.w	8000a78 <__udivmoddi4+0x298>
 800083c:	4298      	cmp	r0, r3
 800083e:	f240 811b 	bls.w	8000a78 <__udivmoddi4+0x298>
 8000842:	3f02      	subs	r7, #2
 8000844:	4463      	add	r3, ip
 8000846:	1a1b      	subs	r3, r3, r0
 8000848:	fbb3 f0f1 	udiv	r0, r3, r1
 800084c:	fb01 3310 	mls	r3, r1, r0, r3
 8000850:	fb00 fe0e 	mul.w	lr, r0, lr
 8000854:	b2a4      	uxth	r4, r4
 8000856:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800085a:	45a6      	cmp	lr, r4
 800085c:	d90a      	bls.n	8000874 <__udivmoddi4+0x94>
 800085e:	eb1c 0404 	adds.w	r4, ip, r4
 8000862:	f100 33ff 	add.w	r3, r0, #4294967295
 8000866:	f080 8109 	bcs.w	8000a7c <__udivmoddi4+0x29c>
 800086a:	45a6      	cmp	lr, r4
 800086c:	f240 8106 	bls.w	8000a7c <__udivmoddi4+0x29c>
 8000870:	4464      	add	r4, ip
 8000872:	3802      	subs	r0, #2
 8000874:	2100      	movs	r1, #0
 8000876:	eba4 040e 	sub.w	r4, r4, lr
 800087a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800087e:	b11e      	cbz	r6, 8000888 <__udivmoddi4+0xa8>
 8000880:	2300      	movs	r3, #0
 8000882:	40d4      	lsrs	r4, r2
 8000884:	e9c6 4300 	strd	r4, r3, [r6]
 8000888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800088c:	428b      	cmp	r3, r1
 800088e:	d908      	bls.n	80008a2 <__udivmoddi4+0xc2>
 8000890:	2e00      	cmp	r6, #0
 8000892:	f000 80ee 	beq.w	8000a72 <__udivmoddi4+0x292>
 8000896:	2100      	movs	r1, #0
 8000898:	e9c6 0500 	strd	r0, r5, [r6]
 800089c:	4608      	mov	r0, r1
 800089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008a2:	fab3 f183 	clz	r1, r3
 80008a6:	2900      	cmp	r1, #0
 80008a8:	d14a      	bne.n	8000940 <__udivmoddi4+0x160>
 80008aa:	42ab      	cmp	r3, r5
 80008ac:	d302      	bcc.n	80008b4 <__udivmoddi4+0xd4>
 80008ae:	4282      	cmp	r2, r0
 80008b0:	f200 80fc 	bhi.w	8000aac <__udivmoddi4+0x2cc>
 80008b4:	1a84      	subs	r4, r0, r2
 80008b6:	eb65 0303 	sbc.w	r3, r5, r3
 80008ba:	2001      	movs	r0, #1
 80008bc:	4698      	mov	r8, r3
 80008be:	2e00      	cmp	r6, #0
 80008c0:	d0e2      	beq.n	8000888 <__udivmoddi4+0xa8>
 80008c2:	e9c6 4800 	strd	r4, r8, [r6]
 80008c6:	e7df      	b.n	8000888 <__udivmoddi4+0xa8>
 80008c8:	b902      	cbnz	r2, 80008cc <__udivmoddi4+0xec>
 80008ca:	deff      	udf	#255	; 0xff
 80008cc:	fab2 f282 	clz	r2, r2
 80008d0:	2a00      	cmp	r2, #0
 80008d2:	f040 8091 	bne.w	80009f8 <__udivmoddi4+0x218>
 80008d6:	eba1 000c 	sub.w	r0, r1, ip
 80008da:	2101      	movs	r1, #1
 80008dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008e0:	fa1f fe8c 	uxth.w	lr, ip
 80008e4:	fbb0 f3f7 	udiv	r3, r0, r7
 80008e8:	fb07 0013 	mls	r0, r7, r3, r0
 80008ec:	0c25      	lsrs	r5, r4, #16
 80008ee:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80008f2:	fb0e f003 	mul.w	r0, lr, r3
 80008f6:	42a8      	cmp	r0, r5
 80008f8:	d908      	bls.n	800090c <__udivmoddi4+0x12c>
 80008fa:	eb1c 0505 	adds.w	r5, ip, r5
 80008fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x12a>
 8000904:	42a8      	cmp	r0, r5
 8000906:	f200 80ce 	bhi.w	8000aa6 <__udivmoddi4+0x2c6>
 800090a:	4643      	mov	r3, r8
 800090c:	1a2d      	subs	r5, r5, r0
 800090e:	fbb5 f0f7 	udiv	r0, r5, r7
 8000912:	fb07 5510 	mls	r5, r7, r0, r5
 8000916:	fb0e fe00 	mul.w	lr, lr, r0
 800091a:	b2a4      	uxth	r4, r4
 800091c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000920:	45a6      	cmp	lr, r4
 8000922:	d908      	bls.n	8000936 <__udivmoddi4+0x156>
 8000924:	eb1c 0404 	adds.w	r4, ip, r4
 8000928:	f100 35ff 	add.w	r5, r0, #4294967295
 800092c:	d202      	bcs.n	8000934 <__udivmoddi4+0x154>
 800092e:	45a6      	cmp	lr, r4
 8000930:	f200 80b6 	bhi.w	8000aa0 <__udivmoddi4+0x2c0>
 8000934:	4628      	mov	r0, r5
 8000936:	eba4 040e 	sub.w	r4, r4, lr
 800093a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800093e:	e79e      	b.n	800087e <__udivmoddi4+0x9e>
 8000940:	f1c1 0720 	rsb	r7, r1, #32
 8000944:	408b      	lsls	r3, r1
 8000946:	fa22 fc07 	lsr.w	ip, r2, r7
 800094a:	ea4c 0c03 	orr.w	ip, ip, r3
 800094e:	fa25 fa07 	lsr.w	sl, r5, r7
 8000952:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000956:	fbba f8f9 	udiv	r8, sl, r9
 800095a:	fa20 f307 	lsr.w	r3, r0, r7
 800095e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000962:	408d      	lsls	r5, r1
 8000964:	fa1f fe8c 	uxth.w	lr, ip
 8000968:	431d      	orrs	r5, r3
 800096a:	fa00 f301 	lsl.w	r3, r0, r1
 800096e:	fb08 f00e 	mul.w	r0, r8, lr
 8000972:	0c2c      	lsrs	r4, r5, #16
 8000974:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000978:	42a0      	cmp	r0, r4
 800097a:	fa02 f201 	lsl.w	r2, r2, r1
 800097e:	d90b      	bls.n	8000998 <__udivmoddi4+0x1b8>
 8000980:	eb1c 0404 	adds.w	r4, ip, r4
 8000984:	f108 3aff 	add.w	sl, r8, #4294967295
 8000988:	f080 8088 	bcs.w	8000a9c <__udivmoddi4+0x2bc>
 800098c:	42a0      	cmp	r0, r4
 800098e:	f240 8085 	bls.w	8000a9c <__udivmoddi4+0x2bc>
 8000992:	f1a8 0802 	sub.w	r8, r8, #2
 8000996:	4464      	add	r4, ip
 8000998:	1a24      	subs	r4, r4, r0
 800099a:	fbb4 f0f9 	udiv	r0, r4, r9
 800099e:	fb09 4410 	mls	r4, r9, r0, r4
 80009a2:	fb00 fe0e 	mul.w	lr, r0, lr
 80009a6:	b2ad      	uxth	r5, r5
 80009a8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009ac:	45a6      	cmp	lr, r4
 80009ae:	d908      	bls.n	80009c2 <__udivmoddi4+0x1e2>
 80009b0:	eb1c 0404 	adds.w	r4, ip, r4
 80009b4:	f100 35ff 	add.w	r5, r0, #4294967295
 80009b8:	d26c      	bcs.n	8000a94 <__udivmoddi4+0x2b4>
 80009ba:	45a6      	cmp	lr, r4
 80009bc:	d96a      	bls.n	8000a94 <__udivmoddi4+0x2b4>
 80009be:	3802      	subs	r0, #2
 80009c0:	4464      	add	r4, ip
 80009c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80009c6:	fba0 9502 	umull	r9, r5, r0, r2
 80009ca:	eba4 040e 	sub.w	r4, r4, lr
 80009ce:	42ac      	cmp	r4, r5
 80009d0:	46c8      	mov	r8, r9
 80009d2:	46ae      	mov	lr, r5
 80009d4:	d356      	bcc.n	8000a84 <__udivmoddi4+0x2a4>
 80009d6:	d053      	beq.n	8000a80 <__udivmoddi4+0x2a0>
 80009d8:	2e00      	cmp	r6, #0
 80009da:	d069      	beq.n	8000ab0 <__udivmoddi4+0x2d0>
 80009dc:	ebb3 0208 	subs.w	r2, r3, r8
 80009e0:	eb64 040e 	sbc.w	r4, r4, lr
 80009e4:	fa22 f301 	lsr.w	r3, r2, r1
 80009e8:	fa04 f707 	lsl.w	r7, r4, r7
 80009ec:	431f      	orrs	r7, r3
 80009ee:	40cc      	lsrs	r4, r1
 80009f0:	e9c6 7400 	strd	r7, r4, [r6]
 80009f4:	2100      	movs	r1, #0
 80009f6:	e747      	b.n	8000888 <__udivmoddi4+0xa8>
 80009f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009fc:	f1c2 0120 	rsb	r1, r2, #32
 8000a00:	fa25 f301 	lsr.w	r3, r5, r1
 8000a04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a08:	fa20 f101 	lsr.w	r1, r0, r1
 8000a0c:	4095      	lsls	r5, r2
 8000a0e:	430d      	orrs	r5, r1
 8000a10:	fbb3 f1f7 	udiv	r1, r3, r7
 8000a14:	fb07 3311 	mls	r3, r7, r1, r3
 8000a18:	fa1f fe8c 	uxth.w	lr, ip
 8000a1c:	0c28      	lsrs	r0, r5, #16
 8000a1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a22:	fb01 f30e 	mul.w	r3, r1, lr
 8000a26:	4283      	cmp	r3, r0
 8000a28:	fa04 f402 	lsl.w	r4, r4, r2
 8000a2c:	d908      	bls.n	8000a40 <__udivmoddi4+0x260>
 8000a2e:	eb1c 0000 	adds.w	r0, ip, r0
 8000a32:	f101 38ff 	add.w	r8, r1, #4294967295
 8000a36:	d22f      	bcs.n	8000a98 <__udivmoddi4+0x2b8>
 8000a38:	4283      	cmp	r3, r0
 8000a3a:	d92d      	bls.n	8000a98 <__udivmoddi4+0x2b8>
 8000a3c:	3902      	subs	r1, #2
 8000a3e:	4460      	add	r0, ip
 8000a40:	1ac0      	subs	r0, r0, r3
 8000a42:	fbb0 f3f7 	udiv	r3, r0, r7
 8000a46:	fb07 0013 	mls	r0, r7, r3, r0
 8000a4a:	b2ad      	uxth	r5, r5
 8000a4c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000a50:	fb03 f00e 	mul.w	r0, r3, lr
 8000a54:	42a8      	cmp	r0, r5
 8000a56:	d908      	bls.n	8000a6a <__udivmoddi4+0x28a>
 8000a58:	eb1c 0505 	adds.w	r5, ip, r5
 8000a5c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000a60:	d216      	bcs.n	8000a90 <__udivmoddi4+0x2b0>
 8000a62:	42a8      	cmp	r0, r5
 8000a64:	d914      	bls.n	8000a90 <__udivmoddi4+0x2b0>
 8000a66:	3b02      	subs	r3, #2
 8000a68:	4465      	add	r5, ip
 8000a6a:	1a28      	subs	r0, r5, r0
 8000a6c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a70:	e738      	b.n	80008e4 <__udivmoddi4+0x104>
 8000a72:	4631      	mov	r1, r6
 8000a74:	4630      	mov	r0, r6
 8000a76:	e707      	b.n	8000888 <__udivmoddi4+0xa8>
 8000a78:	462f      	mov	r7, r5
 8000a7a:	e6e4      	b.n	8000846 <__udivmoddi4+0x66>
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	e6f9      	b.n	8000874 <__udivmoddi4+0x94>
 8000a80:	454b      	cmp	r3, r9
 8000a82:	d2a9      	bcs.n	80009d8 <__udivmoddi4+0x1f8>
 8000a84:	ebb9 0802 	subs.w	r8, r9, r2
 8000a88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a8c:	3801      	subs	r0, #1
 8000a8e:	e7a3      	b.n	80009d8 <__udivmoddi4+0x1f8>
 8000a90:	4643      	mov	r3, r8
 8000a92:	e7ea      	b.n	8000a6a <__udivmoddi4+0x28a>
 8000a94:	4628      	mov	r0, r5
 8000a96:	e794      	b.n	80009c2 <__udivmoddi4+0x1e2>
 8000a98:	4641      	mov	r1, r8
 8000a9a:	e7d1      	b.n	8000a40 <__udivmoddi4+0x260>
 8000a9c:	46d0      	mov	r8, sl
 8000a9e:	e77b      	b.n	8000998 <__udivmoddi4+0x1b8>
 8000aa0:	4464      	add	r4, ip
 8000aa2:	3802      	subs	r0, #2
 8000aa4:	e747      	b.n	8000936 <__udivmoddi4+0x156>
 8000aa6:	3b02      	subs	r3, #2
 8000aa8:	4465      	add	r5, ip
 8000aaa:	e72f      	b.n	800090c <__udivmoddi4+0x12c>
 8000aac:	4608      	mov	r0, r1
 8000aae:	e706      	b.n	80008be <__udivmoddi4+0xde>
 8000ab0:	4631      	mov	r1, r6
 8000ab2:	e6e9      	b.n	8000888 <__udivmoddi4+0xa8>

08000ab4 <__aeabi_idiv0>:
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab8:	b5b0      	push	{r4, r5, r7, lr}
 8000aba:	b096      	sub	sp, #88	; 0x58
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000abe:	f000 fe7e 	bl	80017be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac2:	f000 f9bb 	bl	8000e3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac6:	f000 faff 	bl	80010c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000aca:	f000 fadf 	bl	800108c <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000ace:	f008 feb3 	bl	8009838 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000ad2:	f000 fa6b 	bl	8000fac <MX_TIM2_Init>
  MX_ADC_Init();
 8000ad6:	f000 fa01 	bl	8000edc <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim2);
 8000ada:	4898      	ldr	r0, [pc, #608]	; (8000d3c <main+0x284>)
 8000adc:	f004 fa14 	bl	8004f08 <HAL_TIM_Base_Start>

	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4896      	ldr	r0, [pc, #600]	; (8000d3c <main+0x284>)
 8000ae4:	f004 fa9a 	bl	800501c <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000ae8:	2104      	movs	r1, #4
 8000aea:	4894      	ldr	r0, [pc, #592]	; (8000d3c <main+0x284>)
 8000aec:	f004 fa96 	bl	800501c <HAL_TIM_OC_Start_IT>

	joystick = Joystick_Init(&adc_buffer[0], &adc_buffer[1]);
 8000af0:	4c93      	ldr	r4, [pc, #588]	; (8000d40 <main+0x288>)
 8000af2:	463b      	mov	r3, r7
 8000af4:	4a93      	ldr	r2, [pc, #588]	; (8000d44 <main+0x28c>)
 8000af6:	4994      	ldr	r1, [pc, #592]	; (8000d48 <main+0x290>)
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 fcb3 	bl	8001464 <Joystick_Init>
 8000afe:	4625      	mov	r5, r4
 8000b00:	463c      	mov	r4, r7
 8000b02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b0e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000b12:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	for (uint8_t i = 0; i < EVENT_BUFFER_LENGTH; i++) {
 8000b16:	2300      	movs	r3, #0
 8000b18:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8000b1c:	e009      	b.n	8000b32 <main+0x7a>
		event_state[i] = EVENT_WAIT;
 8000b1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000b22:	4a8a      	ldr	r2, [pc, #552]	; (8000d4c <main+0x294>)
 8000b24:	2100      	movs	r1, #0
 8000b26:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < EVENT_BUFFER_LENGTH; i++) {
 8000b28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8000b32:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	daf1      	bge.n	8000b1e <main+0x66>
	}

	while (1)
	{
		switch (event_state[event_index_read]) 
 8000b3a:	4b85      	ldr	r3, [pc, #532]	; (8000d50 <main+0x298>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	4b82      	ldr	r3, [pc, #520]	; (8000d4c <main+0x294>)
 8000b42:	5c9b      	ldrb	r3, [r3, r2]
 8000b44:	2b04      	cmp	r3, #4
 8000b46:	f200 8132 	bhi.w	8000dae <main+0x2f6>
 8000b4a:	a201      	add	r2, pc, #4	; (adr r2, 8000b50 <main+0x98>)
 8000b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b50:	08000b65 	.word	0x08000b65
 8000b54:	08000b81 	.word	0x08000b81
 8000b58:	08000b8d 	.word	0x08000b8d
 8000b5c:	08000b95 	.word	0x08000b95
 8000b60:	08000d1f 	.word	0x08000d1f
		{
		case EVENT_WAIT:
			controller.buttons.a = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 8000b64:	2104      	movs	r1, #4
 8000b66:	487b      	ldr	r0, [pc, #492]	; (8000d54 <main+0x29c>)
 8000b68:	f001 ffde 	bl	8002b28 <HAL_GPIO_ReadPin>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	b2d9      	uxtb	r1, r3
 8000b74:	4a78      	ldr	r2, [pc, #480]	; (8000d58 <main+0x2a0>)
 8000b76:	7853      	ldrb	r3, [r2, #1]
 8000b78:	f361 1304 	bfi	r3, r1, #4, #1
 8000b7c:	7053      	strb	r3, [r2, #1]
			break;
 8000b7e:	e116      	b.n	8000dae <main+0x2f6>
		case TIM_EVENT_1:
			HAL_ADC_Start_DMA(&hadc, (uint32_t*)adc_buffer, 2); //Trigger Joystick ADC read
 8000b80:	2202      	movs	r2, #2
 8000b82:	4971      	ldr	r1, [pc, #452]	; (8000d48 <main+0x290>)
 8000b84:	4875      	ldr	r0, [pc, #468]	; (8000d5c <main+0x2a4>)
 8000b86:	f000 ffcf 	bl	8001b28 <HAL_ADC_Start_DMA>
			break;
 8000b8a:	e110      	b.n	8000dae <main+0x2f6>
		case TIM_EVENT_2:
			write_next_event_state(USB_EVENT_HID_GAMEPAD_UPDATE);
 8000b8c:	2004      	movs	r0, #4
 8000b8e:	f000 fad3 	bl	8001138 <write_next_event_state>
			break;
 8000b92:	e10c      	b.n	8000dae <main+0x2f6>
		case ADC_EVENT_UPDATE:
			Joystick_Update(&joystick);
 8000b94:	486a      	ldr	r0, [pc, #424]	; (8000d40 <main+0x288>)
 8000b96:	f000 fcb1 	bl	80014fc <Joystick_Update>
			uint8_t invert_x = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			uint8_t invert_y = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
			float deadzone_x = 0.05f;
 8000ba6:	4b6e      	ldr	r3, [pc, #440]	; (8000d60 <main+0x2a8>)
 8000ba8:	653b      	str	r3, [r7, #80]	; 0x50
			float deadzone_y = 0.05f;
 8000baa:	4b6d      	ldr	r3, [pc, #436]	; (8000d60 <main+0x2a8>)
 8000bac:	64fb      	str	r3, [r7, #76]	; 0x4c
			float val_x = invert_x ? -joystick.x.val : joystick.x.val;
 8000bae:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d004      	beq.n	8000bc0 <main+0x108>
 8000bb6:	4b62      	ldr	r3, [pc, #392]	; (8000d40 <main+0x288>)
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	e001      	b.n	8000bc4 <main+0x10c>
 8000bc0:	4b5f      	ldr	r3, [pc, #380]	; (8000d40 <main+0x288>)
 8000bc2:	695b      	ldr	r3, [r3, #20]
 8000bc4:	64bb      	str	r3, [r7, #72]	; 0x48
			float val_y = invert_y ? -joystick.y.val : joystick.y.val;
 8000bc6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d004      	beq.n	8000bd8 <main+0x120>
 8000bce:	4b5c      	ldr	r3, [pc, #368]	; (8000d40 <main+0x288>)
 8000bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	e001      	b.n	8000bdc <main+0x124>
 8000bd8:	4b59      	ldr	r3, [pc, #356]	; (8000d40 <main+0x288>)
 8000bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bdc:	647b      	str	r3, [r7, #68]	; 0x44
			controller.joysticks._bits[0] = 0;
 8000bde:	4b5e      	ldr	r3, [pc, #376]	; (8000d58 <main+0x2a0>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	805a      	strh	r2, [r3, #2]
			controller.joysticks._bits[1] = 0;
 8000be4:	4b5c      	ldr	r3, [pc, #368]	; (8000d58 <main+0x2a0>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	809a      	strh	r2, [r3, #4]
			if ((val_x > deadzone_x) || (val_x < -deadzone_x)) {
 8000bea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000bec:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000bee:	f7ff fd8f 	bl	8000710 <__aeabi_fcmpgt>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d109      	bne.n	8000c0c <main+0x154>
 8000bf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000bfa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000bfe:	4619      	mov	r1, r3
 8000c00:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000c02:	f7ff fd67 	bl	80006d4 <__aeabi_fcmplt>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d013      	beq.n	8000c34 <main+0x17c>
				controller.joysticks.left.y += (int16_t)(val_x * (float)INT16_MAX);
 8000c0c:	4b52      	ldr	r3, [pc, #328]	; (8000d58 <main+0x2a0>)
 8000c0e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c12:	b29c      	uxth	r4, r3
 8000c14:	4953      	ldr	r1, [pc, #332]	; (8000d64 <main+0x2ac>)
 8000c16:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000c18:	f7ff fbbe 	bl	8000398 <__aeabi_fmul>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff fd80 	bl	8000724 <__aeabi_f2iz>
 8000c24:	4603      	mov	r3, r0
 8000c26:	b21b      	sxth	r3, r3
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	4423      	add	r3, r4
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	4b49      	ldr	r3, [pc, #292]	; (8000d58 <main+0x2a0>)
 8000c32:	809a      	strh	r2, [r3, #4]
			}
			if ((val_y > deadzone_y) || (val_y < -deadzone_y)) {
 8000c34:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000c36:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8000c38:	f7ff fd6a 	bl	8000710 <__aeabi_fcmpgt>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d109      	bne.n	8000c56 <main+0x19e>
 8000c42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000c44:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000c48:	4619      	mov	r1, r3
 8000c4a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8000c4c:	f7ff fd42 	bl	80006d4 <__aeabi_fcmplt>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d013      	beq.n	8000c7e <main+0x1c6>
				controller.joysticks.left.x += (int16_t)(val_y * (float)INT16_MAX);
 8000c56:	4b40      	ldr	r3, [pc, #256]	; (8000d58 <main+0x2a0>)
 8000c58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c5c:	b29c      	uxth	r4, r3
 8000c5e:	4941      	ldr	r1, [pc, #260]	; (8000d64 <main+0x2ac>)
 8000c60:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8000c62:	f7ff fb99 	bl	8000398 <__aeabi_fmul>
 8000c66:	4603      	mov	r3, r0
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fd5b 	bl	8000724 <__aeabi_f2iz>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	b21b      	sxth	r3, r3
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	4423      	add	r3, r4
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	b21a      	sxth	r2, r3
 8000c7a:	4b37      	ldr	r3, [pc, #220]	; (8000d58 <main+0x2a0>)
 8000c7c:	805a      	strh	r2, [r3, #2]
			}
			hid_output_data.report_id = 1;
 8000c7e:	4b3a      	ldr	r3, [pc, #232]	; (8000d68 <main+0x2b0>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	701a      	strb	r2, [r3, #0]
			hid_output_data.buttons[0] = lowByte(controller.buttons._bits);
 8000c84:	4b34      	ldr	r3, [pc, #208]	; (8000d58 <main+0x2a0>)
 8000c86:	881b      	ldrh	r3, [r3, #0]
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4b37      	ldr	r3, [pc, #220]	; (8000d68 <main+0x2b0>)
 8000c8c:	705a      	strb	r2, [r3, #1]
			hid_output_data.buttons[1] = highByte(controller.buttons._bits);
 8000c8e:	4b32      	ldr	r3, [pc, #200]	; (8000d58 <main+0x2a0>)
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	0a1b      	lsrs	r3, r3, #8
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <main+0x2b0>)
 8000c9a:	709a      	strb	r2, [r3, #2]
			hid_output_data.joysticks[0] = lowByte(controller.joysticks.left.x);
 8000c9c:	4b2e      	ldr	r3, [pc, #184]	; (8000d58 <main+0x2a0>)
 8000c9e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b30      	ldr	r3, [pc, #192]	; (8000d68 <main+0x2b0>)
 8000ca6:	70da      	strb	r2, [r3, #3]
			hid_output_data.joysticks[1] = highByte(controller.joysticks.left.x);
 8000ca8:	4b2b      	ldr	r3, [pc, #172]	; (8000d58 <main+0x2a0>)
 8000caa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cae:	121b      	asrs	r3, r3, #8
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	b2da      	uxtb	r2, r3
 8000cb4:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <main+0x2b0>)
 8000cb6:	711a      	strb	r2, [r3, #4]
			hid_output_data.joysticks[2] = lowByte(controller.joysticks.left.y);
 8000cb8:	4b27      	ldr	r3, [pc, #156]	; (8000d58 <main+0x2a0>)
 8000cba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	4b29      	ldr	r3, [pc, #164]	; (8000d68 <main+0x2b0>)
 8000cc2:	715a      	strb	r2, [r3, #5]
			hid_output_data.joysticks[3] = highByte(controller.joysticks.left.y);
 8000cc4:	4b24      	ldr	r3, [pc, #144]	; (8000d58 <main+0x2a0>)
 8000cc6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000cca:	121b      	asrs	r3, r3, #8
 8000ccc:	b21b      	sxth	r3, r3
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	4b25      	ldr	r3, [pc, #148]	; (8000d68 <main+0x2b0>)
 8000cd2:	719a      	strb	r2, [r3, #6]
			hid_output_data.joysticks[4] = lowByte(controller.joysticks.right.x);
 8000cd4:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <main+0x2a0>)
 8000cd6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000cda:	b2da      	uxtb	r2, r3
 8000cdc:	4b22      	ldr	r3, [pc, #136]	; (8000d68 <main+0x2b0>)
 8000cde:	71da      	strb	r2, [r3, #7]
			hid_output_data.joysticks[5] = highByte(controller.joysticks.right.x);
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <main+0x2a0>)
 8000ce2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000ce6:	121b      	asrs	r3, r3, #8
 8000ce8:	b21b      	sxth	r3, r3
 8000cea:	b2da      	uxtb	r2, r3
 8000cec:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <main+0x2b0>)
 8000cee:	721a      	strb	r2, [r3, #8]
			hid_output_data.joysticks[6] = lowByte(controller.joysticks.right.y);
 8000cf0:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <main+0x2a0>)
 8000cf2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	4b1b      	ldr	r3, [pc, #108]	; (8000d68 <main+0x2b0>)
 8000cfa:	725a      	strb	r2, [r3, #9]
			hid_output_data.joysticks[7] = highByte(controller.joysticks.right.y);
 8000cfc:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <main+0x2a0>)
 8000cfe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000d02:	121b      	asrs	r3, r3, #8
 8000d04:	b21b      	sxth	r3, r3
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	4b17      	ldr	r3, [pc, #92]	; (8000d68 <main+0x2b0>)
 8000d0a:	729a      	strb	r2, [r3, #10]
			hid_output_data.triggers[0] = controller.triggers.left;
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <main+0x2a0>)
 8000d0e:	7a9a      	ldrb	r2, [r3, #10]
 8000d10:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <main+0x2b0>)
 8000d12:	72da      	strb	r2, [r3, #11]
			hid_output_data.triggers[1] = controller.triggers.right;
 8000d14:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <main+0x2a0>)
 8000d16:	7ada      	ldrb	r2, [r3, #11]
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <main+0x2b0>)
 8000d1a:	731a      	strb	r2, [r3, #12]
			break;
 8000d1c:	e047      	b.n	8000dae <main+0x2f6>
		case USB_EVENT_HID_GAMEPAD_UPDATE:
			if(USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, (uint8_t *)&hid_output_data, sizeof(hid_output_data)) == USBD_OK)
 8000d1e:	220d      	movs	r2, #13
 8000d20:	4911      	ldr	r1, [pc, #68]	; (8000d68 <main+0x2b0>)
 8000d22:	4812      	ldr	r0, [pc, #72]	; (8000d6c <main+0x2b4>)
 8000d24:	f007 fc94 	bl	8008650 <USBD_CUSTOM_HID_SendReport>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d122      	bne.n	8000d74 <main+0x2bc>
			{
				write_next_event_state(USB_EVENT_HID_GAMEPAD_UPDATE);
 8000d2e:	2004      	movs	r0, #4
 8000d30:	f000 fa02 	bl	8001138 <write_next_event_state>
				failed_tx = 0;
 8000d34:	4b0e      	ldr	r3, [pc, #56]	; (8000d70 <main+0x2b8>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	801a      	strh	r2, [r3, #0]
			{
				failed_tx++;
				failed_tx_max = (failed_tx > failed_tx_max) ? failed_tx : failed_tx_max;
				failed_tx_avg = (failed_tx_max + failed_tx) / 2;
			}
			break;
 8000d3a:	e037      	b.n	8000dac <main+0x2f4>
 8000d3c:	20000238 	.word	0x20000238
 8000d40:	20000308 	.word	0x20000308
 8000d44:	20000306 	.word	0x20000306
 8000d48:	20000304 	.word	0x20000304
 8000d4c:	20000280 	.word	0x20000280
 8000d50:	20000300 	.word	0x20000300
 8000d54:	40020000 	.word	0x40020000
 8000d58:	20000344 	.word	0x20000344
 8000d5c:	200001a0 	.word	0x200001a0
 8000d60:	3d4ccccd 	.word	0x3d4ccccd
 8000d64:	46fffe00 	.word	0x46fffe00
 8000d68:	20000350 	.word	0x20000350
 8000d6c:	20000368 	.word	0x20000368
 8000d70:	20000278 	.word	0x20000278
				failed_tx++;
 8000d74:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <main+0x368>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	4b28      	ldr	r3, [pc, #160]	; (8000e20 <main+0x368>)
 8000d7e:	801a      	strh	r2, [r3, #0]
				failed_tx_max = (failed_tx > failed_tx_max) ? failed_tx : failed_tx_max;
 8000d80:	4b28      	ldr	r3, [pc, #160]	; (8000e24 <main+0x36c>)
 8000d82:	881a      	ldrh	r2, [r3, #0]
 8000d84:	4b26      	ldr	r3, [pc, #152]	; (8000e20 <main+0x368>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	bf38      	it	cc
 8000d8c:	4613      	movcc	r3, r2
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	4b24      	ldr	r3, [pc, #144]	; (8000e24 <main+0x36c>)
 8000d92:	801a      	strh	r2, [r3, #0]
				failed_tx_avg = (failed_tx_max + failed_tx) / 2;
 8000d94:	4b23      	ldr	r3, [pc, #140]	; (8000e24 <main+0x36c>)
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b21      	ldr	r3, [pc, #132]	; (8000e20 <main+0x368>)
 8000d9c:	881b      	ldrh	r3, [r3, #0]
 8000d9e:	4413      	add	r3, r2
 8000da0:	0fda      	lsrs	r2, r3, #31
 8000da2:	4413      	add	r3, r2
 8000da4:	105b      	asrs	r3, r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <main+0x370>)
 8000daa:	801a      	strh	r2, [r3, #0]
			break;
 8000dac:	bf00      	nop
		}

		if (event_index_read != event_index_write) 
 8000dae:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <main+0x374>)
 8000db0:	781a      	ldrb	r2, [r3, #0]
 8000db2:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <main+0x378>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d00d      	beq.n	8000dd6 <main+0x31e>
		{
			event_index_read = (event_index_read + 1) % EVENT_BUFFER_LENGTH;
 8000dba:	4b1c      	ldr	r3, [pc, #112]	; (8000e2c <main+0x374>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	425a      	negs	r2, r3
 8000dc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000dc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000dca:	bf58      	it	pl
 8000dcc:	4253      	negpl	r3, r2
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <main+0x374>)
 8000dd2:	701a      	strb	r2, [r3, #0]
 8000dd4:	e002      	b.n	8000ddc <main+0x324>
		}
		else
		{
			write_next_event_state(EVENT_WAIT);
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f000 f9ae 	bl	8001138 <write_next_event_state>
		}

		event_difference = (event_index_write >= event_index_read) ? 
 8000ddc:	4b14      	ldr	r3, [pc, #80]	; (8000e30 <main+0x378>)
 8000dde:	781a      	ldrb	r2, [r3, #0]
 8000de0:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <main+0x374>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d306      	bcc.n	8000df6 <main+0x33e>
			event_index_write - event_index_read : 
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <main+0x378>)
 8000dea:	781a      	ldrb	r2, [r3, #0]
 8000dec:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <main+0x374>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
		event_difference = (event_index_write >= event_index_read) ? 
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	e007      	b.n	8000e06 <main+0x34e>
			event_index_write + (UINT8_MAX - event_index_read);
 8000df6:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <main+0x378>)
 8000df8:	781a      	ldrb	r2, [r3, #0]
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <main+0x374>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	b2db      	uxtb	r3, r3
		event_difference = (event_index_write >= event_index_read) ? 
 8000e02:	3b01      	subs	r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	4a0b      	ldr	r2, [pc, #44]	; (8000e34 <main+0x37c>)
 8000e08:	7013      	strb	r3, [r2, #0]
		event_difference_max = (event_difference > event_difference_max) ?
			event_difference : 
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <main+0x380>)
 8000e0c:	781a      	ldrb	r2, [r3, #0]
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <main+0x37c>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	4293      	cmp	r3, r2
 8000e14:	bf38      	it	cc
 8000e16:	4613      	movcc	r3, r2
 8000e18:	b2da      	uxtb	r2, r3
		event_difference_max = (event_difference > event_difference_max) ?
 8000e1a:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <main+0x380>)
 8000e1c:	701a      	strb	r2, [r3, #0]
		switch (event_state[event_index_read]) 
 8000e1e:	e68c      	b.n	8000b3a <main+0x82>
 8000e20:	20000278 	.word	0x20000278
 8000e24:	2000027a 	.word	0x2000027a
 8000e28:	2000027c 	.word	0x2000027c
 8000e2c:	20000300 	.word	0x20000300
 8000e30:	20000301 	.word	0x20000301
 8000e34:	20000302 	.word	0x20000302
 8000e38:	20000303 	.word	0x20000303

08000e3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b092      	sub	sp, #72	; 0x48
 8000e40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	2234      	movs	r2, #52	; 0x34
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f009 f91c 	bl	800a088 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e50:	463b      	mov	r3, r7
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e5e:	4b1e      	ldr	r3, [pc, #120]	; (8000ed8 <SystemClock_Config+0x9c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000e66:	4a1c      	ldr	r2, [pc, #112]	; (8000ed8 <SystemClock_Config+0x9c>)
 8000e68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e6c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e72:	2301      	movs	r3, #1
 8000e74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e76:	2301      	movs	r3, #1
 8000e78:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7a:	2310      	movs	r3, #16
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e8c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000e8e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000e92:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f003 fa71 	bl	8004380 <HAL_RCC_OscConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000ea4:	f000 f98c 	bl	80011c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eac:	2303      	movs	r3, #3
 8000eae:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ebc:	463b      	mov	r3, r7
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f003 fd8d 	bl	80049e0 <HAL_RCC_ClockConfig>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ecc:	f000 f978 	bl	80011c0 <Error_Handler>
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	3748      	adds	r7, #72	; 0x48
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40007000 	.word	0x40007000

08000edc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000eec:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000eee:	4a2e      	ldr	r2, [pc, #184]	; (8000fa8 <MX_ADC_Init+0xcc>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ef2:	4b2c      	ldr	r3, [pc, #176]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef8:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000efe:	4b29      	ldr	r3, [pc, #164]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f04:	4b27      	ldr	r3, [pc, #156]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f0a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f0c:	4b25      	ldr	r3, [pc, #148]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000f12:	4b24      	ldr	r3, [pc, #144]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000f18:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000f1e:	4b21      	ldr	r3, [pc, #132]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 2;
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f2e:	2202      	movs	r2, #2
 8000f30:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000f32:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f3c:	2210      	movs	r2, #16
 8000f3e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f40:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000f46:	4b17      	ldr	r3, [pc, #92]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f4e:	4815      	ldr	r0, [pc, #84]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f50:	f000 fca4 	bl	800189c <HAL_ADC_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_ADC_Init+0x82>
  {
    Error_Handler();
 8000f5a:	f000 f931 	bl	80011c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f62:	2301      	movs	r3, #1
 8000f64:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_9CYCLES;
 8000f66:	2301      	movs	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480d      	ldr	r0, [pc, #52]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f70:	f000 ff84 	bl	8001e7c <HAL_ADC_ConfigChannel>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_ADC_Init+0xa2>
  {
    Error_Handler();
 8000f7a:	f000 f921 	bl	80011c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f82:	2302      	movs	r3, #2
 8000f84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <MX_ADC_Init+0xc8>)
 8000f8c:	f000 ff76 	bl	8001e7c <HAL_ADC_ConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8000f96:	f000 f913 	bl	80011c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200001a0 	.word	0x200001a0
 8000fa8:	40012400 	.word	0x40012400

08000fac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fc8:	4b2f      	ldr	r3, [pc, #188]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000fca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8000fd0:	4b2d      	ldr	r3, [pc, #180]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000fd2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd8:	4b2b      	ldr	r3, [pc, #172]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64-1;
 8000fde:	4b2a      	ldr	r3, [pc, #168]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000fe0:	223f      	movs	r2, #63	; 0x3f
 8000fe2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe4:	4b28      	ldr	r3, [pc, #160]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fea:	4b27      	ldr	r3, [pc, #156]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8000ff0:	4825      	ldr	r0, [pc, #148]	; (8001088 <MX_TIM2_Init+0xdc>)
 8000ff2:	f003 ffd3 	bl	8004f9c <HAL_TIM_OC_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ffc:	f000 f8e0 	bl	80011c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001008:	f107 0310 	add.w	r3, r7, #16
 800100c:	4619      	mov	r1, r3
 800100e:	481e      	ldr	r0, [pc, #120]	; (8001088 <MX_TIM2_Init+0xdc>)
 8001010:	f004 fbb4 	bl	800577c <HAL_TIMEx_MasterConfigSynchronization>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800101a:	f000 f8d1 	bl	80011c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800101e:	2310      	movs	r3, #16
 8001020:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 32-1;
 8001022:	231f      	movs	r3, #31
 8001024:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800102e:	463b      	mov	r3, r7
 8001030:	2200      	movs	r2, #0
 8001032:	4619      	mov	r1, r3
 8001034:	4814      	ldr	r0, [pc, #80]	; (8001088 <MX_TIM2_Init+0xdc>)
 8001036:	f004 f9a9 	bl	800538c <HAL_TIM_OC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001040:	f000 f8be 	bl	80011c0 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_1);
 8001044:	4b10      	ldr	r3, [pc, #64]	; (8001088 <MX_TIM2_Init+0xdc>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	699a      	ldr	r2, [r3, #24]
 800104a:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <MX_TIM2_Init+0xdc>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f042 0208 	orr.w	r2, r2, #8
 8001052:	619a      	str	r2, [r3, #24]
  sConfigOC.Pulse = 64-1;
 8001054:	233f      	movs	r3, #63	; 0x3f
 8001056:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	2204      	movs	r2, #4
 800105c:	4619      	mov	r1, r3
 800105e:	480a      	ldr	r0, [pc, #40]	; (8001088 <MX_TIM2_Init+0xdc>)
 8001060:	f004 f994 	bl	800538c <HAL_TIM_OC_ConfigChannel>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 800106a:	f000 f8a9 	bl	80011c0 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 800106e:	4b06      	ldr	r3, [pc, #24]	; (8001088 <MX_TIM2_Init+0xdc>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	699a      	ldr	r2, [r3, #24]
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <MX_TIM2_Init+0xdc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800107c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000238 	.word	0x20000238

0800108c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <MX_DMA_Init+0x38>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <MX_DMA_Init+0x38>)
 8001098:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800109c:	61d3      	str	r3, [r2, #28]
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <MX_DMA_Init+0x38>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2100      	movs	r1, #0
 80010ae:	200b      	movs	r0, #11
 80010b0:	f001 f9ed 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010b4:	200b      	movs	r0, #11
 80010b6:	f001 fa06 	bl	80024c6 <HAL_NVIC_EnableIRQ>

}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800

080010c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ce:	f107 030c 	add.w	r3, r7, #12
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
 80010dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010de:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_GPIO_Init+0x68>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	4a13      	ldr	r2, [pc, #76]	; (8001130 <MX_GPIO_Init+0x68>)
 80010e4:	f043 0320 	orr.w	r3, r3, #32
 80010e8:	61d3      	str	r3, [r2, #28]
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_GPIO_Init+0x68>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	f003 0320 	and.w	r3, r3, #32
 80010f2:	60bb      	str	r3, [r7, #8]
 80010f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_GPIO_Init+0x68>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	4a0d      	ldr	r2, [pc, #52]	; (8001130 <MX_GPIO_Init+0x68>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	61d3      	str	r3, [r2, #28]
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <MX_GPIO_Init+0x68>)
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin;
 800110e:	2304      	movs	r3, #4
 8001110:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON0_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	4619      	mov	r1, r3
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_GPIO_Init+0x6c>)
 8001122:	f001 fb81 	bl	8002828 <HAL_GPIO_Init>

}
 8001126:	bf00      	nop
 8001128:	3720      	adds	r7, #32
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40023800 	.word	0x40023800
 8001134:	40020000 	.word	0x40020000

08001138 <write_next_event_state>:

/* USER CODE BEGIN 4 */

void write_next_event_state(State_TypeDef next_state) {
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
	event_index_write = (event_index_write + 1) % EVENT_BUFFER_LENGTH;
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <write_next_event_state+0x3c>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	425a      	negs	r2, r3
 800114a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800114e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001152:	bf58      	it	pl
 8001154:	4253      	negpl	r3, r2
 8001156:	b2da      	uxtb	r2, r3
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <write_next_event_state+0x3c>)
 800115a:	701a      	strb	r2, [r3, #0]
	event_state[event_index_write] = next_state;
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <write_next_event_state+0x3c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	4a05      	ldr	r2, [pc, #20]	; (8001178 <write_next_event_state+0x40>)
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	5453      	strb	r3, [r2, r1]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	20000301 	.word	0x20000301
 8001178:	20000280 	.word	0x20000280

0800117c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef* htim) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	switch (htim->Channel) {
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7e1b      	ldrb	r3, [r3, #24]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d002      	beq.n	8001192 <HAL_TIM_OC_DelayElapsedCallback+0x16>
 800118c:	2b02      	cmp	r3, #2
 800118e:	d004      	beq.n	800119a <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		break;
	case HAL_TIM_ACTIVE_CHANNEL_2:
		write_next_event_state(TIM_EVENT_2);
		break;
	default:
		break;
 8001190:	e007      	b.n	80011a2 <HAL_TIM_OC_DelayElapsedCallback+0x26>
		write_next_event_state(TIM_EVENT_1);
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff ffd0 	bl	8001138 <write_next_event_state>
		break;
 8001198:	e003      	b.n	80011a2 <HAL_TIM_OC_DelayElapsedCallback+0x26>
		write_next_event_state(TIM_EVENT_2);
 800119a:	2002      	movs	r0, #2
 800119c:	f7ff ffcc 	bl	8001138 <write_next_event_state>
		break;
 80011a0:	bf00      	nop
	}
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
	write_next_event_state(ADC_EVENT_UPDATE);
 80011b2:	2003      	movs	r0, #3
 80011b4:	f7ff ffc0 	bl	8001138 <write_next_event_state>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c4:	b672      	cpsid	i
}
 80011c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011c8:	e7fe      	b.n	80011c8 <Error_Handler+0x8>
	...

080011cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <HAL_MspInit+0x58>)
 80011d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d6:	4a13      	ldr	r2, [pc, #76]	; (8001224 <HAL_MspInit+0x58>)
 80011d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011dc:	6253      	str	r3, [r2, #36]	; 0x24
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <HAL_MspInit+0x58>)
 80011e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <HAL_MspInit+0x58>)
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	4a0d      	ldr	r2, [pc, #52]	; (8001224 <HAL_MspInit+0x58>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6213      	str	r3, [r2, #32]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_MspInit+0x58>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	4b08      	ldr	r3, [pc, #32]	; (8001224 <HAL_MspInit+0x58>)
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	4a07      	ldr	r2, [pc, #28]	; (8001224 <HAL_MspInit+0x58>)
 8001208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120c:	6253      	str	r3, [r2, #36]	; 0x24
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <HAL_MspInit+0x58>)
 8001210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	40023800 	.word	0x40023800

08001228 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	; 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a2d      	ldr	r2, [pc, #180]	; (80012fc <HAL_ADC_MspInit+0xd4>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d154      	bne.n	80012f4 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800124a:	4b2d      	ldr	r3, [pc, #180]	; (8001300 <HAL_ADC_MspInit+0xd8>)
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	4a2c      	ldr	r2, [pc, #176]	; (8001300 <HAL_ADC_MspInit+0xd8>)
 8001250:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001254:	6213      	str	r3, [r2, #32]
 8001256:	4b2a      	ldr	r3, [pc, #168]	; (8001300 <HAL_ADC_MspInit+0xd8>)
 8001258:	6a1b      	ldr	r3, [r3, #32]
 800125a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	4b27      	ldr	r3, [pc, #156]	; (8001300 <HAL_ADC_MspInit+0xd8>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	4a26      	ldr	r2, [pc, #152]	; (8001300 <HAL_ADC_MspInit+0xd8>)
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	61d3      	str	r3, [r2, #28]
 800126e:	4b24      	ldr	r3, [pc, #144]	; (8001300 <HAL_ADC_MspInit+0xd8>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800127a:	2303      	movs	r3, #3
 800127c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800127e:	2303      	movs	r3, #3
 8001280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4619      	mov	r1, r3
 800128c:	481d      	ldr	r0, [pc, #116]	; (8001304 <HAL_ADC_MspInit+0xdc>)
 800128e:	f001 facb 	bl	8002828 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001292:	4b1d      	ldr	r3, [pc, #116]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 8001294:	4a1d      	ldr	r2, [pc, #116]	; (800130c <HAL_ADC_MspInit+0xe4>)
 8001296:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001298:	4b1b      	ldr	r3, [pc, #108]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 800129a:	2200      	movs	r2, #0
 800129c:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800129e:	4b1a      	ldr	r3, [pc, #104]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012a6:	2280      	movs	r2, #128	; 0x80
 80012a8:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012aa:	4b17      	ldr	r3, [pc, #92]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012b0:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012b2:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012b8:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 80012ba:	4b13      	ldr	r3, [pc, #76]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012c6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80012c8:	480f      	ldr	r0, [pc, #60]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012ca:	f001 f917 	bl	80024fc <HAL_DMA_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 80012d4:	f7ff ff74 	bl	80011c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a0b      	ldr	r2, [pc, #44]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012dc:	645a      	str	r2, [r3, #68]	; 0x44
 80012de:	4a0a      	ldr	r2, [pc, #40]	; (8001308 <HAL_ADC_MspInit+0xe0>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2100      	movs	r1, #0
 80012e8:	2012      	movs	r0, #18
 80012ea:	f001 f8d0 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80012ee:	2012      	movs	r0, #18
 80012f0:	f001 f8e9 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	; 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40012400 	.word	0x40012400
 8001300:	40023800 	.word	0x40023800
 8001304:	40020000 	.word	0x40020000
 8001308:	200001f4 	.word	0x200001f4
 800130c:	40026008 	.word	0x40026008

08001310 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001320:	d113      	bne.n	800134a <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001322:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <HAL_TIM_OC_MspInit+0x44>)
 8001324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001326:	4a0b      	ldr	r2, [pc, #44]	; (8001354 <HAL_TIM_OC_MspInit+0x44>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6253      	str	r3, [r2, #36]	; 0x24
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <HAL_TIM_OC_MspInit+0x44>)
 8001330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	201c      	movs	r0, #28
 8001340:	f001 f8a5 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001344:	201c      	movs	r0, #28
 8001346:	f001 f8be 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800134a:	bf00      	nop
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800

08001358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800135c:	e7fe      	b.n	800135c <NMI_Handler+0x4>

0800135e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001362:	e7fe      	b.n	8001362 <HardFault_Handler+0x4>

08001364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001368:	e7fe      	b.n	8001368 <MemManage_Handler+0x4>

0800136a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800136e:	e7fe      	b.n	800136e <BusFault_Handler+0x4>

08001370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001374:	e7fe      	b.n	8001374 <UsageFault_Handler+0x4>

08001376 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr

0800138e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr

0800139a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800139e:	f000 fa61 	bl	8001864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80013ac:	4802      	ldr	r0, [pc, #8]	; (80013b8 <DMA1_Channel1_IRQHandler+0x10>)
 80013ae:	f001 f95d 	bl	800266c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200001f4 	.word	0x200001f4

080013bc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <ADC1_IRQHandler+0x10>)
 80013c2:	f000 fc3f 	bl	8001c44 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200001a0 	.word	0x200001a0

080013d0 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt.
  */
void USB_HP_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80013d4:	4802      	ldr	r0, [pc, #8]	; (80013e0 <USB_HP_IRQHandler+0x10>)
 80013d6:	f001 fcc2 	bl	8002d5e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000804 	.word	0x20000804

080013e4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt.
  */
void USB_LP_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80013e8:	4802      	ldr	r0, [pc, #8]	; (80013f4 <USB_LP_IRQHandler+0x10>)
 80013ea:	f001 fcb8 	bl	8002d5e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000804 	.word	0x20000804

080013f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <TIM2_IRQHandler+0x10>)
 80013fe:	f003 fee9 	bl	80051d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000238 	.word	0x20000238

0800140c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001418:	480c      	ldr	r0, [pc, #48]	; (800144c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800141a:	490d      	ldr	r1, [pc, #52]	; (8001450 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800141c:	4a0d      	ldr	r2, [pc, #52]	; (8001454 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001420:	e002      	b.n	8001428 <LoopCopyDataInit>

08001422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001426:	3304      	adds	r3, #4

08001428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800142c:	d3f9      	bcc.n	8001422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142e:	4a0a      	ldr	r2, [pc, #40]	; (8001458 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001430:	4c0a      	ldr	r4, [pc, #40]	; (800145c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001434:	e001      	b.n	800143a <LoopFillZerobss>

08001436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001438:	3204      	adds	r2, #4

0800143a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800143c:	d3fb      	bcc.n	8001436 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800143e:	f7ff ffe5 	bl	800140c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001442:	f008 fdfd 	bl	800a040 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001446:	f7ff fb37 	bl	8000ab8 <main>
  bx lr
 800144a:	4770      	bx	lr
  ldr r0, =_sdata
 800144c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001450:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8001454:	0800a13c 	.word	0x0800a13c
  ldr r2, =_sbss
 8001458:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 800145c:	20000b18 	.word	0x20000b18

08001460 <COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001460:	e7fe      	b.n	8001460 <COMP_IRQHandler>
	...

08001464 <Joystick_Init>:
 *      Author: THollis
 */

#include <joystick.h>

Joystick_HandleTypeDef Joystick_Init(uint16_t *x_buffer, uint16_t *y_buffer){
 8001464:	b4b0      	push	{r4, r5, r7}
 8001466:	b095      	sub	sp, #84	; 0x54
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
	Joystick_HandleTypeDef js;

	js.x.adc = x_buffer;
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	617b      	str	r3, [r7, #20]
	js.x.min = UINT16_MAX;
 8001474:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001478:	833b      	strh	r3, [r7, #24]
	js.x.offset = 2048;
 800147a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800147e:	83bb      	strh	r3, [r7, #28]
	js.x.max = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	837b      	strh	r3, [r7, #26]
	js.x.deadzone = JOYSTICK_DEADZONE;
 8001484:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <Joystick_Init+0x90>)
 8001486:	623b      	str	r3, [r7, #32]
	js.x.alivezone = JOYSTICK_ALIVEZONE;
 8001488:	4b1b      	ldr	r3, [pc, #108]	; (80014f8 <Joystick_Init+0x94>)
 800148a:	627b      	str	r3, [r7, #36]	; 0x24
	js.x.val = 0;
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	62bb      	str	r3, [r7, #40]	; 0x28

	js.y.adc = y_buffer;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	62fb      	str	r3, [r7, #44]	; 0x2c
	js.y.min = UINT16_MAX;
 8001496:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800149a:	863b      	strh	r3, [r7, #48]	; 0x30
	js.y.offset = 2048;
 800149c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014a0:	86bb      	strh	r3, [r7, #52]	; 0x34
	js.y.max = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	867b      	strh	r3, [r7, #50]	; 0x32
	js.y.deadzone = JOYSTICK_DEADZONE;
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <Joystick_Init+0x90>)
 80014a8:	63bb      	str	r3, [r7, #56]	; 0x38
	js.y.alivezone = JOYSTICK_ALIVEZONE;
 80014aa:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <Joystick_Init+0x94>)
 80014ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	js.y.val = 0;
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	643b      	str	r3, [r7, #64]	; 0x40

	js.calibrate.iters_max = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	js.calibrate.iters = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	js.calibrate.flag = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	js.calibrate.weight = 1.0f;
 80014c6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80014ca:	64fb      	str	r3, [r7, #76]	; 0x4c

	return(js);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	461d      	mov	r5, r3
 80014d0:	f107 0414 	add.w	r4, r7, #20
 80014d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014e0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80014e4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	3754      	adds	r7, #84	; 0x54
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bcb0      	pop	{r4, r5, r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	3ccccccd 	.word	0x3ccccccd
 80014f8:	3f8ccccd 	.word	0x3f8ccccd

080014fc <Joystick_Update>:
  * @brief  Updated the Joystick parameters using the adc buffer.
  *
  * @param  Joystick handle
  * @retval None
  */
void Joystick_Update(Joystick_HandleTypeDef *js){
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	uint16_t x = *(js->x.adc);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	83fb      	strh	r3, [r7, #30]
	uint16_t y = *(js->y.adc);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	83bb      	strh	r3, [r7, #28]

	float x_val, x_sign;
	float y_val, y_sign;

	if(js->calibrate.flag && js->calibrate.iters > 0){
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800151a:	2b00      	cmp	r3, #0
 800151c:	d062      	beq.n	80015e4 <Joystick_Update+0xe8>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001522:	2b00      	cmp	r3, #0
 8001524:	d05e      	beq.n	80015e4 <Joystick_Update+0xe8>
		js->x.offset = (uint16_t)((float)js->x.offset * (1 - js->calibrate.weight) + (float)x * js->calibrate.weight);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	891b      	ldrh	r3, [r3, #8]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fedc 	bl	80002e8 <__aeabi_ui2f>
 8001530:	4604      	mov	r4, r0
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800153c:	f7fe fe22 	bl	8000184 <__aeabi_fsub>
 8001540:	4603      	mov	r3, r0
 8001542:	4619      	mov	r1, r3
 8001544:	4620      	mov	r0, r4
 8001546:	f7fe ff27 	bl	8000398 <__aeabi_fmul>
 800154a:	4603      	mov	r3, r0
 800154c:	461c      	mov	r4, r3
 800154e:	8bfb      	ldrh	r3, [r7, #30]
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe fec9 	bl	80002e8 <__aeabi_ui2f>
 8001556:	4602      	mov	r2, r0
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800155c:	4619      	mov	r1, r3
 800155e:	4610      	mov	r0, r2
 8001560:	f7fe ff1a 	bl	8000398 <__aeabi_fmul>
 8001564:	4603      	mov	r3, r0
 8001566:	4619      	mov	r1, r3
 8001568:	4620      	mov	r0, r4
 800156a:	f7fe fe0d 	bl	8000188 <__addsf3>
 800156e:	4603      	mov	r3, r0
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff f8fd 	bl	8000770 <__aeabi_f2uiz>
 8001576:	4603      	mov	r3, r0
 8001578:	b29a      	uxth	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	811a      	strh	r2, [r3, #8]
		js->y.offset = (uint16_t)((float)js->y.offset * (1 - js->calibrate.weight) + (float)y * js->calibrate.weight);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	8c1b      	ldrh	r3, [r3, #32]
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe feb0 	bl	80002e8 <__aeabi_ui2f>
 8001588:	4604      	mov	r4, r0
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800158e:	4619      	mov	r1, r3
 8001590:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001594:	f7fe fdf6 	bl	8000184 <__aeabi_fsub>
 8001598:	4603      	mov	r3, r0
 800159a:	4619      	mov	r1, r3
 800159c:	4620      	mov	r0, r4
 800159e:	f7fe fefb 	bl	8000398 <__aeabi_fmul>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461c      	mov	r4, r3
 80015a6:	8bbb      	ldrh	r3, [r7, #28]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe fe9d 	bl	80002e8 <__aeabi_ui2f>
 80015ae:	4602      	mov	r2, r0
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b4:	4619      	mov	r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f7fe feee 	bl	8000398 <__aeabi_fmul>
 80015bc:	4603      	mov	r3, r0
 80015be:	4619      	mov	r1, r3
 80015c0:	4620      	mov	r0, r4
 80015c2:	f7fe fde1 	bl	8000188 <__addsf3>
 80015c6:	4603      	mov	r3, r0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff f8d1 	bl	8000770 <__aeabi_f2uiz>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	841a      	strh	r2, [r3, #32]
		js->calibrate.iters--;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80015da:	3b01      	subs	r3, #1
 80015dc:	b29a      	uxth	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	865a      	strh	r2, [r3, #50]	; 0x32
 80015e2:	e008      	b.n	80015f6 <Joystick_Update+0xfa>
	}
	else if(js->calibrate.flag){
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <Joystick_Update+0xfa>
		js->calibrate.flag = 0;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	int16_t delta_x = x - js->x.offset;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	891b      	ldrh	r3, [r3, #8]
 80015fa:	8bfa      	ldrh	r2, [r7, #30]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	b29b      	uxth	r3, r3
 8001600:	837b      	strh	r3, [r7, #26]
	int16_t delta_y = y - js->y.offset;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	8c1b      	ldrh	r3, [r3, #32]
 8001606:	8bba      	ldrh	r2, [r7, #28]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	b29b      	uxth	r3, r3
 800160c:	833b      	strh	r3, [r7, #24]

	js->x.min = (x < js->x.min) ? x : js->x.min;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	889b      	ldrh	r3, [r3, #4]
 8001612:	8bfa      	ldrh	r2, [r7, #30]
 8001614:	4293      	cmp	r3, r2
 8001616:	bf28      	it	cs
 8001618:	4613      	movcs	r3, r2
 800161a:	b29a      	uxth	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	809a      	strh	r2, [r3, #4]
	js->x.max = (x > js->x.max) ? x : js->x.max;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	88db      	ldrh	r3, [r3, #6]
 8001624:	8bfa      	ldrh	r2, [r7, #30]
 8001626:	4293      	cmp	r3, r2
 8001628:	bf38      	it	cc
 800162a:	4613      	movcc	r3, r2
 800162c:	b29a      	uxth	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	80da      	strh	r2, [r3, #6]

	js->y.min = (y < js->y.min) ? y : js->y.min;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	8b9b      	ldrh	r3, [r3, #28]
 8001636:	8bba      	ldrh	r2, [r7, #28]
 8001638:	4293      	cmp	r3, r2
 800163a:	bf28      	it	cs
 800163c:	4613      	movcs	r3, r2
 800163e:	b29a      	uxth	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	839a      	strh	r2, [r3, #28]
	js->y.max = (y > js->y.max) ? y : js->y.max;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	8bdb      	ldrh	r3, [r3, #30]
 8001648:	8bba      	ldrh	r2, [r7, #28]
 800164a:	4293      	cmp	r3, r2
 800164c:	bf38      	it	cc
 800164e:	4613      	movcc	r3, r2
 8001650:	b29a      	uxth	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	83da      	strh	r2, [r3, #30]

	x_val = (delta_x > 0) ? (float)delta_x / (float)(js->x.max - js->x.offset) : -(float)delta_x / (float)(js->x.min - js->x.offset);
 8001656:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800165a:	2b00      	cmp	r3, #0
 800165c:	dd15      	ble.n	800168a <Joystick_Update+0x18e>
 800165e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001662:	4618      	mov	r0, r3
 8001664:	f7fe fe44 	bl	80002f0 <__aeabi_i2f>
 8001668:	4604      	mov	r4, r0
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	88db      	ldrh	r3, [r3, #6]
 800166e:	461a      	mov	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	891b      	ldrh	r3, [r3, #8]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	4618      	mov	r0, r3
 8001678:	f7fe fe3a 	bl	80002f0 <__aeabi_i2f>
 800167c:	4603      	mov	r3, r0
 800167e:	4619      	mov	r1, r3
 8001680:	4620      	mov	r0, r4
 8001682:	f7fe ff3d 	bl	8000500 <__aeabi_fdiv>
 8001686:	4603      	mov	r3, r0
 8001688:	e016      	b.n	80016b8 <Joystick_Update+0x1bc>
 800168a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe fe2e 	bl	80002f0 <__aeabi_i2f>
 8001694:	4603      	mov	r3, r0
 8001696:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	889b      	ldrh	r3, [r3, #4]
 800169e:	461a      	mov	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	891b      	ldrh	r3, [r3, #8]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe fe22 	bl	80002f0 <__aeabi_i2f>
 80016ac:	4603      	mov	r3, r0
 80016ae:	4619      	mov	r1, r3
 80016b0:	4620      	mov	r0, r4
 80016b2:	f7fe ff25 	bl	8000500 <__aeabi_fdiv>
 80016b6:	4603      	mov	r3, r0
 80016b8:	617b      	str	r3, [r7, #20]
	y_val = (delta_y > 0) ? (float)delta_y / (float)(js->y.max - js->y.offset) : -(float)delta_y / (float)(js->y.min - js->y.offset);
 80016ba:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	dd15      	ble.n	80016ee <Joystick_Update+0x1f2>
 80016c2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe fe12 	bl	80002f0 <__aeabi_i2f>
 80016cc:	4604      	mov	r4, r0
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	8bdb      	ldrh	r3, [r3, #30]
 80016d2:	461a      	mov	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	8c1b      	ldrh	r3, [r3, #32]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f7fe fe08 	bl	80002f0 <__aeabi_i2f>
 80016e0:	4603      	mov	r3, r0
 80016e2:	4619      	mov	r1, r3
 80016e4:	4620      	mov	r0, r4
 80016e6:	f7fe ff0b 	bl	8000500 <__aeabi_fdiv>
 80016ea:	4603      	mov	r3, r0
 80016ec:	e016      	b.n	800171c <Joystick_Update+0x220>
 80016ee:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fdfc 	bl	80002f0 <__aeabi_i2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	8b9b      	ldrh	r3, [r3, #28]
 8001702:	461a      	mov	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	8c1b      	ldrh	r3, [r3, #32]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe fdf0 	bl	80002f0 <__aeabi_i2f>
 8001710:	4603      	mov	r3, r0
 8001712:	4619      	mov	r1, r3
 8001714:	4620      	mov	r0, r4
 8001716:	f7fe fef3 	bl	8000500 <__aeabi_fdiv>
 800171a:	4603      	mov	r3, r0
 800171c:	613b      	str	r3, [r7, #16]

	x_sign = (x_val > 0) ? x_val : -x_val;
 800171e:	f04f 0100 	mov.w	r1, #0
 8001722:	6978      	ldr	r0, [r7, #20]
 8001724:	f7fe fff4 	bl	8000710 <__aeabi_fcmpgt>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <Joystick_Update+0x236>
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	e002      	b.n	8001738 <Joystick_Update+0x23c>
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001738:	60fb      	str	r3, [r7, #12]
	y_sign = (y_val > 0) ? y_val : -y_val;
 800173a:	f04f 0100 	mov.w	r1, #0
 800173e:	6938      	ldr	r0, [r7, #16]
 8001740:	f7fe ffe6 	bl	8000710 <__aeabi_fcmpgt>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <Joystick_Update+0x252>
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	e002      	b.n	8001754 <Joystick_Update+0x258>
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001754:	60bb      	str	r3, [r7, #8]

	js->x.val = (x_sign > js->x.deadzone && x_sign < js->x.alivezone) ? x_val : 0;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	4619      	mov	r1, r3
 800175c:	68f8      	ldr	r0, [r7, #12]
 800175e:	f7fe ffd7 	bl	8000710 <__aeabi_fcmpgt>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d00a      	beq.n	800177e <Joystick_Update+0x282>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	4619      	mov	r1, r3
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f7fe ffb0 	bl	80006d4 <__aeabi_fcmplt>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <Joystick_Update+0x282>
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	e001      	b.n	8001782 <Joystick_Update+0x286>
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	6153      	str	r3, [r2, #20]
	js->y.val = (y_sign > js->y.deadzone && y_sign < js->y.alivezone) ? y_val : 0;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	68b8      	ldr	r0, [r7, #8]
 800178e:	f7fe ffbf 	bl	8000710 <__aeabi_fcmpgt>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d00a      	beq.n	80017ae <Joystick_Update+0x2b2>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179c:	4619      	mov	r1, r3
 800179e:	68b8      	ldr	r0, [r7, #8]
 80017a0:	f7fe ff98 	bl	80006d4 <__aeabi_fcmplt>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <Joystick_Update+0x2b2>
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	e001      	b.n	80017b2 <Joystick_Update+0x2b6>
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80017b6:	bf00      	nop
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd90      	pop	{r4, r7, pc}

080017be <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017c4:	2300      	movs	r3, #0
 80017c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c8:	2003      	movs	r0, #3
 80017ca:	f000 fe55 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017ce:	200f      	movs	r0, #15
 80017d0:	f000 f80e 	bl	80017f0 <HAL_InitTick>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d002      	beq.n	80017e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	e001      	b.n	80017e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017e0:	f7ff fcf4 	bl	80011cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017e4:	79fb      	ldrb	r3, [r7, #7]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <HAL_InitTick+0x68>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d022      	beq.n	800184a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001804:	4b15      	ldr	r3, [pc, #84]	; (800185c <HAL_InitTick+0x6c>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_InitTick+0x68>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001810:	fbb1 f3f3 	udiv	r3, r1, r3
 8001814:	fbb2 f3f3 	udiv	r3, r2, r3
 8001818:	4618      	mov	r0, r3
 800181a:	f000 fe62 	bl	80024e2 <HAL_SYSTICK_Config>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d10f      	bne.n	8001844 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b0f      	cmp	r3, #15
 8001828:	d809      	bhi.n	800183e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800182a:	2200      	movs	r2, #0
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	f04f 30ff 	mov.w	r0, #4294967295
 8001832:	f000 fe2c 	bl	800248e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001836:	4a0a      	ldr	r2, [pc, #40]	; (8001860 <HAL_InitTick+0x70>)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	e007      	b.n	800184e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	73fb      	strb	r3, [r7, #15]
 8001842:	e004      	b.n	800184e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	73fb      	strb	r3, [r7, #15]
 8001848:	e001      	b.n	800184e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000008 	.word	0x20000008
 800185c:	20000000 	.word	0x20000000
 8001860:	20000004 	.word	0x20000004

08001864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001868:	4b05      	ldr	r3, [pc, #20]	; (8001880 <HAL_IncTick+0x1c>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <HAL_IncTick+0x20>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4413      	add	r3, r2
 8001872:	4a03      	ldr	r2, [pc, #12]	; (8001880 <HAL_IncTick+0x1c>)
 8001874:	6013      	str	r3, [r2, #0]
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	20000360 	.word	0x20000360
 8001884:	20000008 	.word	0x20000008

08001888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  return uwTick;
 800188c:	4b02      	ldr	r3, [pc, #8]	; (8001898 <HAL_GetTick+0x10>)
 800188e:	681b      	ldr	r3, [r3, #0]
}
 8001890:	4618      	mov	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	bc80      	pop	{r7}
 8001896:	4770      	bx	lr
 8001898:	20000360 	.word	0x20000360

0800189c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08e      	sub	sp, #56	; 0x38
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d101      	bne.n	80018bc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e127      	b.n	8001b0c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d115      	bne.n	80018f6 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d8:	4b8e      	ldr	r3, [pc, #568]	; (8001b14 <HAL_ADC_Init+0x278>)
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	4a8d      	ldr	r2, [pc, #564]	; (8001b14 <HAL_ADC_Init+0x278>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6213      	str	r3, [r2, #32]
 80018e4:	4b8b      	ldr	r3, [pc, #556]	; (8001b14 <HAL_ADC_Init+0x278>)
 80018e6:	6a1b      	ldr	r3, [r3, #32]
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff fc99 	bl	8001228 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0310 	and.w	r3, r3, #16
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f040 80ff 	bne.w	8001b02 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001908:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800190c:	f023 0302 	bic.w	r3, r3, #2
 8001910:	f043 0202 	orr.w	r2, r3, #2
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001918:	4b7f      	ldr	r3, [pc, #508]	; (8001b18 <HAL_ADC_Init+0x27c>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	497c      	ldr	r1, [pc, #496]	; (8001b18 <HAL_ADC_Init+0x27c>)
 8001926:	4313      	orrs	r3, r2
 8001928:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001932:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800193a:	4619      	mov	r1, r3
 800193c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001940:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	6a3b      	ldr	r3, [r7, #32]
 8001944:	fa93 f3a3 	rbit	r3, r3
 8001948:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	fab3 f383 	clz	r3, r3
 8001950:	b2db      	uxtb	r3, r3
 8001952:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001956:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800195c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001964:	4619      	mov	r1, r3
 8001966:	2302      	movs	r3, #2
 8001968:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800196c:	fa93 f3a3 	rbit	r3, r3
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	fab3 f383 	clz	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800197e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001980:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001982:	4313      	orrs	r3, r2
 8001984:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800198a:	2b10      	cmp	r3, #16
 800198c:	d007      	beq.n	800199e <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001996:	4313      	orrs	r3, r2
 8001998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800199a:	4313      	orrs	r3, r2
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019a8:	2b40      	cmp	r3, #64	; 0x40
 80019aa:	d04f      	beq.n	8001a4c <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019b2:	4313      	orrs	r3, r2
 80019b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80019be:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	6912      	ldr	r2, [r2, #16]
 80019c4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80019c8:	d003      	beq.n	80019d2 <HAL_ADC_Init+0x136>
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6912      	ldr	r2, [r2, #16]
 80019ce:	2a01      	cmp	r2, #1
 80019d0:	d102      	bne.n	80019d8 <HAL_ADC_Init+0x13c>
 80019d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019d6:	e000      	b.n	80019da <HAL_ADC_Init+0x13e>
 80019d8:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80019da:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80019dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019de:	4313      	orrs	r3, r2
 80019e0:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d125      	bne.n	8001a38 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d114      	bne.n	8001a20 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	3b01      	subs	r3, #1
 80019fc:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001a00:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	fa92 f2a2 	rbit	r2, r2
 8001a08:	617a      	str	r2, [r7, #20]
  return result;
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	fab2 f282 	clz	r2, r2
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	4093      	lsls	r3, r2
 8001a14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a1e:	e00b      	b.n	8001a38 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a24:	f043 0220 	orr.w	r2, r3, #32
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a30:	f043 0201 	orr.w	r2, r3, #1
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	4b37      	ldr	r3, [pc, #220]	; (8001b1c <HAL_ADC_Init+0x280>)
 8001a40:	4013      	ands	r3, r2
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a48:	430b      	orrs	r3, r1
 8001a4a:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	4b33      	ldr	r3, [pc, #204]	; (8001b20 <HAL_ADC_Init+0x284>)
 8001a54:	4013      	ands	r3, r2
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6812      	ldr	r2, [r2, #0]
 8001a5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a5c:	430b      	orrs	r3, r1
 8001a5e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a68:	d003      	beq.n	8001a72 <HAL_ADC_Init+0x1d6>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d119      	bne.n	8001aa6 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a80:	3b01      	subs	r3, #1
 8001a82:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001a86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	fa92 f2a2 	rbit	r2, r2
 8001a8e:	60fa      	str	r2, [r7, #12]
  return result;
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	fab2 f282 	clz	r2, r2
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	fa03 f202 	lsl.w	r2, r3, r2
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	631a      	str	r2, [r3, #48]	; 0x30
 8001aa4:	e007      	b.n	8001ab6 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001ab4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	4b19      	ldr	r3, [pc, #100]	; (8001b24 <HAL_ADC_Init+0x288>)
 8001abe:	4013      	ands	r3, r2
 8001ac0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d10b      	bne.n	8001ade <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad0:	f023 0303 	bic.w	r3, r3, #3
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	64da      	str	r2, [r3, #76]	; 0x4c
 8001adc:	e014      	b.n	8001b08 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae2:	f023 0312 	bic.w	r3, r3, #18
 8001ae6:	f043 0210 	orr.w	r2, r3, #16
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001af2:	f043 0201 	orr.w	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001b00:	e002      	b.n	8001b08 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3738      	adds	r7, #56	; 0x38
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40012700 	.word	0x40012700
 8001b1c:	fcfc16ff 	.word	0xfcfc16ff
 8001b20:	c0fff18d 	.word	0xc0fff18d
 8001b24:	bf80fffe 	.word	0xbf80fffe

08001b28 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_ADC_Start_DMA+0x1e>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e074      	b.n	8001c30 <HAL_ADC_Start_DMA+0x108>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 fae4 	bl	800211c <ADC_Enable>
 8001b54:	4603      	mov	r3, r0
 8001b56:	75fb      	strb	r3, [r7, #23]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b58:	7dfb      	ldrb	r3, [r7, #23]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d167      	bne.n	8001c2e <HAL_ADC_Start_DMA+0x106>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b66:	f023 0301 	bic.w	r3, r3, #1
 8001b6a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_ADC_Start_DMA+0x68>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b84:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b9c:	d106      	bne.n	8001bac <HAL_ADC_Start_DMA+0x84>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ba2:	f023 0206 	bic.w	r2, r3, #6
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	651a      	str	r2, [r3, #80]	; 0x50
 8001baa:	e002      	b.n	8001bb2 <HAL_ADC_Start_DMA+0x8a>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bbe:	4a1e      	ldr	r2, [pc, #120]	; (8001c38 <HAL_ADC_Start_DMA+0x110>)
 8001bc0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc6:	4a1d      	ldr	r2, [pc, #116]	; (8001c3c <HAL_ADC_Start_DMA+0x114>)
 8001bc8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <HAL_ADC_Start_DMA+0x118>)
 8001bd0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001bda:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001bea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001bfa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	3358      	adds	r3, #88	; 0x58
 8001c06:	4619      	mov	r1, r3
 8001c08:	68ba      	ldr	r2, [r7, #8]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f000 fcce 	bl	80025ac <HAL_DMA_Start_IT>
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d107      	bne.n	8001c2e <HAL_ADC_Start_DMA+0x106>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c2c:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	080021d5 	.word	0x080021d5
 8001c3c:	0800227d 	.word	0x0800227d
 8001c40:	08002299 	.word	0x08002299

08001c44 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f003 0320 	and.w	r3, r3, #32
 8001c56:	2b20      	cmp	r3, #32
 8001c58:	d14e      	bne.n	8001cf8 <HAL_ADC_IRQHandler+0xb4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d147      	bne.n	8001cf8 <HAL_ADC_IRQHandler+0xb4>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6c:	f003 0310 	and.w	r3, r3, #16
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c78:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	64da      	str	r2, [r3, #76]	; 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d12c      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xa4>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d127      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xa4>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <HAL_ADC_IRQHandler+0x70>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d119      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xa4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0220 	bic.w	r2, r2, #32
 8001cc2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	64da      	str	r2, [r3, #76]	; 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d105      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xa4>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce0:	f043 0201 	orr.w	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff fa5e 	bl	80011aa <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f06f 0212 	mvn.w	r2, #18
 8001cf6:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d02:	2b80      	cmp	r3, #128	; 0x80
 8001d04:	d15c      	bne.n	8001dc0 <HAL_ADC_IRQHandler+0x17c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d155      	bne.n	8001dc0 <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d18:	f003 0310 	and.w	r3, r3, #16
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d105      	bne.n	8001d2c <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d24:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d13a      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d40:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d006      	beq.n	8001d56 <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d12c      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d125      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d11e      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d119      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d8a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d90:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	64da      	str	r2, [r3, #76]	; 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d105      	bne.n	8001db0 <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da8:	f043 0201 	orr.w	r2, r3, #1
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 fa8b 	bl	80022cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f06f 020c 	mvn.w	r2, #12
 8001dbe:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dca:	2b40      	cmp	r3, #64	; 0x40
 8001dcc:	d114      	bne.n	8001df8 <HAL_ADC_IRQHandler+0x1b4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d10d      	bne.n	8001df8 <HAL_ADC_IRQHandler+0x1b4>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	64da      	str	r2, [r3, #76]	; 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f834 	bl	8001e56 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f06f 0201 	mvn.w	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e06:	d119      	bne.n	8001e3c <HAL_ADC_IRQHandler+0x1f8>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0320 	and.w	r3, r3, #32
 8001e12:	2b20      	cmp	r3, #32
 8001e14:	d112      	bne.n	8001e3c <HAL_ADC_IRQHandler+0x1f8>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e1a:	f043 0202 	orr.w	r2, r3, #2
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f06f 0220 	mvn.w	r2, #32
 8001e2a:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 f81b 	bl	8001e68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f06f 0220 	mvn.w	r2, #32
 8001e3a:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr

08001e56 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
	...

08001e7c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d101      	bne.n	8001e9c <HAL_ADC_ConfigChannel+0x20>
 8001e98:	2302      	movs	r3, #2
 8001e9a:	e134      	b.n	8002106 <HAL_ADC_ConfigChannel+0x28a>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b06      	cmp	r3, #6
 8001eaa:	d81c      	bhi.n	8001ee6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	3b05      	subs	r3, #5
 8001ebe:	221f      	movs	r2, #31
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	4019      	ands	r1, r3
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	6818      	ldr	r0, [r3, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	3b05      	subs	r3, #5
 8001ed8:	fa00 f203 	lsl.w	r2, r0, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	641a      	str	r2, [r3, #64]	; 0x40
 8001ee4:	e07e      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b0c      	cmp	r3, #12
 8001eec:	d81c      	bhi.n	8001f28 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	3b23      	subs	r3, #35	; 0x23
 8001f00:	221f      	movs	r2, #31
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	43db      	mvns	r3, r3
 8001f08:	4019      	ands	r1, r3
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	3b23      	subs	r3, #35	; 0x23
 8001f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f26:	e05d      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b12      	cmp	r3, #18
 8001f2e:	d81c      	bhi.n	8001f6a <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	3b41      	subs	r3, #65	; 0x41
 8001f42:	221f      	movs	r2, #31
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	4019      	ands	r1, r3
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	3b41      	subs	r3, #65	; 0x41
 8001f5c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	639a      	str	r2, [r3, #56]	; 0x38
 8001f68:	e03c      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b18      	cmp	r3, #24
 8001f70:	d81c      	bhi.n	8001fac <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	3b5f      	subs	r3, #95	; 0x5f
 8001f84:	221f      	movs	r2, #31
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	4019      	ands	r1, r3
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	6818      	ldr	r0, [r3, #0]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	4613      	mov	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3b5f      	subs	r3, #95	; 0x5f
 8001f9e:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	635a      	str	r2, [r3, #52]	; 0x34
 8001faa:	e01b      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	3b7d      	subs	r3, #125	; 0x7d
 8001fbe:	221f      	movs	r2, #31
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	4019      	ands	r1, r3
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	6818      	ldr	r0, [r3, #0]
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3b7d      	subs	r3, #125	; 0x7d
 8001fd8:	fa00 f203 	lsl.w	r2, r0, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b09      	cmp	r3, #9
 8001fea:	d81a      	bhi.n	8002022 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6959      	ldr	r1, [r3, #20]
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4413      	add	r3, r2
 8001ffc:	2207      	movs	r2, #7
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	4019      	ands	r1, r3
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	6898      	ldr	r0, [r3, #8]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	4613      	mov	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	4413      	add	r3, r2
 8002014:	fa00 f203 	lsl.w	r2, r0, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	615a      	str	r2, [r3, #20]
 8002020:	e042      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b13      	cmp	r3, #19
 8002028:	d81c      	bhi.n	8002064 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6919      	ldr	r1, [r3, #16]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	3b1e      	subs	r3, #30
 800203c:	2207      	movs	r2, #7
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	4019      	ands	r1, r3
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	6898      	ldr	r0, [r3, #8]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	3b1e      	subs	r3, #30
 8002056:	fa00 f203 	lsl.w	r2, r0, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	611a      	str	r2, [r3, #16]
 8002062:	e021      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b1a      	cmp	r3, #26
 800206a:	d81c      	bhi.n	80020a6 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68d9      	ldr	r1, [r3, #12]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4613      	mov	r3, r2
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	4413      	add	r3, r2
 800207c:	3b3c      	subs	r3, #60	; 0x3c
 800207e:	2207      	movs	r2, #7
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	4019      	ands	r1, r3
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	6898      	ldr	r0, [r3, #8]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	4613      	mov	r3, r2
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	4413      	add	r3, r2
 8002096:	3b3c      	subs	r3, #60	; 0x3c
 8002098:	fa00 f203 	lsl.w	r2, r0, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	60da      	str	r2, [r3, #12]
 80020a4:	e000      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80020a6:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b10      	cmp	r3, #16
 80020ae:	d003      	beq.n	80020b8 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020b4:	2b11      	cmp	r3, #17
 80020b6:	d121      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80020b8:	4b15      	ldr	r3, [pc, #84]	; (8002110 <HAL_ADC_ConfigChannel+0x294>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d11b      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_ADC_ConfigChannel+0x294>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	4a11      	ldr	r2, [pc, #68]	; (8002110 <HAL_ADC_ConfigChannel+0x294>)
 80020ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80020ce:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b10      	cmp	r3, #16
 80020d6:	d111      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80020d8:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <HAL_ADC_ConfigChannel+0x298>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0e      	ldr	r2, [pc, #56]	; (8002118 <HAL_ADC_ConfigChannel+0x29c>)
 80020de:	fba2 2303 	umull	r2, r3, r2, r3
 80020e2:	0c9a      	lsrs	r2, r3, #18
 80020e4:	4613      	mov	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80020ee:	e002      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1f9      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002104:	7bfb      	ldrb	r3, [r7, #15]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr
 8002110:	40012700 	.word	0x40012700
 8002114:	20000000 	.word	0x20000000
 8002118:	431bde83 	.word	0x431bde83

0800211c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002128:	2300      	movs	r3, #0
 800212a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002136:	2b40      	cmp	r3, #64	; 0x40
 8002138:	d043      	beq.n	80021c2 <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f042 0201 	orr.w	r2, r2, #1
 8002148:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800214a:	4b20      	ldr	r3, [pc, #128]	; (80021cc <ADC_Enable+0xb0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a20      	ldr	r2, [pc, #128]	; (80021d0 <ADC_Enable+0xb4>)
 8002150:	fba2 2303 	umull	r2, r3, r2, r3
 8002154:	0c9a      	lsrs	r2, r3, #18
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800215e:	e002      	b.n	8002166 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	3b01      	subs	r3, #1
 8002164:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1f9      	bne.n	8002160 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 800216c:	f7ff fb8c 	bl	8001888 <HAL_GetTick>
 8002170:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002172:	e01f      	b.n	80021b4 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8002174:	f7ff fb88 	bl	8001888 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d918      	bls.n	80021b4 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218c:	2b40      	cmp	r3, #64	; 0x40
 800218e:	d011      	beq.n	80021b4 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002194:	f043 0210 	orr.w	r2, r3, #16
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021a0:	f043 0201 	orr.w	r2, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e007      	b.n	80021c4 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021be:	2b40      	cmp	r3, #64	; 0x40
 80021c0:	d1d8      	bne.n	8002174 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000000 	.word	0x20000000
 80021d0:	431bde83 	.word	0x431bde83

080021d4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d13d      	bne.n	800226a <ADC_DMAConvCplt+0x96>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32L1, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d12c      	bne.n	8002262 <ADC_DMAConvCplt+0x8e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800220e:	2b00      	cmp	r3, #0
 8002210:	d127      	bne.n	8002262 <ADC_DMAConvCplt+0x8e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800221c:	2b00      	cmp	r3, #0
 800221e:	d006      	beq.n	800222e <ADC_DMAConvCplt+0x5a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800222a:	2b00      	cmp	r3, #0
 800222c:	d119      	bne.n	8002262 <ADC_DMAConvCplt+0x8e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0220 	bic.w	r2, r2, #32
 800223c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002242:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	64da      	str	r2, [r3, #76]	; 0x4c
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d105      	bne.n	8002262 <ADC_DMAConvCplt+0x8e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800225a:	f043 0201 	orr.w	r2, r3, #1
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f7fe ffa1 	bl	80011aa <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002268:	e004      	b.n	8002274 <ADC_DMAConvCplt+0xa0>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	4798      	blx	r3
}
 8002274:	bf00      	nop
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002288:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f7ff fdda 	bl	8001e44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002290:	bf00      	nop
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022b6:	f043 0204 	orr.w	r2, r3, #4
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f7ff fdd2 	bl	8001e68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022c4:	bf00      	nop
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr
	...

080022e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f0:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022fc:	4013      	ands	r3, r2
 80022fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002308:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800230c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002312:	4a04      	ldr	r2, [pc, #16]	; (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	60d3      	str	r3, [r2, #12]
}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800232c:	4b04      	ldr	r3, [pc, #16]	; (8002340 <__NVIC_GetPriorityGrouping+0x18>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	f003 0307 	and.w	r3, r3, #7
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	2b00      	cmp	r3, #0
 8002354:	db0b      	blt.n	800236e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	f003 021f 	and.w	r2, r3, #31
 800235c:	4906      	ldr	r1, [pc, #24]	; (8002378 <__NVIC_EnableIRQ+0x34>)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	095b      	lsrs	r3, r3, #5
 8002364:	2001      	movs	r0, #1
 8002366:	fa00 f202 	lsl.w	r2, r0, r2
 800236a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr
 8002378:	e000e100 	.word	0xe000e100

0800237c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	6039      	str	r1, [r7, #0]
 8002386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238c:	2b00      	cmp	r3, #0
 800238e:	db0a      	blt.n	80023a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	b2da      	uxtb	r2, r3
 8002394:	490c      	ldr	r1, [pc, #48]	; (80023c8 <__NVIC_SetPriority+0x4c>)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	0112      	lsls	r2, r2, #4
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	440b      	add	r3, r1
 80023a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a4:	e00a      	b.n	80023bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	4908      	ldr	r1, [pc, #32]	; (80023cc <__NVIC_SetPriority+0x50>)
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	3b04      	subs	r3, #4
 80023b4:	0112      	lsls	r2, r2, #4
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	440b      	add	r3, r1
 80023ba:	761a      	strb	r2, [r3, #24]
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	e000e100 	.word	0xe000e100
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b089      	sub	sp, #36	; 0x24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f1c3 0307 	rsb	r3, r3, #7
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	bf28      	it	cs
 80023ee:	2304      	movcs	r3, #4
 80023f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3304      	adds	r3, #4
 80023f6:	2b06      	cmp	r3, #6
 80023f8:	d902      	bls.n	8002400 <NVIC_EncodePriority+0x30>
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3b03      	subs	r3, #3
 80023fe:	e000      	b.n	8002402 <NVIC_EncodePriority+0x32>
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002404:	f04f 32ff 	mov.w	r2, #4294967295
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43da      	mvns	r2, r3
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	401a      	ands	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002418:	f04f 31ff 	mov.w	r1, #4294967295
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	43d9      	mvns	r1, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002428:	4313      	orrs	r3, r2
         );
}
 800242a:	4618      	mov	r0, r3
 800242c:	3724      	adds	r7, #36	; 0x24
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002444:	d301      	bcc.n	800244a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002446:	2301      	movs	r3, #1
 8002448:	e00f      	b.n	800246a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244a:	4a0a      	ldr	r2, [pc, #40]	; (8002474 <SysTick_Config+0x40>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002452:	210f      	movs	r1, #15
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f7ff ff90 	bl	800237c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <SysTick_Config+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002462:	4b04      	ldr	r3, [pc, #16]	; (8002474 <SysTick_Config+0x40>)
 8002464:	2207      	movs	r2, #7
 8002466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	e000e010 	.word	0xe000e010

08002478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff2d 	bl	80022e0 <__NVIC_SetPriorityGrouping>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff42 	bl	8002328 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff90 	bl	80023d0 <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5f 	bl	800237c <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff35 	bl	8002344 <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa2 	bl	8002434 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e043      	b.n	8002596 <HAL_DMA_Init+0x9a>
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	461a      	mov	r2, r3
 8002514:	4b22      	ldr	r3, [pc, #136]	; (80025a0 <HAL_DMA_Init+0xa4>)
 8002516:	4413      	add	r3, r2
 8002518:	4a22      	ldr	r2, [pc, #136]	; (80025a4 <HAL_DMA_Init+0xa8>)
 800251a:	fba2 2303 	umull	r2, r3, r2, r3
 800251e:	091b      	lsrs	r3, r3, #4
 8002520:	009a      	lsls	r2, r3, #2
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a1f      	ldr	r2, [pc, #124]	; (80025a8 <HAL_DMA_Init+0xac>)
 800252a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2202      	movs	r2, #2
 8002530:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002546:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002550:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800255c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002568:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	4313      	orrs	r3, r2
 8002574:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3714      	adds	r7, #20
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr
 80025a0:	bffd9ff8 	.word	0xbffd9ff8
 80025a4:	cccccccd 	.word	0xcccccccd
 80025a8:	40026000 	.word	0x40026000

080025ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_DMA_Start_IT+0x20>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e04b      	b.n	8002664 <HAL_DMA_Start_IT+0xb8>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d13a      	bne.n	8002656 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2202      	movs	r2, #2
 80025e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0201 	bic.w	r2, r2, #1
 80025fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 f8e0 	bl	80027ca <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260e:	2b00      	cmp	r3, #0
 8002610:	d008      	beq.n	8002624 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f042 020e 	orr.w	r2, r2, #14
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	e00f      	b.n	8002644 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 0204 	bic.w	r2, r2, #4
 8002632:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 020a 	orr.w	r2, r2, #10
 8002642:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	e005      	b.n	8002662 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800265e:	2302      	movs	r3, #2
 8002660:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002662:	7dfb      	ldrb	r3, [r7, #23]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	f003 031c 	and.w	r3, r3, #28
 800268c:	2204      	movs	r2, #4
 800268e:	409a      	lsls	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4013      	ands	r3, r2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d026      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x7a>
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d021      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0320 	and.w	r3, r3, #32
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d107      	bne.n	80026c0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0204 	bic.w	r2, r2, #4
 80026be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c4:	f003 021c 	and.w	r2, r3, #28
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026cc:	2104      	movs	r1, #4
 80026ce:	fa01 f202 	lsl.w	r2, r1, r2
 80026d2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d071      	beq.n	80027c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80026e4:	e06c      	b.n	80027c0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f003 031c 	and.w	r3, r3, #28
 80026ee:	2202      	movs	r2, #2
 80026f0:	409a      	lsls	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d02e      	beq.n	8002758 <HAL_DMA_IRQHandler+0xec>
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d029      	beq.n	8002758 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10b      	bne.n	800272a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 020a 	bic.w	r2, r2, #10
 8002720:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f003 021c 	and.w	r2, r3, #28
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002736:	2102      	movs	r1, #2
 8002738:	fa01 f202 	lsl.w	r2, r1, r2
 800273c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	2b00      	cmp	r3, #0
 800274c:	d038      	beq.n	80027c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002756:	e033      	b.n	80027c0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	f003 031c 	and.w	r3, r3, #28
 8002760:	2208      	movs	r2, #8
 8002762:	409a      	lsls	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4013      	ands	r3, r2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d02a      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x156>
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b00      	cmp	r3, #0
 8002774:	d025      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 020e 	bic.w	r2, r2, #14
 8002784:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f003 021c 	and.w	r2, r3, #28
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002792:	2101      	movs	r1, #1
 8002794:	fa01 f202 	lsl.w	r2, r1, r2
 8002798:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d004      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80027c0:	bf00      	nop
 80027c2:	bf00      	nop
}
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b085      	sub	sp, #20
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
 80027d6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	f003 021c 	and.w	r2, r3, #28
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e4:	2101      	movs	r1, #1
 80027e6:	fa01 f202 	lsl.w	r2, r1, r2
 80027ea:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b10      	cmp	r3, #16
 80027fa:	d108      	bne.n	800280e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800280c:	e007      	b.n	800281e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	60da      	str	r2, [r3, #12]
}
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002836:	2300      	movs	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800283e:	e154      	b.n	8002aea <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	2101      	movs	r1, #1
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	fa01 f303 	lsl.w	r3, r1, r3
 800284c:	4013      	ands	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 8146 	beq.w	8002ae4 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 0303 	and.w	r3, r3, #3
 8002860:	2b01      	cmp	r3, #1
 8002862:	d005      	beq.n	8002870 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800286c:	2b02      	cmp	r3, #2
 800286e:	d130      	bne.n	80028d2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	2203      	movs	r2, #3
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4013      	ands	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	68da      	ldr	r2, [r3, #12]
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80028a6:	2201      	movs	r2, #1
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	43db      	mvns	r3, r3
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4013      	ands	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	091b      	lsrs	r3, r3, #4
 80028bc:	f003 0201 	and.w	r2, r3, #1
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f003 0303 	and.w	r3, r3, #3
 80028da:	2b03      	cmp	r3, #3
 80028dc:	d017      	beq.n	800290e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	2203      	movs	r2, #3
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43db      	mvns	r3, r3
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	4013      	ands	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	689a      	ldr	r2, [r3, #8]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d123      	bne.n	8002962 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	08da      	lsrs	r2, r3, #3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	3208      	adds	r2, #8
 8002922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002926:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	220f      	movs	r2, #15
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43db      	mvns	r3, r3
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	4013      	ands	r3, r2
 800293c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	4313      	orrs	r3, r2
 8002952:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	08da      	lsrs	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3208      	adds	r2, #8
 800295c:	6939      	ldr	r1, [r7, #16]
 800295e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	2203      	movs	r2, #3
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4013      	ands	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 0203 	and.w	r2, r3, #3
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 80a0 	beq.w	8002ae4 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a4:	4b58      	ldr	r3, [pc, #352]	; (8002b08 <HAL_GPIO_Init+0x2e0>)
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	4a57      	ldr	r2, [pc, #348]	; (8002b08 <HAL_GPIO_Init+0x2e0>)
 80029aa:	f043 0301 	orr.w	r3, r3, #1
 80029ae:	6213      	str	r3, [r2, #32]
 80029b0:	4b55      	ldr	r3, [pc, #340]	; (8002b08 <HAL_GPIO_Init+0x2e0>)
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	60bb      	str	r3, [r7, #8]
 80029ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80029bc:	4a53      	ldr	r2, [pc, #332]	; (8002b0c <HAL_GPIO_Init+0x2e4>)
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	089b      	lsrs	r3, r3, #2
 80029c2:	3302      	adds	r3, #2
 80029c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	220f      	movs	r2, #15
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	4013      	ands	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4a4b      	ldr	r2, [pc, #300]	; (8002b10 <HAL_GPIO_Init+0x2e8>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d019      	beq.n	8002a1c <HAL_GPIO_Init+0x1f4>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a4a      	ldr	r2, [pc, #296]	; (8002b14 <HAL_GPIO_Init+0x2ec>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d013      	beq.n	8002a18 <HAL_GPIO_Init+0x1f0>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a49      	ldr	r2, [pc, #292]	; (8002b18 <HAL_GPIO_Init+0x2f0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d00d      	beq.n	8002a14 <HAL_GPIO_Init+0x1ec>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a48      	ldr	r2, [pc, #288]	; (8002b1c <HAL_GPIO_Init+0x2f4>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d007      	beq.n	8002a10 <HAL_GPIO_Init+0x1e8>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a47      	ldr	r2, [pc, #284]	; (8002b20 <HAL_GPIO_Init+0x2f8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d101      	bne.n	8002a0c <HAL_GPIO_Init+0x1e4>
 8002a08:	2304      	movs	r3, #4
 8002a0a:	e008      	b.n	8002a1e <HAL_GPIO_Init+0x1f6>
 8002a0c:	2305      	movs	r3, #5
 8002a0e:	e006      	b.n	8002a1e <HAL_GPIO_Init+0x1f6>
 8002a10:	2303      	movs	r3, #3
 8002a12:	e004      	b.n	8002a1e <HAL_GPIO_Init+0x1f6>
 8002a14:	2302      	movs	r3, #2
 8002a16:	e002      	b.n	8002a1e <HAL_GPIO_Init+0x1f6>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e000      	b.n	8002a1e <HAL_GPIO_Init+0x1f6>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	f002 0203 	and.w	r2, r2, #3
 8002a24:	0092      	lsls	r2, r2, #2
 8002a26:	4093      	lsls	r3, r2
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a2e:	4937      	ldr	r1, [pc, #220]	; (8002b0c <HAL_GPIO_Init+0x2e4>)
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	089b      	lsrs	r3, r3, #2
 8002a34:	3302      	adds	r3, #2
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a3c:	4b39      	ldr	r3, [pc, #228]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	43db      	mvns	r3, r3
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a60:	4a30      	ldr	r2, [pc, #192]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a66:	4b2f      	ldr	r3, [pc, #188]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4013      	ands	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002a8a:	4a26      	ldr	r2, [pc, #152]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a90:	4b24      	ldr	r3, [pc, #144]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d003      	beq.n	8002ab4 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ab4:	4a1b      	ldr	r2, [pc, #108]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aba:	4b1a      	ldr	r3, [pc, #104]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002ade:	4a11      	ldr	r2, [pc, #68]	; (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f47f aea3 	bne.w	8002840 <HAL_GPIO_Init+0x18>
  }
}
 8002afa:	bf00      	nop
 8002afc:	bf00      	nop
 8002afe:	371c      	adds	r7, #28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40010000 	.word	0x40010000
 8002b10:	40020000 	.word	0x40020000
 8002b14:	40020400 	.word	0x40020400
 8002b18:	40020800 	.word	0x40020800
 8002b1c:	40020c00 	.word	0x40020c00
 8002b20:	40021000 	.word	0x40021000
 8002b24:	40010400 	.word	0x40010400

08002b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	691a      	ldr	r2, [r3, #16]
 8002b38:	887b      	ldrh	r3, [r7, #2]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d002      	beq.n	8002b46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
 8002b44:	e001      	b.n	8002b4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b46:	2300      	movs	r3, #0
 8002b48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr

08002b56 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002b56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b58:	b08b      	sub	sp, #44	; 0x2c
 8002b5a:	af06      	add	r7, sp, #24
 8002b5c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e0d0      	b.n	8002d0a <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d106      	bne.n	8002b82 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f006 ffd3 	bl	8009b28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2203      	movs	r2, #3
 8002b86:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f002 fe68 	bl	8005864 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	73fb      	strb	r3, [r7, #15]
 8002b98:	e04c      	b.n	8002c34 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b9a:	7bfb      	ldrb	r3, [r7, #15]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4413      	add	r3, r2
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	440b      	add	r3, r1
 8002baa:	3301      	adds	r3, #1
 8002bac:	2201      	movs	r2, #1
 8002bae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	440b      	add	r3, r1
 8002bc0:	7bfa      	ldrb	r2, [r7, #15]
 8002bc2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002bc4:	7bfa      	ldrb	r2, [r7, #15]
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
 8002bc8:	b298      	uxth	r0, r3
 8002bca:	6879      	ldr	r1, [r7, #4]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	440b      	add	r3, r1
 8002bd6:	3336      	adds	r3, #54	; 0x36
 8002bd8:	4602      	mov	r2, r0
 8002bda:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	6879      	ldr	r1, [r7, #4]
 8002be0:	1c5a      	adds	r2, r3, #1
 8002be2:	4613      	mov	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	440b      	add	r3, r1
 8002bec:	3303      	adds	r3, #3
 8002bee:	2200      	movs	r2, #0
 8002bf0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002bf2:	7bfa      	ldrb	r2, [r7, #15]
 8002bf4:	6879      	ldr	r1, [r7, #4]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	440b      	add	r3, r1
 8002c00:	3338      	adds	r3, #56	; 0x38
 8002c02:	2200      	movs	r2, #0
 8002c04:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c06:	7bfa      	ldrb	r2, [r7, #15]
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	440b      	add	r3, r1
 8002c14:	333c      	adds	r3, #60	; 0x3c
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c1a:	7bfa      	ldrb	r2, [r7, #15]
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	440b      	add	r3, r1
 8002c28:	3340      	adds	r3, #64	; 0x40
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	3301      	adds	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
 8002c34:	7bfa      	ldrb	r2, [r7, #15]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d3ad      	bcc.n	8002b9a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	73fb      	strb	r3, [r7, #15]
 8002c42:	e044      	b.n	8002cce <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c44:	7bfa      	ldrb	r2, [r7, #15]
 8002c46:	6879      	ldr	r1, [r7, #4]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	440b      	add	r3, r1
 8002c52:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002c56:	2200      	movs	r2, #0
 8002c58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002c5a:	7bfa      	ldrb	r2, [r7, #15]
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	440b      	add	r3, r1
 8002c68:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c6c:	7bfa      	ldrb	r2, [r7, #15]
 8002c6e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c70:	7bfa      	ldrb	r2, [r7, #15]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	440b      	add	r3, r1
 8002c7e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002c82:	2200      	movs	r2, #0
 8002c84:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c86:	7bfa      	ldrb	r2, [r7, #15]
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	440b      	add	r3, r1
 8002c94:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c9c:	7bfa      	ldrb	r2, [r7, #15]
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	440b      	add	r3, r1
 8002caa:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002cb2:	7bfa      	ldrb	r2, [r7, #15]
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	440b      	add	r3, r1
 8002cc0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	7bfa      	ldrb	r2, [r7, #15]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d3b5      	bcc.n	8002c44 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	603b      	str	r3, [r7, #0]
 8002cde:	687e      	ldr	r6, [r7, #4]
 8002ce0:	466d      	mov	r5, sp
 8002ce2:	f106 0410 	add.w	r4, r6, #16
 8002ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	602b      	str	r3, [r5, #0]
 8002cee:	1d33      	adds	r3, r6, #4
 8002cf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cf2:	6838      	ldr	r0, [r7, #0]
 8002cf4:	f002 fdd0 	bl	8005898 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3714      	adds	r7, #20
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d12 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_PCD_Start+0x16>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e016      	b.n	8002d56 <HAL_PCD_Start+0x44>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f002 fd7f 	bl	8005838 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f006 fed5 	bl	8009aec <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f005 fa64 	bl	8008214 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b082      	sub	sp, #8
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f005 fa5c 	bl	8008228 <USB_ReadInterrupts>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d7a:	d102      	bne.n	8002d82 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 fade 	bl	800333e <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f005 fa4e 	bl	8008228 <USB_ReadInterrupts>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d96:	d112      	bne.n	8002dbe <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002daa:	b292      	uxth	r2, r2
 8002dac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f006 ff3c 	bl	8009c2e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002db6:	2100      	movs	r1, #0
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 f8c7 	bl	8002f4c <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f005 fa30 	bl	8008228 <USB_ReadInterrupts>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dd2:	d10b      	bne.n	8002dec <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002de6:	b292      	uxth	r2, r2
 8002de8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f005 fa19 	bl	8008228 <USB_ReadInterrupts>
 8002df6:	4603      	mov	r3, r0
 8002df8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e00:	d10b      	bne.n	8002e1a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e14:	b292      	uxth	r2, r2
 8002e16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f005 fa02 	bl	8008228 <USB_ReadInterrupts>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e2e:	d126      	bne.n	8002e7e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0204 	bic.w	r2, r2, #4
 8002e42:	b292      	uxth	r2, r2
 8002e44:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0208 	bic.w	r2, r2, #8
 8002e5a:	b292      	uxth	r2, r2
 8002e5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f006 ff1d 	bl	8009ca0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e78:	b292      	uxth	r2, r2
 8002e7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f005 f9d0 	bl	8008228 <USB_ReadInterrupts>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e92:	d126      	bne.n	8002ee2 <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0208 	orr.w	r2, r2, #8
 8002ea6:	b292      	uxth	r2, r2
 8002ea8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ebe:	b292      	uxth	r2, r2
 8002ec0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0204 	orr.w	r2, r2, #4
 8002ed6:	b292      	uxth	r2, r2
 8002ed8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f006 fec5 	bl	8009c6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f005 f99e 	bl	8008228 <USB_ReadInterrupts>
 8002eec:	4603      	mov	r3, r0
 8002eee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ef2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ef6:	d10e      	bne.n	8002f16 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f0a:	b292      	uxth	r2, r2
 8002f0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f006 fe7e 	bl	8009c12 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f005 f984 	bl	8008228 <USB_ReadInterrupts>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f2a:	d10b      	bne.n	8002f44 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f3e:	b292      	uxth	r2, r2
 8002f40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d101      	bne.n	8002f66 <HAL_PCD_SetAddress+0x1a>
 8002f62:	2302      	movs	r3, #2
 8002f64:	e013      	b.n	8002f8e <HAL_PCD_SetAddress+0x42>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f005 f935 	bl	80081ee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b084      	sub	sp, #16
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
 8002f9e:	4608      	mov	r0, r1
 8002fa0:	4611      	mov	r1, r2
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	70fb      	strb	r3, [r7, #3]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	803b      	strh	r3, [r7, #0]
 8002fac:	4613      	mov	r3, r2
 8002fae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	da0e      	bge.n	8002fda <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	4413      	add	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	705a      	strb	r2, [r3, #1]
 8002fd8:	e00e      	b.n	8002ff8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fda:	78fb      	ldrb	r3, [r7, #3]
 8002fdc:	f003 0207 	and.w	r2, r3, #7
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	4413      	add	r3, r2
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	4413      	add	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002ff8:	78fb      	ldrb	r3, [r7, #3]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003004:	883a      	ldrh	r2, [r7, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	78ba      	ldrb	r2, [r7, #2]
 800300e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	785b      	ldrb	r3, [r3, #1]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d004      	beq.n	8003022 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	b29a      	uxth	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003022:	78bb      	ldrb	r3, [r7, #2]
 8003024:	2b02      	cmp	r3, #2
 8003026:	d102      	bne.n	800302e <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_PCD_EP_Open+0xa6>
 8003038:	2302      	movs	r3, #2
 800303a:	e00e      	b.n	800305a <HAL_PCD_EP_Open+0xc4>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68f9      	ldr	r1, [r7, #12]
 800304a:	4618      	mov	r0, r3
 800304c:	f002 fc44 	bl	80058d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003058:	7afb      	ldrb	r3, [r7, #11]
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b084      	sub	sp, #16
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	460b      	mov	r3, r1
 800306c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800306e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003072:	2b00      	cmp	r3, #0
 8003074:	da0e      	bge.n	8003094 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003076:	78fb      	ldrb	r3, [r7, #3]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	4413      	add	r3, r2
 800308a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	705a      	strb	r2, [r3, #1]
 8003092:	e00e      	b.n	80030b2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003094:	78fb      	ldrb	r3, [r7, #3]
 8003096:	f003 0207 	and.w	r2, r3, #7
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	4413      	add	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80030b2:	78fb      	ldrb	r3, [r7, #3]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_PCD_EP_Close+0x6a>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e00e      	b.n	80030ea <HAL_PCD_EP_Close+0x88>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68f9      	ldr	r1, [r7, #12]
 80030da:	4618      	mov	r0, r3
 80030dc:	f002 ff66 	bl	8005fac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	607a      	str	r2, [r7, #4]
 80030fc:	603b      	str	r3, [r7, #0]
 80030fe:	460b      	mov	r3, r1
 8003100:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003102:	7afb      	ldrb	r3, [r7, #11]
 8003104:	f003 0207 	and.w	r2, r3, #7
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	4413      	add	r3, r2
 8003118:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2200      	movs	r2, #0
 800312a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	2200      	movs	r2, #0
 8003130:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003132:	7afb      	ldrb	r3, [r7, #11]
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	b2da      	uxtb	r2, r3
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800313e:	7afb      	ldrb	r3, [r7, #11]
 8003140:	f003 0307 	and.w	r3, r3, #7
 8003144:	2b00      	cmp	r3, #0
 8003146:	d106      	bne.n	8003156 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6979      	ldr	r1, [r7, #20]
 800314e:	4618      	mov	r0, r3
 8003150:	f003 f918 	bl	8006384 <USB_EPStartXfer>
 8003154:	e005      	b.n	8003162 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6979      	ldr	r1, [r7, #20]
 800315c:	4618      	mov	r0, r3
 800315e:	f003 f911 	bl	8006384 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3718      	adds	r7, #24
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	460b      	mov	r3, r1
 800317a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800317c:	7afb      	ldrb	r3, [r7, #11]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	1c5a      	adds	r2, r3, #1
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4413      	add	r3, r2
 8003190:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	2200      	movs	r2, #0
 80031b0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2201      	movs	r2, #1
 80031b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031b8:	7afb      	ldrb	r3, [r7, #11]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031c4:	7afb      	ldrb	r3, [r7, #11]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6979      	ldr	r1, [r7, #20]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 f8d5 	bl	8006384 <USB_EPStartXfer>
 80031da:	e005      	b.n	80031e8 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6979      	ldr	r1, [r7, #20]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f003 f8ce 	bl	8006384 <USB_EPStartXfer>
  }

  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b084      	sub	sp, #16
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
 80031fa:	460b      	mov	r3, r1
 80031fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	f003 0207 	and.w	r2, r3, #7
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	d901      	bls.n	8003210 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e03e      	b.n	800328e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003210:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003214:	2b00      	cmp	r3, #0
 8003216:	da0e      	bge.n	8003236 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003218:	78fb      	ldrb	r3, [r7, #3]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	4413      	add	r3, r2
 800322c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2201      	movs	r2, #1
 8003232:	705a      	strb	r2, [r3, #1]
 8003234:	e00c      	b.n	8003250 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	4613      	mov	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	4413      	add	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003256:	78fb      	ldrb	r3, [r7, #3]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	b2da      	uxtb	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <HAL_PCD_EP_SetStall+0x7e>
 800326c:	2302      	movs	r3, #2
 800326e:	e00e      	b.n	800328e <HAL_PCD_EP_SetStall+0x9c>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68f9      	ldr	r1, [r7, #12]
 800327e:	4618      	mov	r0, r3
 8003280:	f004 feb8 	bl	8007ff4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
 800329e:	460b      	mov	r3, r1
 80032a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80032a2:	78fb      	ldrb	r3, [r7, #3]
 80032a4:	f003 020f 	and.w	r2, r3, #15
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d901      	bls.n	80032b4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e040      	b.n	8003336 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	da0e      	bge.n	80032da <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032bc:	78fb      	ldrb	r3, [r7, #3]
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	4413      	add	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2201      	movs	r2, #1
 80032d6:	705a      	strb	r2, [r3, #1]
 80032d8:	e00e      	b.n	80032f8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032da:	78fb      	ldrb	r3, [r7, #3]
 80032dc:	f003 0207 	and.w	r2, r3, #7
 80032e0:	4613      	mov	r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	4413      	add	r3, r2
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	4413      	add	r3, r2
 80032f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032fe:	78fb      	ldrb	r3, [r7, #3]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	b2da      	uxtb	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_PCD_EP_ClrStall+0x82>
 8003314:	2302      	movs	r3, #2
 8003316:	e00e      	b.n	8003336 <HAL_PCD_EP_ClrStall+0xa0>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68f9      	ldr	r1, [r7, #12]
 8003326:	4618      	mov	r0, r3
 8003328:	f004 feb4 	bl	8008094 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b08e      	sub	sp, #56	; 0x38
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003346:	e2ec      	b.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003350:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003352:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003354:	b2db      	uxtb	r3, r3
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 800335e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 8161 	bne.w	800362a <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003368:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800336a:	f003 0310 	and.w	r3, r3, #16
 800336e:	2b00      	cmp	r3, #0
 8003370:	d152      	bne.n	8003418 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	881b      	ldrh	r3, [r3, #0]
 8003378:	b29b      	uxth	r3, r3
 800337a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800337e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003382:	81fb      	strh	r3, [r7, #14]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	89fb      	ldrh	r3, [r7, #14]
 800338a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800338e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003392:	b29b      	uxth	r3, r3
 8003394:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3328      	adds	r3, #40	; 0x28
 800339a:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	461a      	mov	r2, r3
 80033a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	4413      	add	r3, r2
 80033b0:	3302      	adds	r3, #2
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	4413      	add	r3, r2
 80033ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80033c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	441a      	add	r2, r3
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80033d6:	2100      	movs	r1, #0
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f006 fc00 	bl	8009bde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 829b 	beq.w	8003922 <PCD_EP_ISR_Handler+0x5e4>
 80033ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f040 8296 	bne.w	8003922 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003402:	b2da      	uxtb	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b292      	uxth	r2, r2
 800340a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003416:	e284      	b.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	881b      	ldrh	r3, [r3, #0]
 8003426:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003428:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800342a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800342e:	2b00      	cmp	r3, #0
 8003430:	d034      	beq.n	800349c <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800343a:	b29b      	uxth	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	00db      	lsls	r3, r3, #3
 8003444:	4413      	add	r3, r2
 8003446:	3306      	adds	r3, #6
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6812      	ldr	r2, [r2, #0]
 800344e:	4413      	add	r3, r2
 8003450:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6818      	ldr	r0, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003470:	b29b      	uxth	r3, r3
 8003472:	f004 ff2d 	bl	80082d0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	b29a      	uxth	r2, r3
 800347e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003482:	4013      	ands	r3, r2
 8003484:	823b      	strh	r3, [r7, #16]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	8a3a      	ldrh	r2, [r7, #16]
 800348c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003490:	b292      	uxth	r2, r2
 8003492:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f006 fb75 	bl	8009b84 <HAL_PCD_SetupStageCallback>
 800349a:	e242      	b.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800349c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f280 823e 	bge.w	8003922 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	f640 738f 	movw	r3, #3983	; 0xf8f
 80034b2:	4013      	ands	r3, r2
 80034b4:	83bb      	strh	r3, [r7, #28]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	8bba      	ldrh	r2, [r7, #28]
 80034bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034c0:	b292      	uxth	r2, r2
 80034c2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	461a      	mov	r2, r3
 80034d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	00db      	lsls	r3, r3, #3
 80034d6:	4413      	add	r3, r2
 80034d8:	3306      	adds	r3, #6
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6812      	ldr	r2, [r2, #0]
 80034e0:	4413      	add	r3, r2
 80034e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034e6:	881b      	ldrh	r3, [r3, #0]
 80034e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80034f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d019      	beq.n	800352c <PCD_EP_ISR_Handler+0x1ee>
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d015      	beq.n	800352c <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6818      	ldr	r0, [r3, #0]
 8003504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003506:	6959      	ldr	r1, [r3, #20]
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003510:	b29b      	uxth	r3, r3
 8003512:	f004 fedd 	bl	80082d0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	695a      	ldr	r2, [r3, #20]
 800351a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	441a      	add	r2, r3
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003524:	2100      	movs	r1, #0
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f006 fb3e 	bl	8009ba8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003538:	2b00      	cmp	r3, #0
 800353a:	f040 81f2 	bne.w	8003922 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	61bb      	str	r3, [r7, #24]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800354c:	b29b      	uxth	r3, r3
 800354e:	461a      	mov	r2, r3
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	4413      	add	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d112      	bne.n	800358c <PCD_EP_ISR_Handler+0x24e>
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	b29b      	uxth	r3, r3
 800356c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003570:	b29a      	uxth	r2, r3
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	801a      	strh	r2, [r3, #0]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	b29b      	uxth	r3, r3
 800357c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003584:	b29a      	uxth	r2, r3
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	801a      	strh	r2, [r3, #0]
 800358a:	e02f      	b.n	80035ec <PCD_EP_ISR_Handler+0x2ae>
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	2b3e      	cmp	r3, #62	; 0x3e
 8003592:	d813      	bhi.n	80035bc <PCD_EP_ISR_Handler+0x27e>
 8003594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	085b      	lsrs	r3, r3, #1
 800359a:	633b      	str	r3, [r7, #48]	; 0x30
 800359c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d002      	beq.n	80035ae <PCD_EP_ISR_Handler+0x270>
 80035a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035aa:	3301      	adds	r3, #1
 80035ac:	633b      	str	r3, [r7, #48]	; 0x30
 80035ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	029b      	lsls	r3, r3, #10
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	801a      	strh	r2, [r3, #0]
 80035ba:	e017      	b.n	80035ec <PCD_EP_ISR_Handler+0x2ae>
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	095b      	lsrs	r3, r3, #5
 80035c2:	633b      	str	r3, [r7, #48]	; 0x30
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	f003 031f 	and.w	r3, r3, #31
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d102      	bne.n	80035d6 <PCD_EP_ISR_Handler+0x298>
 80035d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d2:	3b01      	subs	r3, #1
 80035d4:	633b      	str	r3, [r7, #48]	; 0x30
 80035d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d8:	b29b      	uxth	r3, r3
 80035da:	029b      	lsls	r3, r3, #10
 80035dc:	b29b      	uxth	r3, r3
 80035de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035fc:	827b      	strh	r3, [r7, #18]
 80035fe:	8a7b      	ldrh	r3, [r7, #18]
 8003600:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003604:	827b      	strh	r3, [r7, #18]
 8003606:	8a7b      	ldrh	r3, [r7, #18]
 8003608:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800360c:	827b      	strh	r3, [r7, #18]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	8a7b      	ldrh	r3, [r7, #18]
 8003614:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003618:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800361c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003624:	b29b      	uxth	r3, r3
 8003626:	8013      	strh	r3, [r2, #0]
 8003628:	e17b      	b.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4413      	add	r3, r2
 8003638:	881b      	ldrh	r3, [r3, #0]
 800363a:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800363c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003640:	2b00      	cmp	r3, #0
 8003642:	f280 80ea 	bge.w	800381a <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	461a      	mov	r2, r3
 800364c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	4413      	add	r3, r2
 8003654:	881b      	ldrh	r3, [r3, #0]
 8003656:	b29a      	uxth	r2, r3
 8003658:	f640 738f 	movw	r3, #3983	; 0xf8f
 800365c:	4013      	ands	r3, r2
 800365e:	853b      	strh	r3, [r7, #40]	; 0x28
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	461a      	mov	r2, r3
 8003666:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003670:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003674:	b292      	uxth	r2, r2
 8003676:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003678:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800367c:	4613      	mov	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	4413      	add	r3, r2
 800368c:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	7b1b      	ldrb	r3, [r3, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d122      	bne.n	80036dc <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800369e:	b29b      	uxth	r3, r3
 80036a0:	461a      	mov	r2, r3
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	4413      	add	r3, r2
 80036aa:	3306      	adds	r3, #6
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	4413      	add	r3, r2
 80036b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036be:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80036c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8087 	beq.w	80037d6 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6818      	ldr	r0, [r3, #0]
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	6959      	ldr	r1, [r3, #20]
 80036d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d2:	88da      	ldrh	r2, [r3, #6]
 80036d4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036d6:	f004 fdfb 	bl	80082d0 <USB_ReadPMA>
 80036da:	e07c      	b.n	80037d6 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036de:	78db      	ldrb	r3, [r3, #3]
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d108      	bne.n	80036f6 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80036e4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80036e6:	461a      	mov	r2, r3
 80036e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f927 	bl	800393e <HAL_PCD_EP_DB_Receive>
 80036f0:	4603      	mov	r3, r0
 80036f2:	86fb      	strh	r3, [r7, #54]	; 0x36
 80036f4:	e06f      	b.n	80037d6 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	461a      	mov	r2, r3
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4413      	add	r3, r2
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	b29b      	uxth	r3, r3
 8003708:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800370c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003710:	847b      	strh	r3, [r7, #34]	; 0x22
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	441a      	add	r2, r3
 8003720:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003722:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003726:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800372a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800372e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003732:	b29b      	uxth	r3, r3
 8003734:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	b29b      	uxth	r3, r3
 8003748:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d021      	beq.n	8003794 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003758:	b29b      	uxth	r3, r3
 800375a:	461a      	mov	r2, r3
 800375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	4413      	add	r3, r2
 8003764:	3302      	adds	r3, #2
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	4413      	add	r3, r2
 800376e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003778:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800377a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800377c:	2b00      	cmp	r3, #0
 800377e:	d02a      	beq.n	80037d6 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6818      	ldr	r0, [r3, #0]
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	6959      	ldr	r1, [r3, #20]
 8003788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378a:	891a      	ldrh	r2, [r3, #8]
 800378c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800378e:	f004 fd9f 	bl	80082d0 <USB_ReadPMA>
 8003792:	e020      	b.n	80037d6 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800379c:	b29b      	uxth	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	4413      	add	r3, r2
 80037a8:	3306      	adds	r3, #6
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	4413      	add	r3, r2
 80037b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037bc:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80037be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d008      	beq.n	80037d6 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6818      	ldr	r0, [r3, #0]
 80037c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ca:	6959      	ldr	r1, [r3, #20]
 80037cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ce:	895a      	ldrh	r2, [r3, #10]
 80037d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037d2:	f004 fd7d 	bl	80082d0 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	69da      	ldr	r2, [r3, #28]
 80037da:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037dc:	441a      	add	r2, r3
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037e8:	441a      	add	r2, r3
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <PCD_EP_ISR_Handler+0x4c2>
 80037f6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d206      	bcs.n	800380e <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	4619      	mov	r1, r3
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f006 f9ce 	bl	8009ba8 <HAL_PCD_DataOutStageCallback>
 800380c:	e005      	b.n	800381a <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003814:	4618      	mov	r0, r3
 8003816:	f002 fdb5 	bl	8006384 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800381a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800381c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003820:	2b00      	cmp	r3, #0
 8003822:	d07e      	beq.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8003824:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	4613      	mov	r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	4413      	add	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	4413      	add	r3, r2
 8003836:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	461a      	mov	r2, r3
 800383e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	b29b      	uxth	r3, r3
 800384a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800384e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003852:	843b      	strh	r3, [r7, #32]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	461a      	mov	r2, r3
 800385a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	441a      	add	r2, r3
 8003862:	8c3b      	ldrh	r3, [r7, #32]
 8003864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800386c:	b29b      	uxth	r3, r3
 800386e:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	78db      	ldrb	r3, [r3, #3]
 8003874:	2b03      	cmp	r3, #3
 8003876:	d00c      	beq.n	8003892 <PCD_EP_ISR_Handler+0x554>
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	78db      	ldrb	r3, [r3, #3]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d008      	beq.n	8003892 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003882:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003884:	2b02      	cmp	r3, #2
 8003886:	d146      	bne.n	8003916 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003888:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800388a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800388e:	2b00      	cmp	r3, #0
 8003890:	d141      	bne.n	8003916 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800389a:	b29b      	uxth	r3, r3
 800389c:	461a      	mov	r2, r3
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	4413      	add	r3, r2
 80038a6:	3302      	adds	r3, #2
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6812      	ldr	r2, [r2, #0]
 80038ae:	4413      	add	r3, r2
 80038b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038ba:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	699a      	ldr	r2, [r3, #24]
 80038c0:	8bfb      	ldrh	r3, [r7, #30]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d906      	bls.n	80038d4 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80038c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c8:	699a      	ldr	r2, [r3, #24]
 80038ca:	8bfb      	ldrh	r3, [r7, #30]
 80038cc:	1ad2      	subs	r2, r2, r3
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	619a      	str	r2, [r3, #24]
 80038d2:	e002      	b.n	80038da <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 80038d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d6:	2200      	movs	r2, #0
 80038d8:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	4619      	mov	r1, r3
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f006 f978 	bl	8009bde <HAL_PCD_DataInStageCallback>
 80038ee:	e018      	b.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	695a      	ldr	r2, [r3, #20]
 80038f4:	8bfb      	ldrh	r3, [r7, #30]
 80038f6:	441a      	add	r2, r3
 80038f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fa:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80038fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fe:	69da      	ldr	r2, [r3, #28]
 8003900:	8bfb      	ldrh	r3, [r7, #30]
 8003902:	441a      	add	r2, r3
 8003904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003906:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800390e:	4618      	mov	r0, r3
 8003910:	f002 fd38 	bl	8006384 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003914:	e005      	b.n	8003922 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003916:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003918:	461a      	mov	r2, r3
 800391a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f91b 	bl	8003b58 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800392a:	b29b      	uxth	r3, r3
 800392c:	b21b      	sxth	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	f6ff ad0a 	blt.w	8003348 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3738      	adds	r7, #56	; 0x38
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b088      	sub	sp, #32
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	4613      	mov	r3, r2
 800394a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800394c:	88fb      	ldrh	r3, [r7, #6]
 800394e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d07e      	beq.n	8003a54 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800395e:	b29b      	uxth	r3, r3
 8003960:	461a      	mov	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	4413      	add	r3, r2
 800396a:	3302      	adds	r3, #2
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	6812      	ldr	r2, [r2, #0]
 8003972:	4413      	add	r3, r2
 8003974:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800397e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	699a      	ldr	r2, [r3, #24]
 8003984:	8b7b      	ldrh	r3, [r7, #26]
 8003986:	429a      	cmp	r2, r3
 8003988:	d306      	bcc.n	8003998 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	699a      	ldr	r2, [r3, #24]
 800398e:	8b7b      	ldrh	r3, [r7, #26]
 8003990:	1ad2      	subs	r2, r2, r3
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	619a      	str	r2, [r3, #24]
 8003996:	e002      	b.n	800399e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2200      	movs	r2, #0
 800399c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d123      	bne.n	80039ee <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	461a      	mov	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4413      	add	r3, r2
 80039b4:	881b      	ldrh	r3, [r3, #0]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039c0:	833b      	strh	r3, [r7, #24]
 80039c2:	8b3b      	ldrh	r3, [r7, #24]
 80039c4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80039c8:	833b      	strh	r3, [r7, #24]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	461a      	mov	r2, r3
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	441a      	add	r2, r3
 80039d8:	8b3b      	ldrh	r3, [r7, #24]
 80039da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80039de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80039e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80039ee:	88fb      	ldrh	r3, [r7, #6]
 80039f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d01f      	beq.n	8003a38 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	461a      	mov	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a12:	82fb      	strh	r3, [r7, #22]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	441a      	add	r2, r3
 8003a22:	8afb      	ldrh	r3, [r7, #22]
 8003a24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a30:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a38:	8b7b      	ldrh	r3, [r7, #26]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 8087 	beq.w	8003b4e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6818      	ldr	r0, [r3, #0]
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	6959      	ldr	r1, [r3, #20]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	891a      	ldrh	r2, [r3, #8]
 8003a4c:	8b7b      	ldrh	r3, [r7, #26]
 8003a4e:	f004 fc3f 	bl	80082d0 <USB_ReadPMA>
 8003a52:	e07c      	b.n	8003b4e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	4413      	add	r3, r2
 8003a68:	3306      	adds	r3, #6
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	4413      	add	r3, r2
 8003a72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a7c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	699a      	ldr	r2, [r3, #24]
 8003a82:	8b7b      	ldrh	r3, [r7, #26]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d306      	bcc.n	8003a96 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	699a      	ldr	r2, [r3, #24]
 8003a8c:	8b7b      	ldrh	r3, [r7, #26]
 8003a8e:	1ad2      	subs	r2, r2, r3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	619a      	str	r2, [r3, #24]
 8003a94:	e002      	b.n	8003a9c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d123      	bne.n	8003aec <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4413      	add	r3, r2
 8003ab2:	881b      	ldrh	r3, [r3, #0]
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003abe:	83fb      	strh	r3, [r7, #30]
 8003ac0:	8bfb      	ldrh	r3, [r7, #30]
 8003ac2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003ac6:	83fb      	strh	r3, [r7, #30]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	461a      	mov	r2, r3
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	441a      	add	r2, r3
 8003ad6:	8bfb      	ldrh	r3, [r7, #30]
 8003ad8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003adc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ae0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003aec:	88fb      	ldrh	r3, [r7, #6]
 8003aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d11f      	bne.n	8003b36 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4413      	add	r3, r2
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b10:	83bb      	strh	r3, [r7, #28]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	441a      	add	r2, r3
 8003b20:	8bbb      	ldrh	r3, [r7, #28]
 8003b22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b2e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b36:	8b7b      	ldrh	r3, [r7, #26]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d008      	beq.n	8003b4e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6818      	ldr	r0, [r3, #0]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	6959      	ldr	r1, [r3, #20]
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	895a      	ldrh	r2, [r3, #10]
 8003b48:	8b7b      	ldrh	r3, [r7, #26]
 8003b4a:	f004 fbc1 	bl	80082d0 <USB_ReadPMA>
    }
  }

  return count;
 8003b4e:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3720      	adds	r7, #32
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b0a2      	sub	sp, #136	; 0x88
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	4613      	mov	r3, r2
 8003b64:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b66:	88fb      	ldrh	r3, [r7, #6]
 8003b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f000 81c7 	beq.w	8003f00 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	4413      	add	r3, r2
 8003b86:	3302      	adds	r3, #2
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	6812      	ldr	r2, [r2, #0]
 8003b8e:	4413      	add	r3, r2
 8003b90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b9a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d907      	bls.n	8003bba <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003bb2:	1ad2      	subs	r2, r2, r3
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	619a      	str	r2, [r3, #24]
 8003bb8:	e002      	b.n	8003bc0 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f040 80b9 	bne.w	8003d3c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	785b      	ldrb	r3, [r3, #1]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d126      	bne.n	8003c20 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be6:	4413      	add	r3, r2
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	011a      	lsls	r2, r3, #4
 8003bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c08:	801a      	strh	r2, [r3, #0]
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0c:	881b      	ldrh	r3, [r3, #0]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	801a      	strh	r2, [r3, #0]
 8003c1e:	e01a      	b.n	8003c56 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	785b      	ldrb	r3, [r3, #1]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d116      	bne.n	8003c56 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	633b      	str	r3, [r7, #48]	; 0x30
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	461a      	mov	r2, r3
 8003c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c3c:	4413      	add	r3, r2
 8003c3e:	633b      	str	r3, [r7, #48]	; 0x30
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	011a      	lsls	r2, r3, #4
 8003c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c48:	4413      	add	r3, r2
 8003c4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c52:	2200      	movs	r2, #0
 8003c54:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	623b      	str	r3, [r7, #32]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	785b      	ldrb	r3, [r3, #1]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d126      	bne.n	8003cb2 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	461a      	mov	r2, r3
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	4413      	add	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	011a      	lsls	r2, r3, #4
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	4413      	add	r3, r2
 8003c86:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c8a:	617b      	str	r3, [r7, #20]
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c96:	b29a      	uxth	r2, r3
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	801a      	strh	r2, [r3, #0]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ca6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	801a      	strh	r2, [r3, #0]
 8003cb0:	e017      	b.n	8003ce2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	785b      	ldrb	r3, [r3, #1]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d113      	bne.n	8003ce2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	4413      	add	r3, r2
 8003cca:	623b      	str	r3, [r7, #32]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	011a      	lsls	r2, r3, #4
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003cda:	61fb      	str	r3, [r7, #28]
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f005 ff78 	bl	8009bde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 82d4 	beq.w	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	461a      	mov	r2, r3
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d14:	827b      	strh	r3, [r7, #18]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	441a      	add	r2, r3
 8003d24:	8a7b      	ldrh	r3, [r7, #18]
 8003d26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d2e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	8013      	strh	r3, [r2, #0]
 8003d3a:	e2b2      	b.n	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d3c:	88fb      	ldrh	r3, [r7, #6]
 8003d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d021      	beq.n	8003d8a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4413      	add	r3, r2
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d60:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	441a      	add	r2, r3
 8003d72:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003d76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	f040 8286 	bne.w	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003d9e:	441a      	add	r2, r3
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	69da      	ldr	r2, [r3, #28]
 8003da8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003dac:	441a      	add	r2, r3
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	6a1a      	ldr	r2, [r3, #32]
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d309      	bcc.n	8003dd2 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	6a1a      	ldr	r2, [r3, #32]
 8003dc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dca:	1ad2      	subs	r2, r2, r3
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	621a      	str	r2, [r3, #32]
 8003dd0:	e015      	b.n	8003dfe <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d107      	bne.n	8003dea <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8003dda:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003dde:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003de8:	e009      	b.n	8003dfe <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	785b      	ldrb	r3, [r3, #1]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d155      	bne.n	8003eb2 <HAL_PCD_EP_DB_Transmit+0x35a>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e1a:	4413      	add	r3, r2
 8003e1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	011a      	lsls	r2, r3, #4
 8003e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e26:	4413      	add	r3, r2
 8003e28:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003e2c:	637b      	str	r3, [r7, #52]	; 0x34
 8003e2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d112      	bne.n	8003e5a <HAL_PCD_EP_DB_Transmit+0x302>
 8003e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e36:	881b      	ldrh	r3, [r3, #0]
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e42:	801a      	strh	r2, [r3, #0]
 8003e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e56:	801a      	strh	r2, [r3, #0]
 8003e58:	e047      	b.n	8003eea <HAL_PCD_EP_DB_Transmit+0x392>
 8003e5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e5c:	2b3e      	cmp	r3, #62	; 0x3e
 8003e5e:	d811      	bhi.n	8003e84 <HAL_PCD_EP_DB_Transmit+0x32c>
 8003e60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e62:	085b      	lsrs	r3, r3, #1
 8003e64:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d002      	beq.n	8003e76 <HAL_PCD_EP_DB_Transmit+0x31e>
 8003e70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e72:	3301      	adds	r3, #1
 8003e74:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	029b      	lsls	r3, r3, #10
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e80:	801a      	strh	r2, [r3, #0]
 8003e82:	e032      	b.n	8003eea <HAL_PCD_EP_DB_Transmit+0x392>
 8003e84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d102      	bne.n	8003e9a <HAL_PCD_EP_DB_Transmit+0x342>
 8003e94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e96:	3b01      	subs	r3, #1
 8003e98:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	029b      	lsls	r3, r3, #10
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ea6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eae:	801a      	strh	r2, [r3, #0]
 8003eb0:	e01b      	b.n	8003eea <HAL_PCD_EP_DB_Transmit+0x392>
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	785b      	ldrb	r3, [r3, #1]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d117      	bne.n	8003eea <HAL_PCD_EP_DB_Transmit+0x392>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	643b      	str	r3, [r7, #64]	; 0x40
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	461a      	mov	r2, r3
 8003ecc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ece:	4413      	add	r3, r2
 8003ed0:	643b      	str	r3, [r7, #64]	; 0x40
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	011a      	lsls	r2, r3, #4
 8003ed8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eda:	4413      	add	r3, r2
 8003edc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ee8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6818      	ldr	r0, [r3, #0]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	6959      	ldr	r1, [r3, #20]
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	891a      	ldrh	r2, [r3, #8]
 8003ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	f004 f9a4 	bl	8008246 <USB_WritePMA>
 8003efe:	e1d0      	b.n	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4413      	add	r3, r2
 8003f14:	3306      	adds	r3, #6
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f22:	881b      	ldrh	r3, [r3, #0]
 8003f24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f28:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	699a      	ldr	r2, [r3, #24]
 8003f30:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d307      	bcc.n	8003f48 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	699a      	ldr	r2, [r3, #24]
 8003f3c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003f40:	1ad2      	subs	r2, r2, r3
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	619a      	str	r2, [r3, #24]
 8003f46:	e002      	b.n	8003f4e <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f040 80c4 	bne.w	80040e0 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	785b      	ldrb	r3, [r3, #1]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d126      	bne.n	8003fae <HAL_PCD_EP_DB_Transmit+0x456>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	461a      	mov	r2, r3
 8003f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f74:	4413      	add	r3, r2
 8003f76:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	011a      	lsls	r2, r3, #4
 8003f7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f80:	4413      	add	r3, r2
 8003f82:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003f86:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f96:	801a      	strh	r2, [r3, #0]
 8003f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f9a:	881b      	ldrh	r3, [r3, #0]
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003faa:	801a      	strh	r2, [r3, #0]
 8003fac:	e01a      	b.n	8003fe4 <HAL_PCD_EP_DB_Transmit+0x48c>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	785b      	ldrb	r3, [r3, #1]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d116      	bne.n	8003fe4 <HAL_PCD_EP_DB_Transmit+0x48c>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	677b      	str	r3, [r7, #116]	; 0x74
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fca:	4413      	add	r3, r2
 8003fcc:	677b      	str	r3, [r7, #116]	; 0x74
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	011a      	lsls	r2, r3, #4
 8003fd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003fdc:	673b      	str	r3, [r7, #112]	; 0x70
 8003fde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	67bb      	str	r3, [r7, #120]	; 0x78
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	785b      	ldrb	r3, [r3, #1]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d12f      	bne.n	8004052 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004002:	b29b      	uxth	r3, r3
 8004004:	461a      	mov	r2, r3
 8004006:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800400a:	4413      	add	r3, r2
 800400c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	011a      	lsls	r2, r3, #4
 8004016:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800401a:	4413      	add	r3, r2
 800401c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004020:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004024:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004028:	881b      	ldrh	r3, [r3, #0]
 800402a:	b29b      	uxth	r3, r3
 800402c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004030:	b29a      	uxth	r2, r3
 8004032:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004036:	801a      	strh	r2, [r3, #0]
 8004038:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	b29b      	uxth	r3, r3
 8004040:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004044:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004048:	b29a      	uxth	r2, r3
 800404a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800404e:	801a      	strh	r2, [r3, #0]
 8004050:	e017      	b.n	8004082 <HAL_PCD_EP_DB_Transmit+0x52a>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	785b      	ldrb	r3, [r3, #1]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d113      	bne.n	8004082 <HAL_PCD_EP_DB_Transmit+0x52a>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004062:	b29b      	uxth	r3, r3
 8004064:	461a      	mov	r2, r3
 8004066:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004068:	4413      	add	r3, r2
 800406a:	67bb      	str	r3, [r7, #120]	; 0x78
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	011a      	lsls	r2, r3, #4
 8004072:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004074:	4413      	add	r3, r2
 8004076:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800407a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800407c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800407e:	2200      	movs	r2, #0
 8004080:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	4619      	mov	r1, r3
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f005 fda8 	bl	8009bde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800408e:	88fb      	ldrh	r3, [r7, #6]
 8004090:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004094:	2b00      	cmp	r3, #0
 8004096:	f040 8104 	bne.w	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	461a      	mov	r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	441a      	add	r2, r3
 80040c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80040ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040da:	b29b      	uxth	r3, r3
 80040dc:	8013      	strh	r3, [r2, #0]
 80040de:	e0e0      	b.n	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80040e0:	88fb      	ldrh	r3, [r7, #6]
 80040e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d121      	bne.n	800412e <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004100:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004104:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	461a      	mov	r2, r3
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	441a      	add	r2, r3
 8004116:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800411a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800411e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004122:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800412a:	b29b      	uxth	r3, r3
 800412c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004134:	2b01      	cmp	r3, #1
 8004136:	f040 80b4 	bne.w	80042a2 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	695a      	ldr	r2, [r3, #20]
 800413e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004142:	441a      	add	r2, r3
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	69da      	ldr	r2, [r3, #28]
 800414c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004150:	441a      	add	r2, r3
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	6a1a      	ldr	r2, [r3, #32]
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	429a      	cmp	r2, r3
 8004160:	d309      	bcc.n	8004176 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	6a1a      	ldr	r2, [r3, #32]
 800416c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800416e:	1ad2      	subs	r2, r2, r3
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	621a      	str	r2, [r3, #32]
 8004174:	e015      	b.n	80041a2 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d107      	bne.n	800418e <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 800417e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004182:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800418c:	e009      	b.n	80041a2 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2200      	movs	r2, #0
 8004198:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	667b      	str	r3, [r7, #100]	; 0x64
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	785b      	ldrb	r3, [r3, #1]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d155      	bne.n	800425c <HAL_PCD_EP_DB_Transmit+0x704>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041be:	b29b      	uxth	r3, r3
 80041c0:	461a      	mov	r2, r3
 80041c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041c4:	4413      	add	r3, r2
 80041c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	011a      	lsls	r2, r3, #4
 80041ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041d0:	4413      	add	r3, r2
 80041d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80041d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80041d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d112      	bne.n	8004204 <HAL_PCD_EP_DB_Transmit+0x6ac>
 80041de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041ec:	801a      	strh	r2, [r3, #0]
 80041ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004200:	801a      	strh	r2, [r3, #0]
 8004202:	e044      	b.n	800428e <HAL_PCD_EP_DB_Transmit+0x736>
 8004204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004206:	2b3e      	cmp	r3, #62	; 0x3e
 8004208:	d811      	bhi.n	800422e <HAL_PCD_EP_DB_Transmit+0x6d6>
 800420a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800420c:	085b      	lsrs	r3, r3, #1
 800420e:	657b      	str	r3, [r7, #84]	; 0x54
 8004210:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d002      	beq.n	8004220 <HAL_PCD_EP_DB_Transmit+0x6c8>
 800421a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800421c:	3301      	adds	r3, #1
 800421e:	657b      	str	r3, [r7, #84]	; 0x54
 8004220:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004222:	b29b      	uxth	r3, r3
 8004224:	029b      	lsls	r3, r3, #10
 8004226:	b29a      	uxth	r2, r3
 8004228:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800422a:	801a      	strh	r2, [r3, #0]
 800422c:	e02f      	b.n	800428e <HAL_PCD_EP_DB_Transmit+0x736>
 800422e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004230:	095b      	lsrs	r3, r3, #5
 8004232:	657b      	str	r3, [r7, #84]	; 0x54
 8004234:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004236:	f003 031f 	and.w	r3, r3, #31
 800423a:	2b00      	cmp	r3, #0
 800423c:	d102      	bne.n	8004244 <HAL_PCD_EP_DB_Transmit+0x6ec>
 800423e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004240:	3b01      	subs	r3, #1
 8004242:	657b      	str	r3, [r7, #84]	; 0x54
 8004244:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004246:	b29b      	uxth	r3, r3
 8004248:	029b      	lsls	r3, r3, #10
 800424a:	b29b      	uxth	r3, r3
 800424c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004250:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004254:	b29a      	uxth	r2, r3
 8004256:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004258:	801a      	strh	r2, [r3, #0]
 800425a:	e018      	b.n	800428e <HAL_PCD_EP_DB_Transmit+0x736>
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	785b      	ldrb	r3, [r3, #1]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d114      	bne.n	800428e <HAL_PCD_EP_DB_Transmit+0x736>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800426c:	b29b      	uxth	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004272:	4413      	add	r3, r2
 8004274:	667b      	str	r3, [r7, #100]	; 0x64
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	011a      	lsls	r2, r3, #4
 800427c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800427e:	4413      	add	r3, r2
 8004280:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004284:	663b      	str	r3, [r7, #96]	; 0x60
 8004286:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004288:	b29a      	uxth	r2, r3
 800428a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800428c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6818      	ldr	r0, [r3, #0]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	6959      	ldr	r1, [r3, #20]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	895a      	ldrh	r2, [r3, #10]
 800429a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800429c:	b29b      	uxth	r3, r3
 800429e:	f003 ffd2 	bl	8008246 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	461a      	mov	r2, r3
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	881b      	ldrh	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042bc:	823b      	strh	r3, [r7, #16]
 80042be:	8a3b      	ldrh	r3, [r7, #16]
 80042c0:	f083 0310 	eor.w	r3, r3, #16
 80042c4:	823b      	strh	r3, [r7, #16]
 80042c6:	8a3b      	ldrh	r3, [r7, #16]
 80042c8:	f083 0320 	eor.w	r3, r3, #32
 80042cc:	823b      	strh	r3, [r7, #16]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	461a      	mov	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	441a      	add	r2, r3
 80042dc:	8a3b      	ldrh	r3, [r7, #16]
 80042de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3788      	adds	r7, #136	; 0x88
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	607b      	str	r3, [r7, #4]
 8004306:	460b      	mov	r3, r1
 8004308:	817b      	strh	r3, [r7, #10]
 800430a:	4613      	mov	r3, r2
 800430c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800430e:	897b      	ldrh	r3, [r7, #10]
 8004310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00b      	beq.n	8004332 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800431a:	897b      	ldrh	r3, [r7, #10]
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	4613      	mov	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4413      	add	r3, r2
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	e009      	b.n	8004346 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004332:	897a      	ldrh	r2, [r7, #10]
 8004334:	4613      	mov	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	4413      	add	r3, r2
 8004344:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004346:	893b      	ldrh	r3, [r7, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d107      	bne.n	800435c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	2200      	movs	r2, #0
 8004350:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	b29a      	uxth	r2, r3
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	80da      	strh	r2, [r3, #6]
 800435a:	e00b      	b.n	8004374 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2201      	movs	r2, #1
 8004360:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	b29a      	uxth	r2, r3
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	b29a      	uxth	r2, r3
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	371c      	adds	r7, #28
 800437a:	46bd      	mov	sp, r7
 800437c:	bc80      	pop	{r7}
 800437e:	4770      	bx	lr

08004380 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b088      	sub	sp, #32
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e31d      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004392:	4b94      	ldr	r3, [pc, #592]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800439c:	4b91      	ldr	r3, [pc, #580]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d07b      	beq.n	80044aa <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d006      	beq.n	80043c6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	2b0c      	cmp	r3, #12
 80043bc:	d10f      	bne.n	80043de <HAL_RCC_OscConfig+0x5e>
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043c4:	d10b      	bne.n	80043de <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043c6:	4b87      	ldr	r3, [pc, #540]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d06a      	beq.n	80044a8 <HAL_RCC_OscConfig+0x128>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d166      	bne.n	80044a8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e2f7      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d106      	bne.n	80043f4 <HAL_RCC_OscConfig+0x74>
 80043e6:	4b7f      	ldr	r3, [pc, #508]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a7e      	ldr	r2, [pc, #504]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80043ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	e02d      	b.n	8004450 <HAL_RCC_OscConfig+0xd0>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10c      	bne.n	8004416 <HAL_RCC_OscConfig+0x96>
 80043fc:	4b79      	ldr	r3, [pc, #484]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a78      	ldr	r2, [pc, #480]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004406:	6013      	str	r3, [r2, #0]
 8004408:	4b76      	ldr	r3, [pc, #472]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a75      	ldr	r2, [pc, #468]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800440e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004412:	6013      	str	r3, [r2, #0]
 8004414:	e01c      	b.n	8004450 <HAL_RCC_OscConfig+0xd0>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b05      	cmp	r3, #5
 800441c:	d10c      	bne.n	8004438 <HAL_RCC_OscConfig+0xb8>
 800441e:	4b71      	ldr	r3, [pc, #452]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a70      	ldr	r2, [pc, #448]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004428:	6013      	str	r3, [r2, #0]
 800442a:	4b6e      	ldr	r3, [pc, #440]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a6d      	ldr	r2, [pc, #436]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	e00b      	b.n	8004450 <HAL_RCC_OscConfig+0xd0>
 8004438:	4b6a      	ldr	r3, [pc, #424]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a69      	ldr	r2, [pc, #420]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800443e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004442:	6013      	str	r3, [r2, #0]
 8004444:	4b67      	ldr	r3, [pc, #412]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a66      	ldr	r2, [pc, #408]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800444a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800444e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d013      	beq.n	8004480 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004458:	f7fd fa16 	bl	8001888 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004460:	f7fd fa12 	bl	8001888 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b64      	cmp	r3, #100	; 0x64
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e2ad      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004472:	4b5c      	ldr	r3, [pc, #368]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0f0      	beq.n	8004460 <HAL_RCC_OscConfig+0xe0>
 800447e:	e014      	b.n	80044aa <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004480:	f7fd fa02 	bl	8001888 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004488:	f7fd f9fe 	bl	8001888 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b64      	cmp	r3, #100	; 0x64
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e299      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800449a:	4b52      	ldr	r3, [pc, #328]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1f0      	bne.n	8004488 <HAL_RCC_OscConfig+0x108>
 80044a6:	e000      	b.n	80044aa <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d05a      	beq.n	800456c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d119      	bne.n	80044f6 <HAL_RCC_OscConfig+0x176>
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d116      	bne.n	80044f6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044c8:	4b46      	ldr	r3, [pc, #280]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_OscConfig+0x160>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d001      	beq.n	80044e0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e276      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e0:	4b40      	ldr	r3, [pc, #256]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	493d      	ldr	r1, [pc, #244]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044f4:	e03a      	b.n	800456c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d020      	beq.n	8004540 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044fe:	4b3a      	ldr	r3, [pc, #232]	; (80045e8 <HAL_RCC_OscConfig+0x268>)
 8004500:	2201      	movs	r2, #1
 8004502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fd f9c0 	bl	8001888 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800450c:	f7fd f9bc 	bl	8001888 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e257      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800451e:	4b31      	ldr	r3, [pc, #196]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800452a:	4b2e      	ldr	r3, [pc, #184]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	021b      	lsls	r3, r3, #8
 8004538:	492a      	ldr	r1, [pc, #168]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800453a:	4313      	orrs	r3, r2
 800453c:	604b      	str	r3, [r1, #4]
 800453e:	e015      	b.n	800456c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004540:	4b29      	ldr	r3, [pc, #164]	; (80045e8 <HAL_RCC_OscConfig+0x268>)
 8004542:	2200      	movs	r2, #0
 8004544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004546:	f7fd f99f 	bl	8001888 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800454e:	f7fd f99b 	bl	8001888 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e236      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004560:	4b20      	ldr	r3, [pc, #128]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1f0      	bne.n	800454e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0310 	and.w	r3, r3, #16
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 80b8 	beq.w	80046ea <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d170      	bne.n	8004662 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004580:	4b18      	ldr	r3, [pc, #96]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_RCC_OscConfig+0x218>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e21a      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1a      	ldr	r2, [r3, #32]
 800459c:	4b11      	ldr	r3, [pc, #68]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d921      	bls.n	80045ec <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 fc4b 	bl	8004e48 <RCC_SetFlashLatencyFromMSIRange>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e208      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045bc:	4b09      	ldr	r3, [pc, #36]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	4906      	ldr	r1, [pc, #24]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045ce:	4b05      	ldr	r3, [pc, #20]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	061b      	lsls	r3, r3, #24
 80045dc:	4901      	ldr	r1, [pc, #4]	; (80045e4 <HAL_RCC_OscConfig+0x264>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	604b      	str	r3, [r1, #4]
 80045e2:	e020      	b.n	8004626 <HAL_RCC_OscConfig+0x2a6>
 80045e4:	40023800 	.word	0x40023800
 80045e8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045ec:	4b99      	ldr	r3, [pc, #612]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	4996      	ldr	r1, [pc, #600]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045fe:	4b95      	ldr	r3, [pc, #596]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	061b      	lsls	r3, r3, #24
 800460c:	4991      	ldr	r1, [pc, #580]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800460e:	4313      	orrs	r3, r2
 8004610:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	4618      	mov	r0, r3
 8004618:	f000 fc16 	bl	8004e48 <RCC_SetFlashLatencyFromMSIRange>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e1d3      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	0b5b      	lsrs	r3, r3, #13
 800462c:	3301      	adds	r3, #1
 800462e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004632:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004636:	4a87      	ldr	r2, [pc, #540]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004638:	6892      	ldr	r2, [r2, #8]
 800463a:	0912      	lsrs	r2, r2, #4
 800463c:	f002 020f 	and.w	r2, r2, #15
 8004640:	4985      	ldr	r1, [pc, #532]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004642:	5c8a      	ldrb	r2, [r1, r2]
 8004644:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004646:	4a85      	ldr	r2, [pc, #532]	; (800485c <HAL_RCC_OscConfig+0x4dc>)
 8004648:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800464a:	4b85      	ldr	r3, [pc, #532]	; (8004860 <HAL_RCC_OscConfig+0x4e0>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f7fd f8ce 	bl	80017f0 <HAL_InitTick>
 8004654:	4603      	mov	r3, r0
 8004656:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004658:	7bfb      	ldrb	r3, [r7, #15]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d045      	beq.n	80046ea <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800465e:	7bfb      	ldrb	r3, [r7, #15]
 8004660:	e1b5      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d029      	beq.n	80046be <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800466a:	4b7e      	ldr	r3, [pc, #504]	; (8004864 <HAL_RCC_OscConfig+0x4e4>)
 800466c:	2201      	movs	r2, #1
 800466e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004670:	f7fd f90a 	bl	8001888 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004678:	f7fd f906 	bl	8001888 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e1a1      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800468a:	4b72      	ldr	r3, [pc, #456]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0f0      	beq.n	8004678 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004696:	4b6f      	ldr	r3, [pc, #444]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	496c      	ldr	r1, [pc, #432]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046a8:	4b6a      	ldr	r3, [pc, #424]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	69db      	ldr	r3, [r3, #28]
 80046b4:	061b      	lsls	r3, r3, #24
 80046b6:	4967      	ldr	r1, [pc, #412]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	604b      	str	r3, [r1, #4]
 80046bc:	e015      	b.n	80046ea <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046be:	4b69      	ldr	r3, [pc, #420]	; (8004864 <HAL_RCC_OscConfig+0x4e4>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c4:	f7fd f8e0 	bl	8001888 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046cc:	f7fd f8dc 	bl	8001888 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e177      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80046de:	4b5d      	ldr	r3, [pc, #372]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d030      	beq.n	8004758 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d016      	beq.n	800472c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046fe:	4b5a      	ldr	r3, [pc, #360]	; (8004868 <HAL_RCC_OscConfig+0x4e8>)
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004704:	f7fd f8c0 	bl	8001888 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800470c:	f7fd f8bc 	bl	8001888 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e157      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800471e:	4b4d      	ldr	r3, [pc, #308]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0f0      	beq.n	800470c <HAL_RCC_OscConfig+0x38c>
 800472a:	e015      	b.n	8004758 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800472c:	4b4e      	ldr	r3, [pc, #312]	; (8004868 <HAL_RCC_OscConfig+0x4e8>)
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004732:	f7fd f8a9 	bl	8001888 <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004738:	e008      	b.n	800474c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800473a:	f7fd f8a5 	bl	8001888 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d901      	bls.n	800474c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e140      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800474c:	4b41      	ldr	r3, [pc, #260]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800474e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1f0      	bne.n	800473a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0304 	and.w	r3, r3, #4
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80b5 	beq.w	80048d0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004766:	2300      	movs	r3, #0
 8004768:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800476a:	4b3a      	ldr	r3, [pc, #232]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10d      	bne.n	8004792 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004776:	4b37      	ldr	r3, [pc, #220]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477a:	4a36      	ldr	r2, [pc, #216]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800477c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004780:	6253      	str	r3, [r2, #36]	; 0x24
 8004782:	4b34      	ldr	r3, [pc, #208]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800478a:	60bb      	str	r3, [r7, #8]
 800478c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800478e:	2301      	movs	r3, #1
 8004790:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004792:	4b36      	ldr	r3, [pc, #216]	; (800486c <HAL_RCC_OscConfig+0x4ec>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479a:	2b00      	cmp	r3, #0
 800479c:	d118      	bne.n	80047d0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800479e:	4b33      	ldr	r3, [pc, #204]	; (800486c <HAL_RCC_OscConfig+0x4ec>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a32      	ldr	r2, [pc, #200]	; (800486c <HAL_RCC_OscConfig+0x4ec>)
 80047a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047aa:	f7fd f86d 	bl	8001888 <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b0:	e008      	b.n	80047c4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b2:	f7fd f869 	bl	8001888 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b64      	cmp	r3, #100	; 0x64
 80047be:	d901      	bls.n	80047c4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e104      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c4:	4b29      	ldr	r3, [pc, #164]	; (800486c <HAL_RCC_OscConfig+0x4ec>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d0f0      	beq.n	80047b2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d106      	bne.n	80047e6 <HAL_RCC_OscConfig+0x466>
 80047d8:	4b1e      	ldr	r3, [pc, #120]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80047da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047dc:	4a1d      	ldr	r2, [pc, #116]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80047de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e2:	6353      	str	r3, [r2, #52]	; 0x34
 80047e4:	e02d      	b.n	8004842 <HAL_RCC_OscConfig+0x4c2>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10c      	bne.n	8004808 <HAL_RCC_OscConfig+0x488>
 80047ee:	4b19      	ldr	r3, [pc, #100]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80047f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f2:	4a18      	ldr	r2, [pc, #96]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80047f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047f8:	6353      	str	r3, [r2, #52]	; 0x34
 80047fa:	4b16      	ldr	r3, [pc, #88]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 80047fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047fe:	4a15      	ldr	r2, [pc, #84]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004800:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004804:	6353      	str	r3, [r2, #52]	; 0x34
 8004806:	e01c      	b.n	8004842 <HAL_RCC_OscConfig+0x4c2>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b05      	cmp	r3, #5
 800480e:	d10c      	bne.n	800482a <HAL_RCC_OscConfig+0x4aa>
 8004810:	4b10      	ldr	r3, [pc, #64]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004814:	4a0f      	ldr	r2, [pc, #60]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004816:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800481a:	6353      	str	r3, [r2, #52]	; 0x34
 800481c:	4b0d      	ldr	r3, [pc, #52]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800481e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004820:	4a0c      	ldr	r2, [pc, #48]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004826:	6353      	str	r3, [r2, #52]	; 0x34
 8004828:	e00b      	b.n	8004842 <HAL_RCC_OscConfig+0x4c2>
 800482a:	4b0a      	ldr	r3, [pc, #40]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800482c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800482e:	4a09      	ldr	r2, [pc, #36]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004830:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004834:	6353      	str	r3, [r2, #52]	; 0x34
 8004836:	4b07      	ldr	r3, [pc, #28]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800483a:	4a06      	ldr	r2, [pc, #24]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 800483c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004840:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d024      	beq.n	8004894 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800484a:	f7fd f81d 	bl	8001888 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004850:	e019      	b.n	8004886 <HAL_RCC_OscConfig+0x506>
 8004852:	bf00      	nop
 8004854:	40023800 	.word	0x40023800
 8004858:	0800a11c 	.word	0x0800a11c
 800485c:	20000000 	.word	0x20000000
 8004860:	20000004 	.word	0x20000004
 8004864:	42470020 	.word	0x42470020
 8004868:	42470680 	.word	0x42470680
 800486c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004870:	f7fd f80a 	bl	8001888 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	f241 3288 	movw	r2, #5000	; 0x1388
 800487e:	4293      	cmp	r3, r2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e0a3      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004886:	4b54      	ldr	r3, [pc, #336]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 8004888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800488a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0ee      	beq.n	8004870 <HAL_RCC_OscConfig+0x4f0>
 8004892:	e014      	b.n	80048be <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004894:	f7fc fff8 	bl	8001888 <HAL_GetTick>
 8004898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800489a:	e00a      	b.n	80048b2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800489c:	f7fc fff4 	bl	8001888 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e08d      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048b2:	4b49      	ldr	r3, [pc, #292]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 80048b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1ee      	bne.n	800489c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80048be:	7ffb      	ldrb	r3, [r7, #31]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d105      	bne.n	80048d0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c4:	4b44      	ldr	r3, [pc, #272]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	4a43      	ldr	r2, [pc, #268]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 80048ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ce:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d079      	beq.n	80049cc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	2b0c      	cmp	r3, #12
 80048dc:	d056      	beq.n	800498c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d13b      	bne.n	800495e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e6:	4b3d      	ldr	r3, [pc, #244]	; (80049dc <HAL_RCC_OscConfig+0x65c>)
 80048e8:	2200      	movs	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ec:	f7fc ffcc 	bl	8001888 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048f4:	f7fc ffc8 	bl	8001888 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e063      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004906:	4b34      	ldr	r3, [pc, #208]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1f0      	bne.n	80048f4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004912:	4b31      	ldr	r3, [pc, #196]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004922:	4319      	orrs	r1, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004928:	430b      	orrs	r3, r1
 800492a:	492b      	ldr	r1, [pc, #172]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 800492c:	4313      	orrs	r3, r2
 800492e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004930:	4b2a      	ldr	r3, [pc, #168]	; (80049dc <HAL_RCC_OscConfig+0x65c>)
 8004932:	2201      	movs	r2, #1
 8004934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004936:	f7fc ffa7 	bl	8001888 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800493e:	f7fc ffa3 	bl	8001888 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e03e      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004950:	4b21      	ldr	r3, [pc, #132]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0f0      	beq.n	800493e <HAL_RCC_OscConfig+0x5be>
 800495c:	e036      	b.n	80049cc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495e:	4b1f      	ldr	r3, [pc, #124]	; (80049dc <HAL_RCC_OscConfig+0x65c>)
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004964:	f7fc ff90 	bl	8001888 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800496c:	f7fc ff8c 	bl	8001888 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e027      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800497e:	4b16      	ldr	r3, [pc, #88]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f0      	bne.n	800496c <HAL_RCC_OscConfig+0x5ec>
 800498a:	e01f      	b.n	80049cc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e01a      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004998:	4b0f      	ldr	r3, [pc, #60]	; (80049d8 <HAL_RCC_OscConfig+0x658>)
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d10d      	bne.n	80049c8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d106      	bne.n	80049c8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d001      	beq.n	80049cc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e000      	b.n	80049ce <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3720      	adds	r7, #32
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	40023800 	.word	0x40023800
 80049dc:	42470060 	.word	0x42470060

080049e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e11a      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049f4:	4b8f      	ldr	r3, [pc, #572]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d919      	bls.n	8004a36 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d105      	bne.n	8004a14 <HAL_RCC_ClockConfig+0x34>
 8004a08:	4b8a      	ldr	r3, [pc, #552]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a89      	ldr	r2, [pc, #548]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004a0e:	f043 0304 	orr.w	r3, r3, #4
 8004a12:	6013      	str	r3, [r2, #0]
 8004a14:	4b87      	ldr	r3, [pc, #540]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f023 0201 	bic.w	r2, r3, #1
 8004a1c:	4985      	ldr	r1, [pc, #532]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a24:	4b83      	ldr	r3, [pc, #524]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0301 	and.w	r3, r3, #1
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d001      	beq.n	8004a36 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e0f9      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d008      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a42:	4b7d      	ldr	r3, [pc, #500]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	497a      	ldr	r1, [pc, #488]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 808e 	beq.w	8004b7e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d107      	bne.n	8004a7a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a6a:	4b73      	ldr	r3, [pc, #460]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d121      	bne.n	8004aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e0d7      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	2b03      	cmp	r3, #3
 8004a80:	d107      	bne.n	8004a92 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a82:	4b6d      	ldr	r3, [pc, #436]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d115      	bne.n	8004aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e0cb      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d107      	bne.n	8004aaa <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a9a:	4b67      	ldr	r3, [pc, #412]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d109      	bne.n	8004aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e0bf      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004aaa:	4b63      	ldr	r3, [pc, #396]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e0b7      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004aba:	4b5f      	ldr	r3, [pc, #380]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f023 0203 	bic.w	r2, r3, #3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	495c      	ldr	r1, [pc, #368]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004acc:	f7fc fedc 	bl	8001888 <HAL_GetTick>
 8004ad0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d112      	bne.n	8004b00 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ada:	e00a      	b.n	8004af2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004adc:	f7fc fed4 	bl	8001888 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e09b      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004af2:	4b51      	ldr	r3, [pc, #324]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d1ee      	bne.n	8004adc <HAL_RCC_ClockConfig+0xfc>
 8004afe:	e03e      	b.n	8004b7e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	2b03      	cmp	r3, #3
 8004b06:	d112      	bne.n	8004b2e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b08:	e00a      	b.n	8004b20 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b0a:	f7fc febd 	bl	8001888 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e084      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b20:	4b45      	ldr	r3, [pc, #276]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 030c 	and.w	r3, r3, #12
 8004b28:	2b0c      	cmp	r3, #12
 8004b2a:	d1ee      	bne.n	8004b0a <HAL_RCC_ClockConfig+0x12a>
 8004b2c:	e027      	b.n	8004b7e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d11d      	bne.n	8004b72 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b36:	e00a      	b.n	8004b4e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b38:	f7fc fea6 	bl	8001888 <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e06d      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b4e:	4b3a      	ldr	r3, [pc, #232]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 030c 	and.w	r3, r3, #12
 8004b56:	2b04      	cmp	r3, #4
 8004b58:	d1ee      	bne.n	8004b38 <HAL_RCC_ClockConfig+0x158>
 8004b5a:	e010      	b.n	8004b7e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b5c:	f7fc fe94 	bl	8001888 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e05b      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004b72:	4b31      	ldr	r3, [pc, #196]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 030c 	and.w	r3, r3, #12
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1ee      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b7e:	4b2d      	ldr	r3, [pc, #180]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d219      	bcs.n	8004bc0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d105      	bne.n	8004b9e <HAL_RCC_ClockConfig+0x1be>
 8004b92:	4b28      	ldr	r3, [pc, #160]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a27      	ldr	r2, [pc, #156]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004b98:	f043 0304 	orr.w	r3, r3, #4
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	4b25      	ldr	r3, [pc, #148]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f023 0201 	bic.w	r2, r3, #1
 8004ba6:	4923      	ldr	r1, [pc, #140]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bae:	4b21      	ldr	r3, [pc, #132]	; (8004c34 <HAL_RCC_ClockConfig+0x254>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	683a      	ldr	r2, [r7, #0]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d001      	beq.n	8004bc0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e034      	b.n	8004c2a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d008      	beq.n	8004bde <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bcc:	4b1a      	ldr	r3, [pc, #104]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	4917      	ldr	r1, [pc, #92]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0308 	and.w	r3, r3, #8
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d009      	beq.n	8004bfe <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bea:	4b13      	ldr	r3, [pc, #76]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	00db      	lsls	r3, r3, #3
 8004bf8:	490f      	ldr	r1, [pc, #60]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bfe:	f000 f823 	bl	8004c48 <HAL_RCC_GetSysClockFreq>
 8004c02:	4602      	mov	r2, r0
 8004c04:	4b0c      	ldr	r3, [pc, #48]	; (8004c38 <HAL_RCC_ClockConfig+0x258>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	091b      	lsrs	r3, r3, #4
 8004c0a:	f003 030f 	and.w	r3, r3, #15
 8004c0e:	490b      	ldr	r1, [pc, #44]	; (8004c3c <HAL_RCC_ClockConfig+0x25c>)
 8004c10:	5ccb      	ldrb	r3, [r1, r3]
 8004c12:	fa22 f303 	lsr.w	r3, r2, r3
 8004c16:	4a0a      	ldr	r2, [pc, #40]	; (8004c40 <HAL_RCC_ClockConfig+0x260>)
 8004c18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c1a:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <HAL_RCC_ClockConfig+0x264>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7fc fde6 	bl	80017f0 <HAL_InitTick>
 8004c24:	4603      	mov	r3, r0
 8004c26:	72fb      	strb	r3, [r7, #11]

  return status;
 8004c28:	7afb      	ldrb	r3, [r7, #11]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40023c00 	.word	0x40023c00
 8004c38:	40023800 	.word	0x40023800
 8004c3c:	0800a11c 	.word	0x0800a11c
 8004c40:	20000000 	.word	0x20000000
 8004c44:	20000004 	.word	0x20000004

08004c48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c4c:	b092      	sub	sp, #72	; 0x48
 8004c4e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8004c50:	4b79      	ldr	r3, [pc, #484]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c58:	f003 030c 	and.w	r3, r3, #12
 8004c5c:	2b0c      	cmp	r3, #12
 8004c5e:	d00d      	beq.n	8004c7c <HAL_RCC_GetSysClockFreq+0x34>
 8004c60:	2b0c      	cmp	r3, #12
 8004c62:	f200 80d5 	bhi.w	8004e10 <HAL_RCC_GetSysClockFreq+0x1c8>
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d002      	beq.n	8004c70 <HAL_RCC_GetSysClockFreq+0x28>
 8004c6a:	2b08      	cmp	r3, #8
 8004c6c:	d003      	beq.n	8004c76 <HAL_RCC_GetSysClockFreq+0x2e>
 8004c6e:	e0cf      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c70:	4b72      	ldr	r3, [pc, #456]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004c72:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004c74:	e0da      	b.n	8004e2c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c76:	4b72      	ldr	r3, [pc, #456]	; (8004e40 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004c78:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004c7a:	e0d7      	b.n	8004e2c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c7e:	0c9b      	lsrs	r3, r3, #18
 8004c80:	f003 020f 	and.w	r2, r3, #15
 8004c84:	4b6f      	ldr	r3, [pc, #444]	; (8004e44 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004c86:	5c9b      	ldrb	r3, [r3, r2]
 8004c88:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004c8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c8c:	0d9b      	lsrs	r3, r3, #22
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	3301      	adds	r3, #1
 8004c94:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c96:	4b68      	ldr	r3, [pc, #416]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d05d      	beq.n	8004d5e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	4611      	mov	r1, r2
 8004caa:	4604      	mov	r4, r0
 8004cac:	460d      	mov	r5, r1
 8004cae:	4622      	mov	r2, r4
 8004cb0:	462b      	mov	r3, r5
 8004cb2:	f04f 0000 	mov.w	r0, #0
 8004cb6:	f04f 0100 	mov.w	r1, #0
 8004cba:	0159      	lsls	r1, r3, #5
 8004cbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cc0:	0150      	lsls	r0, r2, #5
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	4621      	mov	r1, r4
 8004cc8:	1a51      	subs	r1, r2, r1
 8004cca:	6139      	str	r1, [r7, #16]
 8004ccc:	4629      	mov	r1, r5
 8004cce:	eb63 0301 	sbc.w	r3, r3, r1
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ce0:	4659      	mov	r1, fp
 8004ce2:	018b      	lsls	r3, r1, #6
 8004ce4:	4651      	mov	r1, sl
 8004ce6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cea:	4651      	mov	r1, sl
 8004cec:	018a      	lsls	r2, r1, #6
 8004cee:	46d4      	mov	ip, sl
 8004cf0:	ebb2 080c 	subs.w	r8, r2, ip
 8004cf4:	4659      	mov	r1, fp
 8004cf6:	eb63 0901 	sbc.w	r9, r3, r1
 8004cfa:	f04f 0200 	mov.w	r2, #0
 8004cfe:	f04f 0300 	mov.w	r3, #0
 8004d02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d0e:	4690      	mov	r8, r2
 8004d10:	4699      	mov	r9, r3
 8004d12:	4623      	mov	r3, r4
 8004d14:	eb18 0303 	adds.w	r3, r8, r3
 8004d18:	60bb      	str	r3, [r7, #8]
 8004d1a:	462b      	mov	r3, r5
 8004d1c:	eb49 0303 	adc.w	r3, r9, r3
 8004d20:	60fb      	str	r3, [r7, #12]
 8004d22:	f04f 0200 	mov.w	r2, #0
 8004d26:	f04f 0300 	mov.w	r3, #0
 8004d2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d2e:	4629      	mov	r1, r5
 8004d30:	024b      	lsls	r3, r1, #9
 8004d32:	4620      	mov	r0, r4
 8004d34:	4629      	mov	r1, r5
 8004d36:	4604      	mov	r4, r0
 8004d38:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004d3c:	4601      	mov	r1, r0
 8004d3e:	024a      	lsls	r2, r1, #9
 8004d40:	4610      	mov	r0, r2
 8004d42:	4619      	mov	r1, r3
 8004d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d46:	2200      	movs	r2, #0
 8004d48:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d50:	f7fb fd2e 	bl	80007b0 <__aeabi_uldivmod>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4613      	mov	r3, r2
 8004d5a:	647b      	str	r3, [r7, #68]	; 0x44
 8004d5c:	e055      	b.n	8004e0a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d60:	2200      	movs	r2, #0
 8004d62:	623b      	str	r3, [r7, #32]
 8004d64:	627a      	str	r2, [r7, #36]	; 0x24
 8004d66:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d6a:	4642      	mov	r2, r8
 8004d6c:	464b      	mov	r3, r9
 8004d6e:	f04f 0000 	mov.w	r0, #0
 8004d72:	f04f 0100 	mov.w	r1, #0
 8004d76:	0159      	lsls	r1, r3, #5
 8004d78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d7c:	0150      	lsls	r0, r2, #5
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	46c4      	mov	ip, r8
 8004d84:	ebb2 0a0c 	subs.w	sl, r2, ip
 8004d88:	4640      	mov	r0, r8
 8004d8a:	4649      	mov	r1, r9
 8004d8c:	468c      	mov	ip, r1
 8004d8e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	f04f 0300 	mov.w	r3, #0
 8004d9a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d9e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004da2:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004da6:	ebb2 040a 	subs.w	r4, r2, sl
 8004daa:	eb63 050b 	sbc.w	r5, r3, fp
 8004dae:	f04f 0200 	mov.w	r2, #0
 8004db2:	f04f 0300 	mov.w	r3, #0
 8004db6:	00eb      	lsls	r3, r5, #3
 8004db8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dbc:	00e2      	lsls	r2, r4, #3
 8004dbe:	4614      	mov	r4, r2
 8004dc0:	461d      	mov	r5, r3
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	18e3      	adds	r3, r4, r3
 8004dc6:	603b      	str	r3, [r7, #0]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	eb45 0303 	adc.w	r3, r5, r3
 8004dce:	607b      	str	r3, [r7, #4]
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ddc:	4629      	mov	r1, r5
 8004dde:	028b      	lsls	r3, r1, #10
 8004de0:	4620      	mov	r0, r4
 8004de2:	4629      	mov	r1, r5
 8004de4:	4604      	mov	r4, r0
 8004de6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004dea:	4601      	mov	r1, r0
 8004dec:	028a      	lsls	r2, r1, #10
 8004dee:	4610      	mov	r0, r2
 8004df0:	4619      	mov	r1, r3
 8004df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004df4:	2200      	movs	r2, #0
 8004df6:	61bb      	str	r3, [r7, #24]
 8004df8:	61fa      	str	r2, [r7, #28]
 8004dfa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dfe:	f7fb fcd7 	bl	80007b0 <__aeabi_uldivmod>
 8004e02:	4602      	mov	r2, r0
 8004e04:	460b      	mov	r3, r1
 8004e06:	4613      	mov	r3, r2
 8004e08:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8004e0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e0c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004e0e:	e00d      	b.n	8004e2c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004e10:	4b09      	ldr	r3, [pc, #36]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	0b5b      	lsrs	r3, r3, #13
 8004e16:	f003 0307 	and.w	r3, r3, #7
 8004e1a:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1e:	3301      	adds	r3, #1
 8004e20:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e24:	fa02 f303 	lsl.w	r3, r2, r3
 8004e28:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8004e2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3748      	adds	r7, #72	; 0x48
 8004e32:	46bd      	mov	sp, r7
 8004e34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	00f42400 	.word	0x00f42400
 8004e40:	007a1200 	.word	0x007a1200
 8004e44:	0800a110 	.word	0x0800a110

08004e48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e50:	2300      	movs	r3, #0
 8004e52:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004e54:	4b29      	ldr	r3, [pc, #164]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d12c      	bne.n	8004eba <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e60:	4b26      	ldr	r3, [pc, #152]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d005      	beq.n	8004e78 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004e6c:	4b24      	ldr	r3, [pc, #144]	; (8004f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	e016      	b.n	8004ea6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e78:	4b20      	ldr	r3, [pc, #128]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7c:	4a1f      	ldr	r2, [pc, #124]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e82:	6253      	str	r3, [r2, #36]	; 0x24
 8004e84:	4b1d      	ldr	r3, [pc, #116]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004e90:	4b1b      	ldr	r3, [pc, #108]	; (8004f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004e98:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e9a:	4b18      	ldr	r3, [pc, #96]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9e:	4a17      	ldr	r2, [pc, #92]	; (8004efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ea4:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004eac:	d105      	bne.n	8004eba <RCC_SetFlashLatencyFromMSIRange+0x72>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004eb4:	d101      	bne.n	8004eba <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d105      	bne.n	8004ecc <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004ec0:	4b10      	ldr	r3, [pc, #64]	; (8004f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a0f      	ldr	r2, [pc, #60]	; (8004f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ec6:	f043 0304 	orr.w	r3, r3, #4
 8004eca:	6013      	str	r3, [r2, #0]
 8004ecc:	4b0d      	ldr	r3, [pc, #52]	; (8004f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f023 0201 	bic.w	r2, r3, #1
 8004ed4:	490b      	ldr	r1, [pc, #44]	; (8004f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004edc:	4b09      	ldr	r3, [pc, #36]	; (8004f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d001      	beq.n	8004eee <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e000      	b.n	8004ef0 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	371c      	adds	r7, #28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	40023800 	.word	0x40023800
 8004f00:	40007000 	.word	0x40007000
 8004f04:	40023c00 	.word	0x40023c00

08004f08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d001      	beq.n	8004f20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e032      	b.n	8004f86 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f30:	d00e      	beq.n	8004f50 <HAL_TIM_Base_Start+0x48>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a16      	ldr	r2, [pc, #88]	; (8004f90 <HAL_TIM_Base_Start+0x88>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d009      	beq.n	8004f50 <HAL_TIM_Base_Start+0x48>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a14      	ldr	r2, [pc, #80]	; (8004f94 <HAL_TIM_Base_Start+0x8c>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d004      	beq.n	8004f50 <HAL_TIM_Base_Start+0x48>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a13      	ldr	r2, [pc, #76]	; (8004f98 <HAL_TIM_Base_Start+0x90>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d111      	bne.n	8004f74 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b06      	cmp	r3, #6
 8004f60:	d010      	beq.n	8004f84 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f042 0201 	orr.w	r2, r2, #1
 8004f70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f72:	e007      	b.n	8004f84 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0201 	orr.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bc80      	pop	{r7}
 8004f8e:	4770      	bx	lr
 8004f90:	40000400 	.word	0x40000400
 8004f94:	40000800 	.word	0x40000800
 8004f98:	40010800 	.word	0x40010800

08004f9c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e031      	b.n	8005012 <HAL_TIM_OC_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d106      	bne.n	8004fc8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7fc f9a4 	bl	8001310 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2202      	movs	r2, #2
 8004fcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	3304      	adds	r3, #4
 8004fd8:	4619      	mov	r1, r3
 8004fda:	4610      	mov	r0, r2
 8004fdc:	f000 fa52 	bl	8005484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
	...

0800501c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d109      	bne.n	8005040 <HAL_TIM_OC_Start_IT+0x24>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b01      	cmp	r3, #1
 8005036:	bf14      	ite	ne
 8005038:	2301      	movne	r3, #1
 800503a:	2300      	moveq	r3, #0
 800503c:	b2db      	uxtb	r3, r3
 800503e:	e022      	b.n	8005086 <HAL_TIM_OC_Start_IT+0x6a>
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	2b04      	cmp	r3, #4
 8005044:	d109      	bne.n	800505a <HAL_TIM_OC_Start_IT+0x3e>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b01      	cmp	r3, #1
 8005050:	bf14      	ite	ne
 8005052:	2301      	movne	r3, #1
 8005054:	2300      	moveq	r3, #0
 8005056:	b2db      	uxtb	r3, r3
 8005058:	e015      	b.n	8005086 <HAL_TIM_OC_Start_IT+0x6a>
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	2b08      	cmp	r3, #8
 800505e:	d109      	bne.n	8005074 <HAL_TIM_OC_Start_IT+0x58>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b01      	cmp	r3, #1
 800506a:	bf14      	ite	ne
 800506c:	2301      	movne	r3, #1
 800506e:	2300      	moveq	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	e008      	b.n	8005086 <HAL_TIM_OC_Start_IT+0x6a>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b01      	cmp	r3, #1
 800507e:	bf14      	ite	ne
 8005080:	2301      	movne	r3, #1
 8005082:	2300      	moveq	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e097      	b.n	80051be <HAL_TIM_OC_Start_IT+0x1a2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d104      	bne.n	800509e <HAL_TIM_OC_Start_IT+0x82>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2202      	movs	r2, #2
 8005098:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800509c:	e013      	b.n	80050c6 <HAL_TIM_OC_Start_IT+0xaa>
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d104      	bne.n	80050ae <HAL_TIM_OC_Start_IT+0x92>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80050ac:	e00b      	b.n	80050c6 <HAL_TIM_OC_Start_IT+0xaa>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	2b08      	cmp	r3, #8
 80050b2:	d104      	bne.n	80050be <HAL_TIM_OC_Start_IT+0xa2>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80050bc:	e003      	b.n	80050c6 <HAL_TIM_OC_Start_IT+0xaa>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b0c      	cmp	r3, #12
 80050ca:	d841      	bhi.n	8005150 <HAL_TIM_OC_Start_IT+0x134>
 80050cc:	a201      	add	r2, pc, #4	; (adr r2, 80050d4 <HAL_TIM_OC_Start_IT+0xb8>)
 80050ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d2:	bf00      	nop
 80050d4:	08005109 	.word	0x08005109
 80050d8:	08005151 	.word	0x08005151
 80050dc:	08005151 	.word	0x08005151
 80050e0:	08005151 	.word	0x08005151
 80050e4:	0800511b 	.word	0x0800511b
 80050e8:	08005151 	.word	0x08005151
 80050ec:	08005151 	.word	0x08005151
 80050f0:	08005151 	.word	0x08005151
 80050f4:	0800512d 	.word	0x0800512d
 80050f8:	08005151 	.word	0x08005151
 80050fc:	08005151 	.word	0x08005151
 8005100:	08005151 	.word	0x08005151
 8005104:	0800513f 	.word	0x0800513f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0202 	orr.w	r2, r2, #2
 8005116:	60da      	str	r2, [r3, #12]
      break;
 8005118:	e01b      	b.n	8005152 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68da      	ldr	r2, [r3, #12]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f042 0204 	orr.w	r2, r2, #4
 8005128:	60da      	str	r2, [r3, #12]
      break;
 800512a:	e012      	b.n	8005152 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0208 	orr.w	r2, r2, #8
 800513a:	60da      	str	r2, [r3, #12]
      break;
 800513c:	e009      	b.n	8005152 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f042 0210 	orr.w	r2, r2, #16
 800514c:	60da      	str	r2, [r3, #12]
      break;
 800514e:	e000      	b.n	8005152 <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 8005150:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2201      	movs	r2, #1
 8005158:	6839      	ldr	r1, [r7, #0]
 800515a:	4618      	mov	r0, r3
 800515c:	f000 fae9 	bl	8005732 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005168:	d00e      	beq.n	8005188 <HAL_TIM_OC_Start_IT+0x16c>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a16      	ldr	r2, [pc, #88]	; (80051c8 <HAL_TIM_OC_Start_IT+0x1ac>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d009      	beq.n	8005188 <HAL_TIM_OC_Start_IT+0x16c>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a14      	ldr	r2, [pc, #80]	; (80051cc <HAL_TIM_OC_Start_IT+0x1b0>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d004      	beq.n	8005188 <HAL_TIM_OC_Start_IT+0x16c>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a13      	ldr	r2, [pc, #76]	; (80051d0 <HAL_TIM_OC_Start_IT+0x1b4>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d111      	bne.n	80051ac <HAL_TIM_OC_Start_IT+0x190>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2b06      	cmp	r3, #6
 8005198:	d010      	beq.n	80051bc <HAL_TIM_OC_Start_IT+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0201 	orr.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051aa:	e007      	b.n	80051bc <HAL_TIM_OC_Start_IT+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40010800 	.word	0x40010800

080051d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d122      	bne.n	8005230 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d11b      	bne.n	8005230 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f06f 0202 	mvn.w	r2, #2
 8005200:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f919 	bl	800544e <HAL_TIM_IC_CaptureCallback>
 800521c:	e005      	b.n	800522a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7fb ffac 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f91b 	bl	8005460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b04      	cmp	r3, #4
 800523c:	d122      	bne.n	8005284 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b04      	cmp	r3, #4
 800524a:	d11b      	bne.n	8005284 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f06f 0204 	mvn.w	r2, #4
 8005254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f8ef 	bl	800544e <HAL_TIM_IC_CaptureCallback>
 8005270:	e005      	b.n	800527e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f7fb ff82 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 f8f1 	bl	8005460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	f003 0308 	and.w	r3, r3, #8
 800528e:	2b08      	cmp	r3, #8
 8005290:	d122      	bne.n	80052d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	f003 0308 	and.w	r3, r3, #8
 800529c:	2b08      	cmp	r3, #8
 800529e:	d11b      	bne.n	80052d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f06f 0208 	mvn.w	r2, #8
 80052a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2204      	movs	r2, #4
 80052ae:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	69db      	ldr	r3, [r3, #28]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f8c5 	bl	800544e <HAL_TIM_IC_CaptureCallback>
 80052c4:	e005      	b.n	80052d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7fb ff58 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 f8c7 	bl	8005460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	2b10      	cmp	r3, #16
 80052e4:	d122      	bne.n	800532c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	f003 0310 	and.w	r3, r3, #16
 80052f0:	2b10      	cmp	r3, #16
 80052f2:	d11b      	bne.n	800532c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f06f 0210 	mvn.w	r2, #16
 80052fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2208      	movs	r2, #8
 8005302:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 f89b 	bl	800544e <HAL_TIM_IC_CaptureCallback>
 8005318:	e005      	b.n	8005326 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7fb ff2e 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f89d 	bl	8005460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b01      	cmp	r3, #1
 8005338:	d10e      	bne.n	8005358 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b01      	cmp	r3, #1
 8005346:	d107      	bne.n	8005358 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f06f 0201 	mvn.w	r2, #1
 8005350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f872 	bl	800543c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005362:	2b40      	cmp	r3, #64	; 0x40
 8005364:	d10e      	bne.n	8005384 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005370:	2b40      	cmp	r3, #64	; 0x40
 8005372:	d107      	bne.n	8005384 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800537c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f877 	bl	8005472 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005384:	bf00      	nop
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d101      	bne.n	80053a6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80053a2:	2302      	movs	r3, #2
 80053a4:	e046      	b.n	8005434 <HAL_TIM_OC_ConfigChannel+0xa8>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2b0c      	cmp	r3, #12
 80053b2:	d839      	bhi.n	8005428 <HAL_TIM_OC_ConfigChannel+0x9c>
 80053b4:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <HAL_TIM_OC_ConfigChannel+0x30>)
 80053b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ba:	bf00      	nop
 80053bc:	080053f1 	.word	0x080053f1
 80053c0:	08005429 	.word	0x08005429
 80053c4:	08005429 	.word	0x08005429
 80053c8:	08005429 	.word	0x08005429
 80053cc:	080053ff 	.word	0x080053ff
 80053d0:	08005429 	.word	0x08005429
 80053d4:	08005429 	.word	0x08005429
 80053d8:	08005429 	.word	0x08005429
 80053dc:	0800540d 	.word	0x0800540d
 80053e0:	08005429 	.word	0x08005429
 80053e4:	08005429 	.word	0x08005429
 80053e8:	08005429 	.word	0x08005429
 80053ec:	0800541b 	.word	0x0800541b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 f8a6 	bl	8005548 <TIM_OC1_SetConfig>
      break;
 80053fc:	e015      	b.n	800542a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68b9      	ldr	r1, [r7, #8]
 8005404:	4618      	mov	r0, r3
 8005406:	f000 f8db 	bl	80055c0 <TIM_OC2_SetConfig>
      break;
 800540a:	e00e      	b.n	800542a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68b9      	ldr	r1, [r7, #8]
 8005412:	4618      	mov	r0, r3
 8005414:	f000 f912 	bl	800563c <TIM_OC3_SetConfig>
      break;
 8005418:	e007      	b.n	800542a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68b9      	ldr	r1, [r7, #8]
 8005420:	4618      	mov	r0, r3
 8005422:	f000 f948 	bl	80056b6 <TIM_OC4_SetConfig>
      break;
 8005426:	e000      	b.n	800542a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8005428:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	bc80      	pop	{r7}
 800544c:	4770      	bx	lr

0800544e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005456:	bf00      	nop
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	bc80      	pop	{r7}
 800545e:	4770      	bx	lr

08005460 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	bc80      	pop	{r7}
 8005470:	4770      	bx	lr

08005472 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr

08005484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800549a:	d007      	beq.n	80054ac <TIM_Base_SetConfig+0x28>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a25      	ldr	r2, [pc, #148]	; (8005534 <TIM_Base_SetConfig+0xb0>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_Base_SetConfig+0x28>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a24      	ldr	r2, [pc, #144]	; (8005538 <TIM_Base_SetConfig+0xb4>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d108      	bne.n	80054be <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054c4:	d013      	beq.n	80054ee <TIM_Base_SetConfig+0x6a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a1a      	ldr	r2, [pc, #104]	; (8005534 <TIM_Base_SetConfig+0xb0>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d00f      	beq.n	80054ee <TIM_Base_SetConfig+0x6a>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a19      	ldr	r2, [pc, #100]	; (8005538 <TIM_Base_SetConfig+0xb4>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00b      	beq.n	80054ee <TIM_Base_SetConfig+0x6a>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a18      	ldr	r2, [pc, #96]	; (800553c <TIM_Base_SetConfig+0xb8>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d007      	beq.n	80054ee <TIM_Base_SetConfig+0x6a>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a17      	ldr	r2, [pc, #92]	; (8005540 <TIM_Base_SetConfig+0xbc>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d003      	beq.n	80054ee <TIM_Base_SetConfig+0x6a>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a16      	ldr	r2, [pc, #88]	; (8005544 <TIM_Base_SetConfig+0xc0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d108      	bne.n	8005500 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	689a      	ldr	r2, [r3, #8]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	615a      	str	r2, [r3, #20]
}
 800552a:	bf00      	nop
 800552c:	3714      	adds	r7, #20
 800552e:	46bd      	mov	sp, r7
 8005530:	bc80      	pop	{r7}
 8005532:	4770      	bx	lr
 8005534:	40000400 	.word	0x40000400
 8005538:	40000800 	.word	0x40000800
 800553c:	40010800 	.word	0x40010800
 8005540:	40010c00 	.word	0x40010c00
 8005544:	40011000 	.word	0x40011000

08005548 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005548:	b480      	push	{r7}
 800554a:	b087      	sub	sp, #28
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	f023 0201 	bic.w	r2, r3, #1
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0303 	bic.w	r3, r3, #3
 800557e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f023 0302 	bic.w	r3, r3, #2
 8005590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	4313      	orrs	r3, r2
 800559a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bc80      	pop	{r7}
 80055be:	4770      	bx	lr

080055c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	f023 0210 	bic.w	r2, r3, #16
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	021b      	lsls	r3, r3, #8
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4313      	orrs	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f023 0320 	bic.w	r3, r3, #32
 800560a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685a      	ldr	r2, [r3, #4]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	621a      	str	r2, [r3, #32]
}
 8005632:	bf00      	nop
 8005634:	371c      	adds	r7, #28
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr

0800563c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800563c:	b480      	push	{r7}
 800563e:	b087      	sub	sp, #28
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800566a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f023 0303 	bic.w	r3, r3, #3
 8005672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	4313      	orrs	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	021b      	lsls	r3, r3, #8
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	4313      	orrs	r3, r2
 8005690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	621a      	str	r2, [r3, #32]
}
 80056ac:	bf00      	nop
 80056ae:	371c      	adds	r7, #28
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bc80      	pop	{r7}
 80056b4:	4770      	bx	lr

080056b6 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056b6:	b480      	push	{r7}
 80056b8:	b087      	sub	sp, #28
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
 80056be:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	69db      	ldr	r3, [r3, #28]
 80056dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ec:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	021b      	lsls	r3, r3, #8
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	031b      	lsls	r3, r3, #12
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	697a      	ldr	r2, [r7, #20]
 8005726:	621a      	str	r2, [r3, #32]
}
 8005728:	bf00      	nop
 800572a:	371c      	adds	r7, #28
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr

08005732 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005732:	b480      	push	{r7}
 8005734:	b087      	sub	sp, #28
 8005736:	af00      	add	r7, sp, #0
 8005738:	60f8      	str	r0, [r7, #12]
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f003 031f 	and.w	r3, r3, #31
 8005744:	2201      	movs	r2, #1
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a1a      	ldr	r2, [r3, #32]
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	43db      	mvns	r3, r3
 8005754:	401a      	ands	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1a      	ldr	r2, [r3, #32]
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	f003 031f 	and.w	r3, r3, #31
 8005764:	6879      	ldr	r1, [r7, #4]
 8005766:	fa01 f303 	lsl.w	r3, r1, r3
 800576a:	431a      	orrs	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	621a      	str	r2, [r3, #32]
}
 8005770:	bf00      	nop
 8005772:	371c      	adds	r7, #28
 8005774:	46bd      	mov	sp, r7
 8005776:	bc80      	pop	{r7}
 8005778:	4770      	bx	lr
	...

0800577c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005790:	2302      	movs	r3, #2
 8005792:	e046      	b.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057d6:	d00e      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a13      	ldr	r2, [pc, #76]	; (800582c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d009      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a12      	ldr	r2, [pc, #72]	; (8005830 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d004      	beq.n	80057f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a10      	ldr	r2, [pc, #64]	; (8005834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d10c      	bne.n	8005810 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	4313      	orrs	r3, r2
 8005806:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr
 800582c:	40000400 	.word	0x40000400
 8005830:	40000800 	.word	0x40000800
 8005834:	40010800 	.word	0x40010800

08005838 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005848:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800584c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	b29a      	uxth	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3714      	adds	r7, #20
 800585e:	46bd      	mov	sp, r7
 8005860:	bc80      	pop	{r7}
 8005862:	4770      	bx	lr

08005864 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800586c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005870:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005878:	b29a      	uxth	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	b29b      	uxth	r3, r3
 800587e:	43db      	mvns	r3, r3
 8005880:	b29b      	uxth	r3, r3
 8005882:	4013      	ands	r3, r2
 8005884:	b29a      	uxth	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	bc80      	pop	{r7}
 8005896:	4770      	bx	lr

08005898 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005898:	b084      	sub	sp, #16
 800589a:	b480      	push	{r7}
 800589c:	b083      	sub	sp, #12
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
 80058a2:	f107 0014 	add.w	r0, r7, #20
 80058a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bc80      	pop	{r7}
 80058d4:	b004      	add	sp, #16
 80058d6:	4770      	bx	lr

080058d8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80058d8:	b480      	push	{r7}
 80058da:	b09b      	sub	sp, #108	; 0x6c
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4413      	add	r3, r2
 80058f2:	881b      	ldrh	r3, [r3, #0]
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80058fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058fe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	78db      	ldrb	r3, [r3, #3]
 8005906:	2b03      	cmp	r3, #3
 8005908:	d81f      	bhi.n	800594a <USB_ActivateEndpoint+0x72>
 800590a:	a201      	add	r2, pc, #4	; (adr r2, 8005910 <USB_ActivateEndpoint+0x38>)
 800590c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005910:	08005921 	.word	0x08005921
 8005914:	0800593d 	.word	0x0800593d
 8005918:	08005953 	.word	0x08005953
 800591c:	0800592f 	.word	0x0800592f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005920:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005924:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005928:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800592c:	e012      	b.n	8005954 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800592e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005932:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005936:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800593a:	e00b      	b.n	8005954 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800593c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005940:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005944:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005948:	e004      	b.n	8005954 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8005950:	e000      	b.n	8005954 <USB_ActivateEndpoint+0x7c>
      break;
 8005952:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	441a      	add	r2, r3
 800595e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005962:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005966:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800596a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800596e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005972:	b29b      	uxth	r3, r3
 8005974:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	881b      	ldrh	r3, [r3, #0]
 8005982:	b29b      	uxth	r3, r3
 8005984:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800598c:	b29a      	uxth	r2, r3
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	b29b      	uxth	r3, r3
 8005994:	4313      	orrs	r3, r2
 8005996:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	441a      	add	r2, r3
 80059a4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80059a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	7b1b      	ldrb	r3, [r3, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f040 8149 	bne.w	8005c58 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	785b      	ldrb	r3, [r3, #1]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 8084 	beq.w	8005ad8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059da:	b29b      	uxth	r3, r3
 80059dc:	461a      	mov	r2, r3
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	4413      	add	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	011a      	lsls	r2, r3, #4
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	4413      	add	r3, r2
 80059ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059f2:	613b      	str	r3, [r7, #16]
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	88db      	ldrh	r3, [r3, #6]
 80059f8:	085b      	lsrs	r3, r3, #1
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	005b      	lsls	r3, r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	881b      	ldrh	r3, [r3, #0]
 8005a10:	81fb      	strh	r3, [r7, #14]
 8005a12:	89fb      	ldrh	r3, [r7, #14]
 8005a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d01b      	beq.n	8005a54 <USB_ActivateEndpoint+0x17c>
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a32:	81bb      	strh	r3, [r7, #12]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	441a      	add	r2, r3
 8005a3e:	89bb      	ldrh	r3, [r7, #12]
 8005a40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	78db      	ldrb	r3, [r3, #3]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d020      	beq.n	8005a9e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4413      	add	r3, r2
 8005a66:	881b      	ldrh	r3, [r3, #0]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a72:	813b      	strh	r3, [r7, #8]
 8005a74:	893b      	ldrh	r3, [r7, #8]
 8005a76:	f083 0320 	eor.w	r3, r3, #32
 8005a7a:	813b      	strh	r3, [r7, #8]
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	441a      	add	r2, r3
 8005a86:	893b      	ldrh	r3, [r7, #8]
 8005a88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	8013      	strh	r3, [r2, #0]
 8005a9c:	e27f      	b.n	8005f9e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ab4:	817b      	strh	r3, [r7, #10]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	441a      	add	r2, r3
 8005ac0:	897b      	ldrh	r3, [r7, #10]
 8005ac2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ac6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005aca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	8013      	strh	r3, [r2, #0]
 8005ad6:	e262      	b.n	8005f9e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae8:	4413      	add	r3, r2
 8005aea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	011a      	lsls	r2, r3, #4
 8005af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af4:	4413      	add	r3, r2
 8005af6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005afa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	88db      	ldrh	r3, [r3, #6]
 8005b00:	085b      	lsrs	r3, r3, #1
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	461a      	mov	r2, r3
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1c:	4413      	add	r3, r2
 8005b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	011a      	lsls	r2, r3, #4
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	4413      	add	r3, r2
 8005b2a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005b2e:	623b      	str	r3, [r7, #32]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d112      	bne.n	8005b5e <USB_ActivateEndpoint+0x286>
 8005b38:	6a3b      	ldr	r3, [r7, #32]
 8005b3a:	881b      	ldrh	r3, [r3, #0]
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	801a      	strh	r2, [r3, #0]
 8005b48:	6a3b      	ldr	r3, [r7, #32]
 8005b4a:	881b      	ldrh	r3, [r3, #0]
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b56:	b29a      	uxth	r2, r3
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	801a      	strh	r2, [r3, #0]
 8005b5c:	e02f      	b.n	8005bbe <USB_ActivateEndpoint+0x2e6>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	2b3e      	cmp	r3, #62	; 0x3e
 8005b64:	d813      	bhi.n	8005b8e <USB_ActivateEndpoint+0x2b6>
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	085b      	lsrs	r3, r3, #1
 8005b6c:	663b      	str	r3, [r7, #96]	; 0x60
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <USB_ActivateEndpoint+0x2a8>
 8005b7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	663b      	str	r3, [r7, #96]	; 0x60
 8005b80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	029b      	lsls	r3, r3, #10
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	6a3b      	ldr	r3, [r7, #32]
 8005b8a:	801a      	strh	r2, [r3, #0]
 8005b8c:	e017      	b.n	8005bbe <USB_ActivateEndpoint+0x2e6>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	095b      	lsrs	r3, r3, #5
 8005b94:	663b      	str	r3, [r7, #96]	; 0x60
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	f003 031f 	and.w	r3, r3, #31
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d102      	bne.n	8005ba8 <USB_ActivateEndpoint+0x2d0>
 8005ba2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	663b      	str	r3, [r7, #96]	; 0x60
 8005ba8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	029b      	lsls	r3, r3, #10
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	4413      	add	r3, r2
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	83fb      	strh	r3, [r7, #30]
 8005bcc:	8bfb      	ldrh	r3, [r7, #30]
 8005bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d01b      	beq.n	8005c0e <USB_ActivateEndpoint+0x336>
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4413      	add	r3, r2
 8005be0:	881b      	ldrh	r3, [r3, #0]
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005be8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bec:	83bb      	strh	r3, [r7, #28]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	441a      	add	r2, r3
 8005bf8:	8bbb      	ldrh	r3, [r7, #28]
 8005bfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c24:	837b      	strh	r3, [r7, #26]
 8005c26:	8b7b      	ldrh	r3, [r7, #26]
 8005c28:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005c2c:	837b      	strh	r3, [r7, #26]
 8005c2e:	8b7b      	ldrh	r3, [r7, #26]
 8005c30:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005c34:	837b      	strh	r3, [r7, #26]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	441a      	add	r2, r3
 8005c40:	8b7b      	ldrh	r3, [r7, #26]
 8005c42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	8013      	strh	r3, [r2, #0]
 8005c56:	e1a2      	b.n	8005f9e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	881b      	ldrh	r3, [r3, #0]
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c6e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	441a      	add	r2, r3
 8005c7c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8005c80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c88:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ca4:	4413      	add	r3, r2
 8005ca6:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	011a      	lsls	r2, r3, #4
 8005cae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cb6:	657b      	str	r3, [r7, #84]	; 0x54
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	891b      	ldrh	r3, [r3, #8]
 8005cbc:	085b      	lsrs	r3, r3, #1
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	005b      	lsls	r3, r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005cc6:	801a      	strh	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	653b      	str	r3, [r7, #80]	; 0x50
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cd8:	4413      	add	r3, r2
 8005cda:	653b      	str	r3, [r7, #80]	; 0x50
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	011a      	lsls	r2, r3, #4
 8005ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	895b      	ldrh	r3, [r3, #10]
 8005cf0:	085b      	lsrs	r3, r3, #1
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	005b      	lsls	r3, r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cfa:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	785b      	ldrb	r3, [r3, #1]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f040 8091 	bne.w	8005e28 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	881b      	ldrh	r3, [r3, #0]
 8005d12:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005d14:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d01b      	beq.n	8005d56 <USB_ActivateEndpoint+0x47e>
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	881b      	ldrh	r3, [r3, #0]
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d34:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	441a      	add	r2, r3
 8005d40:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005d42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	4413      	add	r3, r2
 8005d60:	881b      	ldrh	r3, [r3, #0]
 8005d62:	873b      	strh	r3, [r7, #56]	; 0x38
 8005d64:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d01b      	beq.n	8005da6 <USB_ActivateEndpoint+0x4ce>
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	881b      	ldrh	r3, [r3, #0]
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d84:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	441a      	add	r2, r3
 8005d90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005d92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	881b      	ldrh	r3, [r3, #0]
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dbc:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005dbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005dc0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005dc4:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005dc6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005dc8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005dcc:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	441a      	add	r2, r3
 8005dd8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005dda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005de2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4413      	add	r3, r2
 8005df8:	881b      	ldrh	r3, [r3, #0]
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e04:	867b      	strh	r3, [r7, #50]	; 0x32
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	441a      	add	r2, r3
 8005e10:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005e12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	8013      	strh	r3, [r2, #0]
 8005e26:	e0ba      	b.n	8005f9e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4413      	add	r3, r2
 8005e32:	881b      	ldrh	r3, [r3, #0]
 8005e34:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005e38:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d01d      	beq.n	8005e80 <USB_ActivateEndpoint+0x5a8>
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	881b      	ldrh	r3, [r3, #0]
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e5a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	441a      	add	r2, r3
 8005e68:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005e6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	881b      	ldrh	r3, [r3, #0]
 8005e8c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005e90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d01d      	beq.n	8005ed8 <USB_ActivateEndpoint+0x600>
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	881b      	ldrh	r3, [r3, #0]
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eb2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	441a      	add	r2, r3
 8005ec0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005ec4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ec8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ecc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ed0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	78db      	ldrb	r3, [r3, #3]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d024      	beq.n	8005f2a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	4413      	add	r3, r2
 8005eea:	881b      	ldrh	r3, [r3, #0]
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ef2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ef6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005efa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005efe:	f083 0320 	eor.w	r3, r3, #32
 8005f02:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	441a      	add	r2, r3
 8005f10:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005f14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	8013      	strh	r3, [r2, #0]
 8005f28:	e01d      	b.n	8005f66 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	4413      	add	r3, r2
 8005f34:	881b      	ldrh	r3, [r3, #0]
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f40:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	441a      	add	r2, r3
 8005f4e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005f52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	4413      	add	r3, r2
 8005f70:	881b      	ldrh	r3, [r3, #0]
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f7c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	441a      	add	r2, r3
 8005f88:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005f8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8005f9e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	376c      	adds	r7, #108	; 0x6c
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bc80      	pop	{r7}
 8005faa:	4770      	bx	lr

08005fac <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b08d      	sub	sp, #52	; 0x34
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	7b1b      	ldrb	r3, [r3, #12]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f040 808e 	bne.w	80060dc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	785b      	ldrb	r3, [r3, #1]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d044      	beq.n	8006052 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	4413      	add	r3, r2
 8005fd2:	881b      	ldrh	r3, [r3, #0]
 8005fd4:	81bb      	strh	r3, [r7, #12]
 8005fd6:	89bb      	ldrh	r3, [r7, #12]
 8005fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d01b      	beq.n	8006018 <USB_DeactivateEndpoint+0x6c>
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ff6:	817b      	strh	r3, [r7, #10]
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	441a      	add	r2, r3
 8006002:	897b      	ldrh	r3, [r7, #10]
 8006004:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006008:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800600c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006010:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006014:	b29b      	uxth	r3, r3
 8006016:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	4413      	add	r3, r2
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	b29b      	uxth	r3, r3
 8006026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800602a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800602e:	813b      	strh	r3, [r7, #8]
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	441a      	add	r2, r3
 800603a:	893b      	ldrh	r3, [r7, #8]
 800603c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006040:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006044:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800604c:	b29b      	uxth	r3, r3
 800604e:	8013      	strh	r3, [r2, #0]
 8006050:	e192      	b.n	8006378 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	881b      	ldrh	r3, [r3, #0]
 800605e:	827b      	strh	r3, [r7, #18]
 8006060:	8a7b      	ldrh	r3, [r7, #18]
 8006062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d01b      	beq.n	80060a2 <USB_DeactivateEndpoint+0xf6>
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	4413      	add	r3, r2
 8006074:	881b      	ldrh	r3, [r3, #0]
 8006076:	b29b      	uxth	r3, r3
 8006078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800607c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006080:	823b      	strh	r3, [r7, #16]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	441a      	add	r2, r3
 800608c:	8a3b      	ldrh	r3, [r7, #16]
 800608e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006096:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800609a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609e:	b29b      	uxth	r3, r3
 80060a0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4413      	add	r3, r2
 80060ac:	881b      	ldrh	r3, [r3, #0]
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b8:	81fb      	strh	r3, [r7, #14]
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	441a      	add	r2, r3
 80060c4:	89fb      	ldrh	r3, [r7, #14]
 80060c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	8013      	strh	r3, [r2, #0]
 80060da:	e14d      	b.n	8006378 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	785b      	ldrb	r3, [r3, #1]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f040 80a5 	bne.w	8006230 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4413      	add	r3, r2
 80060f0:	881b      	ldrh	r3, [r3, #0]
 80060f2:	843b      	strh	r3, [r7, #32]
 80060f4:	8c3b      	ldrh	r3, [r7, #32]
 80060f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d01b      	beq.n	8006136 <USB_DeactivateEndpoint+0x18a>
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	4413      	add	r3, r2
 8006108:	881b      	ldrh	r3, [r3, #0]
 800610a:	b29b      	uxth	r3, r3
 800610c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006114:	83fb      	strh	r3, [r7, #30]
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	441a      	add	r2, r3
 8006120:	8bfb      	ldrh	r3, [r7, #30]
 8006122:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006126:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800612a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800612e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006132:	b29b      	uxth	r3, r3
 8006134:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	4413      	add	r3, r2
 8006140:	881b      	ldrh	r3, [r3, #0]
 8006142:	83bb      	strh	r3, [r7, #28]
 8006144:	8bbb      	ldrh	r3, [r7, #28]
 8006146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800614a:	2b00      	cmp	r3, #0
 800614c:	d01b      	beq.n	8006186 <USB_DeactivateEndpoint+0x1da>
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	4413      	add	r3, r2
 8006158:	881b      	ldrh	r3, [r3, #0]
 800615a:	b29b      	uxth	r3, r3
 800615c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006164:	837b      	strh	r3, [r7, #26]
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	441a      	add	r2, r3
 8006170:	8b7b      	ldrh	r3, [r7, #26]
 8006172:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006176:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800617a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800617e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006182:	b29b      	uxth	r3, r3
 8006184:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	4413      	add	r3, r2
 8006190:	881b      	ldrh	r3, [r3, #0]
 8006192:	b29b      	uxth	r3, r3
 8006194:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800619c:	833b      	strh	r3, [r7, #24]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	441a      	add	r2, r3
 80061a8:	8b3b      	ldrh	r3, [r7, #24]
 80061aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	881b      	ldrh	r3, [r3, #0]
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d4:	82fb      	strh	r3, [r7, #22]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	441a      	add	r2, r3
 80061e0:	8afb      	ldrh	r3, [r7, #22]
 80061e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	881b      	ldrh	r3, [r3, #0]
 8006202:	b29b      	uxth	r3, r3
 8006204:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006208:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800620c:	82bb      	strh	r3, [r7, #20]
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	441a      	add	r2, r3
 8006218:	8abb      	ldrh	r3, [r7, #20]
 800621a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800621e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800622a:	b29b      	uxth	r3, r3
 800622c:	8013      	strh	r3, [r2, #0]
 800622e:	e0a3      	b.n	8006378 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	781b      	ldrb	r3, [r3, #0]
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	4413      	add	r3, r2
 800623a:	881b      	ldrh	r3, [r3, #0]
 800623c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800623e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d01b      	beq.n	8006280 <USB_DeactivateEndpoint+0x2d4>
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	4413      	add	r3, r2
 8006252:	881b      	ldrh	r3, [r3, #0]
 8006254:	b29b      	uxth	r3, r3
 8006256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800625a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800625e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	441a      	add	r2, r3
 800626a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800626c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006270:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006274:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800627c:	b29b      	uxth	r3, r3
 800627e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800628e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006294:	2b00      	cmp	r3, #0
 8006296:	d01b      	beq.n	80062d0 <USB_DeactivateEndpoint+0x324>
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	881b      	ldrh	r3, [r3, #0]
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062ae:	853b      	strh	r3, [r7, #40]	; 0x28
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	441a      	add	r2, r3
 80062ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	4413      	add	r3, r2
 80062da:	881b      	ldrh	r3, [r3, #0]
 80062dc:	b29b      	uxth	r3, r3
 80062de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062e6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	441a      	add	r2, r3
 80062f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80062f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006304:	b29b      	uxth	r3, r3
 8006306:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	881b      	ldrh	r3, [r3, #0]
 8006314:	b29b      	uxth	r3, r3
 8006316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800631a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800631e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	441a      	add	r2, r3
 800632a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800632c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006330:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800633c:	b29b      	uxth	r3, r3
 800633e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	881b      	ldrh	r3, [r3, #0]
 800634c:	b29b      	uxth	r3, r3
 800634e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006356:	847b      	strh	r3, [r7, #34]	; 0x22
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	441a      	add	r2, r3
 8006362:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006364:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006368:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800636c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006374:	b29b      	uxth	r3, r3
 8006376:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3734      	adds	r7, #52	; 0x34
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr

08006384 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b0cc      	sub	sp, #304	; 0x130
 8006388:	af00      	add	r7, sp, #0
 800638a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800638e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006392:	6018      	str	r0, [r3, #0]
 8006394:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006398:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800639c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800639e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	785b      	ldrb	r3, [r3, #1]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	f041 817d 	bne.w	80076aa <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80063b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699a      	ldr	r2, [r3, #24]
 80063bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d908      	bls.n	80063de <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80063cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80063dc:	e007      	b.n	80063ee <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80063de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80063ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	7b1b      	ldrb	r3, [r3, #12]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d152      	bne.n	80064a4 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80063fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006402:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6959      	ldr	r1, [r3, #20]
 800640a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800640e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	88da      	ldrh	r2, [r3, #6]
 8006416:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800641a:	b29b      	uxth	r3, r3
 800641c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006420:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006424:	6800      	ldr	r0, [r0, #0]
 8006426:	f001 ff0e 	bl	8008246 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800642a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800642e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006432:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006436:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800643a:	6812      	ldr	r2, [r2, #0]
 800643c:	601a      	str	r2, [r3, #0]
 800643e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006442:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800644c:	b29b      	uxth	r3, r3
 800644e:	4619      	mov	r1, r3
 8006450:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006454:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006458:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800645c:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8006460:	6812      	ldr	r2, [r2, #0]
 8006462:	440a      	add	r2, r1
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800646a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	011a      	lsls	r2, r3, #4
 8006474:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006478:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4413      	add	r3, r2
 8006480:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006484:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006488:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006492:	b29a      	uxth	r2, r3
 8006494:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006498:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	801a      	strh	r2, [r3, #0]
 80064a0:	f001 b8b5 	b.w	800760e <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80064a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	78db      	ldrb	r3, [r3, #3]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	f040 84c6 	bne.w	8006e42 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80064b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6a1a      	ldr	r2, [r3, #32]
 80064c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	f240 8443 	bls.w	8006d5a <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80064d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	009b      	lsls	r3, r3, #2
 80064ec:	4413      	add	r3, r2
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064fa:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80064fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006502:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800650c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	441a      	add	r2, r3
 8006518:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800651c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006520:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006524:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800652c:	b29b      	uxth	r3, r3
 800652e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006530:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006534:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6a1a      	ldr	r2, [r3, #32]
 800653c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006540:	1ad2      	subs	r2, r2, r3
 8006542:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006546:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800654e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006552:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800655c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	881b      	ldrh	r3, [r3, #0]
 800656a:	b29b      	uxth	r3, r3
 800656c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 823e 	beq.w	80069f2 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006576:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800657a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800657e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006582:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006586:	6812      	ldr	r2, [r2, #0]
 8006588:	601a      	str	r2, [r3, #0]
 800658a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800658e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	785b      	ldrb	r3, [r3, #1]
 8006596:	2b00      	cmp	r3, #0
 8006598:	f040 809a 	bne.w	80066d0 <USB_EPStartXfer+0x34c>
 800659c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065a4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80065a8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80065ac:	6812      	ldr	r2, [r2, #0]
 80065ae:	601a      	str	r2, [r3, #0]
 80065b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065be:	b29b      	uxth	r3, r3
 80065c0:	4619      	mov	r1, r3
 80065c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065ca:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80065ce:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 80065d2:	6812      	ldr	r2, [r2, #0]
 80065d4:	440a      	add	r2, r1
 80065d6:	601a      	str	r2, [r3, #0]
 80065d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	011a      	lsls	r2, r3, #4
 80065e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4413      	add	r3, r2
 80065f2:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80065f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006604:	2b00      	cmp	r3, #0
 8006606:	d122      	bne.n	800664e <USB_EPStartXfer+0x2ca>
 8006608:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800660c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	881b      	ldrh	r3, [r3, #0]
 8006614:	b29b      	uxth	r3, r3
 8006616:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800661a:	b29a      	uxth	r2, r3
 800661c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006620:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	801a      	strh	r2, [r3, #0]
 8006628:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800662c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	881b      	ldrh	r3, [r3, #0]
 8006634:	b29b      	uxth	r3, r3
 8006636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800663a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800663e:	b29a      	uxth	r2, r3
 8006640:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006644:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	801a      	strh	r2, [r3, #0]
 800664c:	e079      	b.n	8006742 <USB_EPStartXfer+0x3be>
 800664e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006652:	2b3e      	cmp	r3, #62	; 0x3e
 8006654:	d81b      	bhi.n	800668e <USB_EPStartXfer+0x30a>
 8006656:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800665a:	085b      	lsrs	r3, r3, #1
 800665c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006660:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006664:	f003 0301 	and.w	r3, r3, #1
 8006668:	2b00      	cmp	r3, #0
 800666a:	d004      	beq.n	8006676 <USB_EPStartXfer+0x2f2>
 800666c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006670:	3301      	adds	r3, #1
 8006672:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006676:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800667a:	b29b      	uxth	r3, r3
 800667c:	029b      	lsls	r3, r3, #10
 800667e:	b29a      	uxth	r2, r3
 8006680:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006684:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	801a      	strh	r2, [r3, #0]
 800668c:	e059      	b.n	8006742 <USB_EPStartXfer+0x3be>
 800668e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006692:	095b      	lsrs	r3, r3, #5
 8006694:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006698:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800669c:	f003 031f 	and.w	r3, r3, #31
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d104      	bne.n	80066ae <USB_EPStartXfer+0x32a>
 80066a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80066a8:	3b01      	subs	r3, #1
 80066aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80066ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	029b      	lsls	r3, r3, #10
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	801a      	strh	r2, [r3, #0]
 80066ce:	e038      	b.n	8006742 <USB_EPStartXfer+0x3be>
 80066d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	785b      	ldrb	r3, [r3, #1]
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d130      	bne.n	8006742 <USB_EPStartXfer+0x3be>
 80066e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	4619      	mov	r1, r3
 80066f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066f6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80066fa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80066fe:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8006702:	6812      	ldr	r2, [r2, #0]
 8006704:	440a      	add	r2, r1
 8006706:	601a      	str	r2, [r3, #0]
 8006708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800670c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	011a      	lsls	r2, r3, #4
 8006716:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800671a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4413      	add	r3, r2
 8006722:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006726:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800672a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800672e:	601a      	str	r2, [r3, #0]
 8006730:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006734:	b29a      	uxth	r2, r3
 8006736:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800673a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006746:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	895b      	ldrh	r3, [r3, #10]
 800674e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006752:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006756:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6959      	ldr	r1, [r3, #20]
 800675e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006762:	b29b      	uxth	r3, r3
 8006764:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006768:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800676c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006770:	6800      	ldr	r0, [r0, #0]
 8006772:	f001 fd68 	bl	8008246 <USB_WritePMA>
            ep->xfer_buff += len;
 8006776:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800677a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695a      	ldr	r2, [r3, #20]
 8006782:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006786:	441a      	add	r2, r3
 8006788:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800678c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006794:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006798:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6a1a      	ldr	r2, [r3, #32]
 80067a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d90f      	bls.n	80067d0 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 80067b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	6a1a      	ldr	r2, [r3, #32]
 80067bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067c0:	1ad2      	subs	r2, r2, r3
 80067c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	621a      	str	r2, [r3, #32]
 80067ce:	e00e      	b.n	80067ee <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 80067d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6a1b      	ldr	r3, [r3, #32]
 80067dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80067e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2200      	movs	r2, #0
 80067ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80067ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	785b      	ldrb	r3, [r3, #1]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f040 809a 	bne.w	8006934 <USB_EPStartXfer+0x5b0>
 8006800:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006804:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006808:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800680c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006810:	6812      	ldr	r2, [r2, #0]
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006818:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006822:	b29b      	uxth	r3, r3
 8006824:	4619      	mov	r1, r3
 8006826:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800682a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800682e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006832:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8006836:	6812      	ldr	r2, [r2, #0]
 8006838:	440a      	add	r2, r1
 800683a:	601a      	str	r2, [r3, #0]
 800683c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006840:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	011a      	lsls	r2, r3, #4
 800684a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800684e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4413      	add	r3, r2
 8006856:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800685a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800685e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006868:	2b00      	cmp	r3, #0
 800686a:	d122      	bne.n	80068b2 <USB_EPStartXfer+0x52e>
 800686c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006870:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	881b      	ldrh	r3, [r3, #0]
 8006878:	b29b      	uxth	r3, r3
 800687a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800687e:	b29a      	uxth	r2, r3
 8006880:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006884:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	801a      	strh	r2, [r3, #0]
 800688c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006890:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	b29b      	uxth	r3, r3
 800689a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800689e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068a2:	b29a      	uxth	r2, r3
 80068a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068a8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	801a      	strh	r2, [r3, #0]
 80068b0:	e083      	b.n	80069ba <USB_EPStartXfer+0x636>
 80068b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068b6:	2b3e      	cmp	r3, #62	; 0x3e
 80068b8:	d81b      	bhi.n	80068f2 <USB_EPStartXfer+0x56e>
 80068ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068be:	085b      	lsrs	r3, r3, #1
 80068c0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80068c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068c8:	f003 0301 	and.w	r3, r3, #1
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d004      	beq.n	80068da <USB_EPStartXfer+0x556>
 80068d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80068d4:	3301      	adds	r3, #1
 80068d6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80068da:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80068de:	b29b      	uxth	r3, r3
 80068e0:	029b      	lsls	r3, r3, #10
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068e8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	801a      	strh	r2, [r3, #0]
 80068f0:	e063      	b.n	80069ba <USB_EPStartXfer+0x636>
 80068f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068f6:	095b      	lsrs	r3, r3, #5
 80068f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80068fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006900:	f003 031f 	and.w	r3, r3, #31
 8006904:	2b00      	cmp	r3, #0
 8006906:	d104      	bne.n	8006912 <USB_EPStartXfer+0x58e>
 8006908:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800690c:	3b01      	subs	r3, #1
 800690e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006912:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006916:	b29b      	uxth	r3, r3
 8006918:	029b      	lsls	r3, r3, #10
 800691a:	b29b      	uxth	r3, r3
 800691c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006924:	b29a      	uxth	r2, r3
 8006926:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800692a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	801a      	strh	r2, [r3, #0]
 8006932:	e042      	b.n	80069ba <USB_EPStartXfer+0x636>
 8006934:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006938:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	785b      	ldrb	r3, [r3, #1]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d13a      	bne.n	80069ba <USB_EPStartXfer+0x636>
 8006944:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006948:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800694c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006950:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006954:	6812      	ldr	r2, [r2, #0]
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800695c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006966:	b29b      	uxth	r3, r3
 8006968:	4619      	mov	r1, r3
 800696a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800696e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006972:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006976:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800697a:	6812      	ldr	r2, [r2, #0]
 800697c:	440a      	add	r2, r1
 800697e:	601a      	str	r2, [r3, #0]
 8006980:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006984:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	011a      	lsls	r2, r3, #4
 800698e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006992:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4413      	add	r3, r2
 800699a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800699e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80069a6:	601a      	str	r2, [r3, #0]
 80069a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069b2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80069ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	891b      	ldrh	r3, [r3, #8]
 80069c6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069ce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6959      	ldr	r1, [r3, #20]
 80069d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069da:	b29b      	uxth	r3, r3
 80069dc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80069e0:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80069e4:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80069e8:	6800      	ldr	r0, [r0, #0]
 80069ea:	f001 fc2c 	bl	8008246 <USB_WritePMA>
 80069ee:	f000 be0e 	b.w	800760e <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80069f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	785b      	ldrb	r3, [r3, #1]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d16d      	bne.n	8006ade <USB_EPStartXfer+0x75a>
 8006a02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	461a      	mov	r2, r3
 8006a20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a22:	4413      	add	r3, r2
 8006a24:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	011a      	lsls	r2, r3, #4
 8006a34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a36:	4413      	add	r3, r2
 8006a38:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a3c:	647b      	str	r3, [r7, #68]	; 0x44
 8006a3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d112      	bne.n	8006a6c <USB_EPStartXfer+0x6e8>
 8006a46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a54:	801a      	strh	r2, [r3, #0]
 8006a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a58:	881b      	ldrh	r3, [r3, #0]
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a68:	801a      	strh	r2, [r3, #0]
 8006a6a:	e063      	b.n	8006b34 <USB_EPStartXfer+0x7b0>
 8006a6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a70:	2b3e      	cmp	r3, #62	; 0x3e
 8006a72:	d817      	bhi.n	8006aa4 <USB_EPStartXfer+0x720>
 8006a74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a78:	085b      	lsrs	r3, r3, #1
 8006a7a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006a7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a82:	f003 0301 	and.w	r3, r3, #1
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d004      	beq.n	8006a94 <USB_EPStartXfer+0x710>
 8006a8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006a8e:	3301      	adds	r3, #1
 8006a90:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006a94:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	029b      	lsls	r3, r3, #10
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006aa0:	801a      	strh	r2, [r3, #0]
 8006aa2:	e047      	b.n	8006b34 <USB_EPStartXfer+0x7b0>
 8006aa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006aa8:	095b      	lsrs	r3, r3, #5
 8006aaa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006aae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ab2:	f003 031f 	and.w	r3, r3, #31
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d104      	bne.n	8006ac4 <USB_EPStartXfer+0x740>
 8006aba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006ac4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	029b      	lsls	r3, r3, #10
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ada:	801a      	strh	r2, [r3, #0]
 8006adc:	e02a      	b.n	8006b34 <USB_EPStartXfer+0x7b0>
 8006ade:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ae2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	785b      	ldrb	r3, [r3, #1]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d122      	bne.n	8006b34 <USB_EPStartXfer+0x7b0>
 8006aee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006af2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	653b      	str	r3, [r7, #80]	; 0x50
 8006afa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006afe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b0e:	4413      	add	r3, r2
 8006b10:	653b      	str	r3, [r7, #80]	; 0x50
 8006b12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	781b      	ldrb	r3, [r3, #0]
 8006b1e:	011a      	lsls	r2, r3, #4
 8006b20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b22:	4413      	add	r3, r2
 8006b24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006b28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b32:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006b34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	891b      	ldrh	r3, [r3, #8]
 8006b40:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6959      	ldr	r1, [r3, #20]
 8006b50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006b5a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006b5e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006b62:	6800      	ldr	r0, [r0, #0]
 8006b64:	f001 fb6f 	bl	8008246 <USB_WritePMA>
            ep->xfer_buff += len;
 8006b68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695a      	ldr	r2, [r3, #20]
 8006b74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b78:	441a      	add	r2, r3
 8006b7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006b86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6a1a      	ldr	r2, [r3, #32]
 8006b92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d90f      	bls.n	8006bc2 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 8006ba2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ba6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	6a1a      	ldr	r2, [r3, #32]
 8006bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bb2:	1ad2      	subs	r2, r2, r3
 8006bb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bb8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	621a      	str	r2, [r3, #32]
 8006bc0:	e00e      	b.n	8006be0 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 8006bc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006bd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bd6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006be0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006be4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	643b      	str	r3, [r7, #64]	; 0x40
 8006bec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bf0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	785b      	ldrb	r3, [r3, #1]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d16d      	bne.n	8006cd8 <USB_EPStartXfer+0x954>
 8006bfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c0c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	461a      	mov	r2, r3
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1c:	4413      	add	r3, r2
 8006c1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	011a      	lsls	r2, r3, #4
 8006c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c30:	4413      	add	r3, r2
 8006c32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006c36:	637b      	str	r3, [r7, #52]	; 0x34
 8006c38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d112      	bne.n	8006c66 <USB_EPStartXfer+0x8e2>
 8006c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c42:	881b      	ldrh	r3, [r3, #0]
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c4a:	b29a      	uxth	r2, r3
 8006c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c4e:	801a      	strh	r2, [r3, #0]
 8006c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c52:	881b      	ldrh	r3, [r3, #0]
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c5e:	b29a      	uxth	r2, r3
 8006c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c62:	801a      	strh	r2, [r3, #0]
 8006c64:	e05d      	b.n	8006d22 <USB_EPStartXfer+0x99e>
 8006c66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c6a:	2b3e      	cmp	r3, #62	; 0x3e
 8006c6c:	d817      	bhi.n	8006c9e <USB_EPStartXfer+0x91a>
 8006c6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c72:	085b      	lsrs	r3, r3, #1
 8006c74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006c78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c7c:	f003 0301 	and.w	r3, r3, #1
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d004      	beq.n	8006c8e <USB_EPStartXfer+0x90a>
 8006c84:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006c88:	3301      	adds	r3, #1
 8006c8a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006c8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	029b      	lsls	r3, r3, #10
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c9a:	801a      	strh	r2, [r3, #0]
 8006c9c:	e041      	b.n	8006d22 <USB_EPStartXfer+0x99e>
 8006c9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ca2:	095b      	lsrs	r3, r3, #5
 8006ca4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006ca8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006cac:	f003 031f 	and.w	r3, r3, #31
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d104      	bne.n	8006cbe <USB_EPStartXfer+0x93a>
 8006cb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006cbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	029b      	lsls	r3, r3, #10
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ccc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cd0:	b29a      	uxth	r2, r3
 8006cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cd4:	801a      	strh	r2, [r3, #0]
 8006cd6:	e024      	b.n	8006d22 <USB_EPStartXfer+0x99e>
 8006cd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cdc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	785b      	ldrb	r3, [r3, #1]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d11c      	bne.n	8006d22 <USB_EPStartXfer+0x99e>
 8006ce8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cfc:	4413      	add	r3, r2
 8006cfe:	643b      	str	r3, [r7, #64]	; 0x40
 8006d00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	011a      	lsls	r2, r3, #4
 8006d0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d10:	4413      	add	r3, r2
 8006d12:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006d16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d1c:	b29a      	uxth	r2, r3
 8006d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d20:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006d22:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d26:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	895b      	ldrh	r3, [r3, #10]
 8006d2e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6959      	ldr	r1, [r3, #20]
 8006d3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006d48:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006d4c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006d50:	6800      	ldr	r0, [r0, #0]
 8006d52:	f001 fa78 	bl	8008246 <USB_WritePMA>
 8006d56:	f000 bc5a 	b.w	800760e <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006d5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	6a1b      	ldr	r3, [r3, #32]
 8006d66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8006d6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d6e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d78:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	4413      	add	r3, r2
 8006d84:	881b      	ldrh	r3, [r3, #0]
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006d8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d90:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006d94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006da2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	441a      	add	r2, r3
 8006dae:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006db2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006db6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006dc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006dd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dd6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	461a      	mov	r2, r3
 8006de4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006de6:	4413      	add	r3, r2
 8006de8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006dea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	011a      	lsls	r2, r3, #4
 8006df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e00:	65bb      	str	r3, [r7, #88]	; 0x58
 8006e02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e0a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006e0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e10:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	891b      	ldrh	r3, [r3, #8]
 8006e18:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e20:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	6959      	ldr	r1, [r3, #20]
 8006e28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006e32:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006e36:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006e3a:	6800      	ldr	r0, [r0, #0]
 8006e3c:	f001 fa03 	bl	8008246 <USB_WritePMA>
 8006e40:	e3e5      	b.n	800760e <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8006e42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e46:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	4413      	add	r3, r2
 8006e5c:	881b      	ldrh	r3, [r3, #0]
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e68:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8006e6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e70:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	441a      	add	r2, r3
 8006e86:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006e8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e92:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006e9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ea2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6a1a      	ldr	r2, [r3, #32]
 8006eaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eae:	1ad2      	subs	r2, r2, r3
 8006eb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006eb4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006ebc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ec0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006eca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	4413      	add	r3, r2
 8006ed6:	881b      	ldrh	r3, [r3, #0]
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f000 81bc 	beq.w	800725c <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ee4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ee8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ef2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ef6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	785b      	ldrb	r3, [r3, #1]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d16d      	bne.n	8006fde <USB_EPStartXfer+0xc5a>
 8006f02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	461a      	mov	r2, r3
 8006f20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f22:	4413      	add	r3, r2
 8006f24:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	011a      	lsls	r2, r3, #4
 8006f34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f36:	4413      	add	r3, r2
 8006f38:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f3c:	677b      	str	r3, [r7, #116]	; 0x74
 8006f3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d112      	bne.n	8006f6c <USB_EPStartXfer+0xbe8>
 8006f46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f48:	881b      	ldrh	r3, [r3, #0]
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f54:	801a      	strh	r2, [r3, #0]
 8006f56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f68:	801a      	strh	r2, [r3, #0]
 8006f6a:	e060      	b.n	800702e <USB_EPStartXfer+0xcaa>
 8006f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f70:	2b3e      	cmp	r3, #62	; 0x3e
 8006f72:	d817      	bhi.n	8006fa4 <USB_EPStartXfer+0xc20>
 8006f74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f78:	085b      	lsrs	r3, r3, #1
 8006f7a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006f7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d004      	beq.n	8006f94 <USB_EPStartXfer+0xc10>
 8006f8a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8006f8e:	3301      	adds	r3, #1
 8006f90:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006f94:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	029b      	lsls	r3, r3, #10
 8006f9c:	b29a      	uxth	r2, r3
 8006f9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fa0:	801a      	strh	r2, [r3, #0]
 8006fa2:	e044      	b.n	800702e <USB_EPStartXfer+0xcaa>
 8006fa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006fae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fb2:	f003 031f 	and.w	r3, r3, #31
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d104      	bne.n	8006fc4 <USB_EPStartXfer+0xc40>
 8006fba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006fc4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	029b      	lsls	r3, r3, #10
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fd6:	b29a      	uxth	r2, r3
 8006fd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fda:	801a      	strh	r2, [r3, #0]
 8006fdc:	e027      	b.n	800702e <USB_EPStartXfer+0xcaa>
 8006fde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fe2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	785b      	ldrb	r3, [r3, #1]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d11f      	bne.n	800702e <USB_EPStartXfer+0xcaa>
 8006fee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ff2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	461a      	mov	r2, r3
 8007000:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007004:	4413      	add	r3, r2
 8007006:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800700a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800700e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	011a      	lsls	r2, r3, #4
 8007018:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800701c:	4413      	add	r3, r2
 800701e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007022:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007024:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007028:	b29a      	uxth	r2, r3
 800702a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800702c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800702e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007032:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	895b      	ldrh	r3, [r3, #10]
 800703a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800703e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007042:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6959      	ldr	r1, [r3, #20]
 800704a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800704e:	b29b      	uxth	r3, r3
 8007050:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007054:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007058:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800705c:	6800      	ldr	r0, [r0, #0]
 800705e:	f001 f8f2 	bl	8008246 <USB_WritePMA>
          ep->xfer_buff += len;
 8007062:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007066:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	695a      	ldr	r2, [r3, #20]
 800706e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007072:	441a      	add	r2, r3
 8007074:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007078:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007080:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007084:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	6a1a      	ldr	r2, [r3, #32]
 800708c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007090:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	429a      	cmp	r2, r3
 800709a:	d90f      	bls.n	80070bc <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800709c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6a1a      	ldr	r2, [r3, #32]
 80070a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070ac:	1ad2      	subs	r2, r2, r3
 80070ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	621a      	str	r2, [r3, #32]
 80070ba:	e00e      	b.n	80070da <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80070bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	6a1b      	ldr	r3, [r3, #32]
 80070c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80070cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2200      	movs	r2, #0
 80070d8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80070da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f000 8295 	beq.w	800760e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80070e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	785b      	ldrb	r3, [r3, #1]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d16d      	bne.n	80071d0 <USB_EPStartXfer+0xe4c>
 80070f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007100:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007104:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800710e:	b29b      	uxth	r3, r3
 8007110:	461a      	mov	r2, r3
 8007112:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007114:	4413      	add	r3, r2
 8007116:	66bb      	str	r3, [r7, #104]	; 0x68
 8007118:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800711c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	011a      	lsls	r2, r3, #4
 8007126:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007128:	4413      	add	r3, r2
 800712a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800712e:	667b      	str	r3, [r7, #100]	; 0x64
 8007130:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007134:	2b00      	cmp	r3, #0
 8007136:	d112      	bne.n	800715e <USB_EPStartXfer+0xdda>
 8007138:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800713a:	881b      	ldrh	r3, [r3, #0]
 800713c:	b29b      	uxth	r3, r3
 800713e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007142:	b29a      	uxth	r2, r3
 8007144:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007146:	801a      	strh	r2, [r3, #0]
 8007148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800714a:	881b      	ldrh	r3, [r3, #0]
 800714c:	b29b      	uxth	r3, r3
 800714e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007152:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007156:	b29a      	uxth	r2, r3
 8007158:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800715a:	801a      	strh	r2, [r3, #0]
 800715c:	e063      	b.n	8007226 <USB_EPStartXfer+0xea2>
 800715e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007162:	2b3e      	cmp	r3, #62	; 0x3e
 8007164:	d817      	bhi.n	8007196 <USB_EPStartXfer+0xe12>
 8007166:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800716a:	085b      	lsrs	r3, r3, #1
 800716c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007170:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007174:	f003 0301 	and.w	r3, r3, #1
 8007178:	2b00      	cmp	r3, #0
 800717a:	d004      	beq.n	8007186 <USB_EPStartXfer+0xe02>
 800717c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007180:	3301      	adds	r3, #1
 8007182:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007186:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800718a:	b29b      	uxth	r3, r3
 800718c:	029b      	lsls	r3, r3, #10
 800718e:	b29a      	uxth	r2, r3
 8007190:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007192:	801a      	strh	r2, [r3, #0]
 8007194:	e047      	b.n	8007226 <USB_EPStartXfer+0xea2>
 8007196:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800719a:	095b      	lsrs	r3, r3, #5
 800719c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80071a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071a4:	f003 031f 	and.w	r3, r3, #31
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <USB_EPStartXfer+0xe32>
 80071ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071b0:	3b01      	subs	r3, #1
 80071b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80071b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	029b      	lsls	r3, r3, #10
 80071be:	b29b      	uxth	r3, r3
 80071c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071cc:	801a      	strh	r2, [r3, #0]
 80071ce:	e02a      	b.n	8007226 <USB_EPStartXfer+0xea2>
 80071d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	785b      	ldrb	r3, [r3, #1]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d122      	bne.n	8007226 <USB_EPStartXfer+0xea2>
 80071e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	673b      	str	r3, [r7, #112]	; 0x70
 80071ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	461a      	mov	r2, r3
 80071fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007200:	4413      	add	r3, r2
 8007202:	673b      	str	r3, [r7, #112]	; 0x70
 8007204:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007208:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	011a      	lsls	r2, r3, #4
 8007212:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007214:	4413      	add	r3, r2
 8007216:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800721a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800721c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007220:	b29a      	uxth	r2, r3
 8007222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007224:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007226:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800722a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	891b      	ldrh	r3, [r3, #8]
 8007232:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007236:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800723a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6959      	ldr	r1, [r3, #20]
 8007242:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007246:	b29b      	uxth	r3, r3
 8007248:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800724c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007250:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007254:	6800      	ldr	r0, [r0, #0]
 8007256:	f000 fff6 	bl	8008246 <USB_WritePMA>
 800725a:	e1d8      	b.n	800760e <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800725c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007260:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	785b      	ldrb	r3, [r3, #1]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d178      	bne.n	800735e <USB_EPStartXfer+0xfda>
 800726c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007270:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800727a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800727e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007288:	b29b      	uxth	r3, r3
 800728a:	461a      	mov	r2, r3
 800728c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007290:	4413      	add	r3, r2
 8007292:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007296:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800729a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	011a      	lsls	r2, r3, #4
 80072a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80072a8:	4413      	add	r3, r2
 80072aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80072ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80072b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d116      	bne.n	80072e8 <USB_EPStartXfer+0xf64>
 80072ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072be:	881b      	ldrh	r3, [r3, #0]
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80072c6:	b29a      	uxth	r2, r3
 80072c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072cc:	801a      	strh	r2, [r3, #0]
 80072ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072d2:	881b      	ldrh	r3, [r3, #0]
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072de:	b29a      	uxth	r2, r3
 80072e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072e4:	801a      	strh	r2, [r3, #0]
 80072e6:	e06b      	b.n	80073c0 <USB_EPStartXfer+0x103c>
 80072e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072ec:	2b3e      	cmp	r3, #62	; 0x3e
 80072ee:	d818      	bhi.n	8007322 <USB_EPStartXfer+0xf9e>
 80072f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072f4:	085b      	lsrs	r3, r3, #1
 80072f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80072fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	d004      	beq.n	8007310 <USB_EPStartXfer+0xf8c>
 8007306:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800730a:	3301      	adds	r3, #1
 800730c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007310:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007314:	b29b      	uxth	r3, r3
 8007316:	029b      	lsls	r3, r3, #10
 8007318:	b29a      	uxth	r2, r3
 800731a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800731e:	801a      	strh	r2, [r3, #0]
 8007320:	e04e      	b.n	80073c0 <USB_EPStartXfer+0x103c>
 8007322:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007326:	095b      	lsrs	r3, r3, #5
 8007328:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800732c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007330:	f003 031f 	and.w	r3, r3, #31
 8007334:	2b00      	cmp	r3, #0
 8007336:	d104      	bne.n	8007342 <USB_EPStartXfer+0xfbe>
 8007338:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800733c:	3b01      	subs	r3, #1
 800733e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007342:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007346:	b29b      	uxth	r3, r3
 8007348:	029b      	lsls	r3, r3, #10
 800734a:	b29b      	uxth	r3, r3
 800734c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007350:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007354:	b29a      	uxth	r2, r3
 8007356:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800735a:	801a      	strh	r2, [r3, #0]
 800735c:	e030      	b.n	80073c0 <USB_EPStartXfer+0x103c>
 800735e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007362:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	785b      	ldrb	r3, [r3, #1]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d128      	bne.n	80073c0 <USB_EPStartXfer+0x103c>
 800736e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007372:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800737c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007380:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800738a:	b29b      	uxth	r3, r3
 800738c:	461a      	mov	r2, r3
 800738e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007392:	4413      	add	r3, r2
 8007394:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007398:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800739c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	011a      	lsls	r2, r3, #4
 80073a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80073aa:	4413      	add	r3, r2
 80073ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80073b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80073be:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80073c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	891b      	ldrh	r3, [r3, #8]
 80073cc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	6959      	ldr	r1, [r3, #20]
 80073dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80073e6:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80073ea:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80073ee:	6800      	ldr	r0, [r0, #0]
 80073f0:	f000 ff29 	bl	8008246 <USB_WritePMA>
          ep->xfer_buff += len;
 80073f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	695a      	ldr	r2, [r3, #20]
 8007400:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007404:	441a      	add	r2, r3
 8007406:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800740a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007412:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007416:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6a1a      	ldr	r2, [r3, #32]
 800741e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007422:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	429a      	cmp	r2, r3
 800742c:	d90f      	bls.n	800744e <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800742e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007432:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6a1a      	ldr	r2, [r3, #32]
 800743a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800743e:	1ad2      	subs	r2, r2, r3
 8007440:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007444:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	621a      	str	r2, [r3, #32]
 800744c:	e00e      	b.n	800746c <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800744e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007452:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6a1b      	ldr	r3, [r3, #32]
 800745a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800745e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007462:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2200      	movs	r2, #0
 800746a:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800746c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007470:	2b00      	cmp	r3, #0
 8007472:	f000 80cc 	beq.w	800760e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007476:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800747a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007484:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007488:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	785b      	ldrb	r3, [r3, #1]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d178      	bne.n	8007586 <USB_EPStartXfer+0x1202>
 8007494:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007498:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074a6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	461a      	mov	r2, r3
 80074b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074b8:	4413      	add	r3, r2
 80074ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	011a      	lsls	r2, r3, #4
 80074cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074d0:	4413      	add	r3, r2
 80074d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d116      	bne.n	8007510 <USB_EPStartXfer+0x118c>
 80074e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80074e6:	881b      	ldrh	r3, [r3, #0]
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80074f4:	801a      	strh	r2, [r3, #0]
 80074f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80074fa:	881b      	ldrh	r3, [r3, #0]
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007502:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007506:	b29a      	uxth	r2, r3
 8007508:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800750c:	801a      	strh	r2, [r3, #0]
 800750e:	e064      	b.n	80075da <USB_EPStartXfer+0x1256>
 8007510:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007514:	2b3e      	cmp	r3, #62	; 0x3e
 8007516:	d818      	bhi.n	800754a <USB_EPStartXfer+0x11c6>
 8007518:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800751c:	085b      	lsrs	r3, r3, #1
 800751e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007522:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	2b00      	cmp	r3, #0
 800752c:	d004      	beq.n	8007538 <USB_EPStartXfer+0x11b4>
 800752e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007532:	3301      	adds	r3, #1
 8007534:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007538:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800753c:	b29b      	uxth	r3, r3
 800753e:	029b      	lsls	r3, r3, #10
 8007540:	b29a      	uxth	r2, r3
 8007542:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007546:	801a      	strh	r2, [r3, #0]
 8007548:	e047      	b.n	80075da <USB_EPStartXfer+0x1256>
 800754a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800754e:	095b      	lsrs	r3, r3, #5
 8007550:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007554:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007558:	f003 031f 	and.w	r3, r3, #31
 800755c:	2b00      	cmp	r3, #0
 800755e:	d104      	bne.n	800756a <USB_EPStartXfer+0x11e6>
 8007560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007564:	3b01      	subs	r3, #1
 8007566:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800756a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800756e:	b29b      	uxth	r3, r3
 8007570:	029b      	lsls	r3, r3, #10
 8007572:	b29b      	uxth	r3, r3
 8007574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800757c:	b29a      	uxth	r2, r3
 800757e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007582:	801a      	strh	r2, [r3, #0]
 8007584:	e029      	b.n	80075da <USB_EPStartXfer+0x1256>
 8007586:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800758a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	785b      	ldrb	r3, [r3, #1]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d121      	bne.n	80075da <USB_EPStartXfer+0x1256>
 8007596:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800759a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	461a      	mov	r2, r3
 80075a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80075ac:	4413      	add	r3, r2
 80075ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80075b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	011a      	lsls	r2, r3, #4
 80075c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80075c4:	4413      	add	r3, r2
 80075c6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80075ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80075ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075d8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80075da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	895b      	ldrh	r3, [r3, #10]
 80075e6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80075ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6959      	ldr	r1, [r3, #20]
 80075f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007600:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007604:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007608:	6800      	ldr	r0, [r0, #0]
 800760a:	f000 fe1c 	bl	8008246 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800760e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007612:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800761c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	4413      	add	r3, r2
 8007628:	881b      	ldrh	r3, [r3, #0]
 800762a:	b29b      	uxth	r3, r3
 800762c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007630:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007634:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007638:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800763c:	8013      	strh	r3, [r2, #0]
 800763e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007642:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007646:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800764a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800764e:	8812      	ldrh	r2, [r2, #0]
 8007650:	f082 0210 	eor.w	r2, r2, #16
 8007654:	801a      	strh	r2, [r3, #0]
 8007656:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800765a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800765e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007662:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007666:	8812      	ldrh	r2, [r2, #0]
 8007668:	f082 0220 	eor.w	r2, r2, #32
 800766c:	801a      	strh	r2, [r3, #0]
 800766e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007672:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800767c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	441a      	add	r2, r3
 8007688:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800768c:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007696:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800769a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800769e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	8013      	strh	r3, [r2, #0]
 80076a6:	f000 bc9f 	b.w	8007fe8 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80076aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	7b1b      	ldrb	r3, [r3, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f040 80ae 	bne.w	8007818 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80076bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	699a      	ldr	r2, [r3, #24]
 80076c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d917      	bls.n	8007708 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 80076d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 80076e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699a      	ldr	r2, [r3, #24]
 80076f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076f8:	1ad2      	subs	r2, r2, r3
 80076fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	619a      	str	r2, [r3, #24]
 8007706:	e00e      	b.n	8007726 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8007708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800770c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	699b      	ldr	r3, [r3, #24]
 8007714:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8007718:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800771c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2200      	movs	r2, #0
 8007724:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007726:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800772a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007734:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007738:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007742:	b29b      	uxth	r3, r3
 8007744:	461a      	mov	r2, r3
 8007746:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800774a:	4413      	add	r3, r2
 800774c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007750:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007754:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	011a      	lsls	r2, r3, #4
 800775e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007762:	4413      	add	r3, r2
 8007764:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007768:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800776c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007770:	2b00      	cmp	r3, #0
 8007772:	d116      	bne.n	80077a2 <USB_EPStartXfer+0x141e>
 8007774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007778:	881b      	ldrh	r3, [r3, #0]
 800777a:	b29b      	uxth	r3, r3
 800777c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007780:	b29a      	uxth	r2, r3
 8007782:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007786:	801a      	strh	r2, [r3, #0]
 8007788:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800778c:	881b      	ldrh	r3, [r3, #0]
 800778e:	b29b      	uxth	r3, r3
 8007790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007798:	b29a      	uxth	r2, r3
 800779a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800779e:	801a      	strh	r2, [r3, #0]
 80077a0:	e3e8      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
 80077a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077a6:	2b3e      	cmp	r3, #62	; 0x3e
 80077a8:	d818      	bhi.n	80077dc <USB_EPStartXfer+0x1458>
 80077aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077ae:	085b      	lsrs	r3, r3, #1
 80077b0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80077b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d004      	beq.n	80077ca <USB_EPStartXfer+0x1446>
 80077c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80077c4:	3301      	adds	r3, #1
 80077c6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80077ca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	029b      	lsls	r3, r3, #10
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077d8:	801a      	strh	r2, [r3, #0]
 80077da:	e3cb      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
 80077dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077e0:	095b      	lsrs	r3, r3, #5
 80077e2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80077e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077ea:	f003 031f 	and.w	r3, r3, #31
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d104      	bne.n	80077fc <USB_EPStartXfer+0x1478>
 80077f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80077f6:	3b01      	subs	r3, #1
 80077f8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80077fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007800:	b29b      	uxth	r3, r3
 8007802:	029b      	lsls	r3, r3, #10
 8007804:	b29b      	uxth	r3, r3
 8007806:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800780a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800780e:	b29a      	uxth	r2, r3
 8007810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007814:	801a      	strh	r2, [r3, #0]
 8007816:	e3ad      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007818:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800781c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	78db      	ldrb	r3, [r3, #3]
 8007824:	2b02      	cmp	r3, #2
 8007826:	f040 8200 	bne.w	8007c2a <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800782a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800782e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	785b      	ldrb	r3, [r3, #1]
 8007836:	2b00      	cmp	r3, #0
 8007838:	f040 8091 	bne.w	800795e <USB_EPStartXfer+0x15da>
 800783c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007840:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800784a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800784e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007858:	b29b      	uxth	r3, r3
 800785a:	461a      	mov	r2, r3
 800785c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007860:	4413      	add	r3, r2
 8007862:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007866:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800786a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	011a      	lsls	r2, r3, #4
 8007874:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007878:	4413      	add	r3, r2
 800787a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800787e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007882:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007886:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d116      	bne.n	80078c0 <USB_EPStartXfer+0x153c>
 8007892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007896:	881b      	ldrh	r3, [r3, #0]
 8007898:	b29b      	uxth	r3, r3
 800789a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800789e:	b29a      	uxth	r2, r3
 80078a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078a4:	801a      	strh	r2, [r3, #0]
 80078a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078aa:	881b      	ldrh	r3, [r3, #0]
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078b6:	b29a      	uxth	r2, r3
 80078b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078bc:	801a      	strh	r2, [r3, #0]
 80078be:	e083      	b.n	80079c8 <USB_EPStartXfer+0x1644>
 80078c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	2b3e      	cmp	r3, #62	; 0x3e
 80078ce:	d820      	bhi.n	8007912 <USB_EPStartXfer+0x158e>
 80078d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	691b      	ldr	r3, [r3, #16]
 80078dc:	085b      	lsrs	r3, r3, #1
 80078de:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d004      	beq.n	8007900 <USB_EPStartXfer+0x157c>
 80078f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078fa:	3301      	adds	r3, #1
 80078fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007900:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007904:	b29b      	uxth	r3, r3
 8007906:	029b      	lsls	r3, r3, #10
 8007908:	b29a      	uxth	r2, r3
 800790a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800790e:	801a      	strh	r2, [r3, #0]
 8007910:	e05a      	b.n	80079c8 <USB_EPStartXfer+0x1644>
 8007912:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007916:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	095b      	lsrs	r3, r3, #5
 8007920:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007924:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007928:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	f003 031f 	and.w	r3, r3, #31
 8007934:	2b00      	cmp	r3, #0
 8007936:	d104      	bne.n	8007942 <USB_EPStartXfer+0x15be>
 8007938:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800793c:	3b01      	subs	r3, #1
 800793e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007942:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007946:	b29b      	uxth	r3, r3
 8007948:	029b      	lsls	r3, r3, #10
 800794a:	b29b      	uxth	r3, r3
 800794c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007954:	b29a      	uxth	r2, r3
 8007956:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800795a:	801a      	strh	r2, [r3, #0]
 800795c:	e034      	b.n	80079c8 <USB_EPStartXfer+0x1644>
 800795e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007962:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d12c      	bne.n	80079c8 <USB_EPStartXfer+0x1644>
 800796e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007972:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800797c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007980:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800798a:	b29b      	uxth	r3, r3
 800798c:	461a      	mov	r2, r3
 800798e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007992:	4413      	add	r3, r2
 8007994:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007998:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800799c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	011a      	lsls	r2, r3, #4
 80079a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80079aa:	4413      	add	r3, r2
 80079ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	b29a      	uxth	r2, r3
 80079c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80079c6:	801a      	strh	r2, [r3, #0]
 80079c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80079d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	785b      	ldrb	r3, [r3, #1]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f040 8091 	bne.w	8007b0a <USB_EPStartXfer+0x1786>
 80079e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80079f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	461a      	mov	r2, r3
 8007a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007a0c:	4413      	add	r3, r2
 8007a0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007a12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	011a      	lsls	r2, r3, #4
 8007a20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007a24:	4413      	add	r3, r2
 8007a26:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a2a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	691b      	ldr	r3, [r3, #16]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d116      	bne.n	8007a6c <USB_EPStartXfer+0x16e8>
 8007a3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a50:	801a      	strh	r2, [r3, #0]
 8007a52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a68:	801a      	strh	r2, [r3, #0]
 8007a6a:	e07c      	b.n	8007b66 <USB_EPStartXfer+0x17e2>
 8007a6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	2b3e      	cmp	r3, #62	; 0x3e
 8007a7a:	d820      	bhi.n	8007abe <USB_EPStartXfer+0x173a>
 8007a7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	085b      	lsrs	r3, r3, #1
 8007a8a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d004      	beq.n	8007aac <USB_EPStartXfer+0x1728>
 8007aa2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007aac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	029b      	lsls	r3, r3, #10
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007aba:	801a      	strh	r2, [r3, #0]
 8007abc:	e053      	b.n	8007b66 <USB_EPStartXfer+0x17e2>
 8007abe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ac2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	691b      	ldr	r3, [r3, #16]
 8007aca:	095b      	lsrs	r3, r3, #5
 8007acc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007ad0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ad4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	f003 031f 	and.w	r3, r3, #31
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d104      	bne.n	8007aee <USB_EPStartXfer+0x176a>
 8007ae4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007aee:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	029b      	lsls	r3, r3, #10
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007afc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b00:	b29a      	uxth	r2, r3
 8007b02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007b06:	801a      	strh	r2, [r3, #0]
 8007b08:	e02d      	b.n	8007b66 <USB_EPStartXfer+0x17e2>
 8007b0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	785b      	ldrb	r3, [r3, #1]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d125      	bne.n	8007b66 <USB_EPStartXfer+0x17e2>
 8007b1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b1e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007b30:	4413      	add	r3, r2
 8007b32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	011a      	lsls	r2, r3, #4
 8007b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007b48:	4413      	add	r3, r2
 8007b4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	b29a      	uxth	r2, r3
 8007b60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007b64:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007b66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	69db      	ldr	r3, [r3, #28]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	f000 81fe 	beq.w	8007f74 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007b78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b7c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4413      	add	r3, r2
 8007b92:	881b      	ldrh	r3, [r3, #0]
 8007b94:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007b98:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d005      	beq.n	8007bb0 <USB_EPStartXfer+0x182c>
 8007ba4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10d      	bne.n	8007bcc <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007bb0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f040 81db 	bne.w	8007f74 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007bbe:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f040 81d4 	bne.w	8007f74 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007bcc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	4413      	add	r3, r2
 8007be6:	881b      	ldrh	r3, [r3, #0]
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bf2:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8007bf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bfa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	441a      	add	r2, r3
 8007c10:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8007c14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c20:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	8013      	strh	r3, [r2, #0]
 8007c28:	e1a4      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007c2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	78db      	ldrb	r3, [r3, #3]
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	f040 819a 	bne.w	8007f70 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007c3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	699a      	ldr	r2, [r3, #24]
 8007c48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d917      	bls.n	8007c88 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8007c58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c5c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8007c68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	699a      	ldr	r2, [r3, #24]
 8007c74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c78:	1ad2      	subs	r2, r2, r3
 8007c7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	619a      	str	r2, [r3, #24]
 8007c86:	e00e      	b.n	8007ca6 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 8007c88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	699b      	ldr	r3, [r3, #24]
 8007c94:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8007c98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007ca6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007caa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	785b      	ldrb	r3, [r3, #1]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d178      	bne.n	8007da8 <USB_EPStartXfer+0x1a24>
 8007cb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007cc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cc8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007cda:	4413      	add	r3, r2
 8007cdc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007ce0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ce4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	011a      	lsls	r2, r3, #4
 8007cee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007cf2:	4413      	add	r3, r2
 8007cf4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007cf8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007cfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d116      	bne.n	8007d32 <USB_EPStartXfer+0x19ae>
 8007d04:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007d08:	881b      	ldrh	r3, [r3, #0]
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007d16:	801a      	strh	r2, [r3, #0]
 8007d18:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007d1c:	881b      	ldrh	r3, [r3, #0]
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d28:	b29a      	uxth	r2, r3
 8007d2a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007d2e:	801a      	strh	r2, [r3, #0]
 8007d30:	e06b      	b.n	8007e0a <USB_EPStartXfer+0x1a86>
 8007d32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d36:	2b3e      	cmp	r3, #62	; 0x3e
 8007d38:	d818      	bhi.n	8007d6c <USB_EPStartXfer+0x19e8>
 8007d3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d3e:	085b      	lsrs	r3, r3, #1
 8007d40:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007d44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d48:	f003 0301 	and.w	r3, r3, #1
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d004      	beq.n	8007d5a <USB_EPStartXfer+0x19d6>
 8007d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d54:	3301      	adds	r3, #1
 8007d56:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	029b      	lsls	r3, r3, #10
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007d68:	801a      	strh	r2, [r3, #0]
 8007d6a:	e04e      	b.n	8007e0a <USB_EPStartXfer+0x1a86>
 8007d6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d70:	095b      	lsrs	r3, r3, #5
 8007d72:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007d76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d7a:	f003 031f 	and.w	r3, r3, #31
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d104      	bne.n	8007d8c <USB_EPStartXfer+0x1a08>
 8007d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d86:	3b01      	subs	r3, #1
 8007d88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007d8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	029b      	lsls	r3, r3, #10
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007da4:	801a      	strh	r2, [r3, #0]
 8007da6:	e030      	b.n	8007e0a <USB_EPStartXfer+0x1a86>
 8007da8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	785b      	ldrb	r3, [r3, #1]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d128      	bne.n	8007e0a <USB_EPStartXfer+0x1a86>
 8007db8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007dc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ddc:	4413      	add	r3, r2
 8007dde:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007de2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007de6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	011a      	lsls	r2, r3, #4
 8007df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007df4:	4413      	add	r3, r2
 8007df6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007dfa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007dfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e02:	b29a      	uxth	r2, r3
 8007e04:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007e08:	801a      	strh	r2, [r3, #0]
 8007e0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007e18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	785b      	ldrb	r3, [r3, #1]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d178      	bne.n	8007f1a <USB_EPStartXfer+0x1b96>
 8007e28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e2c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007e36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	461a      	mov	r2, r3
 8007e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007e52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	011a      	lsls	r2, r3, #4
 8007e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e64:	4413      	add	r3, r2
 8007e66:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007e6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d116      	bne.n	8007ea4 <USB_EPStartXfer+0x1b20>
 8007e76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e7a:	881b      	ldrh	r3, [r3, #0]
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e88:	801a      	strh	r2, [r3, #0]
 8007e8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e8e:	881b      	ldrh	r3, [r3, #0]
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ea0:	801a      	strh	r2, [r3, #0]
 8007ea2:	e067      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
 8007ea4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ea8:	2b3e      	cmp	r3, #62	; 0x3e
 8007eaa:	d818      	bhi.n	8007ede <USB_EPStartXfer+0x1b5a>
 8007eac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007eb0:	085b      	lsrs	r3, r3, #1
 8007eb2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007eb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d004      	beq.n	8007ecc <USB_EPStartXfer+0x1b48>
 8007ec2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007ecc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	029b      	lsls	r3, r3, #10
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007eda:	801a      	strh	r2, [r3, #0]
 8007edc:	e04a      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
 8007ede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ee2:	095b      	lsrs	r3, r3, #5
 8007ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007ee8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007eec:	f003 031f 	and.w	r3, r3, #31
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d104      	bne.n	8007efe <USB_EPStartXfer+0x1b7a>
 8007ef4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007efe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	029b      	lsls	r3, r3, #10
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007f16:	801a      	strh	r2, [r3, #0]
 8007f18:	e02c      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
 8007f1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	785b      	ldrb	r3, [r3, #1]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d124      	bne.n	8007f74 <USB_EPStartXfer+0x1bf0>
 8007f2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f2e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f40:	4413      	add	r3, r2
 8007f42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007f46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f4a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	011a      	lsls	r2, r3, #4
 8007f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f58:	4413      	add	r3, r2
 8007f5a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f5e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007f62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f6c:	801a      	strh	r2, [r3, #0]
 8007f6e:	e001      	b.n	8007f74 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e03a      	b.n	8007fea <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007f74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f78:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4413      	add	r3, r2
 8007f8e:	881b      	ldrh	r3, [r3, #0]
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f9a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007f9e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007fa2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007fa6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007faa:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007fae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007fb2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007fb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fc4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	441a      	add	r2, r3
 8007fd0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007fd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	785b      	ldrb	r3, [r3, #1]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d020      	beq.n	8008048 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	4413      	add	r3, r2
 8008010:	881b      	ldrh	r3, [r3, #0]
 8008012:	b29b      	uxth	r3, r3
 8008014:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008018:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800801c:	81bb      	strh	r3, [r7, #12]
 800801e:	89bb      	ldrh	r3, [r7, #12]
 8008020:	f083 0310 	eor.w	r3, r3, #16
 8008024:	81bb      	strh	r3, [r7, #12]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	441a      	add	r2, r3
 8008030:	89bb      	ldrh	r3, [r7, #12]
 8008032:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008036:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800803a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800803e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008042:	b29b      	uxth	r3, r3
 8008044:	8013      	strh	r3, [r2, #0]
 8008046:	e01f      	b.n	8008088 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	4413      	add	r3, r2
 8008052:	881b      	ldrh	r3, [r3, #0]
 8008054:	b29b      	uxth	r3, r3
 8008056:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800805a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800805e:	81fb      	strh	r3, [r7, #14]
 8008060:	89fb      	ldrh	r3, [r7, #14]
 8008062:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008066:	81fb      	strh	r3, [r7, #14]
 8008068:	687a      	ldr	r2, [r7, #4]
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	441a      	add	r2, r3
 8008072:	89fb      	ldrh	r3, [r7, #14]
 8008074:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008078:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800807c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008084:	b29b      	uxth	r3, r3
 8008086:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	bc80      	pop	{r7}
 8008092:	4770      	bx	lr

08008094 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008094:	b480      	push	{r7}
 8008096:	b087      	sub	sp, #28
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	7b1b      	ldrb	r3, [r3, #12]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f040 809d 	bne.w	80081e2 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	785b      	ldrb	r3, [r3, #1]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d04c      	beq.n	800814a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	4413      	add	r3, r2
 80080ba:	881b      	ldrh	r3, [r3, #0]
 80080bc:	823b      	strh	r3, [r7, #16]
 80080be:	8a3b      	ldrh	r3, [r7, #16]
 80080c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d01b      	beq.n	8008100 <USB_EPClearStall+0x6c>
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	4413      	add	r3, r2
 80080d2:	881b      	ldrh	r3, [r3, #0]
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080de:	81fb      	strh	r3, [r7, #14]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	441a      	add	r2, r3
 80080ea:	89fb      	ldrh	r3, [r7, #14]
 80080ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80080fc:	b29b      	uxth	r3, r3
 80080fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	78db      	ldrb	r3, [r3, #3]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d06c      	beq.n	80081e2 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4413      	add	r3, r2
 8008112:	881b      	ldrh	r3, [r3, #0]
 8008114:	b29b      	uxth	r3, r3
 8008116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800811a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800811e:	81bb      	strh	r3, [r7, #12]
 8008120:	89bb      	ldrh	r3, [r7, #12]
 8008122:	f083 0320 	eor.w	r3, r3, #32
 8008126:	81bb      	strh	r3, [r7, #12]
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	441a      	add	r2, r3
 8008132:	89bb      	ldrh	r3, [r7, #12]
 8008134:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008138:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800813c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008144:	b29b      	uxth	r3, r3
 8008146:	8013      	strh	r3, [r2, #0]
 8008148:	e04b      	b.n	80081e2 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	781b      	ldrb	r3, [r3, #0]
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	4413      	add	r3, r2
 8008154:	881b      	ldrh	r3, [r3, #0]
 8008156:	82fb      	strh	r3, [r7, #22]
 8008158:	8afb      	ldrh	r3, [r7, #22]
 800815a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d01b      	beq.n	800819a <USB_EPClearStall+0x106>
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	4413      	add	r3, r2
 800816c:	881b      	ldrh	r3, [r3, #0]
 800816e:	b29b      	uxth	r3, r3
 8008170:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008178:	82bb      	strh	r3, [r7, #20]
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	441a      	add	r2, r3
 8008184:	8abb      	ldrh	r3, [r7, #20]
 8008186:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800818a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800818e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008196:	b29b      	uxth	r3, r3
 8008198:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081b0:	827b      	strh	r3, [r7, #18]
 80081b2:	8a7b      	ldrh	r3, [r7, #18]
 80081b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80081b8:	827b      	strh	r3, [r7, #18]
 80081ba:	8a7b      	ldrh	r3, [r7, #18]
 80081bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80081c0:	827b      	strh	r3, [r7, #18]
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	441a      	add	r2, r3
 80081cc:	8a7b      	ldrh	r3, [r7, #18]
 80081ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081de:	b29b      	uxth	r3, r3
 80081e0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	371c      	adds	r7, #28
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bc80      	pop	{r7}
 80081ec:	4770      	bx	lr

080081ee <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b083      	sub	sp, #12
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
 80081f6:	460b      	mov	r3, r1
 80081f8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80081fa:	78fb      	ldrb	r3, [r7, #3]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d103      	bne.n	8008208 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2280      	movs	r2, #128	; 0x80
 8008204:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	bc80      	pop	{r7}
 8008212:	4770      	bx	lr

08008214 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	370c      	adds	r7, #12
 8008222:	46bd      	mov	sp, r7
 8008224:	bc80      	pop	{r7}
 8008226:	4770      	bx	lr

08008228 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008236:	b29b      	uxth	r3, r3
 8008238:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800823a:	68fb      	ldr	r3, [r7, #12]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr

08008246 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008246:	b480      	push	{r7}
 8008248:	b08d      	sub	sp, #52	; 0x34
 800824a:	af00      	add	r7, sp, #0
 800824c:	60f8      	str	r0, [r7, #12]
 800824e:	60b9      	str	r1, [r7, #8]
 8008250:	4611      	mov	r1, r2
 8008252:	461a      	mov	r2, r3
 8008254:	460b      	mov	r3, r1
 8008256:	80fb      	strh	r3, [r7, #6]
 8008258:	4613      	mov	r3, r2
 800825a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800825c:	88bb      	ldrh	r3, [r7, #4]
 800825e:	3301      	adds	r3, #1
 8008260:	085b      	lsrs	r3, r3, #1
 8008262:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800826c:	88fb      	ldrh	r3, [r7, #6]
 800826e:	005a      	lsls	r2, r3, #1
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	4413      	add	r3, r2
 8008274:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008278:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800827e:	e01e      	b.n	80082be <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008288:	3301      	adds	r3, #1
 800828a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800828c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	b29b      	uxth	r3, r3
 8008292:	021b      	lsls	r3, r3, #8
 8008294:	b29b      	uxth	r3, r3
 8008296:	461a      	mov	r2, r3
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	4313      	orrs	r3, r2
 800829c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80082a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a8:	3302      	adds	r3, #2
 80082aa:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80082ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ae:	3302      	adds	r3, #2
 80082b0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80082b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b4:	3301      	adds	r3, #1
 80082b6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80082b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ba:	3b01      	subs	r3, #1
 80082bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1dd      	bne.n	8008280 <USB_WritePMA+0x3a>
  }
}
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop
 80082c8:	3734      	adds	r7, #52	; 0x34
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bc80      	pop	{r7}
 80082ce:	4770      	bx	lr

080082d0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b08b      	sub	sp, #44	; 0x2c
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	60b9      	str	r1, [r7, #8]
 80082da:	4611      	mov	r1, r2
 80082dc:	461a      	mov	r2, r3
 80082de:	460b      	mov	r3, r1
 80082e0:	80fb      	strh	r3, [r7, #6]
 80082e2:	4613      	mov	r3, r2
 80082e4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80082e6:	88bb      	ldrh	r3, [r7, #4]
 80082e8:	085b      	lsrs	r3, r3, #1
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80082f6:	88fb      	ldrh	r3, [r7, #6]
 80082f8:	005a      	lsls	r2, r3, #1
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	4413      	add	r3, r2
 80082fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008302:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	627b      	str	r3, [r7, #36]	; 0x24
 8008308:	e01b      	b.n	8008342 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800830a:	6a3b      	ldr	r3, [r7, #32]
 800830c:	881b      	ldrh	r3, [r3, #0]
 800830e:	b29b      	uxth	r3, r3
 8008310:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008312:	6a3b      	ldr	r3, [r7, #32]
 8008314:	3302      	adds	r3, #2
 8008316:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	b2da      	uxtb	r2, r3
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	3301      	adds	r3, #1
 8008324:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	0a1b      	lsrs	r3, r3, #8
 800832a:	b2da      	uxtb	r2, r3
 800832c:	69fb      	ldr	r3, [r7, #28]
 800832e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008330:	69fb      	ldr	r3, [r7, #28]
 8008332:	3301      	adds	r3, #1
 8008334:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008336:	6a3b      	ldr	r3, [r7, #32]
 8008338:	3302      	adds	r3, #2
 800833a:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833e:	3b01      	subs	r3, #1
 8008340:	627b      	str	r3, [r7, #36]	; 0x24
 8008342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1e0      	bne.n	800830a <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008348:	88bb      	ldrh	r3, [r7, #4]
 800834a:	f003 0301 	and.w	r3, r3, #1
 800834e:	b29b      	uxth	r3, r3
 8008350:	2b00      	cmp	r3, #0
 8008352:	d007      	beq.n	8008364 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008354:	6a3b      	ldr	r3, [r7, #32]
 8008356:	881b      	ldrh	r3, [r3, #0]
 8008358:	b29b      	uxth	r3, r3
 800835a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	b2da      	uxtb	r2, r3
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	701a      	strb	r2, [r3, #0]
  }
}
 8008364:	bf00      	nop
 8008366:	372c      	adds	r7, #44	; 0x2c
 8008368:	46bd      	mov	sp, r7
 800836a:	bc80      	pop	{r7}
 800836c:	4770      	bx	lr

0800836e <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b084      	sub	sp, #16
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	460b      	mov	r3, r1
 8008378:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800837e:	2302      	movs	r3, #2
 8008380:	2203      	movs	r2, #3
 8008382:	2181      	movs	r1, #129	; 0x81
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 fd04 	bl	8009d92 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8008390:	2302      	movs	r3, #2
 8008392:	2203      	movs	r2, #3
 8008394:	2101      	movs	r1, #1
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f001 fcfb 	bl	8009d92 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->pClassData = USBD_malloc(sizeof (USBD_CUSTOM_HID_HandleTypeDef));
 80083a4:	2024      	movs	r0, #36	; 0x24
 80083a6:	f001 fe09 	bl	8009fbc <USBD_static_malloc>
 80083aa:	4602      	mov	r2, r0
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d102      	bne.n	80083c2 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 80083bc:	2301      	movs	r3, #1
 80083be:	73fb      	strb	r3, [r7, #15]
 80083c0:	e012      	b.n	80083e8 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef*) pdev->pClassData;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 80083c8:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 2020 	strb.w	r2, [r3, #32]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 80083dc:	68ba      	ldr	r2, [r7, #8]
 80083de:	230d      	movs	r3, #13
 80083e0:	2101      	movs	r1, #1
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f001 fdc6 	bl	8009f74 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b082      	sub	sp, #8
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
 80083fa:	460b      	mov	r3, r1
 80083fc:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 80083fe:	2181      	movs	r1, #129	; 0x81
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f001 fcec 	bl	8009dde <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800840c:	2101      	movs	r1, #1
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f001 fce5 	bl	8009dde <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00e      	beq.n	8008444 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008436:	4618      	mov	r0, r3
 8008438:	f001 fdcc 	bl	8009fd4 <USBD_static_free>
    pdev->pClassData = NULL;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }
  return USBD_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3708      	adds	r7, #8
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
	...

08008450 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup (USBD_HandleTypeDef *pdev,
                                       USBD_SetupReqTypedef *req)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b088      	sub	sp, #32
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008460:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8008462:	2300      	movs	r3, #0
 8008464:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8008466:	2300      	movs	r3, #0
 8008468:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800846a:	2300      	movs	r3, #0
 800846c:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 800846e:	2300      	movs	r3, #0
 8008470:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800847a:	2b00      	cmp	r3, #0
 800847c:	d051      	beq.n	8008522 <USBD_CUSTOM_HID_Setup+0xd2>
 800847e:	2b20      	cmp	r3, #32
 8008480:	f040 80d8 	bne.w	8008634 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	785b      	ldrb	r3, [r3, #1]
 8008488:	3b02      	subs	r3, #2
 800848a:	2b09      	cmp	r3, #9
 800848c:	d841      	bhi.n	8008512 <USBD_CUSTOM_HID_Setup+0xc2>
 800848e:	a201      	add	r2, pc, #4	; (adr r2, 8008494 <USBD_CUSTOM_HID_Setup+0x44>)
 8008490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008494:	080084ed 	.word	0x080084ed
 8008498:	080084cb 	.word	0x080084cb
 800849c:	08008513 	.word	0x08008513
 80084a0:	08008513 	.word	0x08008513
 80084a4:	08008513 	.word	0x08008513
 80084a8:	08008513 	.word	0x08008513
 80084ac:	08008513 	.word	0x08008513
 80084b0:	080084fd 	.word	0x080084fd
 80084b4:	080084db 	.word	0x080084db
 80084b8:	080084bd 	.word	0x080084bd
    {
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	885b      	ldrh	r3, [r3, #2]
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	461a      	mov	r2, r3
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	611a      	str	r2, [r3, #16]
      break;
 80084c8:	e02a      	b.n	8008520 <USBD_CUSTOM_HID_Setup+0xd0>

    case CUSTOM_HID_REQ_GET_PROTOCOL:
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	3310      	adds	r3, #16
 80084ce:	2201      	movs	r2, #1
 80084d0:	4619      	mov	r1, r3
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f001 f92b 	bl	800972e <USBD_CtlSendData>
      break;
 80084d8:	e022      	b.n	8008520 <USBD_CUSTOM_HID_Setup+0xd0>

    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	885b      	ldrh	r3, [r3, #2]
 80084de:	0a1b      	lsrs	r3, r3, #8
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	461a      	mov	r2, r3
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	615a      	str	r2, [r3, #20]
      break;
 80084ea:	e019      	b.n	8008520 <USBD_CUSTOM_HID_Setup+0xd0>

    case CUSTOM_HID_REQ_GET_IDLE:
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	3314      	adds	r3, #20
 80084f0:	2201      	movs	r2, #1
 80084f2:	4619      	mov	r1, r3
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f001 f91a 	bl	800972e <USBD_CtlSendData>
      break;
 80084fa:	e011      	b.n	8008520 <USBD_CUSTOM_HID_Setup+0xd0>

    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2201      	movs	r2, #1
 8008500:	61da      	str	r2, [r3, #28]
      USBD_CtlPrepareRx (pdev, hhid->Report_buf, req->wLength);
 8008502:	6939      	ldr	r1, [r7, #16]
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	88db      	ldrh	r3, [r3, #6]
 8008508:	461a      	mov	r2, r3
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f001 f93d 	bl	800978a <USBD_CtlPrepareRx>
      break;
 8008510:	e006      	b.n	8008520 <USBD_CUSTOM_HID_Setup+0xd0>

    default:
      USBD_CtlError (pdev, req);
 8008512:	6839      	ldr	r1, [r7, #0]
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f001 f8a0 	bl	800965a <USBD_CtlError>
      ret = USBD_FAIL;
 800851a:	2302      	movs	r3, #2
 800851c:	75fb      	strb	r3, [r7, #23]
      break;
 800851e:	bf00      	nop
    }
    break;
 8008520:	e08f      	b.n	8008642 <USBD_CUSTOM_HID_Setup+0x1f2>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	785b      	ldrb	r3, [r3, #1]
 8008526:	2b0b      	cmp	r3, #11
 8008528:	d87c      	bhi.n	8008624 <USBD_CUSTOM_HID_Setup+0x1d4>
 800852a:	a201      	add	r2, pc, #4	; (adr r2, 8008530 <USBD_CUSTOM_HID_Setup+0xe0>)
 800852c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008530:	08008561 	.word	0x08008561
 8008534:	08008625 	.word	0x08008625
 8008538:	08008625 	.word	0x08008625
 800853c:	08008625 	.word	0x08008625
 8008540:	08008625 	.word	0x08008625
 8008544:	08008625 	.word	0x08008625
 8008548:	08008589 	.word	0x08008589
 800854c:	08008625 	.word	0x08008625
 8008550:	08008625 	.word	0x08008625
 8008554:	08008625 	.word	0x08008625
 8008558:	080085d7 	.word	0x080085d7
 800855c:	080085ff 	.word	0x080085ff
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008566:	2b03      	cmp	r3, #3
 8008568:	d107      	bne.n	800857a <USBD_CUSTOM_HID_Setup+0x12a>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800856a:	f107 030e 	add.w	r3, r7, #14
 800856e:	2202      	movs	r2, #2
 8008570:	4619      	mov	r1, r3
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f001 f8db 	bl	800972e <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8008578:	e05b      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>
        USBD_CtlError (pdev, req);
 800857a:	6839      	ldr	r1, [r7, #0]
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f001 f86c 	bl	800965a <USBD_CtlError>
			  ret = USBD_FAIL;
 8008582:	2302      	movs	r3, #2
 8008584:	75fb      	strb	r3, [r7, #23]
      break;
 8008586:	e054      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>

    case USB_REQ_GET_DESCRIPTOR:
      if( req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	885b      	ldrh	r3, [r3, #2]
 800858c:	0a1b      	lsrs	r3, r3, #8
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b22      	cmp	r3, #34	; 0x22
 8008592:	d10b      	bne.n	80085ac <USBD_CUSTOM_HID_Setup+0x15c>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE , req->wLength);
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	88db      	ldrh	r3, [r3, #6]
 8008598:	2b41      	cmp	r3, #65	; 0x41
 800859a:	bf28      	it	cs
 800859c:	2341      	movcs	r3, #65	; 0x41
 800859e:	83fb      	strh	r3, [r7, #30]
        pbuf =  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	61bb      	str	r3, [r7, #24]
 80085aa:	e00d      	b.n	80085c8 <USBD_CUSTOM_HID_Setup+0x178>
      }
      else
      {
        if( req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	885b      	ldrh	r3, [r3, #2]
 80085b0:	0a1b      	lsrs	r3, r3, #8
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	2b21      	cmp	r3, #33	; 0x21
 80085b6:	d107      	bne.n	80085c8 <USBD_CUSTOM_HID_Setup+0x178>
        {
          pbuf = USBD_CUSTOM_HID_Desc;
 80085b8:	4b24      	ldr	r3, [pc, #144]	; (800864c <USBD_CUSTOM_HID_Setup+0x1fc>)
 80085ba:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID_DESC_SIZ , req->wLength);
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	88db      	ldrh	r3, [r3, #6]
 80085c0:	2b09      	cmp	r3, #9
 80085c2:	bf28      	it	cs
 80085c4:	2309      	movcs	r3, #9
 80085c6:	83fb      	strh	r3, [r7, #30]
        }
      }

      USBD_CtlSendData (pdev, pbuf, len);
 80085c8:	8bfb      	ldrh	r3, [r7, #30]
 80085ca:	461a      	mov	r2, r3
 80085cc:	69b9      	ldr	r1, [r7, #24]
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f001 f8ad 	bl	800972e <USBD_CtlSendData>
      break;
 80085d4:	e02d      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>

    case USB_REQ_GET_INTERFACE :
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80085dc:	2b03      	cmp	r3, #3
 80085de:	d107      	bne.n	80085f0 <USBD_CUSTOM_HID_Setup+0x1a0>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	3318      	adds	r3, #24
 80085e4:	2201      	movs	r2, #1
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f001 f8a0 	bl	800972e <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 80085ee:	e020      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>
        USBD_CtlError (pdev, req);
 80085f0:	6839      	ldr	r1, [r7, #0]
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 f831 	bl	800965a <USBD_CtlError>
			  ret = USBD_FAIL;
 80085f8:	2302      	movs	r3, #2
 80085fa:	75fb      	strb	r3, [r7, #23]
      break;
 80085fc:	e019      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>

    case USB_REQ_SET_INTERFACE :
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008604:	2b03      	cmp	r3, #3
 8008606:	d106      	bne.n	8008616 <USBD_CUSTOM_HID_Setup+0x1c6>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	885b      	ldrh	r3, [r3, #2]
 800860c:	b2db      	uxtb	r3, r3
 800860e:	461a      	mov	r2, r3
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	619a      	str	r2, [r3, #24]
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8008614:	e00d      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>
        USBD_CtlError (pdev, req);
 8008616:	6839      	ldr	r1, [r7, #0]
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 f81e 	bl	800965a <USBD_CtlError>
			  ret = USBD_FAIL;
 800861e:	2302      	movs	r3, #2
 8008620:	75fb      	strb	r3, [r7, #23]
      break;
 8008622:	e006      	b.n	8008632 <USBD_CUSTOM_HID_Setup+0x1e2>

    default:
      USBD_CtlError (pdev, req);
 8008624:	6839      	ldr	r1, [r7, #0]
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f001 f817 	bl	800965a <USBD_CtlError>
      ret = USBD_FAIL;
 800862c:	2302      	movs	r3, #2
 800862e:	75fb      	strb	r3, [r7, #23]
      break;
 8008630:	bf00      	nop
    }
    break;
 8008632:	e006      	b.n	8008642 <USBD_CUSTOM_HID_Setup+0x1f2>

  default:
    USBD_CtlError (pdev, req);
 8008634:	6839      	ldr	r1, [r7, #0]
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f001 f80f 	bl	800965a <USBD_CtlError>
    ret = USBD_FAIL;
 800863c:	2302      	movs	r3, #2
 800863e:	75fb      	strb	r3, [r7, #23]
    break;
 8008640:	bf00      	nop
  }
  return ret;
 8008642:	7dfb      	ldrb	r3, [r7, #23]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3720      	adds	r7, #32
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}
 800864c:	200000c8 	.word	0x200000c8

08008650 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport (USBD_HandleTypeDef  *pdev,
                                    uint8_t *report,
                                    uint16_t len)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	4613      	mov	r3, r2
 800865c:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008664:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED )
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800866c:	2b03      	cmp	r3, #3
 800866e:	d111      	bne.n	8008694 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if(hhid->state == CUSTOM_HID_IDLE)
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10a      	bne.n	8008690 <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	2201      	movs	r2, #1
 800867e:	f883 2020 	strb.w	r2, [r3, #32]
      USBD_LL_Transmit (pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 8008682:	88fb      	ldrh	r3, [r7, #6]
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	2181      	movs	r1, #129	; 0x81
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f001 fc50 	bl	8009f2e <USBD_LL_Transmit>
 800868e:	e001      	b.n	8008694 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 8008690:	2301      	movs	r3, #1
 8008692:	e000      	b.n	8008696 <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
	...

080086a0 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc (uint16_t *length)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CUSTOM_HID_CfgFSDesc);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2229      	movs	r2, #41	; 0x29
 80086ac:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 80086ae:	4b03      	ldr	r3, [pc, #12]	; (80086bc <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bc80      	pop	{r7}
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	20000044 	.word	0x20000044

080086c0 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc (uint16_t *length)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CUSTOM_HID_CfgHSDesc);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2229      	movs	r2, #41	; 0x29
 80086cc:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80086ce:	4b03      	ldr	r3, [pc, #12]	; (80086dc <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bc80      	pop	{r7}
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	20000070 	.word	0x20000070

080086e0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc (uint16_t *length)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2229      	movs	r2, #41	; 0x29
 80086ec:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 80086ee:	4b03      	ldr	r3, [pc, #12]	; (80086fc <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bc80      	pop	{r7}
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	2000009c 	.word	0x2000009c

08008700 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn (USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	460b      	mov	r3, r1
 800870a:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008712:	2200      	movs	r2, #0
 8008714:	f883 2020 	strb.w	r2, [r3, #32]

  return USBD_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	bc80      	pop	{r7}
 8008722:	4770      	bx	lr

08008724 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut (USBD_HandleTypeDef *pdev,
                                          uint8_t epnum)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	460b      	mov	r3, r1
 800872e:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008736:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	68fa      	ldr	r2, [r7, #12]
 8008742:	7810      	ldrb	r0, [r2, #0]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	7852      	ldrb	r2, [r2, #1]
 8008748:	4611      	mov	r1, r2
 800874a:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR , hhid->Report_buf,
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	230d      	movs	r3, #13
 8008750:	2101      	movs	r1, #1
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f001 fc0e 	bl	8009f74 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008770:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	69db      	ldr	r3, [r3, #28]
 8008776:	2b01      	cmp	r3, #1
 8008778:	d10c      	bne.n	8008794 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	7810      	ldrb	r0, [r2, #0]
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	7852      	ldrb	r2, [r2, #1]
 800878a:	4611      	mov	r1, r2
 800878c:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	61da      	str	r2, [r3, #28]
  }

  return USBD_OK;
 8008794:	2300      	movs	r3, #0
}
 8008796:	4618      	mov	r0, r3
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc (uint16_t *length)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b083      	sub	sp, #12
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CUSTOM_HID_DeviceQualifierDesc);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	220a      	movs	r2, #10
 80087ac:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 80087ae:	4b03      	ldr	r3, [pc, #12]	; (80087bc <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	370c      	adds	r7, #12
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bc80      	pop	{r7}
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop
 80087bc:	200000d4 	.word	0x200000d4

080087c0 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                             USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80087ca:	2302      	movs	r3, #2
 80087cc:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d005      	beq.n	80087e0 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	683a      	ldr	r2, [r7, #0]
 80087d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 80087dc:	2300      	movs	r3, #0
 80087de:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80087e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3714      	adds	r7, #20
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bc80      	pop	{r7}
 80087ea:	4770      	bx	lr

080087ec <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	4613      	mov	r3, r2
 80087f8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d101      	bne.n	8008804 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008800:	2302      	movs	r3, #2
 8008802:	e01a      	b.n	800883a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800880a:	2b00      	cmp	r3, #0
 800880c:	d003      	beq.n	8008816 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d003      	beq.n	8008824 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	79fa      	ldrb	r2, [r7, #7]
 8008830:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f001 fa42 	bl	8009cbc <USBD_LL_Init>

  return USBD_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008842:	b480      	push	{r7}
 8008844:	b085      	sub	sp, #20
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
 800884a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d006      	beq.n	8008864 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	683a      	ldr	r2, [r7, #0]
 800885a:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800885e:	2300      	movs	r3, #0
 8008860:	73fb      	strb	r3, [r7, #15]
 8008862:	e001      	b.n	8008868 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008864:	2302      	movs	r3, #2
 8008866:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008868:	7bfb      	ldrb	r3, [r7, #15]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3714      	adds	r7, #20
 800886e:	46bd      	mov	sp, r7
 8008870:	bc80      	pop	{r7}
 8008872:	4770      	bx	lr

08008874 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f001 fa6d 	bl	8009d5c <USBD_LL_Start>

  return USBD_OK;
 8008882:	2300      	movs	r3, #0
}
 8008884:	4618      	mov	r0, r3
 8008886:	3708      	adds	r7, #8
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008894:	2300      	movs	r3, #0
}
 8008896:	4618      	mov	r0, r3
 8008898:	370c      	adds	r7, #12
 800889a:	46bd      	mov	sp, r7
 800889c:	bc80      	pop	{r7}
 800889e:	4770      	bx	lr

080088a0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	460b      	mov	r3, r1
 80088aa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80088ac:	2302      	movs	r3, #2
 80088ae:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00c      	beq.n	80088d4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	78fa      	ldrb	r2, [r7, #3]
 80088c4:	4611      	mov	r1, r2
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	4798      	blx	r3
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d101      	bne.n	80088d4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80088d0:	2300      	movs	r3, #0
 80088d2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80088d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b082      	sub	sp, #8
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
 80088e6:	460b      	mov	r3, r1
 80088e8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	78fa      	ldrb	r2, [r7, #3]
 80088f4:	4611      	mov	r1, r2
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	4798      	blx	r3
  return USBD_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3708      	adds	r7, #8
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008914:	6839      	ldr	r1, [r7, #0]
 8008916:	4618      	mov	r0, r3
 8008918:	f000 fe63 	bl	80095e2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800892a:	461a      	mov	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8008938:	f003 031f 	and.w	r3, r3, #31
 800893c:	2b02      	cmp	r3, #2
 800893e:	d016      	beq.n	800896e <USBD_LL_SetupStage+0x6a>
 8008940:	2b02      	cmp	r3, #2
 8008942:	d81c      	bhi.n	800897e <USBD_LL_SetupStage+0x7a>
 8008944:	2b00      	cmp	r3, #0
 8008946:	d002      	beq.n	800894e <USBD_LL_SetupStage+0x4a>
 8008948:	2b01      	cmp	r3, #1
 800894a:	d008      	beq.n	800895e <USBD_LL_SetupStage+0x5a>
 800894c:	e017      	b.n	800897e <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008954:	4619      	mov	r1, r3
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f9c6 	bl	8008ce8 <USBD_StdDevReq>
    break;
 800895c:	e01a      	b.n	8008994 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008964:	4619      	mov	r1, r3
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 fa28 	bl	8008dbc <USBD_StdItfReq>
    break;
 800896c:	e012      	b.n	8008994 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fa68 	bl	8008e4c <USBD_StdEPReq>
    break;
 800897c:	e00a      	b.n	8008994 <USBD_LL_SetupStage+0x90>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 8008984:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008988:	b2db      	uxtb	r3, r3
 800898a:	4619      	mov	r1, r3
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f001 fa45 	bl	8009e1c <USBD_LL_StallEP>
    break;
 8008992:	bf00      	nop
  }

  return USBD_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3708      	adds	r7, #8
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800899e:	b580      	push	{r7, lr}
 80089a0:	b086      	sub	sp, #24
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	60f8      	str	r0, [r7, #12]
 80089a6:	460b      	mov	r3, r1
 80089a8:	607a      	str	r2, [r7, #4]
 80089aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 80089ac:	7afb      	ldrb	r3, [r7, #11]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d14b      	bne.n	8008a4a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80089b8:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 80089c0:	2b03      	cmp	r3, #3
 80089c2:	d134      	bne.n	8008a2e <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	68da      	ldr	r2, [r3, #12]
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	691b      	ldr	r3, [r3, #16]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d919      	bls.n	8008a04 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	68da      	ldr	r2, [r3, #12]
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	1ad2      	subs	r2, r2, r3
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	68da      	ldr	r2, [r3, #12]
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d203      	bcs.n	80089f2 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	e002      	b.n	80089f8 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	461a      	mov	r2, r3
 80089fa:	6879      	ldr	r1, [r7, #4]
 80089fc:	68f8      	ldr	r0, [r7, #12]
 80089fe:	f000 fee2 	bl	80097c6 <USBD_CtlContinueRx>
 8008a02:	e038      	b.n	8008a76 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008a0a:	691b      	ldr	r3, [r3, #16]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00a      	beq.n	8008a26 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8008a16:	2b03      	cmp	r3, #3
 8008a18:	d105      	bne.n	8008a26 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f000 fedf 	bl	80097ea <USBD_CtlSendStatus>
 8008a2c:	e023      	b.n	8008a76 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8008a34:	2b05      	cmp	r3, #5
 8008a36:	d11e      	bne.n	8008a76 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8008a40:	2100      	movs	r1, #0
 8008a42:	68f8      	ldr	r0, [r7, #12]
 8008a44:	f001 f9ea 	bl	8009e1c <USBD_LL_StallEP>
 8008a48:	e015      	b.n	8008a76 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d00d      	beq.n	8008a72 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 8008a5c:	2b03      	cmp	r3, #3
 8008a5e:	d108      	bne.n	8008a72 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008a66:	699b      	ldr	r3, [r3, #24]
 8008a68:	7afa      	ldrb	r2, [r7, #11]
 8008a6a:	4611      	mov	r1, r2
 8008a6c:	68f8      	ldr	r0, [r7, #12]
 8008a6e:	4798      	blx	r3
 8008a70:	e001      	b.n	8008a76 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008a72:	2302      	movs	r3, #2
 8008a74:	e000      	b.n	8008a78 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3718      	adds	r7, #24
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b086      	sub	sp, #24
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	460b      	mov	r3, r1
 8008a8a:	607a      	str	r2, [r7, #4]
 8008a8c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8008a8e:	7afb      	ldrb	r3, [r7, #11]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d17f      	bne.n	8008b94 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	3314      	adds	r3, #20
 8008a98:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d15c      	bne.n	8008b5e <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	68da      	ldr	r2, [r3, #12]
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	691b      	ldr	r3, [r3, #16]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d915      	bls.n	8008adc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	68da      	ldr	r2, [r3, #12]
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	691b      	ldr	r3, [r3, #16]
 8008ab8:	1ad2      	subs	r2, r2, r3
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	6879      	ldr	r1, [r7, #4]
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	f000 fe4c 	bl	8009766 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8008ace:	2300      	movs	r3, #0
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f001 fa4d 	bl	8009f74 <USBD_LL_PrepareReceive>
 8008ada:	e04e      	b.n	8008b7a <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	697a      	ldr	r2, [r7, #20]
 8008ae2:	6912      	ldr	r2, [r2, #16]
 8008ae4:	fbb3 f1f2 	udiv	r1, r3, r2
 8008ae8:	fb01 f202 	mul.w	r2, r1, r2
 8008aec:	1a9b      	subs	r3, r3, r2
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d11c      	bne.n	8008b2c <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	689a      	ldr	r2, [r3, #8]
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d316      	bcc.n	8008b2c <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	689a      	ldr	r2, [r3, #8]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d20f      	bcs.n	8008b2c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	2100      	movs	r1, #0
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f000 fe28 	bl	8009766 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8008b1e:	2300      	movs	r3, #0
 8008b20:	2200      	movs	r2, #0
 8008b22:	2100      	movs	r1, #0
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f001 fa25 	bl	8009f74 <USBD_LL_PrepareReceive>
 8008b2a:	e026      	b.n	8008b7a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d00a      	beq.n	8008b4e <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8008b3e:	2b03      	cmp	r3, #3
 8008b40:	d105      	bne.n	8008b4e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008b4e:	2180      	movs	r1, #128	; 0x80
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f001 f963 	bl	8009e1c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008b56:	68f8      	ldr	r0, [r7, #12]
 8008b58:	f000 fe5a 	bl	8009810 <USBD_CtlReceiveStatus>
 8008b5c:	e00d      	b.n	8008b7a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8008b64:	2b04      	cmp	r3, #4
 8008b66:	d004      	beq.n	8008b72 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d103      	bne.n	8008b7a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008b72:	2180      	movs	r1, #128	; 0x80
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f001 f951 	bl	8009e1c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d11d      	bne.n	8008bc0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008b84:	68f8      	ldr	r0, [r7, #12]
 8008b86:	f7ff fe81 	bl	800888c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8008b92:	e015      	b.n	8008bc0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008b9a:	695b      	ldr	r3, [r3, #20]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00d      	beq.n	8008bbc <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 8008ba6:	2b03      	cmp	r3, #3
 8008ba8:	d108      	bne.n	8008bbc <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008bb0:	695b      	ldr	r3, [r3, #20]
 8008bb2:	7afa      	ldrb	r2, [r7, #11]
 8008bb4:	4611      	mov	r1, r2
 8008bb6:	68f8      	ldr	r0, [r7, #12]
 8008bb8:	4798      	blx	r3
 8008bba:	e001      	b.n	8008bc0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	e000      	b.n	8008bc2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3718      	adds	r7, #24
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008bd2:	2340      	movs	r3, #64	; 0x40
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f001 f8da 	bl	8009d92 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2201      	movs	r2, #1
 8008be2:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2240      	movs	r2, #64	; 0x40
 8008bea:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008bee:	2340      	movs	r3, #64	; 0x40
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	2180      	movs	r1, #128	; 0x80
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f001 f8cc 	bl	8009d92 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2240      	movs	r2, #64	; 0x40
 8008c04:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d009      	beq.n	8008c42 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	6852      	ldr	r2, [r2, #4]
 8008c3a:	b2d2      	uxtb	r2, r2
 8008c3c:	4611      	mov	r1, r2
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
  }

  return USBD_OK;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3708      	adds	r7, #8
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	460b      	mov	r3, r1
 8008c56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	78fa      	ldrb	r2, [r7, #3]
 8008c5c:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8008c5e:	2300      	movs	r3, #0
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bc80      	pop	{r7}
 8008c68:	4770      	bx	lr

08008c6a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b083      	sub	sp, #12
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2204      	movs	r2, #4
 8008c82:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 8008c86:	2300      	movs	r3, #0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	370c      	adds	r7, #12
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bc80      	pop	{r7}
 8008c90:	4770      	bx	lr

08008c92 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8008c92:	b480      	push	{r7}
 8008c94:	b083      	sub	sp, #12
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	370c      	adds	r7, #12
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bc80      	pop	{r7}
 8008cb0:	4770      	bx	lr

08008cb2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8008cb2:	b580      	push	{r7, lr}
 8008cb4:	b082      	sub	sp, #8
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008cc0:	2b03      	cmp	r3, #3
 8008cc2:	d10b      	bne.n	8008cdc <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d005      	beq.n	8008cdc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008cd6:	69db      	ldr	r3, [r3, #28]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
	...

08008ce8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008cfe:	2b40      	cmp	r3, #64	; 0x40
 8008d00:	d005      	beq.n	8008d0e <USBD_StdDevReq+0x26>
 8008d02:	2b40      	cmp	r3, #64	; 0x40
 8008d04:	d84f      	bhi.n	8008da6 <USBD_StdDevReq+0xbe>
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d009      	beq.n	8008d1e <USBD_StdDevReq+0x36>
 8008d0a:	2b20      	cmp	r3, #32
 8008d0c:	d14b      	bne.n	8008da6 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	6839      	ldr	r1, [r7, #0]
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	4798      	blx	r3
    break;
 8008d1c:	e048      	b.n	8008db0 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	785b      	ldrb	r3, [r3, #1]
 8008d22:	2b09      	cmp	r3, #9
 8008d24:	d839      	bhi.n	8008d9a <USBD_StdDevReq+0xb2>
 8008d26:	a201      	add	r2, pc, #4	; (adr r2, 8008d2c <USBD_StdDevReq+0x44>)
 8008d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d2c:	08008d7d 	.word	0x08008d7d
 8008d30:	08008d91 	.word	0x08008d91
 8008d34:	08008d9b 	.word	0x08008d9b
 8008d38:	08008d87 	.word	0x08008d87
 8008d3c:	08008d9b 	.word	0x08008d9b
 8008d40:	08008d5f 	.word	0x08008d5f
 8008d44:	08008d55 	.word	0x08008d55
 8008d48:	08008d9b 	.word	0x08008d9b
 8008d4c:	08008d73 	.word	0x08008d73
 8008d50:	08008d69 	.word	0x08008d69
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 8008d54:	6839      	ldr	r1, [r7, #0]
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f9da 	bl	8009110 <USBD_GetDescriptor>
      break;
 8008d5c:	e022      	b.n	8008da4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 facf 	bl	8009304 <USBD_SetAddress>
      break;
 8008d66:	e01d      	b.n	8008da4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fb0e 	bl	800938c <USBD_SetConfig>
      break;
 8008d70:	e018      	b.n	8008da4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 8008d72:	6839      	ldr	r1, [r7, #0]
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fb97 	bl	80094a8 <USBD_GetConfig>
      break;
 8008d7a:	e013      	b.n	8008da4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 8008d7c:	6839      	ldr	r1, [r7, #0]
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fbc7 	bl	8009512 <USBD_GetStatus>
      break;
 8008d84:	e00e      	b.n	8008da4 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 fbf5 	bl	8009578 <USBD_SetFeature>
      break;
 8008d8e:	e009      	b.n	8008da4 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 fc04 	bl	80095a0 <USBD_ClrFeature>
      break;
 8008d98:	e004      	b.n	8008da4 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 8008d9a:	6839      	ldr	r1, [r7, #0]
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fc5c 	bl	800965a <USBD_CtlError>
      break;
 8008da2:	bf00      	nop
    }
    break;
 8008da4:	e004      	b.n	8008db0 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 8008da6:	6839      	ldr	r1, [r7, #0]
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 fc56 	bl	800965a <USBD_CtlError>
    break;
 8008dae:	bf00      	nop
  }

  return ret;
 8008db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3710      	adds	r7, #16
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop

08008dbc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b084      	sub	sp, #16
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008dd2:	2b40      	cmp	r3, #64	; 0x40
 8008dd4:	d005      	beq.n	8008de2 <USBD_StdItfReq+0x26>
 8008dd6:	2b40      	cmp	r3, #64	; 0x40
 8008dd8:	d82e      	bhi.n	8008e38 <USBD_StdItfReq+0x7c>
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d001      	beq.n	8008de2 <USBD_StdItfReq+0x26>
 8008dde:	2b20      	cmp	r3, #32
 8008de0:	d12a      	bne.n	8008e38 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008de8:	3b01      	subs	r3, #1
 8008dea:	2b02      	cmp	r3, #2
 8008dec:	d81d      	bhi.n	8008e2a <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	889b      	ldrh	r3, [r3, #4]
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d813      	bhi.n	8008e20 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	6839      	ldr	r1, [r7, #0]
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	4798      	blx	r3
 8008e06:	4603      	mov	r3, r0
 8008e08:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	88db      	ldrh	r3, [r3, #6]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d110      	bne.n	8008e34 <USBD_StdItfReq+0x78>
 8008e12:	7bfb      	ldrb	r3, [r7, #15]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d10d      	bne.n	8008e34 <USBD_StdItfReq+0x78>
        {
          USBD_CtlSendStatus(pdev);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 fce6 	bl	80097ea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8008e1e:	e009      	b.n	8008e34 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 8008e20:	6839      	ldr	r1, [r7, #0]
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 fc19 	bl	800965a <USBD_CtlError>
      break;
 8008e28:	e004      	b.n	8008e34 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 8008e2a:	6839      	ldr	r1, [r7, #0]
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fc14 	bl	800965a <USBD_CtlError>
      break;
 8008e32:	e000      	b.n	8008e36 <USBD_StdItfReq+0x7a>
      break;
 8008e34:	bf00      	nop
    }
    break;
 8008e36:	e004      	b.n	8008e42 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8008e38:	6839      	ldr	r1, [r7, #0]
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fc0d 	bl	800965a <USBD_CtlError>
    break;
 8008e40:	bf00      	nop
  }

  return USBD_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e56:	2300      	movs	r3, #0
 8008e58:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	889b      	ldrh	r3, [r3, #4]
 8008e5e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e68:	2b40      	cmp	r3, #64	; 0x40
 8008e6a:	d007      	beq.n	8008e7c <USBD_StdEPReq+0x30>
 8008e6c:	2b40      	cmp	r3, #64	; 0x40
 8008e6e:	f200 8144 	bhi.w	80090fa <USBD_StdEPReq+0x2ae>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <USBD_StdEPReq+0x40>
 8008e76:	2b20      	cmp	r3, #32
 8008e78:	f040 813f 	bne.w	80090fa <USBD_StdEPReq+0x2ae>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	6839      	ldr	r1, [r7, #0]
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	4798      	blx	r3
    break;
 8008e8a:	e13b      	b.n	8009104 <USBD_StdEPReq+0x2b8>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e94:	2b20      	cmp	r3, #32
 8008e96:	d10a      	bne.n	8008eae <USBD_StdEPReq+0x62>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	4798      	blx	r3
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	73fb      	strb	r3, [r7, #15]

      return ret;
 8008eaa:	7bfb      	ldrb	r3, [r7, #15]
 8008eac:	e12b      	b.n	8009106 <USBD_StdEPReq+0x2ba>
    }

    switch (req->bRequest)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	785b      	ldrb	r3, [r3, #1]
 8008eb2:	2b03      	cmp	r3, #3
 8008eb4:	d007      	beq.n	8008ec6 <USBD_StdEPReq+0x7a>
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	f300 8119 	bgt.w	80090ee <USBD_StdEPReq+0x2a2>
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d072      	beq.n	8008fa6 <USBD_StdEPReq+0x15a>
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d03a      	beq.n	8008f3a <USBD_StdEPReq+0xee>
 8008ec4:	e113      	b.n	80090ee <USBD_StdEPReq+0x2a2>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d002      	beq.n	8008ed6 <USBD_StdEPReq+0x8a>
 8008ed0:	2b03      	cmp	r3, #3
 8008ed2:	d015      	beq.n	8008f00 <USBD_StdEPReq+0xb4>
 8008ed4:	e02b      	b.n	8008f2e <USBD_StdEPReq+0xe2>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ed6:	7bbb      	ldrb	r3, [r7, #14]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d00c      	beq.n	8008ef6 <USBD_StdEPReq+0xaa>
 8008edc:	7bbb      	ldrb	r3, [r7, #14]
 8008ede:	2b80      	cmp	r3, #128	; 0x80
 8008ee0:	d009      	beq.n	8008ef6 <USBD_StdEPReq+0xaa>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8008ee2:	7bbb      	ldrb	r3, [r7, #14]
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 ff98 	bl	8009e1c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8008eec:	2180      	movs	r1, #128	; 0x80
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 ff94 	bl	8009e1c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008ef4:	e020      	b.n	8008f38 <USBD_StdEPReq+0xec>
          USBD_CtlError(pdev, req);
 8008ef6:	6839      	ldr	r1, [r7, #0]
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 fbae 	bl	800965a <USBD_CtlError>
        break;
 8008efe:	e01b      	b.n	8008f38 <USBD_StdEPReq+0xec>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	885b      	ldrh	r3, [r3, #2]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10e      	bne.n	8008f26 <USBD_StdEPReq+0xda>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f08:	7bbb      	ldrb	r3, [r7, #14]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00b      	beq.n	8008f26 <USBD_StdEPReq+0xda>
 8008f0e:	7bbb      	ldrb	r3, [r7, #14]
 8008f10:	2b80      	cmp	r3, #128	; 0x80
 8008f12:	d008      	beq.n	8008f26 <USBD_StdEPReq+0xda>
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	88db      	ldrh	r3, [r3, #6]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d104      	bne.n	8008f26 <USBD_StdEPReq+0xda>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 8008f1c:	7bbb      	ldrb	r3, [r7, #14]
 8008f1e:	4619      	mov	r1, r3
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 ff7b 	bl	8009e1c <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fc5f 	bl	80097ea <USBD_CtlSendStatus>

        break;
 8008f2c:	e004      	b.n	8008f38 <USBD_StdEPReq+0xec>

      default:
        USBD_CtlError(pdev, req);
 8008f2e:	6839      	ldr	r1, [r7, #0]
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fb92 	bl	800965a <USBD_CtlError>
        break;
 8008f36:	bf00      	nop
      }
      break;
 8008f38:	e0de      	b.n	80090f8 <USBD_StdEPReq+0x2ac>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008f40:	2b02      	cmp	r3, #2
 8008f42:	d002      	beq.n	8008f4a <USBD_StdEPReq+0xfe>
 8008f44:	2b03      	cmp	r3, #3
 8008f46:	d015      	beq.n	8008f74 <USBD_StdEPReq+0x128>
 8008f48:	e026      	b.n	8008f98 <USBD_StdEPReq+0x14c>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f4a:	7bbb      	ldrb	r3, [r7, #14]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00c      	beq.n	8008f6a <USBD_StdEPReq+0x11e>
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	2b80      	cmp	r3, #128	; 0x80
 8008f54:	d009      	beq.n	8008f6a <USBD_StdEPReq+0x11e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8008f56:	7bbb      	ldrb	r3, [r7, #14]
 8008f58:	4619      	mov	r1, r3
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 ff5e 	bl	8009e1c <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8008f60:	2180      	movs	r1, #128	; 0x80
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 ff5a 	bl	8009e1c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008f68:	e01c      	b.n	8008fa4 <USBD_StdEPReq+0x158>
          USBD_CtlError(pdev, req);
 8008f6a:	6839      	ldr	r1, [r7, #0]
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 fb74 	bl	800965a <USBD_CtlError>
        break;
 8008f72:	e017      	b.n	8008fa4 <USBD_StdEPReq+0x158>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	885b      	ldrh	r3, [r3, #2]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d112      	bne.n	8008fa2 <USBD_StdEPReq+0x156>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008f7c:	7bbb      	ldrb	r3, [r7, #14]
 8008f7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d004      	beq.n	8008f90 <USBD_StdEPReq+0x144>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 8008f86:	7bbb      	ldrb	r3, [r7, #14]
 8008f88:	4619      	mov	r1, r3
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 ff65 	bl	8009e5a <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 fc2a 	bl	80097ea <USBD_CtlSendStatus>
        }
        break;
 8008f96:	e004      	b.n	8008fa2 <USBD_StdEPReq+0x156>

      default:
        USBD_CtlError(pdev, req);
 8008f98:	6839      	ldr	r1, [r7, #0]
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 fb5d 	bl	800965a <USBD_CtlError>
        break;
 8008fa0:	e000      	b.n	8008fa4 <USBD_StdEPReq+0x158>
        break;
 8008fa2:	bf00      	nop
      }
      break;
 8008fa4:	e0a8      	b.n	80090f8 <USBD_StdEPReq+0x2ac>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d002      	beq.n	8008fb6 <USBD_StdEPReq+0x16a>
 8008fb0:	2b03      	cmp	r3, #3
 8008fb2:	d031      	beq.n	8009018 <USBD_StdEPReq+0x1cc>
 8008fb4:	e095      	b.n	80090e2 <USBD_StdEPReq+0x296>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fb6:	7bbb      	ldrb	r3, [r7, #14]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d007      	beq.n	8008fcc <USBD_StdEPReq+0x180>
 8008fbc:	7bbb      	ldrb	r3, [r7, #14]
 8008fbe:	2b80      	cmp	r3, #128	; 0x80
 8008fc0:	d004      	beq.n	8008fcc <USBD_StdEPReq+0x180>
        {
          USBD_CtlError(pdev, req);
 8008fc2:	6839      	ldr	r1, [r7, #0]
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 fb48 	bl	800965a <USBD_CtlError>
          break;
 8008fca:	e08f      	b.n	80090ec <USBD_StdEPReq+0x2a0>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8008fcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	da0b      	bge.n	8008fec <USBD_StdEPReq+0x1a0>
 8008fd4:	7bbb      	ldrb	r3, [r7, #14]
 8008fd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008fda:	4613      	mov	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	4413      	add	r3, r2
 8008fe0:	009b      	lsls	r3, r3, #2
 8008fe2:	3310      	adds	r3, #16
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	3304      	adds	r3, #4
 8008fea:	e00a      	b.n	8009002 <USBD_StdEPReq+0x1b6>
          &pdev->ep_out[ep_addr & 0x7FU];
 8008fec:	7bbb      	ldrb	r3, [r7, #14]
 8008fee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	4413      	add	r3, r2
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	4413      	add	r3, r2
 8009002:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	2200      	movs	r2, #0
 8009008:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	2202      	movs	r2, #2
 800900e:	4619      	mov	r1, r3
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 fb8c 	bl	800972e <USBD_CtlSendData>
          break;
 8009016:	e069      	b.n	80090ec <USBD_StdEPReq+0x2a0>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 8009018:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800901c:	2b00      	cmp	r3, #0
 800901e:	da11      	bge.n	8009044 <USBD_StdEPReq+0x1f8>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009020:	7bbb      	ldrb	r3, [r7, #14]
 8009022:	f003 020f 	and.w	r2, r3, #15
 8009026:	6879      	ldr	r1, [r7, #4]
 8009028:	4613      	mov	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	4413      	add	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	440b      	add	r3, r1
 8009032:	3318      	adds	r3, #24
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d117      	bne.n	800906a <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800903a:	6839      	ldr	r1, [r7, #0]
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 fb0c 	bl	800965a <USBD_CtlError>
            break;
 8009042:	e053      	b.n	80090ec <USBD_StdEPReq+0x2a0>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009044:	7bbb      	ldrb	r3, [r7, #14]
 8009046:	f003 020f 	and.w	r2, r3, #15
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	4613      	mov	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4413      	add	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	440b      	add	r3, r1
 8009056:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d104      	bne.n	800906a <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 8009060:	6839      	ldr	r1, [r7, #0]
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 faf9 	bl	800965a <USBD_CtlError>
            break;
 8009068:	e040      	b.n	80090ec <USBD_StdEPReq+0x2a0>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800906a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800906e:	2b00      	cmp	r3, #0
 8009070:	da0b      	bge.n	800908a <USBD_StdEPReq+0x23e>
 8009072:	7bbb      	ldrb	r3, [r7, #14]
 8009074:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009078:	4613      	mov	r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4413      	add	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	3310      	adds	r3, #16
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	4413      	add	r3, r2
 8009086:	3304      	adds	r3, #4
 8009088:	e00a      	b.n	80090a0 <USBD_StdEPReq+0x254>
          &pdev->ep_out[ep_addr & 0x7FU];
 800908a:	7bbb      	ldrb	r3, [r7, #14]
 800908c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8009090:	4613      	mov	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4413      	add	r3, r2
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	4413      	add	r3, r2
 80090a0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090a2:	7bbb      	ldrb	r3, [r7, #14]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d002      	beq.n	80090ae <USBD_StdEPReq+0x262>
 80090a8:	7bbb      	ldrb	r3, [r7, #14]
 80090aa:	2b80      	cmp	r3, #128	; 0x80
 80090ac:	d103      	bne.n	80090b6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0000U;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	2200      	movs	r2, #0
 80090b2:	601a      	str	r2, [r3, #0]
 80090b4:	e00e      	b.n	80090d4 <USBD_StdEPReq+0x288>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 80090b6:	7bbb      	ldrb	r3, [r7, #14]
 80090b8:	4619      	mov	r1, r3
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 feec 	bl	8009e98 <USBD_LL_IsStallEP>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <USBD_StdEPReq+0x282>
          {
            pep->status = 0x0001U;
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	2201      	movs	r2, #1
 80090ca:	601a      	str	r2, [r3, #0]
 80090cc:	e002      	b.n	80090d4 <USBD_StdEPReq+0x288>
          }
          else
          {
            pep->status = 0x0000U;
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	2200      	movs	r2, #0
 80090d2:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	2202      	movs	r2, #2
 80090d8:	4619      	mov	r1, r3
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fb27 	bl	800972e <USBD_CtlSendData>
          break;
 80090e0:	e004      	b.n	80090ec <USBD_StdEPReq+0x2a0>

      default:
        USBD_CtlError(pdev, req);
 80090e2:	6839      	ldr	r1, [r7, #0]
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fab8 	bl	800965a <USBD_CtlError>
        break;
 80090ea:	bf00      	nop
      }
      break;
 80090ec:	e004      	b.n	80090f8 <USBD_StdEPReq+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 80090ee:	6839      	ldr	r1, [r7, #0]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fab2 	bl	800965a <USBD_CtlError>
      break;
 80090f6:	bf00      	nop
    }
    break;
 80090f8:	e004      	b.n	8009104 <USBD_StdEPReq+0x2b8>

  default:
    USBD_CtlError(pdev, req);
 80090fa:	6839      	ldr	r1, [r7, #0]
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 faac 	bl	800965a <USBD_CtlError>
    break;
 8009102:	bf00      	nop
  }

  return ret;
 8009104:	7bfb      	ldrb	r3, [r7, #15]
}
 8009106:	4618      	mov	r0, r3
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
	...

08009110 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	885b      	ldrh	r3, [r3, #2]
 800911e:	0a1b      	lsrs	r3, r3, #8
 8009120:	b29b      	uxth	r3, r3
 8009122:	3b01      	subs	r3, #1
 8009124:	2b06      	cmp	r3, #6
 8009126:	f200 80c9 	bhi.w	80092bc <USBD_GetDescriptor+0x1ac>
 800912a:	a201      	add	r2, pc, #4	; (adr r2, 8009130 <USBD_GetDescriptor+0x20>)
 800912c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009130:	0800914d 	.word	0x0800914d
 8009134:	08009165 	.word	0x08009165
 8009138:	080091a5 	.word	0x080091a5
 800913c:	080092bd 	.word	0x080092bd
 8009140:	080092bd 	.word	0x080092bd
 8009144:	08009269 	.word	0x08009269
 8009148:	0800928f 	.word	0x0800928f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	7c12      	ldrb	r2, [r2, #16]
 8009158:	f107 010a 	add.w	r1, r7, #10
 800915c:	4610      	mov	r0, r2
 800915e:	4798      	blx	r3
 8009160:	60f8      	str	r0, [r7, #12]
    break;
 8009162:	e0b0      	b.n	80092c6 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	7c1b      	ldrb	r3, [r3, #16]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d10d      	bne.n	8009188 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8009172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009174:	f107 020a 	add.w	r2, r7, #10
 8009178:	4610      	mov	r0, r2
 800917a:	4798      	blx	r3
 800917c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3301      	adds	r3, #1
 8009182:	2202      	movs	r2, #2
 8009184:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8009186:	e09e      	b.n	80092c6 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800918e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009190:	f107 020a 	add.w	r2, r7, #10
 8009194:	4610      	mov	r0, r2
 8009196:	4798      	blx	r3
 8009198:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	3301      	adds	r3, #1
 800919e:	2202      	movs	r2, #2
 80091a0:	701a      	strb	r2, [r3, #0]
    break;
 80091a2:	e090      	b.n	80092c6 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	885b      	ldrh	r3, [r3, #2]
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	2b05      	cmp	r3, #5
 80091ac:	d856      	bhi.n	800925c <USBD_GetDescriptor+0x14c>
 80091ae:	a201      	add	r2, pc, #4	; (adr r2, 80091b4 <USBD_GetDescriptor+0xa4>)
 80091b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b4:	080091cd 	.word	0x080091cd
 80091b8:	080091e5 	.word	0x080091e5
 80091bc:	080091fd 	.word	0x080091fd
 80091c0:	08009215 	.word	0x08009215
 80091c4:	0800922d 	.word	0x0800922d
 80091c8:	08009245 	.word	0x08009245
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	7c12      	ldrb	r2, [r2, #16]
 80091d8:	f107 010a 	add.w	r1, r7, #10
 80091dc:	4610      	mov	r0, r2
 80091de:	4798      	blx	r3
 80091e0:	60f8      	str	r0, [r7, #12]
      break;
 80091e2:	e040      	b.n	8009266 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80091ea:	689b      	ldr	r3, [r3, #8]
 80091ec:	687a      	ldr	r2, [r7, #4]
 80091ee:	7c12      	ldrb	r2, [r2, #16]
 80091f0:	f107 010a 	add.w	r1, r7, #10
 80091f4:	4610      	mov	r0, r2
 80091f6:	4798      	blx	r3
 80091f8:	60f8      	str	r0, [r7, #12]
      break;
 80091fa:	e034      	b.n	8009266 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	7c12      	ldrb	r2, [r2, #16]
 8009208:	f107 010a 	add.w	r1, r7, #10
 800920c:	4610      	mov	r0, r2
 800920e:	4798      	blx	r3
 8009210:	60f8      	str	r0, [r7, #12]
      break;
 8009212:	e028      	b.n	8009266 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800921a:	691b      	ldr	r3, [r3, #16]
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	7c12      	ldrb	r2, [r2, #16]
 8009220:	f107 010a 	add.w	r1, r7, #10
 8009224:	4610      	mov	r0, r2
 8009226:	4798      	blx	r3
 8009228:	60f8      	str	r0, [r7, #12]
      break;
 800922a:	e01c      	b.n	8009266 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8009232:	695b      	ldr	r3, [r3, #20]
 8009234:	687a      	ldr	r2, [r7, #4]
 8009236:	7c12      	ldrb	r2, [r2, #16]
 8009238:	f107 010a 	add.w	r1, r7, #10
 800923c:	4610      	mov	r0, r2
 800923e:	4798      	blx	r3
 8009240:	60f8      	str	r0, [r7, #12]
      break;
 8009242:	e010      	b.n	8009266 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800924a:	699b      	ldr	r3, [r3, #24]
 800924c:	687a      	ldr	r2, [r7, #4]
 800924e:	7c12      	ldrb	r2, [r2, #16]
 8009250:	f107 010a 	add.w	r1, r7, #10
 8009254:	4610      	mov	r0, r2
 8009256:	4798      	blx	r3
 8009258:	60f8      	str	r0, [r7, #12]
      break;
 800925a:	e004      	b.n	8009266 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800925c:	6839      	ldr	r1, [r7, #0]
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 f9fb 	bl	800965a <USBD_CtlError>
      return;
 8009264:	e04b      	b.n	80092fe <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 8009266:	e02e      	b.n	80092c6 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	7c1b      	ldrb	r3, [r3, #16]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d109      	bne.n	8009284 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8009276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009278:	f107 020a 	add.w	r2, r7, #10
 800927c:	4610      	mov	r0, r2
 800927e:	4798      	blx	r3
 8009280:	60f8      	str	r0, [r7, #12]
      break;
 8009282:	e020      	b.n	80092c6 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8009284:	6839      	ldr	r1, [r7, #0]
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f000 f9e7 	bl	800965a <USBD_CtlError>
      return;
 800928c:	e037      	b.n	80092fe <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	7c1b      	ldrb	r3, [r3, #16]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d10d      	bne.n	80092b2 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800929c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800929e:	f107 020a 	add.w	r2, r7, #10
 80092a2:	4610      	mov	r0, r2
 80092a4:	4798      	blx	r3
 80092a6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	3301      	adds	r3, #1
 80092ac:	2207      	movs	r2, #7
 80092ae:	701a      	strb	r2, [r3, #0]
      break;
 80092b0:	e009      	b.n	80092c6 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 f9d0 	bl	800965a <USBD_CtlError>
      return;
 80092ba:	e020      	b.n	80092fe <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 80092bc:	6839      	ldr	r1, [r7, #0]
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 f9cb 	bl	800965a <USBD_CtlError>
    return;
 80092c4:	e01b      	b.n	80092fe <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 80092c6:	897b      	ldrh	r3, [r7, #10]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d011      	beq.n	80092f0 <USBD_GetDescriptor+0x1e0>
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	88db      	ldrh	r3, [r3, #6]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00d      	beq.n	80092f0 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	88da      	ldrh	r2, [r3, #6]
 80092d8:	897b      	ldrh	r3, [r7, #10]
 80092da:	4293      	cmp	r3, r2
 80092dc:	bf28      	it	cs
 80092de:	4613      	movcs	r3, r2
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 80092e4:	897b      	ldrh	r3, [r7, #10]
 80092e6:	461a      	mov	r2, r3
 80092e8:	68f9      	ldr	r1, [r7, #12]
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 fa1f 	bl	800972e <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	88db      	ldrh	r3, [r3, #6]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d102      	bne.n	80092fe <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f000 fa76 	bl	80097ea <USBD_CtlSendStatus>
  }
}
 80092fe:	3710      	adds	r7, #16
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	889b      	ldrh	r3, [r3, #4]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d130      	bne.n	8009378 <USBD_SetAddress+0x74>
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	88db      	ldrh	r3, [r3, #6]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d12c      	bne.n	8009378 <USBD_SetAddress+0x74>
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	885b      	ldrh	r3, [r3, #2]
 8009322:	2b7f      	cmp	r3, #127	; 0x7f
 8009324:	d828      	bhi.n	8009378 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	885b      	ldrh	r3, [r3, #2]
 800932a:	b2db      	uxtb	r3, r3
 800932c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009330:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8009338:	2b03      	cmp	r3, #3
 800933a:	d104      	bne.n	8009346 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800933c:	6839      	ldr	r1, [r7, #0]
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 f98b 	bl	800965a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009344:	e01d      	b.n	8009382 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	7bfa      	ldrb	r2, [r7, #15]
 800934a:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800934e:	7bfb      	ldrb	r3, [r7, #15]
 8009350:	4619      	mov	r1, r3
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fdcc 	bl	8009ef0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 fa46 	bl	80097ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800935e:	7bfb      	ldrb	r3, [r7, #15]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d004      	beq.n	800936e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2202      	movs	r2, #2
 8009368:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800936c:	e009      	b.n	8009382 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009376:	e004      	b.n	8009382 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009378:	6839      	ldr	r1, [r7, #0]
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 f96d 	bl	800965a <USBD_CtlError>
  }
}
 8009380:	bf00      	nop
 8009382:	bf00      	nop
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}
	...

0800938c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	885b      	ldrh	r3, [r3, #2]
 800939a:	b2da      	uxtb	r2, r3
 800939c:	4b41      	ldr	r3, [pc, #260]	; (80094a4 <USBD_SetConfig+0x118>)
 800939e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80093a0:	4b40      	ldr	r3, [pc, #256]	; (80094a4 <USBD_SetConfig+0x118>)
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d904      	bls.n	80093b2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80093a8:	6839      	ldr	r1, [r7, #0]
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f955 	bl	800965a <USBD_CtlError>
 80093b0:	e075      	b.n	800949e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80093b8:	2b02      	cmp	r3, #2
 80093ba:	d002      	beq.n	80093c2 <USBD_SetConfig+0x36>
 80093bc:	2b03      	cmp	r3, #3
 80093be:	d023      	beq.n	8009408 <USBD_SetConfig+0x7c>
 80093c0:	e062      	b.n	8009488 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 80093c2:	4b38      	ldr	r3, [pc, #224]	; (80094a4 <USBD_SetConfig+0x118>)
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d01a      	beq.n	8009400 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 80093ca:	4b36      	ldr	r3, [pc, #216]	; (80094a4 <USBD_SetConfig+0x118>)
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	461a      	mov	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2203      	movs	r2, #3
 80093d8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80093dc:	4b31      	ldr	r3, [pc, #196]	; (80094a4 <USBD_SetConfig+0x118>)
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	4619      	mov	r1, r3
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f7ff fa5c 	bl	80088a0 <USBD_SetClassConfig>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d104      	bne.n	80093f8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 80093ee:	6839      	ldr	r1, [r7, #0]
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f932 	bl	800965a <USBD_CtlError>
          return;
 80093f6:	e052      	b.n	800949e <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f000 f9f6 	bl	80097ea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 80093fe:	e04e      	b.n	800949e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 f9f2 	bl	80097ea <USBD_CtlSendStatus>
      break;
 8009406:	e04a      	b.n	800949e <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009408:	4b26      	ldr	r3, [pc, #152]	; (80094a4 <USBD_SetConfig+0x118>)
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d112      	bne.n	8009436 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2202      	movs	r2, #2
 8009414:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 8009418:	4b22      	ldr	r3, [pc, #136]	; (80094a4 <USBD_SetConfig+0x118>)
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	461a      	mov	r2, r3
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8009422:	4b20      	ldr	r3, [pc, #128]	; (80094a4 <USBD_SetConfig+0x118>)
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	4619      	mov	r1, r3
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f7ff fa58 	bl	80088de <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 f9db 	bl	80097ea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8009434:	e033      	b.n	800949e <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 8009436:	4b1b      	ldr	r3, [pc, #108]	; (80094a4 <USBD_SetConfig+0x118>)
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	461a      	mov	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	429a      	cmp	r2, r3
 8009442:	d01d      	beq.n	8009480 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	b2db      	uxtb	r3, r3
 800944a:	4619      	mov	r1, r3
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f7ff fa46 	bl	80088de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009452:	4b14      	ldr	r3, [pc, #80]	; (80094a4 <USBD_SetConfig+0x118>)
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	461a      	mov	r2, r3
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800945c:	4b11      	ldr	r3, [pc, #68]	; (80094a4 <USBD_SetConfig+0x118>)
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	4619      	mov	r1, r3
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7ff fa1c 	bl	80088a0 <USBD_SetClassConfig>
 8009468:	4603      	mov	r3, r0
 800946a:	2b02      	cmp	r3, #2
 800946c:	d104      	bne.n	8009478 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 f8f2 	bl	800965a <USBD_CtlError>
          return;
 8009476:	e012      	b.n	800949e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 f9b6 	bl	80097ea <USBD_CtlSendStatus>
      break;
 800947e:	e00e      	b.n	800949e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 f9b2 	bl	80097ea <USBD_CtlSendStatus>
      break;
 8009486:	e00a      	b.n	800949e <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 8009488:	6839      	ldr	r1, [r7, #0]
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f8e5 	bl	800965a <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 8009490:	4b04      	ldr	r3, [pc, #16]	; (80094a4 <USBD_SetConfig+0x118>)
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	4619      	mov	r1, r3
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f7ff fa21 	bl	80088de <USBD_ClrClassConfig>
      break;
 800949c:	bf00      	nop
    }
  }
}
 800949e:	3708      	adds	r7, #8
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}
 80094a4:	20000364 	.word	0x20000364

080094a8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b082      	sub	sp, #8
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	88db      	ldrh	r3, [r3, #6]
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	d004      	beq.n	80094c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 80094ba:	6839      	ldr	r1, [r7, #0]
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 f8cc 	bl	800965a <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80094c2:	e022      	b.n	800950a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80094ca:	2b02      	cmp	r3, #2
 80094cc:	dc02      	bgt.n	80094d4 <USBD_GetConfig+0x2c>
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	dc03      	bgt.n	80094da <USBD_GetConfig+0x32>
 80094d2:	e015      	b.n	8009500 <USBD_GetConfig+0x58>
 80094d4:	2b03      	cmp	r3, #3
 80094d6:	d00b      	beq.n	80094f0 <USBD_GetConfig+0x48>
 80094d8:	e012      	b.n	8009500 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2200      	movs	r2, #0
 80094de:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	3308      	adds	r3, #8
 80094e4:	2201      	movs	r2, #1
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 f920 	bl	800972e <USBD_CtlSendData>
      break;
 80094ee:	e00c      	b.n	800950a <USBD_GetConfig+0x62>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	3304      	adds	r3, #4
 80094f4:	2201      	movs	r2, #1
 80094f6:	4619      	mov	r1, r3
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f000 f918 	bl	800972e <USBD_CtlSendData>
      break;
 80094fe:	e004      	b.n	800950a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev , req);
 8009500:	6839      	ldr	r1, [r7, #0]
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f8a9 	bl	800965a <USBD_CtlError>
      break;
 8009508:	bf00      	nop
}
 800950a:	bf00      	nop
 800950c:	3708      	adds	r7, #8
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b082      	sub	sp, #8
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
 800951a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 8009522:	3b01      	subs	r3, #1
 8009524:	2b02      	cmp	r3, #2
 8009526:	d81e      	bhi.n	8009566 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	88db      	ldrh	r3, [r3, #6]
 800952c:	2b02      	cmp	r3, #2
 800952e:	d004      	beq.n	800953a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f891 	bl	800965a <USBD_CtlError>
      break;
 8009538:	e01a      	b.n	8009570 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
#else
    pdev->dev_config_status = 0U;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	60da      	str	r2, [r3, #12]
#endif

    if (pdev->dev_remote_wakeup)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 8009546:	2b00      	cmp	r3, #0
 8009548:	d005      	beq.n	8009556 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	f043 0202 	orr.w	r2, r3, #2
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	330c      	adds	r3, #12
 800955a:	2202      	movs	r2, #2
 800955c:	4619      	mov	r1, r3
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f8e5 	bl	800972e <USBD_CtlSendData>
    break;
 8009564:	e004      	b.n	8009570 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 8009566:	6839      	ldr	r1, [r7, #0]
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f000 f876 	bl	800965a <USBD_CtlError>
    break;
 800956e:	bf00      	nop
  }
}
 8009570:	bf00      	nop
 8009572:	3708      	adds	r7, #8
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	885b      	ldrh	r3, [r3, #2]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d106      	bne.n	8009598 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2201      	movs	r2, #1
 800958e:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f929 	bl	80097ea <USBD_CtlSendStatus>
  }

}
 8009598:	bf00      	nop
 800959a:	3708      	adds	r7, #8
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b082      	sub	sp, #8
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 80095b0:	3b01      	subs	r3, #1
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d80b      	bhi.n	80095ce <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	885b      	ldrh	r3, [r3, #2]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d10c      	bne.n	80095d8 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 f90f 	bl	80097ea <USBD_CtlSendStatus>
    }
    break;
 80095cc:	e004      	b.n	80095d8 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 80095ce:	6839      	ldr	r1, [r7, #0]
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 f842 	bl	800965a <USBD_CtlError>
    break;
 80095d6:	e000      	b.n	80095da <USBD_ClrFeature+0x3a>
    break;
 80095d8:	bf00      	nop
  }
}
 80095da:	bf00      	nop
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b083      	sub	sp, #12
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
 80095ea:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	781a      	ldrb	r2, [r3, #0]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	785a      	ldrb	r2, [r3, #1]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	3302      	adds	r3, #2
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	b29a      	uxth	r2, r3
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	3303      	adds	r3, #3
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	b29b      	uxth	r3, r3
 800960c:	021b      	lsls	r3, r3, #8
 800960e:	b29b      	uxth	r3, r3
 8009610:	4413      	add	r3, r2
 8009612:	b29a      	uxth	r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	3304      	adds	r3, #4
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	b29a      	uxth	r2, r3
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	3305      	adds	r3, #5
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	b29b      	uxth	r3, r3
 8009628:	021b      	lsls	r3, r3, #8
 800962a:	b29b      	uxth	r3, r3
 800962c:	4413      	add	r3, r2
 800962e:	b29a      	uxth	r2, r3
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	3306      	adds	r3, #6
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	b29a      	uxth	r2, r3
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	3307      	adds	r3, #7
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	b29b      	uxth	r3, r3
 8009644:	021b      	lsls	r3, r3, #8
 8009646:	b29b      	uxth	r3, r3
 8009648:	4413      	add	r3, r2
 800964a:	b29a      	uxth	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	80da      	strh	r2, [r3, #6]

}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	bc80      	pop	{r7}
 8009658:	4770      	bx	lr

0800965a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800965a:	b580      	push	{r7, lr}
 800965c:	b082      	sub	sp, #8
 800965e:	af00      	add	r7, sp, #0
 8009660:	6078      	str	r0, [r7, #4]
 8009662:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 8009664:	2180      	movs	r1, #128	; 0x80
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 fbd8 	bl	8009e1c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800966c:	2100      	movs	r1, #0
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 fbd4 	bl	8009e1c <USBD_LL_StallEP>
}
 8009674:	bf00      	nop
 8009676:	3708      	adds	r7, #8
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b086      	sub	sp, #24
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009688:	2300      	movs	r3, #0
 800968a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d032      	beq.n	80096f8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f000 f834 	bl	8009700 <USBD_GetLen>
 8009698:	4603      	mov	r3, r0
 800969a:	3301      	adds	r3, #1
 800969c:	b29b      	uxth	r3, r3
 800969e:	005b      	lsls	r3, r3, #1
 80096a0:	b29a      	uxth	r2, r3
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80096a6:	7dfb      	ldrb	r3, [r7, #23]
 80096a8:	1c5a      	adds	r2, r3, #1
 80096aa:	75fa      	strb	r2, [r7, #23]
 80096ac:	461a      	mov	r2, r3
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	4413      	add	r3, r2
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	7812      	ldrb	r2, [r2, #0]
 80096b6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80096b8:	7dfb      	ldrb	r3, [r7, #23]
 80096ba:	1c5a      	adds	r2, r3, #1
 80096bc:	75fa      	strb	r2, [r7, #23]
 80096be:	461a      	mov	r2, r3
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	4413      	add	r3, r2
 80096c4:	2203      	movs	r2, #3
 80096c6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80096c8:	e012      	b.n	80096f0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	1c5a      	adds	r2, r3, #1
 80096ce:	60fa      	str	r2, [r7, #12]
 80096d0:	7dfa      	ldrb	r2, [r7, #23]
 80096d2:	1c51      	adds	r1, r2, #1
 80096d4:	75f9      	strb	r1, [r7, #23]
 80096d6:	4611      	mov	r1, r2
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	440a      	add	r2, r1
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80096e0:	7dfb      	ldrb	r3, [r7, #23]
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	75fa      	strb	r2, [r7, #23]
 80096e6:	461a      	mov	r2, r3
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	4413      	add	r3, r2
 80096ec:	2200      	movs	r2, #0
 80096ee:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1e8      	bne.n	80096ca <USBD_GetString+0x4e>
    }
  }
}
 80096f8:	bf00      	nop
 80096fa:	3718      	adds	r7, #24
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009700:	b480      	push	{r7}
 8009702:	b085      	sub	sp, #20
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 8009708:	2300      	movs	r3, #0
 800970a:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800970c:	e005      	b.n	800971a <USBD_GetLen+0x1a>
    {
        len++;
 800970e:	7bfb      	ldrb	r3, [r7, #15]
 8009710:	3301      	adds	r3, #1
 8009712:	73fb      	strb	r3, [r7, #15]
        buf++;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	3301      	adds	r3, #1
 8009718:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	781b      	ldrb	r3, [r3, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d1f5      	bne.n	800970e <USBD_GetLen+0xe>
    }

    return len;
 8009722:	7bfb      	ldrb	r3, [r7, #15]
}
 8009724:	4618      	mov	r0, r3
 8009726:	3714      	adds	r7, #20
 8009728:	46bd      	mov	sp, r7
 800972a:	bc80      	pop	{r7}
 800972c:	4770      	bx	lr

0800972e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b084      	sub	sp, #16
 8009732:	af00      	add	r7, sp, #0
 8009734:	60f8      	str	r0, [r7, #12]
 8009736:	60b9      	str	r1, [r7, #8]
 8009738:	4613      	mov	r3, r2
 800973a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	2202      	movs	r2, #2
 8009740:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8009744:	88fa      	ldrh	r2, [r7, #6]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800974a:	88fa      	ldrh	r2, [r7, #6]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8009750:	88fb      	ldrh	r3, [r7, #6]
 8009752:	68ba      	ldr	r2, [r7, #8]
 8009754:	2100      	movs	r1, #0
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f000 fbe9 	bl	8009f2e <USBD_LL_Transmit>

  return USBD_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	60f8      	str	r0, [r7, #12]
 800976e:	60b9      	str	r1, [r7, #8]
 8009770:	4613      	mov	r3, r2
 8009772:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8009774:	88fb      	ldrh	r3, [r7, #6]
 8009776:	68ba      	ldr	r2, [r7, #8]
 8009778:	2100      	movs	r1, #0
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f000 fbd7 	bl	8009f2e <USBD_LL_Transmit>

  return USBD_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	60f8      	str	r0, [r7, #12]
 8009792:	60b9      	str	r1, [r7, #8]
 8009794:	4613      	mov	r3, r2
 8009796:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2203      	movs	r2, #3
 800979c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 80097a0:	88fa      	ldrh	r2, [r7, #6]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 80097a8:	88fa      	ldrh	r2, [r7, #6]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 80097b0:	88fb      	ldrh	r3, [r7, #6]
 80097b2:	68ba      	ldr	r2, [r7, #8]
 80097b4:	2100      	movs	r1, #0
 80097b6:	68f8      	ldr	r0, [r7, #12]
 80097b8:	f000 fbdc 	bl	8009f74 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097bc:	2300      	movs	r3, #0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3710      	adds	r7, #16
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}

080097c6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 80097c6:	b580      	push	{r7, lr}
 80097c8:	b084      	sub	sp, #16
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	60f8      	str	r0, [r7, #12]
 80097ce:	60b9      	str	r1, [r7, #8]
 80097d0:	4613      	mov	r3, r2
 80097d2:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80097d4:	88fb      	ldrh	r3, [r7, #6]
 80097d6:	68ba      	ldr	r2, [r7, #8]
 80097d8:	2100      	movs	r1, #0
 80097da:	68f8      	ldr	r0, [r7, #12]
 80097dc:	f000 fbca 	bl	8009f74 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2204      	movs	r2, #4
 80097f6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80097fa:	2300      	movs	r3, #0
 80097fc:	2200      	movs	r2, #0
 80097fe:	2100      	movs	r1, #0
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 fb94 	bl	8009f2e <USBD_LL_Transmit>

  return USBD_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2205      	movs	r2, #5
 800981c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8009820:	2300      	movs	r3, #0
 8009822:	2200      	movs	r2, #0
 8009824:	2100      	movs	r1, #0
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fba4 	bl	8009f74 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800982c:	2300      	movs	r3, #0
}
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
	...

08009838 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800983c:	2200      	movs	r2, #0
 800983e:	4912      	ldr	r1, [pc, #72]	; (8009888 <MX_USB_DEVICE_Init+0x50>)
 8009840:	4812      	ldr	r0, [pc, #72]	; (800988c <MX_USB_DEVICE_Init+0x54>)
 8009842:	f7fe ffd3 	bl	80087ec <USBD_Init>
 8009846:	4603      	mov	r3, r0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d001      	beq.n	8009850 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800984c:	f7f7 fcb8 	bl	80011c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8009850:	490f      	ldr	r1, [pc, #60]	; (8009890 <MX_USB_DEVICE_Init+0x58>)
 8009852:	480e      	ldr	r0, [pc, #56]	; (800988c <MX_USB_DEVICE_Init+0x54>)
 8009854:	f7fe fff5 	bl	8008842 <USBD_RegisterClass>
 8009858:	4603      	mov	r3, r0
 800985a:	2b00      	cmp	r3, #0
 800985c:	d001      	beq.n	8009862 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800985e:	f7f7 fcaf 	bl	80011c0 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8009862:	490c      	ldr	r1, [pc, #48]	; (8009894 <MX_USB_DEVICE_Init+0x5c>)
 8009864:	4809      	ldr	r0, [pc, #36]	; (800988c <MX_USB_DEVICE_Init+0x54>)
 8009866:	f7fe ffab 	bl	80087c0 <USBD_CUSTOM_HID_RegisterInterface>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	d001      	beq.n	8009874 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009870:	f7f7 fca6 	bl	80011c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009874:	4805      	ldr	r0, [pc, #20]	; (800988c <MX_USB_DEVICE_Init+0x54>)
 8009876:	f7fe fffd 	bl	8008874 <USBD_Start>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009880:	f7f7 fc9e 	bl	80011c0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009884:	bf00      	nop
 8009886:	bd80      	pop	{r7, pc}
 8009888:	20000134 	.word	0x20000134
 800988c:	20000368 	.word	0x20000368
 8009890:	2000000c 	.word	0x2000000c
 8009894:	20000124 	.word	0x20000124

08009898 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009898:	b480      	push	{r7}
 800989a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800989c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800989e:	4618      	mov	r0, r3
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bc80      	pop	{r7}
 80098a4:	4770      	bx	lr

080098a6 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 80098a6:	b480      	push	{r7}
 80098a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 80098aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bc80      	pop	{r7}
 80098b2:	4770      	bx	lr

080098b4 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	4603      	mov	r3, r0
 80098bc:	460a      	mov	r2, r1
 80098be:	71fb      	strb	r3, [r7, #7]
 80098c0:	4613      	mov	r3, r2
 80098c2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 80098c4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	370c      	adds	r7, #12
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bc80      	pop	{r7}
 80098ce:	4770      	bx	lr

080098d0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b083      	sub	sp, #12
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	4603      	mov	r3, r0
 80098d8:	6039      	str	r1, [r7, #0]
 80098da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	2212      	movs	r2, #18
 80098e0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80098e2:	4b03      	ldr	r3, [pc, #12]	; (80098f0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bc80      	pop	{r7}
 80098ec:	4770      	bx	lr
 80098ee:	bf00      	nop
 80098f0:	20000150 	.word	0x20000150

080098f4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	4603      	mov	r3, r0
 80098fc:	6039      	str	r1, [r7, #0]
 80098fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	2204      	movs	r2, #4
 8009904:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009906:	4b03      	ldr	r3, [pc, #12]	; (8009914 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009908:	4618      	mov	r0, r3
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	bc80      	pop	{r7}
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop
 8009914:	20000164 	.word	0x20000164

08009918 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b082      	sub	sp, #8
 800991c:	af00      	add	r7, sp, #0
 800991e:	4603      	mov	r3, r0
 8009920:	6039      	str	r1, [r7, #0]
 8009922:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009924:	79fb      	ldrb	r3, [r7, #7]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d105      	bne.n	8009936 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800992a:	683a      	ldr	r2, [r7, #0]
 800992c:	4907      	ldr	r1, [pc, #28]	; (800994c <USBD_FS_ProductStrDescriptor+0x34>)
 800992e:	4808      	ldr	r0, [pc, #32]	; (8009950 <USBD_FS_ProductStrDescriptor+0x38>)
 8009930:	f7ff fea4 	bl	800967c <USBD_GetString>
 8009934:	e004      	b.n	8009940 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009936:	683a      	ldr	r2, [r7, #0]
 8009938:	4904      	ldr	r1, [pc, #16]	; (800994c <USBD_FS_ProductStrDescriptor+0x34>)
 800993a:	4805      	ldr	r0, [pc, #20]	; (8009950 <USBD_FS_ProductStrDescriptor+0x38>)
 800993c:	f7ff fe9e 	bl	800967c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009940:	4b02      	ldr	r3, [pc, #8]	; (800994c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009942:	4618      	mov	r0, r3
 8009944:	3708      	adds	r7, #8
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	bf00      	nop
 800994c:	20000604 	.word	0x20000604
 8009950:	0800a0b0 	.word	0x0800a0b0

08009954 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	4603      	mov	r3, r0
 800995c:	6039      	str	r1, [r7, #0]
 800995e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009960:	683a      	ldr	r2, [r7, #0]
 8009962:	4904      	ldr	r1, [pc, #16]	; (8009974 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009964:	4804      	ldr	r0, [pc, #16]	; (8009978 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009966:	f7ff fe89 	bl	800967c <USBD_GetString>
  return USBD_StrDesc;
 800996a:	4b02      	ldr	r3, [pc, #8]	; (8009974 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800996c:	4618      	mov	r0, r3
 800996e:	3708      	adds	r7, #8
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}
 8009974:	20000604 	.word	0x20000604
 8009978:	0800a0d0 	.word	0x0800a0d0

0800997c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	4603      	mov	r3, r0
 8009984:	6039      	str	r1, [r7, #0]
 8009986:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	221a      	movs	r2, #26
 800998c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800998e:	f000 f843 	bl	8009a18 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009992:	4b02      	ldr	r3, [pc, #8]	; (800999c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009994:	4618      	mov	r0, r3
 8009996:	3708      	adds	r7, #8
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	20000168 	.word	0x20000168

080099a0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	4603      	mov	r3, r0
 80099a8:	6039      	str	r1, [r7, #0]
 80099aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80099ac:	79fb      	ldrb	r3, [r7, #7]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d105      	bne.n	80099be <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80099b2:	683a      	ldr	r2, [r7, #0]
 80099b4:	4907      	ldr	r1, [pc, #28]	; (80099d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099b6:	4808      	ldr	r0, [pc, #32]	; (80099d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099b8:	f7ff fe60 	bl	800967c <USBD_GetString>
 80099bc:	e004      	b.n	80099c8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	4904      	ldr	r1, [pc, #16]	; (80099d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099c2:	4805      	ldr	r0, [pc, #20]	; (80099d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099c4:	f7ff fe5a 	bl	800967c <USBD_GetString>
  }
  return USBD_StrDesc;
 80099c8:	4b02      	ldr	r3, [pc, #8]	; (80099d4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	20000604 	.word	0x20000604
 80099d8:	0800a0e4 	.word	0x0800a0e4

080099dc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b082      	sub	sp, #8
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	4603      	mov	r3, r0
 80099e4:	6039      	str	r1, [r7, #0]
 80099e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d105      	bne.n	80099fa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099ee:	683a      	ldr	r2, [r7, #0]
 80099f0:	4907      	ldr	r1, [pc, #28]	; (8009a10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099f2:	4808      	ldr	r0, [pc, #32]	; (8009a14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80099f4:	f7ff fe42 	bl	800967c <USBD_GetString>
 80099f8:	e004      	b.n	8009a04 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099fa:	683a      	ldr	r2, [r7, #0]
 80099fc:	4904      	ldr	r1, [pc, #16]	; (8009a10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099fe:	4805      	ldr	r0, [pc, #20]	; (8009a14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a00:	f7ff fe3c 	bl	800967c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a04:	4b02      	ldr	r3, [pc, #8]	; (8009a10 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3708      	adds	r7, #8
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	20000604 	.word	0x20000604
 8009a14:	0800a0f8 	.word	0x0800a0f8

08009a18 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009a1e:	4b0f      	ldr	r3, [pc, #60]	; (8009a5c <Get_SerialNum+0x44>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009a24:	4b0e      	ldr	r3, [pc, #56]	; (8009a60 <Get_SerialNum+0x48>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009a2a:	4b0e      	ldr	r3, [pc, #56]	; (8009a64 <Get_SerialNum+0x4c>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	4413      	add	r3, r2
 8009a36:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d009      	beq.n	8009a52 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009a3e:	2208      	movs	r2, #8
 8009a40:	4909      	ldr	r1, [pc, #36]	; (8009a68 <Get_SerialNum+0x50>)
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 f814 	bl	8009a70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009a48:	2204      	movs	r2, #4
 8009a4a:	4908      	ldr	r1, [pc, #32]	; (8009a6c <Get_SerialNum+0x54>)
 8009a4c:	68b8      	ldr	r0, [r7, #8]
 8009a4e:	f000 f80f 	bl	8009a70 <IntToUnicode>
  }
}
 8009a52:	bf00      	nop
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	1ff80050 	.word	0x1ff80050
 8009a60:	1ff80054 	.word	0x1ff80054
 8009a64:	1ff80058 	.word	0x1ff80058
 8009a68:	2000016a 	.word	0x2000016a
 8009a6c:	2000017a 	.word	0x2000017a

08009a70 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b087      	sub	sp, #28
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	4613      	mov	r3, r2
 8009a7c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]
 8009a86:	e027      	b.n	8009ad8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	0f1b      	lsrs	r3, r3, #28
 8009a8c:	2b09      	cmp	r3, #9
 8009a8e:	d80b      	bhi.n	8009aa8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	0f1b      	lsrs	r3, r3, #28
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	7dfb      	ldrb	r3, [r7, #23]
 8009a98:	005b      	lsls	r3, r3, #1
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	440b      	add	r3, r1
 8009aa0:	3230      	adds	r2, #48	; 0x30
 8009aa2:	b2d2      	uxtb	r2, r2
 8009aa4:	701a      	strb	r2, [r3, #0]
 8009aa6:	e00a      	b.n	8009abe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	0f1b      	lsrs	r3, r3, #28
 8009aac:	b2da      	uxtb	r2, r3
 8009aae:	7dfb      	ldrb	r3, [r7, #23]
 8009ab0:	005b      	lsls	r3, r3, #1
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	440b      	add	r3, r1
 8009ab8:	3237      	adds	r2, #55	; 0x37
 8009aba:	b2d2      	uxtb	r2, r2
 8009abc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	011b      	lsls	r3, r3, #4
 8009ac2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009ac4:	7dfb      	ldrb	r3, [r7, #23]
 8009ac6:	005b      	lsls	r3, r3, #1
 8009ac8:	3301      	adds	r3, #1
 8009aca:	68ba      	ldr	r2, [r7, #8]
 8009acc:	4413      	add	r3, r2
 8009ace:	2200      	movs	r2, #0
 8009ad0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009ad2:	7dfb      	ldrb	r3, [r7, #23]
 8009ad4:	3301      	adds	r3, #1
 8009ad6:	75fb      	strb	r3, [r7, #23]
 8009ad8:	7dfa      	ldrb	r2, [r7, #23]
 8009ada:	79fb      	ldrb	r3, [r7, #7]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d3d3      	bcc.n	8009a88 <IntToUnicode+0x18>
  }
}
 8009ae0:	bf00      	nop
 8009ae2:	bf00      	nop
 8009ae4:	371c      	adds	r7, #28
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bc80      	pop	{r7}
 8009aea:	4770      	bx	lr

08009aec <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	460b      	mov	r3, r1
 8009af6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 6 */
  if (state == 1)
 8009af8:	78fb      	ldrb	r3, [r7, #3]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d106      	bne.n	8009b0c <HAL_PCDEx_SetConnectionState+0x20>
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_ENABLE();
 8009afe:	4b09      	ldr	r3, [pc, #36]	; (8009b24 <HAL_PCDEx_SetConnectionState+0x38>)
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	4a08      	ldr	r2, [pc, #32]	; (8009b24 <HAL_PCDEx_SetConnectionState+0x38>)
 8009b04:	f043 0301 	orr.w	r3, r3, #1
 8009b08:	6053      	str	r3, [r2, #4]
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_DISABLE();
  }
  /* USER CODE END 6 */
}
 8009b0a:	e005      	b.n	8009b18 <HAL_PCDEx_SetConnectionState+0x2c>
    __HAL_SYSCFG_USBPULLUP_DISABLE();
 8009b0c:	4b05      	ldr	r3, [pc, #20]	; (8009b24 <HAL_PCDEx_SetConnectionState+0x38>)
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	4a04      	ldr	r2, [pc, #16]	; (8009b24 <HAL_PCDEx_SetConnectionState+0x38>)
 8009b12:	f023 0301 	bic.w	r3, r3, #1
 8009b16:	6053      	str	r3, [r2, #4]
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bc80      	pop	{r7}
 8009b20:	4770      	bx	lr
 8009b22:	bf00      	nop
 8009b24:	40010000 	.word	0x40010000

08009b28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a11      	ldr	r2, [pc, #68]	; (8009b7c <HAL_PCD_MspInit+0x54>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d11b      	bne.n	8009b72 <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009b3a:	4b11      	ldr	r3, [pc, #68]	; (8009b80 <HAL_PCD_MspInit+0x58>)
 8009b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b3e:	4a10      	ldr	r2, [pc, #64]	; (8009b80 <HAL_PCD_MspInit+0x58>)
 8009b40:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009b44:	6253      	str	r3, [r2, #36]	; 0x24
 8009b46:	4b0e      	ldr	r3, [pc, #56]	; (8009b80 <HAL_PCD_MspInit+0x58>)
 8009b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009b4e:	60fb      	str	r3, [r7, #12]
 8009b50:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 1, 0);
 8009b52:	2200      	movs	r2, #0
 8009b54:	2101      	movs	r1, #1
 8009b56:	2013      	movs	r0, #19
 8009b58:	f7f8 fc99 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8009b5c:	2013      	movs	r0, #19
 8009b5e:	f7f8 fcb2 	bl	80024c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_IRQn, 1, 0);
 8009b62:	2200      	movs	r2, #0
 8009b64:	2101      	movs	r1, #1
 8009b66:	2014      	movs	r0, #20
 8009b68:	f7f8 fc91 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8009b6c:	2014      	movs	r0, #20
 8009b6e:	f7f8 fcaa 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009b72:	bf00      	nop
 8009b74:	3710      	adds	r7, #16
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
 8009b7a:	bf00      	nop
 8009b7c:	40005c00 	.word	0x40005c00
 8009b80:	40023800 	.word	0x40023800

08009b84 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b082      	sub	sp, #8
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009b98:	4619      	mov	r1, r3
 8009b9a:	4610      	mov	r0, r2
 8009b9c:	f7fe feb2 	bl	8008904 <USBD_LL_SetupStage>
}
 8009ba0:	bf00      	nop
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	460b      	mov	r3, r1
 8009bb2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009bba:	78fa      	ldrb	r2, [r7, #3]
 8009bbc:	6879      	ldr	r1, [r7, #4]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	4413      	add	r3, r2
 8009bc4:	00db      	lsls	r3, r3, #3
 8009bc6:	440b      	add	r3, r1
 8009bc8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	78fb      	ldrb	r3, [r7, #3]
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	f7fe fee4 	bl	800899e <USBD_LL_DataOutStage>
}
 8009bd6:	bf00      	nop
 8009bd8:	3708      	adds	r7, #8
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b082      	sub	sp, #8
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
 8009be6:	460b      	mov	r3, r1
 8009be8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009bf0:	78fa      	ldrb	r2, [r7, #3]
 8009bf2:	6879      	ldr	r1, [r7, #4]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	4413      	add	r3, r2
 8009bfa:	00db      	lsls	r3, r3, #3
 8009bfc:	440b      	add	r3, r1
 8009bfe:	333c      	adds	r3, #60	; 0x3c
 8009c00:	681a      	ldr	r2, [r3, #0]
 8009c02:	78fb      	ldrb	r3, [r7, #3]
 8009c04:	4619      	mov	r1, r3
 8009c06:	f7fe ff3b 	bl	8008a80 <USBD_LL_DataInStage>
}
 8009c0a:	bf00      	nop
 8009c0c:	3708      	adds	r7, #8
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b082      	sub	sp, #8
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7ff f846 	bl	8008cb2 <USBD_LL_SOF>
}
 8009c26:	bf00      	nop
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b084      	sub	sp, #16
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009c36:	2301      	movs	r3, #1
 8009c38:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	2b02      	cmp	r3, #2
 8009c40:	d001      	beq.n	8009c46 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009c42:	f7f7 fabd 	bl	80011c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009c4c:	7bfa      	ldrb	r2, [r7, #15]
 8009c4e:	4611      	mov	r1, r2
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7fe fffb 	bl	8008c4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7fe ffb4 	bl	8008bca <USBD_LL_Reset>
}
 8009c62:	bf00      	nop
 8009c64:	3710      	adds	r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
	...

08009c6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f7fe fff5 	bl	8008c6a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d005      	beq.n	8009c94 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c88:	4b04      	ldr	r3, [pc, #16]	; (8009c9c <HAL_PCD_SuspendCallback+0x30>)
 8009c8a:	691b      	ldr	r3, [r3, #16]
 8009c8c:	4a03      	ldr	r2, [pc, #12]	; (8009c9c <HAL_PCD_SuspendCallback+0x30>)
 8009c8e:	f043 0306 	orr.w	r3, r3, #6
 8009c92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009c94:	bf00      	nop
 8009c96:	3708      	adds	r7, #8
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	e000ed00 	.word	0xe000ed00

08009ca0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7fe ffef 	bl	8008c92 <USBD_LL_Resume>
}
 8009cb4:	bf00      	nop
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009cc4:	4a23      	ldr	r2, [pc, #140]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	4a21      	ldr	r2, [pc, #132]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cd0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 8009cd4:	4b1f      	ldr	r3, [pc, #124]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cd6:	4a20      	ldr	r2, [pc, #128]	; (8009d58 <USBD_LL_Init+0x9c>)
 8009cd8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009cda:	4b1e      	ldr	r3, [pc, #120]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cdc:	2208      	movs	r2, #8
 8009cde:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009ce0:	4b1c      	ldr	r3, [pc, #112]	; (8009d54 <USBD_LL_Init+0x98>)
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009ce6:	4b1b      	ldr	r3, [pc, #108]	; (8009d54 <USBD_LL_Init+0x98>)
 8009ce8:	2202      	movs	r2, #2
 8009cea:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009cec:	4b19      	ldr	r3, [pc, #100]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cee:	2200      	movs	r2, #0
 8009cf0:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009cf2:	4b18      	ldr	r3, [pc, #96]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009cf8:	4816      	ldr	r0, [pc, #88]	; (8009d54 <USBD_LL_Init+0x98>)
 8009cfa:	f7f8 ff2c 	bl	8002b56 <HAL_PCD_Init>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d001      	beq.n	8009d08 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009d04:	f7f7 fa5c 	bl	80011c0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009d0e:	2318      	movs	r3, #24
 8009d10:	2200      	movs	r2, #0
 8009d12:	2100      	movs	r1, #0
 8009d14:	f7fa faf2 	bl	80042fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009d1e:	2358      	movs	r3, #88	; 0x58
 8009d20:	2200      	movs	r2, #0
 8009d22:	2180      	movs	r1, #128	; 0x80
 8009d24:	f7fa faea 	bl	80042fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009d2e:	2398      	movs	r3, #152	; 0x98
 8009d30:	2200      	movs	r2, #0
 8009d32:	2181      	movs	r1, #129	; 0x81
 8009d34:	f7fa fae2 	bl	80042fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009d3e:	23d8      	movs	r3, #216	; 0xd8
 8009d40:	2200      	movs	r2, #0
 8009d42:	2101      	movs	r1, #1
 8009d44:	f7fa fada 	bl	80042fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 8009d48:	2300      	movs	r3, #0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3708      	adds	r7, #8
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	20000804 	.word	0x20000804
 8009d58:	40005c00 	.word	0x40005c00

08009d5c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d64:	2300      	movs	r3, #0
 8009d66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7f8 ffcd 	bl	8002d12 <HAL_PCD_Start>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d7c:	7bfb      	ldrb	r3, [r7, #15]
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f000 f932 	bl	8009fe8 <USBD_Get_USB_Status>
 8009d84:	4603      	mov	r3, r0
 8009d86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d88:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009d92:	b580      	push	{r7, lr}
 8009d94:	b084      	sub	sp, #16
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
 8009d9a:	4608      	mov	r0, r1
 8009d9c:	4611      	mov	r1, r2
 8009d9e:	461a      	mov	r2, r3
 8009da0:	4603      	mov	r3, r0
 8009da2:	70fb      	strb	r3, [r7, #3]
 8009da4:	460b      	mov	r3, r1
 8009da6:	70bb      	strb	r3, [r7, #2]
 8009da8:	4613      	mov	r3, r2
 8009daa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dac:	2300      	movs	r3, #0
 8009dae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009db0:	2300      	movs	r3, #0
 8009db2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009dba:	78bb      	ldrb	r3, [r7, #2]
 8009dbc:	883a      	ldrh	r2, [r7, #0]
 8009dbe:	78f9      	ldrb	r1, [r7, #3]
 8009dc0:	f7f9 f8e9 	bl	8002f96 <HAL_PCD_EP_Open>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dc8:	7bfb      	ldrb	r3, [r7, #15]
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f000 f90c 	bl	8009fe8 <USBD_Get_USB_Status>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dd4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b084      	sub	sp, #16
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	460b      	mov	r3, r1
 8009de8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dea:	2300      	movs	r3, #0
 8009dec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dee:	2300      	movs	r3, #0
 8009df0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009df8:	78fa      	ldrb	r2, [r7, #3]
 8009dfa:	4611      	mov	r1, r2
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7f9 f930 	bl	8003062 <HAL_PCD_EP_Close>
 8009e02:	4603      	mov	r3, r0
 8009e04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e06:	7bfb      	ldrb	r3, [r7, #15]
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f000 f8ed 	bl	8009fe8 <USBD_Get_USB_Status>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e12:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3710      	adds	r7, #16
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	460b      	mov	r3, r1
 8009e26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009e36:	78fa      	ldrb	r2, [r7, #3]
 8009e38:	4611      	mov	r1, r2
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7f9 f9d9 	bl	80031f2 <HAL_PCD_EP_SetStall>
 8009e40:	4603      	mov	r3, r0
 8009e42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
 8009e46:	4618      	mov	r0, r3
 8009e48:	f000 f8ce 	bl	8009fe8 <USBD_Get_USB_Status>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e50:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}

08009e5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e5a:	b580      	push	{r7, lr}
 8009e5c:	b084      	sub	sp, #16
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	6078      	str	r0, [r7, #4]
 8009e62:	460b      	mov	r3, r1
 8009e64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e66:	2300      	movs	r3, #0
 8009e68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009e74:	78fa      	ldrb	r2, [r7, #3]
 8009e76:	4611      	mov	r1, r2
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7f9 fa0c 	bl	8003296 <HAL_PCD_EP_ClrStall>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e82:	7bfb      	ldrb	r3, [r7, #15]
 8009e84:	4618      	mov	r0, r3
 8009e86:	f000 f8af 	bl	8009fe8 <USBD_Get_USB_Status>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3710      	adds	r7, #16
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009eaa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009eac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	da0c      	bge.n	8009ece <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009eb4:	78fb      	ldrb	r3, [r7, #3]
 8009eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009eba:	68f9      	ldr	r1, [r7, #12]
 8009ebc:	1c5a      	adds	r2, r3, #1
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	4413      	add	r3, r2
 8009ec4:	00db      	lsls	r3, r3, #3
 8009ec6:	440b      	add	r3, r1
 8009ec8:	3302      	adds	r3, #2
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	e00b      	b.n	8009ee6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009ece:	78fb      	ldrb	r3, [r7, #3]
 8009ed0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009ed4:	68f9      	ldr	r1, [r7, #12]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	4413      	add	r3, r2
 8009edc:	00db      	lsls	r3, r3, #3
 8009ede:	440b      	add	r3, r1
 8009ee0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8009ee4:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bc80      	pop	{r7}
 8009eee:	4770      	bx	lr

08009ef0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	460b      	mov	r3, r1
 8009efa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009efc:	2300      	movs	r3, #0
 8009efe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8009f0a:	78fa      	ldrb	r2, [r7, #3]
 8009f0c:	4611      	mov	r1, r2
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f7f9 f81c 	bl	8002f4c <HAL_PCD_SetAddress>
 8009f14:	4603      	mov	r3, r0
 8009f16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f18:	7bfb      	ldrb	r3, [r7, #15]
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f000 f864 	bl	8009fe8 <USBD_Get_USB_Status>
 8009f20:	4603      	mov	r3, r0
 8009f22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f24:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b086      	sub	sp, #24
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	60f8      	str	r0, [r7, #12]
 8009f36:	607a      	str	r2, [r7, #4]
 8009f38:	461a      	mov	r2, r3
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	72fb      	strb	r3, [r7, #11]
 8009f3e:	4613      	mov	r3, r2
 8009f40:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f42:	2300      	movs	r3, #0
 8009f44:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f46:	2300      	movs	r3, #0
 8009f48:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009f50:	893b      	ldrh	r3, [r7, #8]
 8009f52:	7af9      	ldrb	r1, [r7, #11]
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	f7f9 f909 	bl	800316c <HAL_PCD_EP_Transmit>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f5e:	7dfb      	ldrb	r3, [r7, #23]
 8009f60:	4618      	mov	r0, r3
 8009f62:	f000 f841 	bl	8009fe8 <USBD_Get_USB_Status>
 8009f66:	4603      	mov	r3, r0
 8009f68:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009f6a:	7dbb      	ldrb	r3, [r7, #22]
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3718      	adds	r7, #24
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b086      	sub	sp, #24
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	607a      	str	r2, [r7, #4]
 8009f7e:	461a      	mov	r2, r3
 8009f80:	460b      	mov	r3, r1
 8009f82:	72fb      	strb	r3, [r7, #11]
 8009f84:	4613      	mov	r3, r2
 8009f86:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8009f96:	893b      	ldrh	r3, [r7, #8]
 8009f98:	7af9      	ldrb	r1, [r7, #11]
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	f7f9 f8a9 	bl	80030f2 <HAL_PCD_EP_Receive>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fa4:	7dfb      	ldrb	r3, [r7, #23]
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f000 f81e 	bl	8009fe8 <USBD_Get_USB_Status>
 8009fac:	4603      	mov	r3, r0
 8009fae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009fb0:	7dbb      	ldrb	r3, [r7, #22]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3718      	adds	r7, #24
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
	...

08009fbc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8009fc4:	4b02      	ldr	r3, [pc, #8]	; (8009fd0 <USBD_static_malloc+0x14>)
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	370c      	adds	r7, #12
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bc80      	pop	{r7}
 8009fce:	4770      	bx	lr
 8009fd0:	20000af0 	.word	0x20000af0

08009fd4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]

}
 8009fdc:	bf00      	nop
 8009fde:	370c      	adds	r7, #12
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bc80      	pop	{r7}
 8009fe4:	4770      	bx	lr
	...

08009fe8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	4603      	mov	r3, r0
 8009ff0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009ff6:	79fb      	ldrb	r3, [r7, #7]
 8009ff8:	2b03      	cmp	r3, #3
 8009ffa:	d817      	bhi.n	800a02c <USBD_Get_USB_Status+0x44>
 8009ffc:	a201      	add	r2, pc, #4	; (adr r2, 800a004 <USBD_Get_USB_Status+0x1c>)
 8009ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a002:	bf00      	nop
 800a004:	0800a015 	.word	0x0800a015
 800a008:	0800a01b 	.word	0x0800a01b
 800a00c:	0800a021 	.word	0x0800a021
 800a010:	0800a027 	.word	0x0800a027
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a014:	2300      	movs	r3, #0
 800a016:	73fb      	strb	r3, [r7, #15]
    break;
 800a018:	e00b      	b.n	800a032 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a01a:	2302      	movs	r3, #2
 800a01c:	73fb      	strb	r3, [r7, #15]
    break;
 800a01e:	e008      	b.n	800a032 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a020:	2301      	movs	r3, #1
 800a022:	73fb      	strb	r3, [r7, #15]
    break;
 800a024:	e005      	b.n	800a032 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a026:	2302      	movs	r3, #2
 800a028:	73fb      	strb	r3, [r7, #15]
    break;
 800a02a:	e002      	b.n	800a032 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a02c:	2302      	movs	r3, #2
 800a02e:	73fb      	strb	r3, [r7, #15]
    break;
 800a030:	bf00      	nop
  }
  return usb_status;
 800a032:	7bfb      	ldrb	r3, [r7, #15]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3714      	adds	r7, #20
 800a038:	46bd      	mov	sp, r7
 800a03a:	bc80      	pop	{r7}
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop

0800a040 <__libc_init_array>:
 800a040:	b570      	push	{r4, r5, r6, lr}
 800a042:	2600      	movs	r6, #0
 800a044:	4d0c      	ldr	r5, [pc, #48]	; (800a078 <__libc_init_array+0x38>)
 800a046:	4c0d      	ldr	r4, [pc, #52]	; (800a07c <__libc_init_array+0x3c>)
 800a048:	1b64      	subs	r4, r4, r5
 800a04a:	10a4      	asrs	r4, r4, #2
 800a04c:	42a6      	cmp	r6, r4
 800a04e:	d109      	bne.n	800a064 <__libc_init_array+0x24>
 800a050:	f000 f822 	bl	800a098 <_init>
 800a054:	2600      	movs	r6, #0
 800a056:	4d0a      	ldr	r5, [pc, #40]	; (800a080 <__libc_init_array+0x40>)
 800a058:	4c0a      	ldr	r4, [pc, #40]	; (800a084 <__libc_init_array+0x44>)
 800a05a:	1b64      	subs	r4, r4, r5
 800a05c:	10a4      	asrs	r4, r4, #2
 800a05e:	42a6      	cmp	r6, r4
 800a060:	d105      	bne.n	800a06e <__libc_init_array+0x2e>
 800a062:	bd70      	pop	{r4, r5, r6, pc}
 800a064:	f855 3b04 	ldr.w	r3, [r5], #4
 800a068:	4798      	blx	r3
 800a06a:	3601      	adds	r6, #1
 800a06c:	e7ee      	b.n	800a04c <__libc_init_array+0xc>
 800a06e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a072:	4798      	blx	r3
 800a074:	3601      	adds	r6, #1
 800a076:	e7f2      	b.n	800a05e <__libc_init_array+0x1e>
 800a078:	0800a134 	.word	0x0800a134
 800a07c:	0800a134 	.word	0x0800a134
 800a080:	0800a134 	.word	0x0800a134
 800a084:	0800a138 	.word	0x0800a138

0800a088 <memset>:
 800a088:	4603      	mov	r3, r0
 800a08a:	4402      	add	r2, r0
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d100      	bne.n	800a092 <memset+0xa>
 800a090:	4770      	bx	lr
 800a092:	f803 1b01 	strb.w	r1, [r3], #1
 800a096:	e7f9      	b.n	800a08c <memset+0x4>

0800a098 <_init>:
 800a098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a09a:	bf00      	nop
 800a09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a09e:	bc08      	pop	{r3}
 800a0a0:	469e      	mov	lr, r3
 800a0a2:	4770      	bx	lr

0800a0a4 <_fini>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	bf00      	nop
 800a0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0aa:	bc08      	pop	{r3}
 800a0ac:	469e      	mov	lr, r3
 800a0ae:	4770      	bx	lr
