MIO_BUS_0_sim_netlist.v,verilog,xil_defaultlib,d:/Vteacher/Lab5_23/Lab5_23.gen/sources_1/ip/MIO_BUS_0/MIO_BUS_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
