|proc_memory_top
CLOCK_50 => CLOCK_50.IN2
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN1
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] << proc_memory:processor.mux_out
LEDR[1] << proc_memory:processor.mux_out
LEDR[2] << proc_memory:processor.mux_out
LEDR[3] << proc_memory:processor.mux_out
LEDR[4] << proc_memory:processor.mux_out
LEDR[5] << proc_memory:processor.mux_out
LEDR[6] << proc_memory:processor.mux_out
LEDR[7] << proc_memory:processor.mux_out
LEDR[8] << proc_memory:processor.mux_out
LEDR[9] << proc_memory:processor.mux_out
HEX0[0] << BCD:hex0.HEX
HEX0[1] << BCD:hex0.HEX
HEX0[2] << BCD:hex0.HEX
HEX0[3] << BCD:hex0.HEX
HEX0[4] << BCD:hex0.HEX
HEX0[5] << BCD:hex0.HEX
HEX0[6] << BCD:hex0.HEX
HEX1[0] << BCD:hex1.HEX
HEX1[1] << BCD:hex1.HEX
HEX1[2] << BCD:hex1.HEX
HEX1[3] << BCD:hex1.HEX
HEX1[4] << BCD:hex1.HEX
HEX1[5] << BCD:hex1.HEX
HEX1[6] << BCD:hex1.HEX
HEX2[0] << BCD:hex2.HEX
HEX2[1] << BCD:hex2.HEX
HEX2[2] << BCD:hex2.HEX
HEX2[3] << BCD:hex2.HEX
HEX2[4] << BCD:hex2.HEX
HEX2[5] << BCD:hex2.HEX
HEX2[6] << BCD:hex2.HEX
HEX3[0] << BCD:hex3.HEX
HEX3[1] << BCD:hex3.HEX
HEX3[2] << BCD:hex3.HEX
HEX3[3] << BCD:hex3.HEX
HEX3[4] << BCD:hex3.HEX
HEX3[5] << BCD:hex3.HEX
HEX3[6] << BCD:hex3.HEX
HEX4[0] << BCD:hex4.HEX
HEX4[1] << BCD:hex4.HEX
HEX4[2] << BCD:hex4.HEX
HEX4[3] << BCD:hex4.HEX
HEX4[4] << BCD:hex4.HEX
HEX4[5] << BCD:hex4.HEX
HEX4[6] << BCD:hex4.HEX
HEX5[0] << BCD:hex5.HEX
HEX5[1] << BCD:hex5.HEX
HEX5[2] << BCD:hex5.HEX
HEX5[3] << BCD:hex5.HEX
HEX5[4] << BCD:hex5.HEX
HEX5[5] << BCD:hex5.HEX
HEX5[6] << BCD:hex5.HEX


|proc_memory_top|clock_divider:clk_div
clk_in => clk_out~reg0.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|rom_ip:instruction_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pgb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pgb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pgb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pgb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pgb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pgb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pgb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pgb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pgb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pgb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pgb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pgb1:auto_generated.address_a[11]
address_a[12] => altsyncram_pgb1:auto_generated.address_a[12]
address_a[13] => altsyncram_pgb1:auto_generated.address_a[13]
address_a[14] => altsyncram_pgb1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pgb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pgb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pgb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pgb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pgb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pgb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pgb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pgb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pgb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pgb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pgb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pgb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pgb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_pgb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_pgb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_pgb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_pgb1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5j9:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_5j9:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_b3b:mux2.result[0]
q_a[1] <= mux_b3b:mux2.result[1]
q_a[2] <= mux_b3b:mux2.result[2]
q_a[3] <= mux_b3b:mux2.result[3]
q_a[4] <= mux_b3b:mux2.result[4]
q_a[5] <= mux_b3b:mux2.result[5]
q_a[6] <= mux_b3b:mux2.result[6]
q_a[7] <= mux_b3b:mux2.result[7]
q_a[8] <= mux_b3b:mux2.result[8]
q_a[9] <= mux_b3b:mux2.result[9]
q_a[10] <= mux_b3b:mux2.result[10]
q_a[11] <= mux_b3b:mux2.result[11]
q_a[12] <= mux_b3b:mux2.result[12]
q_a[13] <= mux_b3b:mux2.result[13]
q_a[14] <= mux_b3b:mux2.result[14]
q_a[15] <= mux_b3b:mux2.result[15]


|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|decode_5j9:rden_decode
data[0] => w_anode270w[1].IN0
data[0] => w_anode284w[1].IN1
data[0] => w_anode293w[1].IN0
data[0] => w_anode302w[1].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode284w[2].IN0
data[1] => w_anode293w[2].IN1
data[1] => w_anode302w[2].IN1
eq[0] <= w_anode270w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode302w[2].DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|mux_b3b:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|proc_memory_top|proc_memory:processor
clk => clk.IN14
rst => rst.IN14
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg.OUTPUTSELECT
enable => enable_reg_A.OUTPUTSELECT
enable => enableG.OUTPUTSELECT
enable => alu_op.OUTPUTSELECT
enable => alu_op.OUTPUTSELECT
enable => alu_op.OUTPUTSELECT
enable => enable_ir.OUTPUTSELECT
enable => enable_display.OUTPUTSELECT
enable => enable_PC.OUTPUTSELECT
enable => sel.OUTPUTSELECT
enable => sel.OUTPUTSELECT
enable => sel.OUTPUTSELECT
enable => sel.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
enable => next_PC.OUTPUTSELECT
din[0] => din[0].IN2
din[1] => din[1].IN2
din[2] => din[2].IN2
din[3] => din[3].IN2
din[4] => din[4].IN2
din[5] => din[5].IN2
din[6] => din[6].IN2
din[7] => din[7].IN2
din[8] => din[8].IN2
PC[0] <= register_n:reg_PC.Q
PC[1] <= register_n:reg_PC.Q
PC[2] <= register_n:reg_PC.Q
PC[3] <= register_n:reg_PC.Q
PC[4] <= register_n:reg_PC.Q
PC[5] <= register_n:reg_PC.Q
PC[6] <= register_n:reg_PC.Q
PC[7] <= register_n:reg_PC.Q
PC[8] <= register_n:reg_PC.Q
PC[9] <= register_n:reg_PC.Q
PC[10] <= register_n:reg_PC.Q
PC[11] <= register_n:reg_PC.Q
PC[12] <= register_n:reg_PC.Q
PC[13] <= register_n:reg_PC.Q
PC[14] <= register_n:reg_PC.Q
PC[15] <= register_n:reg_PC.Q
mux_out[0] <= mux_out[0].DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1].DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3].DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4].DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5].DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6].DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7].DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out[8].DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out[9].DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out[10].DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out[11].DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out[12].DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out[13].DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out[14].DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out[15].DB_MAX_OUTPUT_PORT_TYPE
R0[0] <= R0[0].DB_MAX_OUTPUT_PORT_TYPE
R0[1] <= R0[1].DB_MAX_OUTPUT_PORT_TYPE
R0[2] <= R0[2].DB_MAX_OUTPUT_PORT_TYPE
R0[3] <= R0[3].DB_MAX_OUTPUT_PORT_TYPE
R0[4] <= R0[4].DB_MAX_OUTPUT_PORT_TYPE
R0[5] <= R0[5].DB_MAX_OUTPUT_PORT_TYPE
R0[6] <= R0[6].DB_MAX_OUTPUT_PORT_TYPE
R0[7] <= R0[7].DB_MAX_OUTPUT_PORT_TYPE
R0[8] <= R0[8].DB_MAX_OUTPUT_PORT_TYPE
R0[9] <= R0[9].DB_MAX_OUTPUT_PORT_TYPE
R0[10] <= R0[10].DB_MAX_OUTPUT_PORT_TYPE
R0[11] <= R0[11].DB_MAX_OUTPUT_PORT_TYPE
R0[12] <= R0[12].DB_MAX_OUTPUT_PORT_TYPE
R0[13] <= R0[13].DB_MAX_OUTPUT_PORT_TYPE
R0[14] <= R0[14].DB_MAX_OUTPUT_PORT_TYPE
R0[15] <= R0[15].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= R1[0].DB_MAX_OUTPUT_PORT_TYPE
R1[1] <= R1[1].DB_MAX_OUTPUT_PORT_TYPE
R1[2] <= R1[2].DB_MAX_OUTPUT_PORT_TYPE
R1[3] <= R1[3].DB_MAX_OUTPUT_PORT_TYPE
R1[4] <= R1[4].DB_MAX_OUTPUT_PORT_TYPE
R1[5] <= R1[5].DB_MAX_OUTPUT_PORT_TYPE
R1[6] <= R1[6].DB_MAX_OUTPUT_PORT_TYPE
R1[7] <= R1[7].DB_MAX_OUTPUT_PORT_TYPE
R1[8] <= R1[8].DB_MAX_OUTPUT_PORT_TYPE
R1[9] <= R1[9].DB_MAX_OUTPUT_PORT_TYPE
R1[10] <= R1[10].DB_MAX_OUTPUT_PORT_TYPE
R1[11] <= R1[11].DB_MAX_OUTPUT_PORT_TYPE
R1[12] <= R1[12].DB_MAX_OUTPUT_PORT_TYPE
R1[13] <= R1[13].DB_MAX_OUTPUT_PORT_TYPE
R1[14] <= R1[14].DB_MAX_OUTPUT_PORT_TYPE
R1[15] <= R1[15].DB_MAX_OUTPUT_PORT_TYPE
R2[0] <= R2[0].DB_MAX_OUTPUT_PORT_TYPE
R2[1] <= R2[1].DB_MAX_OUTPUT_PORT_TYPE
R2[2] <= R2[2].DB_MAX_OUTPUT_PORT_TYPE
R2[3] <= R2[3].DB_MAX_OUTPUT_PORT_TYPE
R2[4] <= R2[4].DB_MAX_OUTPUT_PORT_TYPE
R2[5] <= R2[5].DB_MAX_OUTPUT_PORT_TYPE
R2[6] <= R2[6].DB_MAX_OUTPUT_PORT_TYPE
R2[7] <= R2[7].DB_MAX_OUTPUT_PORT_TYPE
R2[8] <= R2[8].DB_MAX_OUTPUT_PORT_TYPE
R2[9] <= R2[9].DB_MAX_OUTPUT_PORT_TYPE
R2[10] <= R2[10].DB_MAX_OUTPUT_PORT_TYPE
R2[11] <= R2[11].DB_MAX_OUTPUT_PORT_TYPE
R2[12] <= R2[12].DB_MAX_OUTPUT_PORT_TYPE
R2[13] <= R2[13].DB_MAX_OUTPUT_PORT_TYPE
R2[14] <= R2[14].DB_MAX_OUTPUT_PORT_TYPE
R2[15] <= R2[15].DB_MAX_OUTPUT_PORT_TYPE
R3[0] <= R3[0].DB_MAX_OUTPUT_PORT_TYPE
R3[1] <= R3[1].DB_MAX_OUTPUT_PORT_TYPE
R3[2] <= R3[2].DB_MAX_OUTPUT_PORT_TYPE
R3[3] <= R3[3].DB_MAX_OUTPUT_PORT_TYPE
R3[4] <= R3[4].DB_MAX_OUTPUT_PORT_TYPE
R3[5] <= R3[5].DB_MAX_OUTPUT_PORT_TYPE
R3[6] <= R3[6].DB_MAX_OUTPUT_PORT_TYPE
R3[7] <= R3[7].DB_MAX_OUTPUT_PORT_TYPE
R3[8] <= R3[8].DB_MAX_OUTPUT_PORT_TYPE
R3[9] <= R3[9].DB_MAX_OUTPUT_PORT_TYPE
R3[10] <= R3[10].DB_MAX_OUTPUT_PORT_TYPE
R3[11] <= R3[11].DB_MAX_OUTPUT_PORT_TYPE
R3[12] <= R3[12].DB_MAX_OUTPUT_PORT_TYPE
R3[13] <= R3[13].DB_MAX_OUTPUT_PORT_TYPE
R3[14] <= R3[14].DB_MAX_OUTPUT_PORT_TYPE
R3[15] <= R3[15].DB_MAX_OUTPUT_PORT_TYPE
R4[0] <= R4[0].DB_MAX_OUTPUT_PORT_TYPE
R4[1] <= R4[1].DB_MAX_OUTPUT_PORT_TYPE
R4[2] <= R4[2].DB_MAX_OUTPUT_PORT_TYPE
R4[3] <= R4[3].DB_MAX_OUTPUT_PORT_TYPE
R4[4] <= R4[4].DB_MAX_OUTPUT_PORT_TYPE
R4[5] <= R4[5].DB_MAX_OUTPUT_PORT_TYPE
R4[6] <= R4[6].DB_MAX_OUTPUT_PORT_TYPE
R4[7] <= R4[7].DB_MAX_OUTPUT_PORT_TYPE
R4[8] <= R4[8].DB_MAX_OUTPUT_PORT_TYPE
R4[9] <= R4[9].DB_MAX_OUTPUT_PORT_TYPE
R4[10] <= R4[10].DB_MAX_OUTPUT_PORT_TYPE
R4[11] <= R4[11].DB_MAX_OUTPUT_PORT_TYPE
R4[12] <= R4[12].DB_MAX_OUTPUT_PORT_TYPE
R4[13] <= R4[13].DB_MAX_OUTPUT_PORT_TYPE
R4[14] <= R4[14].DB_MAX_OUTPUT_PORT_TYPE
R4[15] <= R4[15].DB_MAX_OUTPUT_PORT_TYPE
R5[0] <= R5[0].DB_MAX_OUTPUT_PORT_TYPE
R5[1] <= R5[1].DB_MAX_OUTPUT_PORT_TYPE
R5[2] <= R5[2].DB_MAX_OUTPUT_PORT_TYPE
R5[3] <= R5[3].DB_MAX_OUTPUT_PORT_TYPE
R5[4] <= R5[4].DB_MAX_OUTPUT_PORT_TYPE
R5[5] <= R5[5].DB_MAX_OUTPUT_PORT_TYPE
R5[6] <= R5[6].DB_MAX_OUTPUT_PORT_TYPE
R5[7] <= R5[7].DB_MAX_OUTPUT_PORT_TYPE
R5[8] <= R5[8].DB_MAX_OUTPUT_PORT_TYPE
R5[9] <= R5[9].DB_MAX_OUTPUT_PORT_TYPE
R5[10] <= R5[10].DB_MAX_OUTPUT_PORT_TYPE
R5[11] <= R5[11].DB_MAX_OUTPUT_PORT_TYPE
R5[12] <= R5[12].DB_MAX_OUTPUT_PORT_TYPE
R5[13] <= R5[13].DB_MAX_OUTPUT_PORT_TYPE
R5[14] <= R5[14].DB_MAX_OUTPUT_PORT_TYPE
R5[15] <= R5[15].DB_MAX_OUTPUT_PORT_TYPE
R6[0] <= R6[0].DB_MAX_OUTPUT_PORT_TYPE
R6[1] <= R6[1].DB_MAX_OUTPUT_PORT_TYPE
R6[2] <= R6[2].DB_MAX_OUTPUT_PORT_TYPE
R6[3] <= R6[3].DB_MAX_OUTPUT_PORT_TYPE
R6[4] <= R6[4].DB_MAX_OUTPUT_PORT_TYPE
R6[5] <= R6[5].DB_MAX_OUTPUT_PORT_TYPE
R6[6] <= R6[6].DB_MAX_OUTPUT_PORT_TYPE
R6[7] <= R6[7].DB_MAX_OUTPUT_PORT_TYPE
R6[8] <= R6[8].DB_MAX_OUTPUT_PORT_TYPE
R6[9] <= R6[9].DB_MAX_OUTPUT_PORT_TYPE
R6[10] <= R6[10].DB_MAX_OUTPUT_PORT_TYPE
R6[11] <= R6[11].DB_MAX_OUTPUT_PORT_TYPE
R6[12] <= R6[12].DB_MAX_OUTPUT_PORT_TYPE
R6[13] <= R6[13].DB_MAX_OUTPUT_PORT_TYPE
R6[14] <= R6[14].DB_MAX_OUTPUT_PORT_TYPE
R6[15] <= R6[15].DB_MAX_OUTPUT_PORT_TYPE
R7[0] <= R7[0].DB_MAX_OUTPUT_PORT_TYPE
R7[1] <= R7[1].DB_MAX_OUTPUT_PORT_TYPE
R7[2] <= R7[2].DB_MAX_OUTPUT_PORT_TYPE
R7[3] <= R7[3].DB_MAX_OUTPUT_PORT_TYPE
R7[4] <= R7[4].DB_MAX_OUTPUT_PORT_TYPE
R7[5] <= R7[5].DB_MAX_OUTPUT_PORT_TYPE
R7[6] <= R7[6].DB_MAX_OUTPUT_PORT_TYPE
R7[7] <= R7[7].DB_MAX_OUTPUT_PORT_TYPE
R7[8] <= R7[8].DB_MAX_OUTPUT_PORT_TYPE
R7[9] <= R7[9].DB_MAX_OUTPUT_PORT_TYPE
R7[10] <= R7[10].DB_MAX_OUTPUT_PORT_TYPE
R7[11] <= R7[11].DB_MAX_OUTPUT_PORT_TYPE
R7[12] <= R7[12].DB_MAX_OUTPUT_PORT_TYPE
R7[13] <= R7[13].DB_MAX_OUTPUT_PORT_TYPE
R7[14] <= R7[14].DB_MAX_OUTPUT_PORT_TYPE
R7[15] <= R7[15].DB_MAX_OUTPUT_PORT_TYPE
tick_out[0] <= tick_FSM:counter.tick
tick_out[1] <= tick_FSM:counter.tick
tick_out[2] <= tick_FSM:counter.tick
tick_out[3] <= tick_FSM:counter.tick
display[0] <= register_n:reg_H.Q
display[1] <= register_n:reg_H.Q
display[2] <= register_n:reg_H.Q
display[3] <= register_n:reg_H.Q
display[4] <= register_n:reg_H.Q
display[5] <= register_n:reg_H.Q
display[6] <= register_n:reg_H.Q
display[7] <= register_n:reg_H.Q
display[8] <= register_n:reg_H.Q
display[9] <= register_n:reg_H.Q
display[10] <= register_n:reg_H.Q
display[11] <= register_n:reg_H.Q
display[12] <= register_n:reg_H.Q
display[13] <= register_n:reg_H.Q
display[14] <= register_n:reg_H.Q
display[15] <= register_n:reg_H.Q


|proc_memory_top|proc_memory:processor|sign_extend:extend
in[0] => ext[0].DATAIN
in[1] => ext[1].DATAIN
in[2] => ext[2].DATAIN
in[3] => ext[3].DATAIN
in[4] => ext[4].DATAIN
in[5] => ext[5].DATAIN
in[6] => ext[6].DATAIN
in[7] => ext[7].DATAIN
in[8] => ext[8].DATAIN
in[8] => ext[15].DATAIN
in[8] => ext[14].DATAIN
in[8] => ext[13].DATAIN
in[8] => ext[12].DATAIN
in[8] => ext[11].DATAIN
in[8] => ext[10].DATAIN
in[8] => ext[9].DATAIN
ext[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
ext[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
ext[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
ext[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
ext[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
ext[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
ext[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
ext[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
ext[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[11] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[12] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[13] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[14] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
ext[15] <= in[8].DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|proc_memory:processor|register_n:reg_PC
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R0
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R1
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R2
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R3
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R4
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R5
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R6
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_R7
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_G
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_A
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_IR
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|register_n:reg_H
r_in[0] => Q.DATAB
r_in[1] => Q.DATAB
r_in[2] => Q.DATAB
r_in[3] => Q.DATAB
r_in[4] => Q.DATAB
r_in[5] => Q.DATAB
r_in[6] => Q.DATAB
r_in[7] => Q.DATAB
r_in[8] => Q.DATAB
r_in[9] => Q.DATAB
r_in[10] => Q.DATAB
r_in[11] => Q.DATAB
r_in[12] => Q.DATAB
r_in[13] => Q.DATAB
r_in[14] => Q.DATAB
r_in[15] => Q.DATAB
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT
rst => Q.OUTPUTSELECT


|proc_memory_top|proc_memory:processor|multiplexer:mux
SignExtDin[0] => Mux15.IN6
SignExtDin[1] => Mux14.IN6
SignExtDin[2] => Mux13.IN6
SignExtDin[3] => Mux12.IN6
SignExtDin[4] => Mux11.IN6
SignExtDin[5] => Mux10.IN6
SignExtDin[6] => Mux9.IN6
SignExtDin[7] => Mux8.IN6
SignExtDin[8] => Mux7.IN6
SignExtDin[9] => Mux6.IN6
SignExtDin[10] => Mux5.IN6
SignExtDin[11] => Mux4.IN6
SignExtDin[12] => Mux3.IN6
SignExtDin[13] => Mux2.IN6
SignExtDin[14] => Mux1.IN6
SignExtDin[15] => Mux0.IN6
R0[0] => Mux15.IN7
R0[1] => Mux14.IN7
R0[2] => Mux13.IN7
R0[3] => Mux12.IN7
R0[4] => Mux11.IN7
R0[5] => Mux10.IN7
R0[6] => Mux9.IN7
R0[7] => Mux8.IN7
R0[8] => Mux7.IN7
R0[9] => Mux6.IN7
R0[10] => Mux5.IN7
R0[11] => Mux4.IN7
R0[12] => Mux3.IN7
R0[13] => Mux2.IN7
R0[14] => Mux1.IN7
R0[15] => Mux0.IN7
R1[0] => Mux15.IN8
R1[1] => Mux14.IN8
R1[2] => Mux13.IN8
R1[3] => Mux12.IN8
R1[4] => Mux11.IN8
R1[5] => Mux10.IN8
R1[6] => Mux9.IN8
R1[7] => Mux8.IN8
R1[8] => Mux7.IN8
R1[9] => Mux6.IN8
R1[10] => Mux5.IN8
R1[11] => Mux4.IN8
R1[12] => Mux3.IN8
R1[13] => Mux2.IN8
R1[14] => Mux1.IN8
R1[15] => Mux0.IN8
R2[0] => Mux15.IN9
R2[1] => Mux14.IN9
R2[2] => Mux13.IN9
R2[3] => Mux12.IN9
R2[4] => Mux11.IN9
R2[5] => Mux10.IN9
R2[6] => Mux9.IN9
R2[7] => Mux8.IN9
R2[8] => Mux7.IN9
R2[9] => Mux6.IN9
R2[10] => Mux5.IN9
R2[11] => Mux4.IN9
R2[12] => Mux3.IN9
R2[13] => Mux2.IN9
R2[14] => Mux1.IN9
R2[15] => Mux0.IN9
R3[0] => Mux15.IN10
R3[1] => Mux14.IN10
R3[2] => Mux13.IN10
R3[3] => Mux12.IN10
R3[4] => Mux11.IN10
R3[5] => Mux10.IN10
R3[6] => Mux9.IN10
R3[7] => Mux8.IN10
R3[8] => Mux7.IN10
R3[9] => Mux6.IN10
R3[10] => Mux5.IN10
R3[11] => Mux4.IN10
R3[12] => Mux3.IN10
R3[13] => Mux2.IN10
R3[14] => Mux1.IN10
R3[15] => Mux0.IN10
R4[0] => Mux15.IN11
R4[1] => Mux14.IN11
R4[2] => Mux13.IN11
R4[3] => Mux12.IN11
R4[4] => Mux11.IN11
R4[5] => Mux10.IN11
R4[6] => Mux9.IN11
R4[7] => Mux8.IN11
R4[8] => Mux7.IN11
R4[9] => Mux6.IN11
R4[10] => Mux5.IN11
R4[11] => Mux4.IN11
R4[12] => Mux3.IN11
R4[13] => Mux2.IN11
R4[14] => Mux1.IN11
R4[15] => Mux0.IN11
R5[0] => Mux15.IN12
R5[1] => Mux14.IN12
R5[2] => Mux13.IN12
R5[3] => Mux12.IN12
R5[4] => Mux11.IN12
R5[5] => Mux10.IN12
R5[6] => Mux9.IN12
R5[7] => Mux8.IN12
R5[8] => Mux7.IN12
R5[9] => Mux6.IN12
R5[10] => Mux5.IN12
R5[11] => Mux4.IN12
R5[12] => Mux3.IN12
R5[13] => Mux2.IN12
R5[14] => Mux1.IN12
R5[15] => Mux0.IN12
R6[0] => Mux15.IN13
R6[1] => Mux14.IN13
R6[2] => Mux13.IN13
R6[3] => Mux12.IN13
R6[4] => Mux11.IN13
R6[5] => Mux10.IN13
R6[6] => Mux9.IN13
R6[7] => Mux8.IN13
R6[8] => Mux7.IN13
R6[9] => Mux6.IN13
R6[10] => Mux5.IN13
R6[11] => Mux4.IN13
R6[12] => Mux3.IN13
R6[13] => Mux2.IN13
R6[14] => Mux1.IN13
R6[15] => Mux0.IN13
R7[0] => Mux15.IN14
R7[1] => Mux14.IN14
R7[2] => Mux13.IN14
R7[3] => Mux12.IN14
R7[4] => Mux11.IN14
R7[5] => Mux10.IN14
R7[6] => Mux9.IN14
R7[7] => Mux8.IN14
R7[8] => Mux7.IN14
R7[9] => Mux6.IN14
R7[10] => Mux5.IN14
R7[11] => Mux4.IN14
R7[12] => Mux3.IN14
R7[13] => Mux2.IN14
R7[14] => Mux1.IN14
R7[15] => Mux0.IN14
G[0] => Mux15.IN15
G[1] => Mux14.IN15
G[2] => Mux13.IN15
G[3] => Mux12.IN15
G[4] => Mux11.IN15
G[5] => Mux10.IN15
G[6] => Mux9.IN15
G[7] => Mux8.IN15
G[8] => Mux7.IN15
G[9] => Mux6.IN15
G[10] => Mux5.IN15
G[11] => Mux4.IN15
G[12] => Mux3.IN15
G[13] => Mux2.IN15
G[14] => Mux1.IN15
G[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
Bus[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Bus[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Bus[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Bus[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Bus[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Bus[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Bus[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Bus[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Bus[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Bus[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Bus[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Bus[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Bus[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Bus[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Bus[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Bus[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|proc_memory:processor|ALU:alu
input_a[0] => Mult0.IN15
input_a[0] => Add0.IN16
input_a[0] => Add1.IN32
input_a[0] => ShiftLeft0.IN4
input_a[1] => Mult0.IN14
input_a[1] => Add0.IN15
input_a[1] => Add1.IN31
input_a[1] => ShiftLeft0.IN3
input_a[2] => Mult0.IN13
input_a[2] => Add0.IN14
input_a[2] => Add1.IN30
input_a[2] => ShiftLeft0.IN2
input_a[3] => Mult0.IN12
input_a[3] => Add0.IN13
input_a[3] => Add1.IN29
input_a[3] => ShiftLeft0.IN1
input_a[4] => Mult0.IN11
input_a[4] => Add0.IN12
input_a[4] => Add1.IN28
input_a[5] => Mult0.IN10
input_a[5] => Add0.IN11
input_a[5] => Add1.IN27
input_a[6] => Mult0.IN9
input_a[6] => Add0.IN10
input_a[6] => Add1.IN26
input_a[7] => Mult0.IN8
input_a[7] => Add0.IN9
input_a[7] => Add1.IN25
input_a[8] => Mult0.IN7
input_a[8] => Add0.IN8
input_a[8] => Add1.IN24
input_a[9] => Mult0.IN6
input_a[9] => Add0.IN7
input_a[9] => Add1.IN23
input_a[10] => Mult0.IN5
input_a[10] => Add0.IN6
input_a[10] => Add1.IN22
input_a[11] => Mult0.IN4
input_a[11] => Add0.IN5
input_a[11] => Add1.IN21
input_a[12] => Mult0.IN3
input_a[12] => Add0.IN4
input_a[12] => Add1.IN20
input_a[13] => Mult0.IN2
input_a[13] => Add0.IN3
input_a[13] => Add1.IN19
input_a[14] => Mult0.IN1
input_a[14] => Add0.IN2
input_a[14] => Add1.IN18
input_a[15] => Mult0.IN0
input_a[15] => Add0.IN1
input_a[15] => Add1.IN17
input_b[0] => Mult0.IN31
input_b[0] => Add0.IN32
input_b[0] => ShiftLeft0.IN20
input_b[0] => Add1.IN16
input_b[1] => Mult0.IN30
input_b[1] => Add0.IN31
input_b[1] => ShiftLeft0.IN19
input_b[1] => Add1.IN15
input_b[2] => Mult0.IN29
input_b[2] => Add0.IN30
input_b[2] => ShiftLeft0.IN18
input_b[2] => Add1.IN14
input_b[3] => Mult0.IN28
input_b[3] => Add0.IN29
input_b[3] => ShiftLeft0.IN17
input_b[3] => Add1.IN13
input_b[4] => Mult0.IN27
input_b[4] => Add0.IN28
input_b[4] => ShiftLeft0.IN16
input_b[4] => Add1.IN12
input_b[5] => Mult0.IN26
input_b[5] => Add0.IN27
input_b[5] => ShiftLeft0.IN15
input_b[5] => Add1.IN11
input_b[6] => Mult0.IN25
input_b[6] => Add0.IN26
input_b[6] => ShiftLeft0.IN14
input_b[6] => Add1.IN10
input_b[7] => Mult0.IN24
input_b[7] => Add0.IN25
input_b[7] => ShiftLeft0.IN13
input_b[7] => Add1.IN9
input_b[8] => Mult0.IN23
input_b[8] => Add0.IN24
input_b[8] => ShiftLeft0.IN12
input_b[8] => Add1.IN8
input_b[9] => Mult0.IN22
input_b[9] => Add0.IN23
input_b[9] => ShiftLeft0.IN11
input_b[9] => Add1.IN7
input_b[10] => Mult0.IN21
input_b[10] => Add0.IN22
input_b[10] => ShiftLeft0.IN10
input_b[10] => Add1.IN6
input_b[11] => Mult0.IN20
input_b[11] => Add0.IN21
input_b[11] => ShiftLeft0.IN9
input_b[11] => Add1.IN5
input_b[12] => Mult0.IN19
input_b[12] => Add0.IN20
input_b[12] => ShiftLeft0.IN8
input_b[12] => Add1.IN4
input_b[13] => Mult0.IN18
input_b[13] => Add0.IN19
input_b[13] => ShiftLeft0.IN7
input_b[13] => Add1.IN3
input_b[14] => Mult0.IN17
input_b[14] => Add0.IN18
input_b[14] => ShiftLeft0.IN6
input_b[14] => Add1.IN2
input_b[15] => Mult0.IN16
input_b[15] => Add0.IN17
input_b[15] => ShiftLeft0.IN5
input_b[15] => Add1.IN1
alu_op[0] => Mux0.IN5
alu_op[0] => Mux1.IN5
alu_op[0] => Mux2.IN5
alu_op[0] => Mux3.IN5
alu_op[0] => Mux4.IN5
alu_op[0] => Mux5.IN5
alu_op[0] => Mux6.IN5
alu_op[0] => Mux7.IN5
alu_op[0] => Mux8.IN5
alu_op[0] => Mux9.IN5
alu_op[0] => Mux10.IN5
alu_op[0] => Mux11.IN5
alu_op[0] => Mux12.IN5
alu_op[0] => Mux13.IN5
alu_op[0] => Mux14.IN5
alu_op[0] => Mux15.IN5
alu_op[1] => Mux0.IN4
alu_op[1] => Mux1.IN4
alu_op[1] => Mux2.IN4
alu_op[1] => Mux3.IN4
alu_op[1] => Mux4.IN4
alu_op[1] => Mux5.IN4
alu_op[1] => Mux6.IN4
alu_op[1] => Mux7.IN4
alu_op[1] => Mux8.IN4
alu_op[1] => Mux9.IN4
alu_op[1] => Mux10.IN4
alu_op[1] => Mux11.IN4
alu_op[1] => Mux12.IN4
alu_op[1] => Mux13.IN4
alu_op[1] => Mux14.IN4
alu_op[1] => Mux15.IN4
alu_op[2] => ~NO_FANOUT~
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|proc_memory:processor|tick_FSM:counter
rst => current_state.1000.ALOAD
rst => current_state.0100.ALOAD
rst => current_state.0010.ALOAD
rst => current_state.0001.ALOAD
clk => current_state.1000.CLK
clk => current_state.0100.CLK
clk => current_state.0010.CLK
clk => current_state.0001.CLK
tick[0] <= current_state.0001.DB_MAX_OUTPUT_PORT_TYPE
tick[1] <= current_state.0010.DB_MAX_OUTPUT_PORT_TYPE
tick[2] <= current_state.0100.DB_MAX_OUTPUT_PORT_TYPE
tick[3] <= current_state.1000.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|binary_to_bcd:b2b_display
binary[0] => Mod0.IN19
binary[0] => Div0.IN19
binary[1] => Mod0.IN18
binary[1] => Div0.IN18
binary[2] => Mod0.IN17
binary[2] => Div0.IN17
binary[3] => Mod0.IN16
binary[3] => Div0.IN16
binary[4] => Mod0.IN15
binary[4] => Div0.IN15
binary[5] => Mod0.IN14
binary[5] => Div0.IN14
binary[6] => Mod0.IN13
binary[6] => Div0.IN13
binary[7] => Mod0.IN12
binary[7] => Div0.IN12
binary[8] => Mod0.IN11
binary[8] => Div0.IN11
binary[9] => Mod0.IN10
binary[9] => Div0.IN10
binary[10] => Mod0.IN9
binary[10] => Div0.IN9
binary[11] => Mod0.IN8
binary[11] => Div0.IN8
binary[12] => Mod0.IN7
binary[12] => Div0.IN7
binary[13] => Mod0.IN6
binary[13] => Div0.IN6
binary[14] => Mod0.IN5
binary[14] => Div0.IN5
binary[15] => Mod0.IN4
binary[15] => Div0.IN4
ten_thousands[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
ten_thousands[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
ten_thousands[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
ten_thousands[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
thousands[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
thousands[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
thousands[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
thousands[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
hundreds[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
hundreds[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
hundreds[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
hundreds[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
tens[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
tens[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
tens[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
tens[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
ones[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|BCD:hex0
in[3] => e.IN1
in[3] => b.IN1
in[3] => d.IN1
in[3] => f.IN0
in[3] => g.IN1
in[3] => d.IN1
in[3] => c.IN1
in[3] => b.IN1
in[2] => c.IN1
in[2] => f.IN1
in[2] => g.IN1
in[2] => g.IN1
in[2] => e.IN0
in[2] => d.IN1
in[1] => e.IN1
in[1] => g.IN0
in[1] => g.IN0
in[0] => g.IN1
in[0] => g.IN1
HEX[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= e.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= g.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|BCD:hex1
in[3] => e.IN1
in[3] => b.IN1
in[3] => d.IN1
in[3] => f.IN0
in[3] => g.IN1
in[3] => d.IN1
in[3] => c.IN1
in[3] => b.IN1
in[2] => c.IN1
in[2] => f.IN1
in[2] => g.IN1
in[2] => g.IN1
in[2] => e.IN0
in[2] => d.IN1
in[1] => e.IN1
in[1] => g.IN0
in[1] => g.IN0
in[0] => g.IN1
in[0] => g.IN1
HEX[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= e.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= g.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|BCD:hex2
in[3] => e.IN1
in[3] => b.IN1
in[3] => d.IN1
in[3] => f.IN0
in[3] => g.IN1
in[3] => d.IN1
in[3] => c.IN1
in[3] => b.IN1
in[2] => c.IN1
in[2] => f.IN1
in[2] => g.IN1
in[2] => g.IN1
in[2] => e.IN0
in[2] => d.IN1
in[1] => e.IN1
in[1] => g.IN0
in[1] => g.IN0
in[0] => g.IN1
in[0] => g.IN1
HEX[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= e.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= g.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|BCD:hex3
in[3] => e.IN1
in[3] => b.IN1
in[3] => d.IN1
in[3] => f.IN0
in[3] => g.IN1
in[3] => d.IN1
in[3] => c.IN1
in[3] => b.IN1
in[2] => c.IN1
in[2] => f.IN1
in[2] => g.IN1
in[2] => g.IN1
in[2] => e.IN0
in[2] => d.IN1
in[1] => e.IN1
in[1] => g.IN0
in[1] => g.IN0
in[0] => g.IN1
in[0] => g.IN1
HEX[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= e.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= g.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|BCD:hex4
in[3] => e.IN1
in[3] => b.IN1
in[3] => d.IN1
in[3] => f.IN0
in[3] => g.IN1
in[3] => d.IN1
in[3] => c.IN1
in[3] => b.IN1
in[2] => c.IN1
in[2] => f.IN1
in[2] => g.IN1
in[2] => g.IN1
in[2] => e.IN0
in[2] => d.IN1
in[1] => e.IN1
in[1] => g.IN0
in[1] => g.IN0
in[0] => g.IN1
in[0] => g.IN1
HEX[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= e.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= g.DB_MAX_OUTPUT_PORT_TYPE


|proc_memory_top|BCD:hex5
in[3] => e.IN1
in[3] => b.IN1
in[3] => d.IN1
in[3] => f.IN0
in[3] => g.IN1
in[3] => d.IN1
in[3] => c.IN1
in[3] => b.IN1
in[2] => c.IN1
in[2] => f.IN1
in[2] => g.IN1
in[2] => g.IN1
in[2] => e.IN0
in[2] => d.IN1
in[1] => e.IN1
in[1] => g.IN0
in[1] => g.IN0
in[0] => g.IN1
in[0] => g.IN1
HEX[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= e.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= g.DB_MAX_OUTPUT_PORT_TYPE


