

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Tue Feb 26 11:52:21 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        scaler
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  109708|  109708|  109708|  109708|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.sectionDataCopy.ram     |  108001|  108001|         3|          1|          1|  108000|    yes   |
        |- xloop                          |       1|       1|         4|          -|          -|       0|    no    |
        | + yloop                         |       1|       1|         9|          -|          -|       0|    no    |
        |  ++ windowXloop                 |       0|       0|         2|          -|          -|       0|    no    |
        |   +++ windowYLoop               |       0|       0|        10|          -|          -|       0|    no    |
        |- memcpy.ram.newSectionData.gep  |    1689|    1689|         3|          1|          1|    1688|    yes   |
        +---------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (tmp_9)
	35  / (!tmp_9)
16 --> 
	17  / true
17 --> 
	18  / (tmp_16)
	14  / (!tmp_16)
18 --> 
	29  / (exitcond3)
	19  / (!exitcond3)
19 --> 
	20  / (!exitcond)
	18  / (exitcond)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	19  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	16  / true
35 --> 
	38  / (exitcond2)
	36  / (!exitcond2)
36 --> 
	37  / true
37 --> 
	35  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 43 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 44 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = zext i30 %ram1 to i64"   --->   Operation 45 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_7"   --->   Operation 46 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [7/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 47 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 48 [6/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 48 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 49 [5/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 49 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 50 [4/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 50 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 51 [3/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 51 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 52 [2/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 52 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !97"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !101"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !105"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %scaledLength) nounwind, !map !109"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !113"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:12]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:12]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:13]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:14]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scaledLength, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:15]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:16]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 108000)" [scaler/src/toplevel.cpp:18]   --->   Operation 65 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%indvar = phi i17 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 67 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %indvar, -23072"   --->   Operation 68 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 108000, i64 108000, i64 108000)"   --->   Operation 69 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (2.10ns)   --->   "%indvar_next = add i17 %indvar, 1"   --->   Operation 70 'add' 'indvar_next' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body"   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 72 [1/1] (8.75ns)   --->   "%MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)" [scaler/src/toplevel.cpp:18]   --->   Operation 72 'read' 'MAXI_addr_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 73 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind"   --->   Operation 74 'specpipeline' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_sectionDat)"   --->   Operation 75 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%indvar1 = zext i17 %indvar to i64"   --->   Operation 76 'zext' 'indvar1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sectionDataCopy_addr = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %indvar1" [scaler/src/toplevel.cpp:18]   --->   Operation 77 'getelementptr' 'sectionDataCopy_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (3.25ns)   --->   "store i32 %MAXI_addr_read, i32* %sectionDataCopy_addr, align 4" [scaler/src/toplevel.cpp:18]   --->   Operation 78 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 79 'specregionend' 'burstread_rend' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 80 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.00>
ST_12 : Operation 81 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [scaler/src/toplevel.cpp:28]   --->   Operation 81 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 82 [2/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [scaler/src/toplevel.cpp:29]   --->   Operation 82 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 13 <SV = 10> <Delay = 3.55>
ST_13 : Operation 83 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [scaler/src/toplevel.cpp:28]   --->   Operation 83 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 84 [1/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [scaler/src/toplevel.cpp:29]   --->   Operation 84 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = zext i32 %height_read to i64" [scaler/src/toplevel.cpp:35]   --->   Operation 85 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %length_read to i64" [scaler/src/toplevel.cpp:32]   --->   Operation 86 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_15 = shl i32 %length_read, 2" [scaler/src/toplevel.cpp:42]   --->   Operation 87 'shl' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_22 = sub i32 %tmp_15, %length_read" [scaler/src/toplevel.cpp:42]   --->   Operation 88 'sub' 'tmp_22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %tmp_22 to i64" [scaler/src/toplevel.cpp:42]   --->   Operation 89 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (1.76ns)   --->   "br label %1" [scaler/src/toplevel.cpp:32]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 2.77>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%windowX = phi i64 [ %x, %9 ], [ 0, %burst.rd.end ]"   --->   Operation 91 'phi' 'windowX' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i64 [ %indvars_iv_next3, %9 ], [ 8, %burst.rd.end ]" [scaler/src/toplevel.cpp:32]   --->   Operation 92 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (2.77ns)   --->   "%tmp_2 = icmp ugt i64 %indvars_iv3, %windowX" [scaler/src/toplevel.cpp:32]   --->   Operation 93 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (2.77ns)   --->   "%tmp_4 = icmp ugt i64 %indvars_iv3, %tmp_1" [scaler/src/toplevel.cpp:32]   --->   Operation 94 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i64 [ %indvars_iv_next4, %9 ], [ 7, %burst.rd.end ]" [scaler/src/toplevel.cpp:32]   --->   Operation 95 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%indvars_iv4 = phi i64 [ %indvars_iv_next2, %9 ], [ -1, %burst.rd.end ]" [scaler/src/toplevel.cpp:32]   --->   Operation 96 'phi' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%p_s = phi i7 [ %scaledX_V, %9 ], [ 0, %burst.rd.end ]"   --->   Operation 97 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%umax1 = select i1 %tmp_2, i64 %indvars_iv3, i64 %windowX" [scaler/src/toplevel.cpp:32]   --->   Operation 98 'select' 'umax1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (3.52ns) (out node of the LUT)   --->   "%tmp_3 = sub i64 %indvars_iv4, %umax1" [scaler/src/toplevel.cpp:32]   --->   Operation 99 'sub' 'tmp_3' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%umax2 = select i1 %tmp_4, i64 %indvars_iv3, i64 %tmp_1" [scaler/src/toplevel.cpp:32]   --->   Operation 100 'select' 'umax2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (3.52ns) (out node of the LUT)   --->   "%tmp_5 = sub i64 %indvars_iv1, %umax2" [scaler/src/toplevel.cpp:32]   --->   Operation 101 'sub' 'tmp_5' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (2.77ns)   --->   "%tmp_6 = icmp ugt i64 %tmp_3, %tmp_5" [scaler/src/toplevel.cpp:32]   --->   Operation 102 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (1.48ns)   --->   "%umax3 = select i1 %tmp_6, i64 %tmp_3, i64 %tmp_5" [scaler/src/toplevel.cpp:32]   --->   Operation 103 'select' 'umax3' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (2.77ns)   --->   "%tmp_9 = icmp ult i64 %windowX, %tmp_1" [scaler/src/toplevel.cpp:32]   --->   Operation 104 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (1.87ns)   --->   "%scaledX_V = add i7 %p_s, 1" [scaler/src/toplevel.cpp:68]   --->   Operation 105 'add' 'scaledX_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %2, label %burst.wr.header.preheader" [scaler/src/toplevel.cpp:32]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [scaler/src/toplevel.cpp:32]   --->   Operation 107 'specloopname' <Predicate = (tmp_9)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [scaler/src/toplevel.cpp:32]   --->   Operation 108 'specregionbegin' 'tmp_8' <Predicate = (tmp_9)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:33]   --->   Operation 109 'speclooptripcount' <Predicate = (tmp_9)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %p_s to i32" [scaler/src/toplevel.cpp:55]   --->   Operation 110 'zext' 'tmp_s' <Predicate = (tmp_9)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.76ns)   --->   "br label %3" [scaler/src/toplevel.cpp:35]   --->   Operation 111 'br' <Predicate = (tmp_9)> <Delay = 1.76>
ST_15 : Operation 112 [1/1] (8.75ns)   --->   "%MAXI_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MAXI_addr, i32 1688)" [scaler/src/toplevel.cpp:71]   --->   Operation 112 'writereq' 'MAXI_addr_wr_req' <Predicate = (!tmp_9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 113 [1/1] (1.76ns)   --->   "br label %burst.wr.header"   --->   Operation 113 'br' <Predicate = (!tmp_9)> <Delay = 1.76>

State 16 <SV = 13> <Delay = 2.77>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%windowY = phi i64 [ %y, %.critedge ], [ 0, %2 ]"   --->   Operation 114 'phi' 'windowY' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%indvars_iv7 = phi i64 [ %indvars_iv_next6, %.critedge ], [ 8, %2 ]" [scaler/src/toplevel.cpp:35]   --->   Operation 115 'phi' 'indvars_iv7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (2.77ns)   --->   "%tmp_10 = icmp ugt i64 %indvars_iv7, %windowY" [scaler/src/toplevel.cpp:35]   --->   Operation 116 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (2.77ns)   --->   "%tmp_12 = icmp ugt i64 %indvars_iv7, %tmp" [scaler/src/toplevel.cpp:35]   --->   Operation 117 'icmp' 'tmp_12' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.77>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%indvars_iv5 = phi i64 [ %indvars_iv_next7, %.critedge ], [ 7, %2 ]" [scaler/src/toplevel.cpp:35]   --->   Operation 118 'phi' 'indvars_iv5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 [ %indvars_iv_next, %.critedge ], [ -1, %2 ]" [scaler/src/toplevel.cpp:35]   --->   Operation 119 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%p_0194_1 = phi i7 [ %scaledY_V, %.critedge ], [ 0, %2 ]"   --->   Operation 120 'phi' 'p_0194_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%umax = select i1 %tmp_10, i64 %indvars_iv7, i64 %windowY" [scaler/src/toplevel.cpp:35]   --->   Operation 121 'select' 'umax' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 122 [1/1] (3.52ns) (out node of the LUT)   --->   "%tmp_11 = sub i64 %indvars_iv, %umax" [scaler/src/toplevel.cpp:35]   --->   Operation 122 'sub' 'tmp_11' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%umax4 = select i1 %tmp_12, i64 %indvars_iv7, i64 %tmp" [scaler/src/toplevel.cpp:35]   --->   Operation 123 'select' 'umax4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (3.52ns) (out node of the LUT)   --->   "%tmp_13 = sub i64 %indvars_iv5, %umax4" [scaler/src/toplevel.cpp:35]   --->   Operation 124 'sub' 'tmp_13' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (2.77ns)   --->   "%tmp_14 = icmp ugt i64 %tmp_11, %tmp_13" [scaler/src/toplevel.cpp:35]   --->   Operation 125 'icmp' 'tmp_14' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (1.48ns)   --->   "%umax5 = select i1 %tmp_14, i64 %tmp_11, i64 %tmp_13" [scaler/src/toplevel.cpp:35]   --->   Operation 126 'select' 'umax5' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (2.77ns)   --->   "%tmp_16 = icmp ult i64 %windowY, %tmp" [scaler/src/toplevel.cpp:35]   --->   Operation 127 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (1.87ns)   --->   "%scaledY_V = add i7 %p_0194_1, 1" [scaler/src/toplevel.cpp:65]   --->   Operation 128 'add' 'scaledY_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %4, label %9" [scaler/src/toplevel.cpp:35]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [scaler/src/toplevel.cpp:35]   --->   Operation 130 'specloopname' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7) nounwind" [scaler/src/toplevel.cpp:35]   --->   Operation 131 'specregionbegin' 'tmp_17' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:36]   --->   Operation 132 'speclooptripcount' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (1.76ns)   --->   "br label %5" [scaler/src/toplevel.cpp:38]   --->   Operation 133 'br' <Predicate = (tmp_16)> <Delay = 1.76>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_8) nounwind" [scaler/src/toplevel.cpp:69]   --->   Operation 134 'specregionend' 'empty_14' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (3.52ns)   --->   "%x = add i64 %windowX, 8" [scaler/src/toplevel.cpp:32]   --->   Operation 135 'add' 'x' <Predicate = (!tmp_16)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (3.52ns)   --->   "%indvars_iv_next2 = add i64 %indvars_iv4, 8" [scaler/src/toplevel.cpp:32]   --->   Operation 136 'add' 'indvars_iv_next2' <Predicate = (!tmp_16)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (3.52ns)   --->   "%indvars_iv_next3 = add i64 %indvars_iv3, 8" [scaler/src/toplevel.cpp:32]   --->   Operation 137 'add' 'indvars_iv_next3' <Predicate = (!tmp_16)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (3.52ns)   --->   "%indvars_iv_next4 = add i64 %indvars_iv1, 8" [scaler/src/toplevel.cpp:32]   --->   Operation 138 'add' 'indvars_iv_next4' <Predicate = (!tmp_16)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [scaler/src/toplevel.cpp:32]   --->   Operation 139 'br' <Predicate = (!tmp_16)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 7.28>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%rollingAverage_V_2_2 = phi i14 [ 0, %4 ], [ %rollingAverage_V_2_3, %.critedge290 ]" [scaler/src/toplevel.cpp:46]   --->   Operation 140 'phi' 'rollingAverage_V_2_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%rollingAverage_V_1_2 = phi i14 [ 0, %4 ], [ %rollingAverage_V_1_3, %.critedge290 ]" [scaler/src/toplevel.cpp:45]   --->   Operation 141 'phi' 'rollingAverage_V_1_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%rollingAverage_V_0_2 = phi i14 [ 0, %4 ], [ %rollingAverage_V_0_3, %.critedge290 ]" [scaler/src/toplevel.cpp:44]   --->   Operation 142 'phi' 'rollingAverage_V_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%windowX1 = phi i64 [ %windowX, %4 ], [ %windowX_1, %.critedge290 ]"   --->   Operation 143 'phi' 'windowX1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (3.52ns)   --->   "%tmp_28 = sub i64 %indvars_iv4, %umax3" [scaler/src/toplevel.cpp:32]   --->   Operation 144 'sub' 'tmp_28' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (2.77ns)   --->   "%exitcond3 = icmp eq i64 %windowX1, %tmp_28" [scaler/src/toplevel.cpp:38]   --->   Operation 145 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.critedge, label %6" [scaler/src/toplevel.cpp:38]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [scaler/src/toplevel.cpp:38]   --->   Operation 147 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [scaler/src/toplevel.cpp:38]   --->   Operation 148 'specregionbegin' 'tmp_36' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:39]   --->   Operation 149 'speclooptripcount' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_100 = shl i64 %windowX1, 2" [scaler/src/toplevel.cpp:42]   --->   Operation 150 'shl' 'tmp_100' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (3.52ns) (out node of the LUT)   --->   "%tmp_29 = sub i64 %tmp_100, %windowX1" [scaler/src/toplevel.cpp:42]   --->   Operation 151 'sub' 'tmp_29' <Predicate = (!exitcond3)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (1.76ns)   --->   "br label %7" [scaler/src/toplevel.cpp:40]   --->   Operation 152 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_18 : Operation 153 [2/2] (1.00ns)   --->   "%scaledLength_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %scaledLength)" [scaler/src/toplevel.cpp:55]   --->   Operation 153 'read' 'scaledLength_read' <Predicate = (exitcond3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 154 [1/1] (3.52ns)   --->   "%indvars_iv_next6 = add i64 8, %indvars_iv7" [scaler/src/toplevel.cpp:35]   --->   Operation 154 'add' 'indvars_iv_next6' <Predicate = (exitcond3)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (3.52ns)   --->   "%indvars_iv_next7 = add i64 8, %indvars_iv5" [scaler/src/toplevel.cpp:35]   --->   Operation 155 'add' 'indvars_iv_next7' <Predicate = (exitcond3)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.28>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%rollingAverage_V_2_3 = phi i14 [ %rollingAverage_V_2_2, %6 ], [ %rollingAverage_2_V, %8 ]"   --->   Operation 156 'phi' 'rollingAverage_V_2_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%rollingAverage_V_1_3 = phi i14 [ %rollingAverage_V_1_2, %6 ], [ %rollingAverage_1_V, %8 ]"   --->   Operation 157 'phi' 'rollingAverage_V_1_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%rollingAverage_V_0_3 = phi i14 [ %rollingAverage_V_0_2, %6 ], [ %rollingAverage_0_V, %8 ]"   --->   Operation 158 'phi' 'rollingAverage_V_0_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%windowY1 = phi i64 [ %windowY, %6 ], [ %windowY_1, %8 ]"   --->   Operation 159 'phi' 'windowY1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (3.52ns)   --->   "%tmp_101 = sub i64 %indvars_iv, %umax5" [scaler/src/toplevel.cpp:35]   --->   Operation 160 'sub' 'tmp_101' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (2.77ns)   --->   "%exitcond = icmp eq i64 %windowY1, %tmp_101" [scaler/src/toplevel.cpp:40]   --->   Operation 161 'icmp' 'exitcond' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.critedge290, label %8" [scaler/src/toplevel.cpp:40]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [5/5] (6.97ns)   --->   "%tmp_32 = mul i64 %windowY1, %tmp_25" [scaler/src/toplevel.cpp:42]   --->   Operation 163 'mul' 'tmp_32' <Predicate = (!exitcond)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (3.52ns)   --->   "%windowY_1 = add i64 1, %windowY1" [scaler/src/toplevel.cpp:40]   --->   Operation 164 'add' 'windowY_1' <Predicate = (!exitcond)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_36) nounwind" [scaler/src/toplevel.cpp:48]   --->   Operation 165 'specregionend' 'empty_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (3.52ns)   --->   "%windowX_1 = add i64 %windowX1, 1" [scaler/src/toplevel.cpp:38]   --->   Operation 166 'add' 'windowX_1' <Predicate = (exitcond)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "br label %5" [scaler/src/toplevel.cpp:38]   --->   Operation 167 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 6.97>
ST_20 : Operation 168 [4/5] (6.97ns)   --->   "%tmp_32 = mul i64 %windowY1, %tmp_25" [scaler/src/toplevel.cpp:42]   --->   Operation 168 'mul' 'tmp_32' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 6.97>
ST_21 : Operation 169 [3/5] (6.97ns)   --->   "%tmp_32 = mul i64 %windowY1, %tmp_25" [scaler/src/toplevel.cpp:42]   --->   Operation 169 'mul' 'tmp_32' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.97>
ST_22 : Operation 170 [2/5] (6.97ns)   --->   "%tmp_32 = mul i64 %windowY1, %tmp_25" [scaler/src/toplevel.cpp:42]   --->   Operation 170 'mul' 'tmp_32' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 6.97>
ST_23 : Operation 171 [1/5] (6.97ns)   --->   "%tmp_32 = mul i64 %windowY1, %tmp_25" [scaler/src/toplevel.cpp:42]   --->   Operation 171 'mul' 'tmp_32' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 6.07>
ST_24 : Operation 172 [1/1] (3.52ns)   --->   "%tmp_33 = add i64 %tmp_29, %tmp_32" [scaler/src/toplevel.cpp:42]   --->   Operation 172 'add' 'tmp_33' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%current = trunc i64 %tmp_33 to i32" [scaler/src/toplevel.cpp:42]   --->   Operation 173 'trunc' 'current' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i64 %tmp_33 to i2" [scaler/src/toplevel.cpp:42]   --->   Operation 174 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%adjSize3 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %tmp_33, i32 2, i32 21)" [scaler/src/toplevel.cpp:42]   --->   Operation 175 'partselect' 'adjSize3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (2.55ns)   --->   "%tmp_37 = add i32 1, %current" [scaler/src/toplevel.cpp:45]   --->   Operation 176 'add' 'tmp_37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_37 to i2" [scaler/src/toplevel.cpp:45]   --->   Operation 177 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%adjSize4 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_37, i32 2, i32 21)" [scaler/src/toplevel.cpp:45]   --->   Operation 178 'partselect' 'adjSize4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (2.55ns)   --->   "%tmp_41 = add i32 2, %current" [scaler/src/toplevel.cpp:46]   --->   Operation 179 'add' 'tmp_41' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i32 %tmp_41 to i2" [scaler/src/toplevel.cpp:46]   --->   Operation 180 'trunc' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%adjSize5 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_41, i32 2, i32 21)" [scaler/src/toplevel.cpp:46]   --->   Operation 181 'partselect' 'adjSize5' <Predicate = true> <Delay = 0.00>

State 25 <SV = 22> <Delay = 8.59>
ST_25 : Operation 182 [1/1] (2.19ns)   --->   "%mem_index_gep3 = add i20 6756, %adjSize3" [scaler/src/toplevel.cpp:42]   --->   Operation 182 'add' 'mem_index_gep3' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%adjSize104_cast = zext i20 %mem_index_gep3 to i21" [scaler/src/toplevel.cpp:42]   --->   Operation 183 'zext' 'adjSize104_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (2.44ns)   --->   "%addrCmp = icmp ult i20 %adjSize3, -6756" [scaler/src/toplevel.cpp:42]   --->   Operation 184 'icmp' 'addrCmp' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (2.44ns)   --->   "%addrCmp7 = icmp ult i20 %mem_index_gep3, 114756" [scaler/src/toplevel.cpp:42]   --->   Operation 185 'icmp' 'addrCmp7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (2.19ns)   --->   "%gepindex = add i21 -6756, %adjSize104_cast" [scaler/src/toplevel.cpp:42]   --->   Operation 186 'add' 'gepindex' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node gepindex2)   --->   "%gepindex11 = select i1 %addrCmp, i21 %gepindex, i21 107999" [scaler/src/toplevel.cpp:42]   --->   Operation 187 'select' 'gepindex11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.70ns) (out node of the LUT)   --->   "%gepindex2 = select i1 %addrCmp7, i21 %gepindex11, i21 107999" [scaler/src/toplevel.cpp:42]   --->   Operation 188 'select' 'gepindex2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%gepindex2_cast = sext i21 %gepindex2 to i64" [scaler/src/toplevel.cpp:42]   --->   Operation 189 'sext' 'gepindex2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%sectionDataCopy_addr_1 = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %gepindex2_cast" [scaler/src/toplevel.cpp:42]   --->   Operation 190 'getelementptr' 'sectionDataCopy_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [2/2] (3.25ns)   --->   "%sectionDataCopy_load = load i32* %sectionDataCopy_addr_1, align 4" [scaler/src/toplevel.cpp:42]   --->   Operation 191 'load' 'sectionDataCopy_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_25 : Operation 192 [1/1] (2.19ns)   --->   "%mem_index_gep4 = add i20 6756, %adjSize4" [scaler/src/toplevel.cpp:45]   --->   Operation 192 'add' 'mem_index_gep4' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%adjSize107_cast = zext i20 %mem_index_gep4 to i21" [scaler/src/toplevel.cpp:45]   --->   Operation 193 'zext' 'adjSize107_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (2.44ns)   --->   "%addrCmp8 = icmp ult i20 %adjSize4, -6756" [scaler/src/toplevel.cpp:45]   --->   Operation 194 'icmp' 'addrCmp8' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (2.44ns)   --->   "%addrCmp9 = icmp ult i20 %mem_index_gep4, 114756" [scaler/src/toplevel.cpp:45]   --->   Operation 195 'icmp' 'addrCmp9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 196 [1/1] (2.19ns)   --->   "%gepindex12 = add i21 -6756, %adjSize107_cast" [scaler/src/toplevel.cpp:45]   --->   Operation 196 'add' 'gepindex12' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node gepindex14)   --->   "%gepindex13 = select i1 %addrCmp8, i21 %gepindex12, i21 107999" [scaler/src/toplevel.cpp:45]   --->   Operation 197 'select' 'gepindex13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 198 [1/1] (0.70ns) (out node of the LUT)   --->   "%gepindex14 = select i1 %addrCmp9, i21 %gepindex13, i21 107999" [scaler/src/toplevel.cpp:45]   --->   Operation 198 'select' 'gepindex14' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%gepindex2113_cast = sext i21 %gepindex14 to i64" [scaler/src/toplevel.cpp:45]   --->   Operation 199 'sext' 'gepindex2113_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%sectionDataCopy_addr_2 = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %gepindex2113_cast" [scaler/src/toplevel.cpp:45]   --->   Operation 200 'getelementptr' 'sectionDataCopy_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [2/2] (3.25ns)   --->   "%sectionDataCopy_load_1 = load i32* %sectionDataCopy_addr_2, align 4" [scaler/src/toplevel.cpp:45]   --->   Operation 201 'load' 'sectionDataCopy_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>

State 26 <SV = 23> <Delay = 8.59>
ST_26 : Operation 202 [1/2] (3.25ns)   --->   "%sectionDataCopy_load = load i32* %sectionDataCopy_addr_1, align 4" [scaler/src/toplevel.cpp:42]   --->   Operation 202 'load' 'sectionDataCopy_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_103, i3 0)" [scaler/src/toplevel.cpp:42]   --->   Operation 203 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%end_pos3 = or i5 %start_pos, 7" [scaler/src/toplevel.cpp:42]   --->   Operation 204 'or' 'end_pos3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (1.36ns)   --->   "%tmp_104 = icmp ugt i5 %start_pos, %end_pos3" [scaler/src/toplevel.cpp:42]   --->   Operation 205 'icmp' 'tmp_104' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_105 = zext i5 %start_pos to i6" [scaler/src/toplevel.cpp:42]   --->   Operation 206 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_106 = zext i5 %end_pos3 to i6" [scaler/src/toplevel.cpp:42]   --->   Operation 207 'zext' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_107 = call i32 @llvm.part.select.i32(i32 %sectionDataCopy_load, i32 31, i32 0)" [scaler/src/toplevel.cpp:42]   --->   Operation 208 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (1.78ns)   --->   "%tmp_108 = sub i6 %tmp_105, %tmp_106" [scaler/src/toplevel.cpp:42]   --->   Operation 209 'sub' 'tmp_108' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_109 = xor i6 %tmp_105, 31" [scaler/src/toplevel.cpp:42]   --->   Operation 210 'xor' 'tmp_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 211 [1/1] (1.78ns)   --->   "%tmp_110 = sub i6 %tmp_106, %tmp_105" [scaler/src/toplevel.cpp:42]   --->   Operation 211 'sub' 'tmp_110' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%tmp_111 = select i1 %tmp_104, i6 %tmp_108, i6 %tmp_110" [scaler/src/toplevel.cpp:42]   --->   Operation 212 'select' 'tmp_111' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_112 = select i1 %tmp_104, i32 %tmp_107, i32 %sectionDataCopy_load" [scaler/src/toplevel.cpp:42]   --->   Operation 213 'select' 'tmp_112' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_113 = select i1 %tmp_104, i6 %tmp_109, i6 %tmp_105" [scaler/src/toplevel.cpp:42]   --->   Operation 214 'select' 'tmp_113' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_114 = sub i6 31, %tmp_111" [scaler/src/toplevel.cpp:42]   --->   Operation 215 'sub' 'tmp_114' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_115 = zext i6 %tmp_113 to i32" [scaler/src/toplevel.cpp:42]   --->   Operation 216 'zext' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_117 = lshr i32 %tmp_112, %tmp_115" [scaler/src/toplevel.cpp:42]   --->   Operation 217 'lshr' 'tmp_117' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [1/2] (3.25ns)   --->   "%sectionDataCopy_load_1 = load i32* %sectionDataCopy_addr_2, align 4" [scaler/src/toplevel.cpp:45]   --->   Operation 218 'load' 'sectionDataCopy_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%start_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_121, i3 0)" [scaler/src/toplevel.cpp:45]   --->   Operation 219 'bitconcatenate' 'start_pos4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%end_pos4 = or i5 %start_pos4, 7" [scaler/src/toplevel.cpp:45]   --->   Operation 220 'or' 'end_pos4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (1.36ns)   --->   "%tmp_122 = icmp ugt i5 %start_pos4, %end_pos4" [scaler/src/toplevel.cpp:45]   --->   Operation 221 'icmp' 'tmp_122' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_123 = zext i5 %start_pos4 to i6" [scaler/src/toplevel.cpp:45]   --->   Operation 222 'zext' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_124 = zext i5 %end_pos4 to i6" [scaler/src/toplevel.cpp:45]   --->   Operation 223 'zext' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_125 = call i32 @llvm.part.select.i32(i32 %sectionDataCopy_load_1, i32 31, i32 0)" [scaler/src/toplevel.cpp:45]   --->   Operation 224 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (1.78ns)   --->   "%tmp_126 = sub i6 %tmp_123, %tmp_124" [scaler/src/toplevel.cpp:45]   --->   Operation 225 'sub' 'tmp_126' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_127 = xor i6 %tmp_123, 31" [scaler/src/toplevel.cpp:45]   --->   Operation 226 'xor' 'tmp_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 227 [1/1] (1.78ns)   --->   "%tmp_128 = sub i6 %tmp_124, %tmp_123" [scaler/src/toplevel.cpp:45]   --->   Operation 227 'sub' 'tmp_128' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node tmp_132)   --->   "%tmp_129 = select i1 %tmp_122, i6 %tmp_126, i6 %tmp_128" [scaler/src/toplevel.cpp:45]   --->   Operation 228 'select' 'tmp_129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_130 = select i1 %tmp_122, i32 %tmp_125, i32 %sectionDataCopy_load_1" [scaler/src/toplevel.cpp:45]   --->   Operation 229 'select' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_131 = select i1 %tmp_122, i6 %tmp_127, i6 %tmp_123" [scaler/src/toplevel.cpp:45]   --->   Operation 230 'select' 'tmp_131' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 231 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_132 = sub i6 31, %tmp_129" [scaler/src/toplevel.cpp:45]   --->   Operation 231 'sub' 'tmp_132' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_133 = zext i6 %tmp_131 to i32" [scaler/src/toplevel.cpp:45]   --->   Operation 232 'zext' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_135 = lshr i32 %tmp_130, %tmp_133" [scaler/src/toplevel.cpp:45]   --->   Operation 233 'lshr' 'tmp_135' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (2.19ns)   --->   "%mem_index_gep5 = add i20 6756, %adjSize5" [scaler/src/toplevel.cpp:46]   --->   Operation 234 'add' 'mem_index_gep5' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%adjSize119_cast = zext i20 %mem_index_gep5 to i21" [scaler/src/toplevel.cpp:46]   --->   Operation 235 'zext' 'adjSize119_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (2.44ns)   --->   "%addrCmp10 = icmp ult i20 %adjSize5, -6756" [scaler/src/toplevel.cpp:46]   --->   Operation 236 'icmp' 'addrCmp10' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [1/1] (2.44ns)   --->   "%addrCmp11 = icmp ult i20 %mem_index_gep5, 114756" [scaler/src/toplevel.cpp:46]   --->   Operation 237 'icmp' 'addrCmp11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (2.19ns)   --->   "%gepindex15 = add i21 -6756, %adjSize119_cast" [scaler/src/toplevel.cpp:46]   --->   Operation 238 'add' 'gepindex15' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node gepindex17)   --->   "%gepindex16 = select i1 %addrCmp10, i21 %gepindex15, i21 107999" [scaler/src/toplevel.cpp:46]   --->   Operation 239 'select' 'gepindex16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (0.70ns) (out node of the LUT)   --->   "%gepindex17 = select i1 %addrCmp11, i21 %gepindex16, i21 107999" [scaler/src/toplevel.cpp:46]   --->   Operation 240 'select' 'gepindex17' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%gepindex2125_cast = sext i21 %gepindex17 to i64" [scaler/src/toplevel.cpp:46]   --->   Operation 241 'sext' 'gepindex2125_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%sectionDataCopy_addr_3 = getelementptr [108000 x i32]* @sectionDataCopy, i64 0, i64 %gepindex2125_cast" [scaler/src/toplevel.cpp:46]   --->   Operation 242 'getelementptr' 'sectionDataCopy_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 243 [2/2] (3.25ns)   --->   "%sectionDataCopy_load_2 = load i32* %sectionDataCopy_addr_3, align 4" [scaler/src/toplevel.cpp:46]   --->   Operation 243 'load' 'sectionDataCopy_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>

State 27 <SV = 24> <Delay = 7.67>
ST_27 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_0_V)   --->   "%tmp_116 = zext i6 %tmp_114 to i32" [scaler/src/toplevel.cpp:42]   --->   Operation 244 'zext' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_0_V)   --->   "%tmp_118 = lshr i32 -1, %tmp_116" [scaler/src/toplevel.cpp:42]   --->   Operation 245 'lshr' 'tmp_118' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_0_V)   --->   "%tmp_119 = and i32 %tmp_117, %tmp_118" [scaler/src/toplevel.cpp:42]   --->   Operation 246 'and' 'tmp_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_0_V)   --->   "%tmp_120 = trunc i32 %tmp_119 to i8" [scaler/src/toplevel.cpp:42]   --->   Operation 247 'trunc' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_0_V)   --->   "%tmp_35 = zext i8 %tmp_120 to i14" [scaler/src/toplevel.cpp:44]   --->   Operation 248 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 249 [1/1] (2.94ns) (out node of the LUT)   --->   "%rollingAverage_0_V = add i14 %tmp_35, %rollingAverage_V_0_3" [scaler/src/toplevel.cpp:44]   --->   Operation 249 'add' 'rollingAverage_0_V' <Predicate = true> <Delay = 2.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_1_V)   --->   "%tmp_134 = zext i6 %tmp_132 to i32" [scaler/src/toplevel.cpp:45]   --->   Operation 250 'zext' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_1_V)   --->   "%tmp_136 = lshr i32 -1, %tmp_134" [scaler/src/toplevel.cpp:45]   --->   Operation 251 'lshr' 'tmp_136' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_1_V)   --->   "%tmp_137 = and i32 %tmp_135, %tmp_136" [scaler/src/toplevel.cpp:45]   --->   Operation 252 'and' 'tmp_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_1_V)   --->   "%tmp_138 = trunc i32 %tmp_137 to i8" [scaler/src/toplevel.cpp:45]   --->   Operation 253 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_1_V)   --->   "%tmp_39 = zext i8 %tmp_138 to i14" [scaler/src/toplevel.cpp:45]   --->   Operation 254 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (2.94ns) (out node of the LUT)   --->   "%rollingAverage_1_V = add i14 %tmp_39, %rollingAverage_V_1_3" [scaler/src/toplevel.cpp:45]   --->   Operation 255 'add' 'rollingAverage_1_V' <Predicate = true> <Delay = 2.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/2] (3.25ns)   --->   "%sectionDataCopy_load_2 = load i32* %sectionDataCopy_addr_3, align 4" [scaler/src/toplevel.cpp:46]   --->   Operation 256 'load' 'sectionDataCopy_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%start_pos5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_139, i3 0)" [scaler/src/toplevel.cpp:46]   --->   Operation 257 'bitconcatenate' 'start_pos5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%end_pos5 = or i5 %start_pos5, 7" [scaler/src/toplevel.cpp:46]   --->   Operation 258 'or' 'end_pos5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 259 [1/1] (1.36ns)   --->   "%tmp_140 = icmp ugt i5 %start_pos5, %end_pos5" [scaler/src/toplevel.cpp:46]   --->   Operation 259 'icmp' 'tmp_140' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_141 = zext i5 %start_pos5 to i6" [scaler/src/toplevel.cpp:46]   --->   Operation 260 'zext' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_142 = zext i5 %end_pos5 to i6" [scaler/src/toplevel.cpp:46]   --->   Operation 261 'zext' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp_153)   --->   "%tmp_143 = call i32 @llvm.part.select.i32(i32 %sectionDataCopy_load_2, i32 31, i32 0)" [scaler/src/toplevel.cpp:46]   --->   Operation 262 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 263 [1/1] (1.78ns)   --->   "%tmp_144 = sub i6 %tmp_141, %tmp_142" [scaler/src/toplevel.cpp:46]   --->   Operation 263 'sub' 'tmp_144' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_153)   --->   "%tmp_145 = xor i6 %tmp_141, 31" [scaler/src/toplevel.cpp:46]   --->   Operation 264 'xor' 'tmp_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 265 [1/1] (1.78ns)   --->   "%tmp_146 = sub i6 %tmp_142, %tmp_141" [scaler/src/toplevel.cpp:46]   --->   Operation 265 'sub' 'tmp_146' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node tmp_150)   --->   "%tmp_147 = select i1 %tmp_140, i6 %tmp_144, i6 %tmp_146" [scaler/src/toplevel.cpp:46]   --->   Operation 266 'select' 'tmp_147' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node tmp_153)   --->   "%tmp_148 = select i1 %tmp_140, i32 %tmp_143, i32 %sectionDataCopy_load_2" [scaler/src/toplevel.cpp:46]   --->   Operation 267 'select' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node tmp_153)   --->   "%tmp_149 = select i1 %tmp_140, i6 %tmp_145, i6 %tmp_141" [scaler/src/toplevel.cpp:46]   --->   Operation 268 'select' 'tmp_149' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_150 = sub i6 31, %tmp_147" [scaler/src/toplevel.cpp:46]   --->   Operation 269 'sub' 'tmp_150' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node tmp_153)   --->   "%tmp_151 = zext i6 %tmp_149 to i32" [scaler/src/toplevel.cpp:46]   --->   Operation 270 'zext' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_153 = lshr i32 %tmp_148, %tmp_151" [scaler/src/toplevel.cpp:46]   --->   Operation 271 'lshr' 'tmp_153' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 2.94>
ST_28 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [scaler/src/toplevel.cpp:40]   --->   Operation 272 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [scaler/src/toplevel.cpp:40]   --->   Operation 273 'specregionbegin' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [scaler/src/toplevel.cpp:41]   --->   Operation 274 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_2_V)   --->   "%tmp_152 = zext i6 %tmp_150 to i32" [scaler/src/toplevel.cpp:46]   --->   Operation 275 'zext' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_2_V)   --->   "%tmp_154 = lshr i32 -1, %tmp_152" [scaler/src/toplevel.cpp:46]   --->   Operation 276 'lshr' 'tmp_154' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_2_V)   --->   "%tmp_155 = and i32 %tmp_153, %tmp_154" [scaler/src/toplevel.cpp:46]   --->   Operation 277 'and' 'tmp_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_2_V)   --->   "%tmp_156 = trunc i32 %tmp_155 to i8" [scaler/src/toplevel.cpp:46]   --->   Operation 278 'trunc' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node rollingAverage_2_V)   --->   "%tmp_43 = zext i8 %tmp_156 to i14" [scaler/src/toplevel.cpp:46]   --->   Operation 279 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 280 [1/1] (2.94ns) (out node of the LUT)   --->   "%rollingAverage_2_V = add i14 %tmp_43, %rollingAverage_V_2_3" [scaler/src/toplevel.cpp:46]   --->   Operation 280 'add' 'rollingAverage_2_V' <Predicate = true> <Delay = 2.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 281 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_40) nounwind" [scaler/src/toplevel.cpp:47]   --->   Operation 281 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 282 [1/1] (0.00ns)   --->   "br label %7" [scaler/src/toplevel.cpp:40]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 16> <Delay = 3.55>
ST_29 : Operation 283 [1/2] (1.00ns)   --->   "%scaledLength_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %scaledLength)" [scaler/src/toplevel.cpp:55]   --->   Operation 283 'read' 'scaledLength_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 284 [1/1] (2.55ns)   --->   "%i_op_assign = add i32 1, %scaledLength_read" [scaler/src/toplevel.cpp:55]   --->   Operation 284 'add' 'i_op_assign' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 285 [1/1] (3.52ns)   --->   "%y = add i64 8, %windowY" [scaler/src/toplevel.cpp:35]   --->   Operation 285 'add' 'y' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (3.52ns)   --->   "%indvars_iv_next = add i64 8, %indvars_iv" [scaler/src/toplevel.cpp:35]   --->   Operation 286 'add' 'indvars_iv_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 8.51>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_18 = zext i7 %p_0194_1 to i32" [scaler/src/toplevel.cpp:55]   --->   Operation 287 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (8.51ns)   --->   "%tmp_19 = mul i32 %i_op_assign, %tmp_18" [scaler/src/toplevel.cpp:55]   --->   Operation 288 'mul' 'tmp_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 6.46>
ST_31 : Operation 289 [1/1] (2.55ns)   --->   "%tmp_20 = add i32 %tmp_19, %tmp_s" [scaler/src/toplevel.cpp:55]   --->   Operation 289 'add' 'tmp_20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_30 = shl i32 %tmp_20, 2" [scaler/src/toplevel.cpp:55]   --->   Operation 290 'shl' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (2.55ns) (out node of the LUT)   --->   "%index = sub i32 %tmp_30, %tmp_20" [scaler/src/toplevel.cpp:55]   --->   Operation 291 'sub' 'index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %index to i2" [scaler/src/toplevel.cpp:55]   --->   Operation 292 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%adjSize = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %index, i32 2, i32 15)" [scaler/src/toplevel.cpp:55]   --->   Operation 293 'partselect' 'adjSize' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%start_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_31, i3 0)" [scaler/src/toplevel.cpp:55]   --->   Operation 294 'bitconcatenate' 'start_pos1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "%end_pos = or i5 %start_pos1, 7" [scaler/src/toplevel.cpp:55]   --->   Operation 295 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 296 [1/1] (1.36ns)   --->   "%tmp_34 = icmp ugt i5 %start_pos1, %end_pos" [scaler/src/toplevel.cpp:55]   --->   Operation 296 'icmp' 'tmp_34' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 8.02>
ST_32 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %rollingAverage_V_0_2, i32 6, i32 13)" [scaler/src/toplevel.cpp:57]   --->   Operation 297 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (1.81ns)   --->   "%mem_index_gep = add i14 4, %adjSize" [scaler/src/toplevel.cpp:55]   --->   Operation 298 'add' 'mem_index_gep' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%adjSize131_cast = zext i14 %mem_index_gep to i15" [scaler/src/toplevel.cpp:55]   --->   Operation 299 'zext' 'adjSize131_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (2.20ns)   --->   "%addrCmp1 = icmp ult i14 %adjSize, -4" [scaler/src/toplevel.cpp:55]   --->   Operation 300 'icmp' 'addrCmp1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 301 [1/1] (2.20ns)   --->   "%addrCmp2 = icmp ult i14 %mem_index_gep, 1692" [scaler/src/toplevel.cpp:55]   --->   Operation 301 'icmp' 'addrCmp2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [1/1] (1.81ns)   --->   "%gepindex1 = add i15 -4, %adjSize131_cast" [scaler/src/toplevel.cpp:55]   --->   Operation 302 'add' 'gepindex1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node gepindex4)   --->   "%gepindex3 = select i1 %addrCmp1, i15 %gepindex1, i15 1687" [scaler/src/toplevel.cpp:55]   --->   Operation 303 'select' 'gepindex3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 304 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex4 = select i1 %addrCmp2, i15 %gepindex3, i15 1687" [scaler/src/toplevel.cpp:55]   --->   Operation 304 'select' 'gepindex4' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 305 [1/1] (0.00ns)   --->   "%gepindex2137_cast = sext i15 %gepindex4 to i64" [scaler/src/toplevel.cpp:55]   --->   Operation 305 'sext' 'gepindex2137_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%newSectionData_addr_1 = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %gepindex2137_cast" [scaler/src/toplevel.cpp:55]   --->   Operation 306 'getelementptr' 'newSectionData_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_38 = zext i5 %start_pos1 to i6" [scaler/src/toplevel.cpp:55]   --->   Operation 307 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_42 = zext i5 %end_pos to i6" [scaler/src/toplevel.cpp:55]   --->   Operation 308 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_44 = zext i8 %tmp_21 to i32" [scaler/src/toplevel.cpp:57]   --->   Operation 309 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_45 = xor i6 %tmp_38, 31" [scaler/src/toplevel.cpp:55]   --->   Operation 310 'xor' 'tmp_45' <Predicate = (tmp_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_46 = select i1 %tmp_34, i6 %tmp_38, i6 %tmp_42" [scaler/src/toplevel.cpp:55]   --->   Operation 311 'select' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_47 = select i1 %tmp_34, i6 %tmp_42, i6 %tmp_38" [scaler/src/toplevel.cpp:55]   --->   Operation 312 'select' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_48 = select i1 %tmp_34, i6 %tmp_45, i6 %tmp_38" [scaler/src/toplevel.cpp:55]   --->   Operation 313 'select' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_49 = xor i6 %tmp_46, 31" [scaler/src/toplevel.cpp:55]   --->   Operation 314 'xor' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_50 = zext i6 %tmp_48 to i32" [scaler/src/toplevel.cpp:55]   --->   Operation 315 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_51 = zext i6 %tmp_47 to i32" [scaler/src/toplevel.cpp:55]   --->   Operation 316 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_52 = zext i6 %tmp_49 to i32" [scaler/src/toplevel.cpp:55]   --->   Operation 317 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 318 [1/1] (3.14ns) (out node of the LUT)   --->   "%tmp_53 = shl i32 %tmp_44, %tmp_50" [scaler/src/toplevel.cpp:57]   --->   Operation 318 'shl' 'tmp_53' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_54 = call i32 @llvm.part.select.i32(i32 %tmp_53, i32 31, i32 0)" [scaler/src/toplevel.cpp:57]   --->   Operation 319 'partselect' 'tmp_54' <Predicate = (tmp_34)> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_55 = select i1 %tmp_34, i32 %tmp_54, i32 %tmp_53" [scaler/src/toplevel.cpp:55]   --->   Operation 320 'select' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_56 = shl i32 -1, %tmp_51" [scaler/src/toplevel.cpp:55]   --->   Operation 321 'shl' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_57 = lshr i32 -1, %tmp_52" [scaler/src/toplevel.cpp:55]   --->   Operation 322 'lshr' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_demorgan = and i32 %tmp_56, %tmp_57" [scaler/src/toplevel.cpp:55]   --->   Operation 323 'and' 'p_demorgan' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 324 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_58 = and i32 %tmp_55, %p_demorgan" [scaler/src/toplevel.cpp:55]   --->   Operation 324 'and' 'tmp_58' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_59 = zext i2 %tmp_31 to i4" [scaler/src/toplevel.cpp:55]   --->   Operation 325 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (1.85ns)   --->   "%mask = shl i4 1, %tmp_59" [scaler/src/toplevel.cpp:55]   --->   Operation 326 'shl' 'mask' <Predicate = true> <Delay = 1.85> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %newSectionData_addr_1, i32 %tmp_58, i4 %mask)" [scaler/src/toplevel.cpp:55]   --->   Operation 327 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_32 : Operation 328 [1/1] (2.55ns)   --->   "%tmp_24 = add i32 1, %index" [scaler/src/toplevel.cpp:58]   --->   Operation 328 'add' 'tmp_24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i32 %tmp_24 to i2" [scaler/src/toplevel.cpp:58]   --->   Operation 329 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%adjSize1 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_24, i32 2, i32 15)" [scaler/src/toplevel.cpp:58]   --->   Operation 330 'partselect' 'adjSize1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%start_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_60, i3 0)" [scaler/src/toplevel.cpp:58]   --->   Operation 331 'bitconcatenate' 'start_pos2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%end_pos1 = or i5 %start_pos2, 7" [scaler/src/toplevel.cpp:58]   --->   Operation 332 'or' 'end_pos1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 333 [1/1] (1.36ns)   --->   "%tmp_61 = icmp ugt i5 %start_pos2, %end_pos1" [scaler/src/toplevel.cpp:58]   --->   Operation 333 'icmp' 'tmp_61' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 334 [1/1] (2.55ns)   --->   "%tmp_27 = add i32 2, %index" [scaler/src/toplevel.cpp:59]   --->   Operation 334 'add' 'tmp_27' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i32 %tmp_27 to i2" [scaler/src/toplevel.cpp:59]   --->   Operation 335 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%adjSize2 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_27, i32 2, i32 15)" [scaler/src/toplevel.cpp:59]   --->   Operation 336 'partselect' 'adjSize2' <Predicate = true> <Delay = 0.00>

State 33 <SV = 20> <Delay = 8.02>
ST_33 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %rollingAverage_V_1_2, i32 6, i32 13)" [scaler/src/toplevel.cpp:58]   --->   Operation 337 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 338 [1/1] (1.81ns)   --->   "%mem_index_gep1 = add i14 4, %adjSize1" [scaler/src/toplevel.cpp:58]   --->   Operation 338 'add' 'mem_index_gep1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 339 [1/1] (0.00ns)   --->   "%adjSize145_cast = zext i14 %mem_index_gep1 to i15" [scaler/src/toplevel.cpp:58]   --->   Operation 339 'zext' 'adjSize145_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 340 [1/1] (2.20ns)   --->   "%addrCmp3 = icmp ult i14 %adjSize1, -4" [scaler/src/toplevel.cpp:58]   --->   Operation 340 'icmp' 'addrCmp3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 341 [1/1] (2.20ns)   --->   "%addrCmp4 = icmp ult i14 %mem_index_gep1, 1692" [scaler/src/toplevel.cpp:58]   --->   Operation 341 'icmp' 'addrCmp4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 342 [1/1] (1.81ns)   --->   "%gepindex5 = add i15 -4, %adjSize145_cast" [scaler/src/toplevel.cpp:58]   --->   Operation 342 'add' 'gepindex5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node gepindex7)   --->   "%gepindex6 = select i1 %addrCmp3, i15 %gepindex5, i15 1687" [scaler/src/toplevel.cpp:58]   --->   Operation 343 'select' 'gepindex6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 344 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex7 = select i1 %addrCmp4, i15 %gepindex6, i15 1687" [scaler/src/toplevel.cpp:58]   --->   Operation 344 'select' 'gepindex7' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%gepindex2151_cast = sext i15 %gepindex7 to i64" [scaler/src/toplevel.cpp:58]   --->   Operation 345 'sext' 'gepindex2151_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "%newSectionData_addr_2 = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %gepindex2151_cast" [scaler/src/toplevel.cpp:58]   --->   Operation 346 'getelementptr' 'newSectionData_addr_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_62 = zext i5 %start_pos2 to i6" [scaler/src/toplevel.cpp:58]   --->   Operation 347 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_63 = zext i5 %end_pos1 to i6" [scaler/src/toplevel.cpp:58]   --->   Operation 348 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_64 = zext i8 %tmp_23 to i32" [scaler/src/toplevel.cpp:58]   --->   Operation 349 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_65 = xor i6 %tmp_62, 31" [scaler/src/toplevel.cpp:58]   --->   Operation 350 'xor' 'tmp_65' <Predicate = (tmp_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_66 = select i1 %tmp_61, i6 %tmp_62, i6 %tmp_63" [scaler/src/toplevel.cpp:58]   --->   Operation 351 'select' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_67 = select i1 %tmp_61, i6 %tmp_63, i6 %tmp_62" [scaler/src/toplevel.cpp:58]   --->   Operation 352 'select' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_68 = select i1 %tmp_61, i6 %tmp_65, i6 %tmp_62" [scaler/src/toplevel.cpp:58]   --->   Operation 353 'select' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_69 = xor i6 %tmp_66, 31" [scaler/src/toplevel.cpp:58]   --->   Operation 354 'xor' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_70 = zext i6 %tmp_68 to i32" [scaler/src/toplevel.cpp:58]   --->   Operation 355 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_71 = zext i6 %tmp_67 to i32" [scaler/src/toplevel.cpp:58]   --->   Operation 356 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_72 = zext i6 %tmp_69 to i32" [scaler/src/toplevel.cpp:58]   --->   Operation 357 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 358 [1/1] (3.14ns) (out node of the LUT)   --->   "%tmp_73 = shl i32 %tmp_64, %tmp_70" [scaler/src/toplevel.cpp:58]   --->   Operation 358 'shl' 'tmp_73' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_74 = call i32 @llvm.part.select.i32(i32 %tmp_73, i32 31, i32 0)" [scaler/src/toplevel.cpp:58]   --->   Operation 359 'partselect' 'tmp_74' <Predicate = (tmp_61)> <Delay = 0.00>
ST_33 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_75 = select i1 %tmp_61, i32 %tmp_74, i32 %tmp_73" [scaler/src/toplevel.cpp:58]   --->   Operation 360 'select' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_76 = shl i32 -1, %tmp_71" [scaler/src/toplevel.cpp:58]   --->   Operation 361 'shl' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_77 = lshr i32 -1, %tmp_72" [scaler/src/toplevel.cpp:58]   --->   Operation 362 'lshr' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 363 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_demorgan1 = and i32 %tmp_76, %tmp_77" [scaler/src/toplevel.cpp:58]   --->   Operation 363 'and' 'p_demorgan1' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 364 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_78 = and i32 %tmp_75, %p_demorgan1" [scaler/src/toplevel.cpp:58]   --->   Operation 364 'and' 'tmp_78' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_79 = zext i2 %tmp_60 to i4" [scaler/src/toplevel.cpp:58]   --->   Operation 365 'zext' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 366 [1/1] (1.85ns)   --->   "%mask1 = shl i4 1, %tmp_79" [scaler/src/toplevel.cpp:58]   --->   Operation 366 'shl' 'mask1' <Predicate = true> <Delay = 1.85> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 367 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %newSectionData_addr_2, i32 %tmp_78, i4 %mask1)" [scaler/src/toplevel.cpp:58]   --->   Operation 367 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%start_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_80, i3 0)" [scaler/src/toplevel.cpp:59]   --->   Operation 368 'bitconcatenate' 'start_pos3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%end_pos2 = or i5 %start_pos3, 7" [scaler/src/toplevel.cpp:59]   --->   Operation 369 'or' 'end_pos2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (1.36ns)   --->   "%tmp_81 = icmp ugt i5 %start_pos3, %end_pos2" [scaler/src/toplevel.cpp:59]   --->   Operation 370 'icmp' 'tmp_81' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 8.02>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1688 x i32]* @newSectionData)"   --->   Operation 371 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1688 x i32]* @newSectionData)"   --->   Operation 372 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %rollingAverage_V_2_2, i32 6, i32 13)" [scaler/src/toplevel.cpp:59]   --->   Operation 373 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 374 [1/1] (1.81ns)   --->   "%mem_index_gep2 = add i14 4, %adjSize2" [scaler/src/toplevel.cpp:59]   --->   Operation 374 'add' 'mem_index_gep2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%adjSize160_cast = zext i14 %mem_index_gep2 to i15" [scaler/src/toplevel.cpp:59]   --->   Operation 375 'zext' 'adjSize160_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (2.20ns)   --->   "%addrCmp5 = icmp ult i14 %adjSize2, -4" [scaler/src/toplevel.cpp:59]   --->   Operation 376 'icmp' 'addrCmp5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 377 [1/1] (2.20ns)   --->   "%addrCmp6 = icmp ult i14 %mem_index_gep2, 1692" [scaler/src/toplevel.cpp:59]   --->   Operation 377 'icmp' 'addrCmp6' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 378 [1/1] (1.81ns)   --->   "%gepindex8 = add i15 -4, %adjSize160_cast" [scaler/src/toplevel.cpp:59]   --->   Operation 378 'add' 'gepindex8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node gepindex10)   --->   "%gepindex9 = select i1 %addrCmp5, i15 %gepindex8, i15 1687" [scaler/src/toplevel.cpp:59]   --->   Operation 379 'select' 'gepindex9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 380 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex10 = select i1 %addrCmp6, i15 %gepindex9, i15 1687" [scaler/src/toplevel.cpp:59]   --->   Operation 380 'select' 'gepindex10' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%gepindex2166_cast = sext i15 %gepindex10 to i64" [scaler/src/toplevel.cpp:59]   --->   Operation 381 'sext' 'gepindex2166_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%newSectionData_addr_3 = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %gepindex2166_cast" [scaler/src/toplevel.cpp:59]   --->   Operation 382 'getelementptr' 'newSectionData_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_82 = zext i5 %start_pos3 to i6" [scaler/src/toplevel.cpp:59]   --->   Operation 383 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_83 = zext i5 %end_pos2 to i6" [scaler/src/toplevel.cpp:59]   --->   Operation 384 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_84 = zext i8 %tmp_26 to i32" [scaler/src/toplevel.cpp:59]   --->   Operation 385 'zext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_85 = xor i6 %tmp_82, 31" [scaler/src/toplevel.cpp:59]   --->   Operation 386 'xor' 'tmp_85' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_86 = select i1 %tmp_81, i6 %tmp_82, i6 %tmp_83" [scaler/src/toplevel.cpp:59]   --->   Operation 387 'select' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_87 = select i1 %tmp_81, i6 %tmp_83, i6 %tmp_82" [scaler/src/toplevel.cpp:59]   --->   Operation 388 'select' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_88 = select i1 %tmp_81, i6 %tmp_85, i6 %tmp_82" [scaler/src/toplevel.cpp:59]   --->   Operation 389 'select' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_89 = xor i6 %tmp_86, 31" [scaler/src/toplevel.cpp:59]   --->   Operation 390 'xor' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_90 = zext i6 %tmp_88 to i32" [scaler/src/toplevel.cpp:59]   --->   Operation 391 'zext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_91 = zext i6 %tmp_87 to i32" [scaler/src/toplevel.cpp:59]   --->   Operation 392 'zext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_92 = zext i6 %tmp_89 to i32" [scaler/src/toplevel.cpp:59]   --->   Operation 393 'zext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (3.14ns) (out node of the LUT)   --->   "%tmp_93 = shl i32 %tmp_84, %tmp_90" [scaler/src/toplevel.cpp:59]   --->   Operation 394 'shl' 'tmp_93' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_94 = call i32 @llvm.part.select.i32(i32 %tmp_93, i32 31, i32 0)" [scaler/src/toplevel.cpp:59]   --->   Operation 395 'partselect' 'tmp_94' <Predicate = (tmp_81)> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_95 = select i1 %tmp_81, i32 %tmp_94, i32 %tmp_93" [scaler/src/toplevel.cpp:59]   --->   Operation 396 'select' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_96 = shl i32 -1, %tmp_91" [scaler/src/toplevel.cpp:59]   --->   Operation 397 'shl' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan2)   --->   "%tmp_97 = lshr i32 -1, %tmp_92" [scaler/src/toplevel.cpp:59]   --->   Operation 398 'lshr' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 399 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_demorgan2 = and i32 %tmp_96, %tmp_97" [scaler/src/toplevel.cpp:59]   --->   Operation 399 'and' 'p_demorgan2' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 400 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_98 = and i32 %tmp_95, %p_demorgan2" [scaler/src/toplevel.cpp:59]   --->   Operation 400 'and' 'tmp_98' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([1688 x i32]* @newSectionData)"   --->   Operation 401 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_99 = zext i2 %tmp_80 to i4" [scaler/src/toplevel.cpp:59]   --->   Operation 402 'zext' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 403 [1/1] (1.85ns)   --->   "%mask2 = shl i4 1, %tmp_99" [scaler/src/toplevel.cpp:59]   --->   Operation 403 'shl' 'mask2' <Predicate = true> <Delay = 1.85> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 404 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %newSectionData_addr_3, i32 %tmp_98, i4 %mask2)" [scaler/src/toplevel.cpp:59]   --->   Operation 404 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>
ST_34 : Operation 405 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_17) nounwind" [scaler/src/toplevel.cpp:66]   --->   Operation 405 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "br label %3" [scaler/src/toplevel.cpp:35]   --->   Operation 406 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 13> <Delay = 3.25>
ST_35 : Operation 407 [1/1] (0.00ns)   --->   "%indvar2 = phi i11 [ %indvar_next1, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 407 'phi' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 408 [1/1] (1.88ns)   --->   "%exitcond2 = icmp eq i11 %indvar2, -360"   --->   Operation 408 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1688, i64 1688, i64 1688)"   --->   Operation 409 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 410 [1/1] (1.63ns)   --->   "%indvar_next1 = add i11 %indvar2, 1"   --->   Operation 410 'add' 'indvar_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 411 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %memcpy.tail, label %burst.wr.body"   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 412 [1/1] (0.00ns)   --->   "%indvar3 = zext i11 %indvar2 to i64"   --->   Operation 412 'zext' 'indvar3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 413 [1/1] (0.00ns)   --->   "%newSectionData_addr = getelementptr [1688 x i32]* @newSectionData, i64 0, i64 %indvar3" [scaler/src/toplevel.cpp:71]   --->   Operation 413 'getelementptr' 'newSectionData_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 414 [2/2] (3.25ns)   --->   "%newSectionData_load = load i32* %newSectionData_addr, align 4" [scaler/src/toplevel.cpp:71]   --->   Operation 414 'load' 'newSectionData_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>

State 36 <SV = 14> <Delay = 3.25>
ST_36 : Operation 415 [1/2] (3.25ns)   --->   "%newSectionData_load = load i32* %newSectionData_addr, align 4" [scaler/src/toplevel.cpp:71]   --->   Operation 415 'load' 'newSectionData_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1688> <RAM>

State 37 <SV = 15> <Delay = 8.75>
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"   --->   Operation 416 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 417 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind"   --->   Operation 417 'specpipeline' 'empty_15' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_ram_OC_new)"   --->   Operation 418 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 419 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %MAXI_addr, i32 %newSectionData_load, i4 -1)" [scaler/src/toplevel.cpp:71]   --->   Operation 419 'write' <Predicate = (!exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 420 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"   --->   Operation 420 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_37 : Operation 421 [1/1] (0.00ns)   --->   "br label %burst.wr.header"   --->   Operation 421 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 38 <SV = 14> <Delay = 8.75>
ST_38 : Operation 422 [5/5] (8.75ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [scaler/src/toplevel.cpp:71]   --->   Operation 422 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 15> <Delay = 8.75>
ST_39 : Operation 423 [4/5] (8.75ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [scaler/src/toplevel.cpp:71]   --->   Operation 423 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 16> <Delay = 8.75>
ST_40 : Operation 424 [3/5] (8.75ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [scaler/src/toplevel.cpp:71]   --->   Operation 424 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 17> <Delay = 8.75>
ST_41 : Operation 425 [2/5] (8.75ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [scaler/src/toplevel.cpp:71]   --->   Operation 425 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 426 [2/2] (0.00ns)   --->   "ret i32 1" [scaler/src/toplevel.cpp:73]   --->   Operation 426 'ret' <Predicate = true> <Delay = 0.00>

State 42 <SV = 18> <Delay = 8.75>
ST_42 : Operation 427 [1/5] (8.75ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [scaler/src/toplevel.cpp:71]   --->   Operation 427 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 428 [1/2] (0.00ns)   --->   "ret i32 1" [scaler/src/toplevel.cpp:73]   --->   Operation 428 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ram' [8]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr') [11]  (0 ns)
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:18) [24]  (8.75 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	'phi' operation ('indvar') with incoming values : ('indvar_next') [27]  (0 ns)
	'icmp' operation ('exitcond1') [28]  (2.43 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'MAXI' (scaler/src/toplevel.cpp:18) [37]  (8.75 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sectionDataCopy_addr', scaler/src/toplevel.cpp:18) [38]  (0 ns)
	'store' operation (scaler/src/toplevel.cpp:18) of variable 'MAXI_addr_read', scaler/src/toplevel.cpp:18 on array 'sectionDataCopy' [39]  (3.25 ns)

 <State 12>: 1ns
The critical path consists of the following:
	s_axi read on port 'length_r' (scaler/src/toplevel.cpp:28) [43]  (1 ns)

 <State 13>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'length_r' (scaler/src/toplevel.cpp:28) [43]  (1 ns)
	'sub' operation ('tmp_22', scaler/src/toplevel.cpp:42) [48]  (2.55 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', scaler/src/toplevel.cpp:32) [53]  (0 ns)
	'icmp' operation ('tmp_2', scaler/src/toplevel.cpp:32) [57]  (2.78 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (scaler/src/toplevel.cpp:71) [369]  (8.75 ns)

 <State 16>: 2.78ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', scaler/src/toplevel.cpp:35) [76]  (0 ns)
	'icmp' operation ('tmp_10', scaler/src/toplevel.cpp:35) [80]  (2.78 ns)

 <State 17>: 7.78ns
The critical path consists of the following:
	'phi' operation ('indvars_iv5', scaler/src/toplevel.cpp:35) with incoming values : ('indvars_iv_next7', scaler/src/toplevel.cpp:35) [75]  (0 ns)
	'sub' operation ('tmp_13', scaler/src/toplevel.cpp:35) [85]  (3.52 ns)
	'icmp' operation ('tmp_14', scaler/src/toplevel.cpp:35) [86]  (2.78 ns)
	'select' operation ('umax5', scaler/src/toplevel.cpp:35) [87]  (1.48 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tmp_28', scaler/src/toplevel.cpp:32) [101]  (3.52 ns)
	'icmp' operation ('exitcond3', scaler/src/toplevel.cpp:38) [102]  (2.78 ns)
	blocking operation 0.993 ns on control path)

 <State 19>: 7.29ns
The critical path consists of the following:
	'phi' operation ('windowY') with incoming values : ('windowY', scaler/src/toplevel.cpp:40) ('y', scaler/src/toplevel.cpp:35) [115]  (0 ns)
	'mul' operation ('tmp_32', scaler/src/toplevel.cpp:42) [123]  (6.98 ns)
	blocking operation 0.311 ns on control path)

 <State 20>: 6.98ns
The critical path consists of the following:
	'mul' operation ('tmp_32', scaler/src/toplevel.cpp:42) [123]  (6.98 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('tmp_32', scaler/src/toplevel.cpp:42) [123]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('tmp_32', scaler/src/toplevel.cpp:42) [123]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('tmp_32', scaler/src/toplevel.cpp:42) [123]  (6.98 ns)

 <State 24>: 6.07ns
The critical path consists of the following:
	'add' operation ('tmp_33', scaler/src/toplevel.cpp:42) [124]  (3.52 ns)
	'add' operation ('tmp_37', scaler/src/toplevel.cpp:45) [159]  (2.55 ns)

 <State 25>: 8.59ns
The critical path consists of the following:
	'add' operation ('mem_index_gep3', scaler/src/toplevel.cpp:42) [128]  (2.2 ns)
	'icmp' operation ('addrCmp7', scaler/src/toplevel.cpp:42) [131]  (2.44 ns)
	'select' operation ('gepindex2', scaler/src/toplevel.cpp:42) [134]  (0.704 ns)
	'getelementptr' operation ('sectionDataCopy_addr_1', scaler/src/toplevel.cpp:42) [136]  (0 ns)
	'load' operation ('sectionDataCopy_load', scaler/src/toplevel.cpp:42) on array 'sectionDataCopy' [137]  (3.25 ns)

 <State 26>: 8.59ns
The critical path consists of the following:
	'add' operation ('mem_index_gep5', scaler/src/toplevel.cpp:46) [196]  (2.2 ns)
	'icmp' operation ('addrCmp11', scaler/src/toplevel.cpp:46) [199]  (2.44 ns)
	'select' operation ('gepindex17', scaler/src/toplevel.cpp:46) [202]  (0.704 ns)
	'getelementptr' operation ('sectionDataCopy_addr_3', scaler/src/toplevel.cpp:46) [204]  (0 ns)
	'load' operation ('sectionDataCopy_load_2', scaler/src/toplevel.cpp:46) on array 'sectionDataCopy' [205]  (3.25 ns)

 <State 27>: 7.67ns
The critical path consists of the following:
	'load' operation ('sectionDataCopy_load_2', scaler/src/toplevel.cpp:46) on array 'sectionDataCopy' [205]  (3.25 ns)
	'select' operation ('tmp_148', scaler/src/toplevel.cpp:46) [216]  (0 ns)
	'lshr' operation ('tmp_153', scaler/src/toplevel.cpp:46) [221]  (4.42 ns)

 <State 28>: 2.94ns
The critical path consists of the following:
	'lshr' operation ('tmp_154', scaler/src/toplevel.cpp:46) [222]  (0 ns)
	'and' operation ('tmp_155', scaler/src/toplevel.cpp:46) [223]  (0 ns)
	'add' operation ('rollingAverage[2].V', scaler/src/toplevel.cpp:46) [226]  (2.94 ns)

 <State 29>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'scaledLength' (scaler/src/toplevel.cpp:55) [235]  (1 ns)
	'add' operation ('i_op', scaler/src/toplevel.cpp:55) [236]  (2.55 ns)

 <State 30>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_19', scaler/src/toplevel.cpp:55) [238]  (8.51 ns)

 <State 31>: 6.47ns
The critical path consists of the following:
	'add' operation ('tmp_20', scaler/src/toplevel.cpp:55) [239]  (2.55 ns)
	'sub' operation ('index', scaler/src/toplevel.cpp:55) [241]  (2.55 ns)
	'icmp' operation ('tmp_34', scaler/src/toplevel.cpp:55) [256]  (1.36 ns)

 <State 32>: 8.03ns
The critical path consists of the following:
	'add' operation ('mem_index_gep', scaler/src/toplevel.cpp:55) [245]  (1.81 ns)
	'icmp' operation ('addrCmp2', scaler/src/toplevel.cpp:55) [248]  (2.21 ns)
	'select' operation ('gepindex4', scaler/src/toplevel.cpp:55) [251]  (0.754 ns)
	'getelementptr' operation ('newSectionData_addr_1', scaler/src/toplevel.cpp:55) [253]  (0 ns)
	'store' operation (scaler/src/toplevel.cpp:55) of constant <constant:_ssdm_op_Write.bram.i32> on array 'newSectionData' [278]  (3.25 ns)

 <State 33>: 8.03ns
The critical path consists of the following:
	'add' operation ('mem_index_gep1', scaler/src/toplevel.cpp:58) [283]  (1.81 ns)
	'icmp' operation ('addrCmp4', scaler/src/toplevel.cpp:58) [286]  (2.21 ns)
	'select' operation ('gepindex7', scaler/src/toplevel.cpp:58) [289]  (0.754 ns)
	'getelementptr' operation ('newSectionData_addr_2', scaler/src/toplevel.cpp:58) [291]  (0 ns)
	'store' operation (scaler/src/toplevel.cpp:58) of constant <constant:_ssdm_op_Write.bram.i32> on array 'newSectionData' [316]  (3.25 ns)

 <State 34>: 8.03ns
The critical path consists of the following:
	'add' operation ('mem_index_gep2', scaler/src/toplevel.cpp:59) [321]  (1.81 ns)
	'icmp' operation ('addrCmp6', scaler/src/toplevel.cpp:59) [324]  (2.21 ns)
	'select' operation ('gepindex10', scaler/src/toplevel.cpp:59) [327]  (0.754 ns)
	'getelementptr' operation ('newSectionData_addr_3', scaler/src/toplevel.cpp:59) [329]  (0 ns)
	'store' operation (scaler/src/toplevel.cpp:59) of constant <constant:_ssdm_op_Write.bram.i32> on array 'newSectionData' [354]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'phi' operation ('indvar2') with incoming values : ('indvar_next1') [372]  (0 ns)
	'getelementptr' operation ('newSectionData_addr', scaler/src/toplevel.cpp:71) [382]  (0 ns)
	'load' operation ('newSectionData_load', scaler/src/toplevel.cpp:71) on array 'newSectionData' [383]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('newSectionData_load', scaler/src/toplevel.cpp:71) on array 'newSectionData' [383]  (3.25 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus write on port 'MAXI' (scaler/src/toplevel.cpp:71) [384]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (scaler/src/toplevel.cpp:71) [388]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (scaler/src/toplevel.cpp:71) [388]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (scaler/src/toplevel.cpp:71) [388]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (scaler/src/toplevel.cpp:71) [388]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (scaler/src/toplevel.cpp:71) [388]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
