<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>
time_elapsed: 0.100s
ram usage: 11076 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:13</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:60</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:60</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;b&#39; generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:61</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:61</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s SIGNED generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:62</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s SIGNED generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:62</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;b&#39; generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:63</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s SIGNED generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v:63</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s SIGNED generates 8 bits.
                                                                                            : ... In instance signed_logic_operators_bug.INST2

</pre>
</body>