#FIG 3.2
# Generated by graphviz version 3.0.0 (20220226.1711)
# Title: spi
# Pages: 1
Portrait
Center
Inches
Letter
100.00
Single
-2
1200 2
0 32 #d3d3d3
0 33 #fffffe
2 3 0 1 33 7 2 0 20 0.0 0 0 0 0 0 5
 0 29920 0 0 34760 0 34760 29920 0 29920
# s0
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 15230 80 12650 80 12650 3120 15230 3120 15230 80
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 13940 328 0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 36.0 13940 588 [CSNHigh]\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 64.0 13940 1128 bitCount <= 8'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 72.0 13940 1388 ramAddrReg <= 8'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 76.0 13940 1648 ramCLKEnReg <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 13940 1908 ramCLKReg <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 84.0 13940 2168 ramWriteEnReg <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 64.0 13940 2428 readMode <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 80.0 13940 2688 readWord <= 16'hffff\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 72.0 13940 2948 spiInWord <= 32'b0\001
# s0->s0
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  15234 1253 15333 1283 15420 1325 15491 1377 15545 1440 15578 1515 15590 1600 15585 1657 15570 1710 15546 1757 15513 1801 15473 1839 15425 1872
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 15445 1939 15234 1947 15394 1809 15445 1939
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 15840 1638 clock\001
# s1
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 12860 4100 9540 4100 9540 5320 12860 5320 12860 4100
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 11200 4348 1\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 28.0 11200 4608 CLKHigh\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 112.0 11200 5148 ramAddrReg <= spiInWord[8:1]\001
# s0->s1
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12645 2137 12358 2299 12073 2485 11800 2696 11547 2931 11324 3192 11140 3480 11110 3544 11086 3610 11067 3678 11054 3748 11045 3818 11041 3890
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 11111 3893 11050 4096 10972 3899 11111 3893
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 11850 3648 csnBuf == 1'b0\001
# s1->s0
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12220 4099 12294 4044 12368 3986 12439 3927 12509 3866 12576 3804 12640 3740 12706 3670 12770 3598 12833 3524 12895 3448 12956 3370 13015 3291
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 12961 3246 13134 3123 13075 3327 12961 3246
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 13590 3648 csnBuf == 1'b1\001
# s1->s1
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12864 4533 12965 4550 13052 4573 13122 4600 13175 4632 13209 4669 13220 4710 13215 4737 13201 4762 13179 4785 13148 4807 13109 4826 13064 4843
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13075 4913 12864 4887 13044 4776 13075 4913
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 13470 4748 clock\001
# s2
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 12870 6560 10170 6560 10170 7780 12870 7780 12870 6560
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 11520 6808 2\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 24.0 11520 7068 CLKLow\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 92.0 11520 7608 spiInWord[0] <= mosiBuf\001
# s1->s2
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  10527 5324 10465 5420 10416 5520 10382 5623 10366 5727 10371 5833 10400 5940 10435 6021 10474 6100 10518 6177 10566 6252 10618 6326 10672 6397
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 10730 6357 10807 6555 10624 6449 10730 6357
4 1 0 0 0 0 12.0 0.0000 6 12.0 136.0 12210 5848 clkBuf == 1'b0 && readMode == 1'b0\001
# s10
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 9280 6300 6720 6300 6720 8040 9280 8040 9280 6300
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 8000 6548 10\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 44.0 8000 6808 CLKHighRead\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 64.0 8000 7348 bitCount <= 8'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 76.0 8000 7608 ramCLKEnReg <= 1'b1\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 8000 7868 ramCLKReg <= 1'b0\001
# s1->s10
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  9538 5073 9357 5148 9179 5232 9006 5327 8840 5432 8684 5550 8540 5680 8481 5743 8427 5810 8377 5881 8330 5955 8288 6032 8250 6111
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 8313 6140 8173 6299 8183 6088 8313 6140
4 1 0 0 0 0 12.0 0.0000 6 12.0 64.0 9420 5848 readMode == 1'b1\001
# s2->s0
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12875 6806 13104 6707 13330 6591 13548 6457 13752 6305 13938 6133 14100 5940 14326 5548 14471 5122 14546 4674 14564 4216 14534 3760 14468 3319
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 14399 3330 14428 3120 14536 3302 14399 3330
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 15270 4748 csnBuf == 1'b1\001
# s2->s2
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12875 6936 12974 6957 13061 6986 13132 7021 13185 7063 13218 7113 13230 7170 13225 7207 13211 7242 13188 7273 13157 7301 13119 7327 13073 7349
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13086 7418 12875 7404 13049 7283 13086 7418
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 13480 7208 clock\001
# s3
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 13430 9020 10250 9020 10250 10500 13430 10500 13430 9020
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 11840 9268 3\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 20.0 11840 9528 Shift\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 108.0 11840 10068 bitCount <= bitCount + 1'b1\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 108.0 11840 10328 spiInWord <= spiInWord << 1\001
# s2->s3
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  11594 7781 11614 7939 11635 8107 11657 8280 11679 8457 11701 8633 11723 8807
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 11794 8808 11749 9015 11655 8826 11794 8808
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 12400 8568 clkBuf == 1'b1\001
# s4
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 17180 11480 8500 11480 8500 12700 17180 12700 17180 11480
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 12840 11728 4\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 32.0 12840 11988 LatchBit\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 332.0 12840 12528 readMode <= (bitCount[7:0] == 8'h10 && spiInWord[16:9] == 8'h11) ? 1'b1 :  readMode\001
# s3->s4
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  12156 10505 12212 10631 12268 10761 12326 10893 12384 11026 12441 11157 12497 11285
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 12563 11262 12579 11473 12435 11318 12563 11262
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 12650 11028 clock\001
# s4->s1
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  13217 11477 13614 10753 14030 9836 14371 8798 14544 7712 14458 6649 14020 5680 13893 5526 13749 5389 13591 5269 13421 5163 13242 5073 13055 4995
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13029 5060 12863 4929 13074 4928 13029 5060
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 14690 8568 clock\001
# s18
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 13900 13810 12020 13810 12020 14770 13900 14770 13900 13810
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 12960 14058 18\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 56.0 12960 14318 LastBitCLKHigh\001
# s4->s18
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  12873 12700 12881 12844 12889 12994 12898 13148 12906 13303 12915 13455 12923 13603
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 12993 13600 12934 13804 12853 13608 12993 13600
4 1 0 0 0 0 12.0 0.0000 6 12.0 68.0 13770 13228 bitCount == 8'h1F\001
# s5
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 14810 18080 12110 18080 12110 19300 14810 19300 14810 18080
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 13460 18328 5\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 28.0 13460 18588 LastBit\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 92.0 13460 19128 spiInWord[0] <= mosiBuf\001
# s5->s5
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  14815 18504 14914 18521 15001 18544 15072 18572 15125 18605 15158 18645 15170 18690 15165 18720 15151 18747 15128 18772 15097 18794 15059 18815 15013 18832
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 15025 18901 14815 18876 14995 18765 15025 18901
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 15420 18728 clock\001
# s6
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 14120 20280 12840 20280 12840 21240 14120 21240 14120 20280
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 13480 20528 6\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 28.0 13480 20788 Command\001
# s5->s6
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  13466 19303 13467 19427 13468 19556 13470 19688 13471 19820 13472 19951 13473 20078
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13543 20078 13475 20279 13403 20080 13543 20078
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 14160 19828 clkBuf == 1'b0\001
# s6->s0
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 19
  14123 20729 14828 20673 15647 20545 16471 20314 17193 19951 17705 19426 17900 18710 17900 12803 17900 8844 17900 6443 17900 5209 17900 4755 17900 4690 17795 4078 17508 3542 17083 3079 16565 2685 15997 2359 15424 2096
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 15391 2158 15231 2019 15443 2028 15391 2158
4 1 0 0 0 0 12.0 0.0000 6 12.0 172.0 20100 12128 csnBuf == 1'b1 && spiInWord[31:24] != 8'h10\001
# s6->s6
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  14124 20580 14220 20587 14305 20603 14377 20628 14432 20663 14467 20707 14480 20760 14475 20794 14461 20825 14438 20852 14407 20876 14369 20896 14324 20912
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 14332 20982 14124 20940 14313 20843 14332 20982
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 14730 20798 clock\001
# s7
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 11870 22220 9290 22220 9290 23960 11870 23960 11870 22220
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 10580 22468 7\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 32.0 10580 22728 WriteRam\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 76.0 10580 23268 ramCLKEnReg <= 1'b1\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 10580 23528 ramCLKReg <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 84.0 10580 23788 ramWriteEnReg <= 1'b1\001
# s6->s7
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12838 20765 12480 20789 12088 20845 11684 20944 11292 21095 10936 21311 10640 21600 10596 21662 10559 21728 10527 21796 10502 21867 10481 21940 10466 22015
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 10535 22023 10445 22215 10396 22009 10535 22023
4 1 0 0 0 0 12.0 0.0000 6 12.0 100.0 11920 21768 spiInWord[31:24] == 8'h10\001
# s8
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 12930 28100 10350 28100 10350 29840 12930 29840 12930 28100
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 11640 28348 8\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 24.0 11640 28608 CSNLow\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 76.0 11640 29148 ramCLKEnReg <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 11640 29408 ramCLKReg <= 1'b0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 84.0 11640 29668 ramWriteEnReg <= 1'b0\001
# s6->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 25
  13388 21240 13363 21340 13336 21443 13306 21549 13273 21655 13238 21759 13200 21860 13025 22303 12878 22664 12731 22977 12560 23275 12339 23591 12040 23960 11955 24039 11871 24089 11789 24127 11712 24167 11642 24226 11580 24320 11465 24713 11407 25254 11395 25893 11417 26578 11462 27260 11518 27888
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 11588 27886 11538 28092 11448 27900 11588 27886
4 1 0 0 0 0 12.0 0.0000 6 12.0 636.0 19700 24968 spiInWord[31:24] != 8'h10 && spiInWord[31:24] != 8'h11 && spiInWord[31:24] != 8'h12 && spiInWord[31:24] != 8'h13 && spiInWord[31:24] != 8'h14 && clkBuf == 1'b1\001
# s20
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 19350 25900 15650 25900 15650 27120 19350 27120 19350 25900
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 17500 26148 20\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 48.0 17500 26408 WritePWMReg0\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 128.0 17500 26948 pwmRegs[15:0] <= spiInWord[15:0]\001
# s6->s20
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 19
  14124 20915 16066 21329 18817 21929 21875 22623 24741 23315 26916 23912 27900 24320 28294 25143 27907 25576 26885 25742 25370 25768 23507 25779 21440 25900 21130 25934 20815 25971 20498 26011 20181 26054 19868 26099 19562 26144
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 19568 26214 19359 26175 19547 26076 19568 26214
4 1 0 0 0 0 12.0 0.0000 6 12.0 100.0 28320 23128 spiInWord[31:24] == 8'h12\001
# s21
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 32310 24320 28490 24320 28490 25540 32310 25540 32310 24320
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 30400 24568 21\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 48.0 30400 24828 WritePWMReg1\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 132.0 30400 25368 pwmRegs[31:16] <= spiInWord[15:0]\001
# s6->s21
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 19
  14123 20772 15458 20772 17357 20799 19668 20875 22240 21020 24922 21255 27560 21600 28056 21650 28484 21659 28866 21675 29219 21743 29564 21909 29920 22220 30123 22495 30272 22804 30373 23134 30435 23472 30465 23804 30471 24115
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 30541 24119 30464 24317 30401 24115 30541 24119
4 1 0 0 0 0 12.0 0.0000 6 12.0 100.0 30740 21768 spiInWord[31:24] == 8'h13\001
# s22
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 9530 24320 5710 24320 5710 25540 9530 25540 9530 24320
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 7620 24568 22\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 48.0 7620 24828 WritePWMReg2\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 132.0 7620 25368 pwmRegs[47:32] <= spiInWord[15:0]\001
# s6->s22
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12835 20778 12053 20793 11108 20838 10108 20927 9164 21075 8385 21294 7880 21600 7622 21965 7460 22381 7375 22825 7353 23277 7377 23714 7431 24114
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 7501 24106 7468 24315 7363 24131 7501 24106
4 1 0 0 0 0 12.0 0.0000 6 12.0 100.0 9160 21768 spiInWord[31:24] == 8'h14\001
# s9
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 11080 25900 8760 25900 8760 27120 11080 27120 11080 25900
4 1 0 1 0 0 12.0 0.0000 6 12.0 4.0 9920 26148 9\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 52.0 9920 26408 WriteRamStore\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 9920 26948 ramCLKReg <= 1'b1\001
# s7->s9
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  10413 23963 10359 24241 10302 24535 10243 24836 10184 25137 10127 25427 10074 25700
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 10143 25715 10036 25898 10005 25689 10143 25715
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 10590 24968 clock\001
# s8->s0
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 19
  12936 28942 16061 28890 20278 28753 24847 28490 29027 28059 32078 27420 33260 26530 33260 17329 33260 11161 33260 7420 33260 5499 33260 4791 33260 4690 32254 3861 29645 3172 26046 2617 22069 2191 18327 1888 15433 1700
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 15426 1770 15230 1688 15434 1630 15426 1770
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 33970 15428 csnBuf == 1'b1\001
# s8->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  12934 28734 13033 28755 13120 28783 13191 28818 13245 28861 13278 28912 13290 28970 13285 29008 13271 29043 13248 29075 13217 29104 13178 29129 13132 29152
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13145 29221 12934 29206 13108 29086 13145 29221
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 13540 29008 clock\001
# s9->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  10341 27122 10430 27247 10523 27378 10619 27514 10717 27652 10816 27791 10915 27930
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 10976 27895 11035 28099 10862 27977 10976 27895
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 11030 27648 clock\001
# s15
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 8520 9150 6200 9150 6200 10370 8520 10370 8520 9150
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 7360 9398 15\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 48.0 7360 9658 ReadRaiseCLK\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 7360 10198 ramCLKReg <= 1'b1\001
# s10->s15
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  7785 8046 7748 8194 7710 8346 7672 8499 7633 8651 7596 8801 7559 8947
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 7625 8971 7509 9147 7490 8936 7625 8971
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 7930 8568 clock\001
# s11
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 9000 15880 4960 15880 4960 17100 9000 17100 9000 15880
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 6980 16128 11\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 52.0 6980 16388 LatchReadWord\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 140.0 6980 16928 readWord[15:0] <= ramReadData[15:0]\001
# s11->s11
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  9003 16321 9105 16339 9192 16361 9263 16388 9316 16418 9349 16452 9360 16490 9355 16515 9341 16538 9319 16560 9288 16580 9250 16598 9204 16615
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 9213 16684 9003 16659 9183 16548 9213 16684
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 9610 16528 clock\001
# s12
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 5260 18210 3540 18210 3540 19170 5260 19170 5260 18210
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 4400 18458 12\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 40.0 4400 18718 CLKLowRead\001
# s11->s12
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  6275 17100 6089 17256 5895 17418 5697 17584 5498 17751 5304 17914 5117 18070
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 5155 18129 4957 18204 5065 18022 5155 18129
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 6560 17628 clkBuf == 1'b0\001
# s12->s0
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 19
  4400 18207 4400 17970 4400 17702 4400 17414 4400 17113 4400 16808 4400 16510 4400 11530 4400 8192 4400 6168 4400 5128 4400 4745 4400 4690 4809 3920 5887 3272 7412 2742 9161 2322 10911 2006 12439 1788
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 12436 1718 12643 1762 12454 1857 12436 1718
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 5110 11028 csnBuf == 1'b1\001
# s12->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 19
  4591 19177 4667 19396 4742 19641 4811 19905 4868 20181 4906 20462 4920 20740 4920 20767 4920 20954 4920 21464 4920 22456 4920 24091 4920 26530 5170 27051 5835 27511 6790 27908 7910 28242 9070 28513 10145 28720
 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 10159 28651 10344 28754 10135 28789 10159 28651
4 1 0 0 0 0 12.0 0.0000 6 12.0 88.0 5980 23128 bitCount[7:0] == 8'h10\001
# s12->s12
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  5261 18491 5359 18503 5446 18524 5518 18552 5573 18590 5608 18636 5620 18690 5615 18726 5600 18758 5576 18787 5544 18812 5504 18834 5458 18852
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 5470 18921 5261 18889 5445 18784 5470 18921
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 5870 18728 clock\001
# s14
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 2280 20280 80 20280 80 21240 2280 21240 2280 20280
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 1180 20528 14\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 60.0 1180 20788 CLKHighReadLoop\001
# s12->s14
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  3540 18982 3318 19067 3087 19164 2853 19272 2620 19390 2394 19520 2180 19660 2088 19728 1998 19802 1910 19880 1825 19961 1743 20044 1665 20127
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 1717 20174 1533 20278 1612 20081 1717 20174
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 2880 19828 clkBuf == 1'b1\001
# s13
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 3960 22350 840 22350 840 23830 3960 23830 3960 22350
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 2400 22598 13\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 36.0 2400 22858 ShiftRead\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 108.0 2400 23398 bitCount <= bitCount + 1'b1\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 100.0 2400 23658 readWord <= readWord << 1\001
# s13->s12
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  2946 22346 2999 22268 3050 22187 3101 22106 3149 22024 3196 21942 3240 21860 3446 21436 3637 20995 3811 20553 3965 20125 4099 19726 4210 19372
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 4145 19345 4270 19174 4279 19386 4145 19345
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 4150 20798 clock\001
# s14->s13
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  1427 21243 1500 21381 1579 21529 1662 21684 1747 21844 1832 22004 1917 22164
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 1982 22136 2014 22346 1858 22202 1982 22136
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 2460 21768 clkBuf == 1'b0\001
# s14->s14
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  2281 20589 2381 20602 2468 20621 2539 20647 2594 20678 2628 20716 2640 20760 2635 20789 2621 20815 2597 20839 2566 20860 2526 20879 2480 20895
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 2491 20964 2281 20931 2466 20827 2491 20964
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 2890 20798 clock\001
# s16
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 8140 11480 5820 11480 5820 12700 8140 12700 8140 11480
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 6980 11728 16\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 48.0 6980 11988 ReadLowerCLK\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 6980 12528 ramCLKReg <= 1'b0\001
# s15->s16
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  7261 10376 7238 10518 7213 10667 7187 10820 7162 10974 7136 11128 7111 11279
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 7180 11291 7078 11477 7042 11269 7180 11291
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 7430 11028 clock\001
# s17
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 8140 13680 5820 13680 5820 14900 8140 14900 8140 13680
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 6980 13928 17\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 52.0 6980 14188 ReadRaiseCLK2\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 68.0 6980 14728 ramCLKReg <= 1'b1\001
# s16->s17
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  6980 12700 6980 12821 6980 12947 6980 13077 6980 13207 6980 13338 6980 13466
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 7050 13473 6980 13673 6910 13473 7050 13473
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 7230 13228 clock\001
# s17->s11
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  6980 14900 6980 15021 6980 15147 6980 15277 6980 15407 6980 15538 6980 15666
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 7050 15673 6980 15873 6910 15673 7050 15673
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 7230 15428 clock\001
# s18->s18
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  13901 14093 14000 14106 14086 14127 14158 14156 14213 14193 14248 14238 14260 14290 14255 14325 14240 14356 14217 14384 14185 14409 14145 14430 14099 14449
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 14110 14518 13901 14487 14084 14380 14110 14518
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 14510 14328 clock\001
# s19
2 3 0 1 0 7 1 0 -1 0.0 0 0 0 0 0 5
 14080 16010 12200 16010 12200 16970 14080 16970 14080 16010
4 1 0 1 0 0 12.0 0.0000 6 12.0 8.0 13140 16258 19\001
4 1 0 1 0 0 12.0 0.0000 6 12.0 52.0 13140 16518 LastBitCLKLow\001
# s18->s19
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  12999 14773 13012 14930 13026 15098 13040 15273 13055 15452 13070 15628 13084 15799
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13155 15802 13101 16007 13015 15814 13155 15802
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 13780 15428 clkBuf == 1'b0\001
# s19->s5
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  13209 16973 13229 17110 13250 17256 13273 17408 13296 17563 13319 17719 13342 17873
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13412 17868 13372 18076 13273 17888 13412 17868
4 1 0 0 0 0 12.0 0.0000 6 12.0 56.0 14000 17628 clkBuf == 1'b1\001
# s19->s19
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  14081 16293 14180 16306 14266 16327 14338 16356 14393 16393 14428 16438 14440 16490 14435 16525 14420 16556 14397 16584 14365 16609 14325 16630 14279 16649
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 14290 16718 14081 16687 14264 16580 14290 16718
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 14690 16528 clock\001
# s20->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 7
  16066 27122 15602 27314 15108 27518 14601 27727 14092 27937 13596 28142 13127 28336
 0 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13150 28402 12939 28414 13097 28273 13150 28402
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 15330 27648 clock\001
# s21->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  28488 25523 28477 25526 28465 25529 28454 25531 28443 25534 28431 25537 28420 25540 25551 26223 22628 26863 19787 27446 17167 27955 14905 28376 13138 28692
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 13142 28762 12933 28728 13118 28624 13142 28762
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 27050 26548 clock\001
# s22->s8
3 4 0 1 0 0 0 0 -1 0.0 0 0 0 13
  7612 25541 7630 25790 7666 26059 7725 26338 7810 26614 7927 26879 8080 27120 8361 27437 8683 27719 9035 27966 9404 28182 9780 28366 10151 28522
 0 1 1 1 1 1 1 1 1 1 1 1 0
2 3 0 1 0 0 0 0 20 0.0 0 0 0 0 0 4
 10181 28458 10344 28594 10132 28589 10181 28458
4 1 0 0 0 0 12.0 0.0000 6 12.0 20.0 8330 26548 clock\001
# end of FIG file
