{
  "module_name": "xgbe-common.h",
  "hash_id": "9fcd17997cf3c848a35775031aa61216182f0761651d85610169cf8ca0573f4d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/amd/xgbe/xgbe-common.h",
  "human_readable_source": " \n\n#ifndef __XGBE_COMMON_H__\n#define __XGBE_COMMON_H__\n\n \n#define DMA_MR\t\t\t\t0x3000\n#define DMA_SBMR\t\t\t0x3004\n#define DMA_ISR\t\t\t\t0x3008\n#define DMA_AXIARCR\t\t\t0x3010\n#define DMA_AXIAWCR\t\t\t0x3018\n#define DMA_AXIAWARCR\t\t\t0x301c\n#define DMA_DSR0\t\t\t0x3020\n#define DMA_DSR1\t\t\t0x3024\n#define DMA_TXEDMACR\t\t\t0x3040\n#define DMA_RXEDMACR\t\t\t0x3044\n\n \n#define DMA_ISR_MACIS_INDEX\t\t17\n#define DMA_ISR_MACIS_WIDTH\t\t1\n#define DMA_ISR_MTLIS_INDEX\t\t16\n#define DMA_ISR_MTLIS_WIDTH\t\t1\n#define DMA_MR_INTM_INDEX\t\t12\n#define DMA_MR_INTM_WIDTH\t\t2\n#define DMA_MR_SWR_INDEX\t\t0\n#define DMA_MR_SWR_WIDTH\t\t1\n#define DMA_RXEDMACR_RDPS_INDEX\t\t0\n#define DMA_RXEDMACR_RDPS_WIDTH\t\t3\n#define DMA_SBMR_AAL_INDEX\t\t12\n#define DMA_SBMR_AAL_WIDTH\t\t1\n#define DMA_SBMR_EAME_INDEX\t\t11\n#define DMA_SBMR_EAME_WIDTH\t\t1\n#define DMA_SBMR_BLEN_INDEX\t\t1\n#define DMA_SBMR_BLEN_WIDTH\t\t7\n#define DMA_SBMR_RD_OSR_LMT_INDEX\t16\n#define DMA_SBMR_RD_OSR_LMT_WIDTH\t6\n#define DMA_SBMR_UNDEF_INDEX\t\t0\n#define DMA_SBMR_UNDEF_WIDTH\t\t1\n#define DMA_SBMR_WR_OSR_LMT_INDEX\t24\n#define DMA_SBMR_WR_OSR_LMT_WIDTH\t6\n#define DMA_TXEDMACR_TDPS_INDEX\t\t0\n#define DMA_TXEDMACR_TDPS_WIDTH\t\t3\n\n \n#define DMA_SBMR_BLEN_256\t\t256\n#define DMA_SBMR_BLEN_128\t\t128\n#define DMA_SBMR_BLEN_64\t\t64\n#define DMA_SBMR_BLEN_32\t\t32\n#define DMA_SBMR_BLEN_16\t\t16\n#define DMA_SBMR_BLEN_8\t\t\t8\n#define DMA_SBMR_BLEN_4\t\t\t4\n#define DMA_DSR_RPS_WIDTH\t\t4\n#define DMA_DSR_TPS_WIDTH\t\t4\n#define DMA_DSR_Q_WIDTH\t\t\t(DMA_DSR_RPS_WIDTH + DMA_DSR_TPS_WIDTH)\n#define DMA_DSR0_RPS_START\t\t8\n#define DMA_DSR0_TPS_START\t\t12\n#define DMA_DSRX_FIRST_QUEUE\t\t3\n#define DMA_DSRX_INC\t\t\t4\n#define DMA_DSRX_QPR\t\t\t4\n#define DMA_DSRX_RPS_START\t\t0\n#define DMA_DSRX_TPS_START\t\t4\n#define DMA_TPS_STOPPED\t\t\t0x00\n#define DMA_TPS_SUSPENDED\t\t0x06\n\n \n#define DMA_CH_BASE\t\t\t0x3100\n#define DMA_CH_INC\t\t\t0x80\n\n#define DMA_CH_CR\t\t\t0x00\n#define DMA_CH_TCR\t\t\t0x04\n#define DMA_CH_RCR\t\t\t0x08\n#define DMA_CH_TDLR_HI\t\t\t0x10\n#define DMA_CH_TDLR_LO\t\t\t0x14\n#define DMA_CH_RDLR_HI\t\t\t0x18\n#define DMA_CH_RDLR_LO\t\t\t0x1c\n#define DMA_CH_TDTR_LO\t\t\t0x24\n#define DMA_CH_RDTR_LO\t\t\t0x2c\n#define DMA_CH_TDRLR\t\t\t0x30\n#define DMA_CH_RDRLR\t\t\t0x34\n#define DMA_CH_IER\t\t\t0x38\n#define DMA_CH_RIWT\t\t\t0x3c\n#define DMA_CH_CATDR_LO\t\t\t0x44\n#define DMA_CH_CARDR_LO\t\t\t0x4c\n#define DMA_CH_CATBR_HI\t\t\t0x50\n#define DMA_CH_CATBR_LO\t\t\t0x54\n#define DMA_CH_CARBR_HI\t\t\t0x58\n#define DMA_CH_CARBR_LO\t\t\t0x5c\n#define DMA_CH_SR\t\t\t0x60\n\n \n#define DMA_CH_CR_PBLX8_INDEX\t\t16\n#define DMA_CH_CR_PBLX8_WIDTH\t\t1\n#define DMA_CH_CR_SPH_INDEX\t\t24\n#define DMA_CH_CR_SPH_WIDTH\t\t1\n#define DMA_CH_IER_AIE20_INDEX\t\t15\n#define DMA_CH_IER_AIE20_WIDTH\t\t1\n#define DMA_CH_IER_AIE_INDEX\t\t14\n#define DMA_CH_IER_AIE_WIDTH\t\t1\n#define DMA_CH_IER_FBEE_INDEX\t\t12\n#define DMA_CH_IER_FBEE_WIDTH\t\t1\n#define DMA_CH_IER_NIE20_INDEX\t\t16\n#define DMA_CH_IER_NIE20_WIDTH\t\t1\n#define DMA_CH_IER_NIE_INDEX\t\t15\n#define DMA_CH_IER_NIE_WIDTH\t\t1\n#define DMA_CH_IER_RBUE_INDEX\t\t7\n#define DMA_CH_IER_RBUE_WIDTH\t\t1\n#define DMA_CH_IER_RIE_INDEX\t\t6\n#define DMA_CH_IER_RIE_WIDTH\t\t1\n#define DMA_CH_IER_RSE_INDEX\t\t8\n#define DMA_CH_IER_RSE_WIDTH\t\t1\n#define DMA_CH_IER_TBUE_INDEX\t\t2\n#define DMA_CH_IER_TBUE_WIDTH\t\t1\n#define DMA_CH_IER_TIE_INDEX\t\t0\n#define DMA_CH_IER_TIE_WIDTH\t\t1\n#define DMA_CH_IER_TXSE_INDEX\t\t1\n#define DMA_CH_IER_TXSE_WIDTH\t\t1\n#define DMA_CH_RCR_PBL_INDEX\t\t16\n#define DMA_CH_RCR_PBL_WIDTH\t\t6\n#define DMA_CH_RCR_RBSZ_INDEX\t\t1\n#define DMA_CH_RCR_RBSZ_WIDTH\t\t14\n#define DMA_CH_RCR_SR_INDEX\t\t0\n#define DMA_CH_RCR_SR_WIDTH\t\t1\n#define DMA_CH_RIWT_RWT_INDEX\t\t0\n#define DMA_CH_RIWT_RWT_WIDTH\t\t8\n#define DMA_CH_SR_FBE_INDEX\t\t12\n#define DMA_CH_SR_FBE_WIDTH\t\t1\n#define DMA_CH_SR_RBU_INDEX\t\t7\n#define DMA_CH_SR_RBU_WIDTH\t\t1\n#define DMA_CH_SR_RI_INDEX\t\t6\n#define DMA_CH_SR_RI_WIDTH\t\t1\n#define DMA_CH_SR_RPS_INDEX\t\t8\n#define DMA_CH_SR_RPS_WIDTH\t\t1\n#define DMA_CH_SR_TBU_INDEX\t\t2\n#define DMA_CH_SR_TBU_WIDTH\t\t1\n#define DMA_CH_SR_TI_INDEX\t\t0\n#define DMA_CH_SR_TI_WIDTH\t\t1\n#define DMA_CH_SR_TPS_INDEX\t\t1\n#define DMA_CH_SR_TPS_WIDTH\t\t1\n#define DMA_CH_TCR_OSP_INDEX\t\t4\n#define DMA_CH_TCR_OSP_WIDTH\t\t1\n#define DMA_CH_TCR_PBL_INDEX\t\t16\n#define DMA_CH_TCR_PBL_WIDTH\t\t6\n#define DMA_CH_TCR_ST_INDEX\t\t0\n#define DMA_CH_TCR_ST_WIDTH\t\t1\n#define DMA_CH_TCR_TSE_INDEX\t\t12\n#define DMA_CH_TCR_TSE_WIDTH\t\t1\n\n \n#define DMA_OSP_DISABLE\t\t\t0x00\n#define DMA_OSP_ENABLE\t\t\t0x01\n#define DMA_PBL_1\t\t\t1\n#define DMA_PBL_2\t\t\t2\n#define DMA_PBL_4\t\t\t4\n#define DMA_PBL_8\t\t\t8\n#define DMA_PBL_16\t\t\t16\n#define DMA_PBL_32\t\t\t32\n#define DMA_PBL_64\t\t\t64       \n#define DMA_PBL_128\t\t\t128      \n#define DMA_PBL_256\t\t\t256      \n#define DMA_PBL_X8_DISABLE\t\t0x00\n#define DMA_PBL_X8_ENABLE\t\t0x01\n\n \n#define MAC_TCR\t\t\t\t0x0000\n#define MAC_RCR\t\t\t\t0x0004\n#define MAC_PFR\t\t\t\t0x0008\n#define MAC_WTR\t\t\t\t0x000c\n#define MAC_HTR0\t\t\t0x0010\n#define MAC_VLANTR\t\t\t0x0050\n#define MAC_VLANHTR\t\t\t0x0058\n#define MAC_VLANIR\t\t\t0x0060\n#define MAC_IVLANIR\t\t\t0x0064\n#define MAC_RETMR\t\t\t0x006c\n#define MAC_Q0TFCR\t\t\t0x0070\n#define MAC_RFCR\t\t\t0x0090\n#define MAC_RQC0R\t\t\t0x00a0\n#define MAC_RQC1R\t\t\t0x00a4\n#define MAC_RQC2R\t\t\t0x00a8\n#define MAC_RQC3R\t\t\t0x00ac\n#define MAC_ISR\t\t\t\t0x00b0\n#define MAC_IER\t\t\t\t0x00b4\n#define MAC_RTSR\t\t\t0x00b8\n#define MAC_PMTCSR\t\t\t0x00c0\n#define MAC_RWKPFR\t\t\t0x00c4\n#define MAC_LPICSR\t\t\t0x00d0\n#define MAC_LPITCR\t\t\t0x00d4\n#define MAC_TIR\t\t\t\t0x00e0\n#define MAC_VR\t\t\t\t0x0110\n#define MAC_DR\t\t\t\t0x0114\n#define MAC_HWF0R\t\t\t0x011c\n#define MAC_HWF1R\t\t\t0x0120\n#define MAC_HWF2R\t\t\t0x0124\n#define MAC_MDIOSCAR\t\t\t0x0200\n#define MAC_MDIOSCCDR\t\t\t0x0204\n#define MAC_MDIOISR\t\t\t0x0214\n#define MAC_MDIOIER\t\t\t0x0218\n#define MAC_MDIOCL22R\t\t\t0x0220\n#define MAC_GPIOCR\t\t\t0x0278\n#define MAC_GPIOSR\t\t\t0x027c\n#define MAC_MACA0HR\t\t\t0x0300\n#define MAC_MACA0LR\t\t\t0x0304\n#define MAC_MACA1HR\t\t\t0x0308\n#define MAC_MACA1LR\t\t\t0x030c\n#define MAC_RSSCR\t\t\t0x0c80\n#define MAC_RSSAR\t\t\t0x0c88\n#define MAC_RSSDR\t\t\t0x0c8c\n#define MAC_TSCR\t\t\t0x0d00\n#define MAC_SSIR\t\t\t0x0d04\n#define MAC_STSR\t\t\t0x0d08\n#define MAC_STNR\t\t\t0x0d0c\n#define MAC_STSUR\t\t\t0x0d10\n#define MAC_STNUR\t\t\t0x0d14\n#define MAC_TSAR\t\t\t0x0d18\n#define MAC_TSSR\t\t\t0x0d20\n#define MAC_TXSNR\t\t\t0x0d30\n#define MAC_TXSSR\t\t\t0x0d34\n\n#define MAC_QTFCR_INC\t\t\t4\n#define MAC_MACA_INC\t\t\t4\n#define MAC_HTR_INC\t\t\t4\n\n#define MAC_RQC2_INC\t\t\t4\n#define MAC_RQC2_Q_PER_REG\t\t4\n\n \n#define MAC_HWF0R_ADDMACADRSEL_INDEX\t18\n#define MAC_HWF0R_ADDMACADRSEL_WIDTH\t5\n#define MAC_HWF0R_ARPOFFSEL_INDEX\t9\n#define MAC_HWF0R_ARPOFFSEL_WIDTH\t1\n#define MAC_HWF0R_EEESEL_INDEX\t\t13\n#define MAC_HWF0R_EEESEL_WIDTH\t\t1\n#define MAC_HWF0R_GMIISEL_INDEX\t\t1\n#define MAC_HWF0R_GMIISEL_WIDTH\t\t1\n#define MAC_HWF0R_MGKSEL_INDEX\t\t7\n#define MAC_HWF0R_MGKSEL_WIDTH\t\t1\n#define MAC_HWF0R_MMCSEL_INDEX\t\t8\n#define MAC_HWF0R_MMCSEL_WIDTH\t\t1\n#define MAC_HWF0R_RWKSEL_INDEX\t\t6\n#define MAC_HWF0R_RWKSEL_WIDTH\t\t1\n#define MAC_HWF0R_RXCOESEL_INDEX\t16\n#define MAC_HWF0R_RXCOESEL_WIDTH\t1\n#define MAC_HWF0R_SAVLANINS_INDEX\t27\n#define MAC_HWF0R_SAVLANINS_WIDTH\t1\n#define MAC_HWF0R_SMASEL_INDEX\t\t5\n#define MAC_HWF0R_SMASEL_WIDTH\t\t1\n#define MAC_HWF0R_TSSEL_INDEX\t\t12\n#define MAC_HWF0R_TSSEL_WIDTH\t\t1\n#define MAC_HWF0R_TSSTSSEL_INDEX\t25\n#define MAC_HWF0R_TSSTSSEL_WIDTH\t2\n#define MAC_HWF0R_TXCOESEL_INDEX\t14\n#define MAC_HWF0R_TXCOESEL_WIDTH\t1\n#define MAC_HWF0R_VLHASH_INDEX\t\t4\n#define MAC_HWF0R_VLHASH_WIDTH\t\t1\n#define MAC_HWF0R_VXN_INDEX\t\t29\n#define MAC_HWF0R_VXN_WIDTH\t\t1\n#define MAC_HWF1R_ADDR64_INDEX\t\t14\n#define MAC_HWF1R_ADDR64_WIDTH\t\t2\n#define MAC_HWF1R_ADVTHWORD_INDEX\t13\n#define MAC_HWF1R_ADVTHWORD_WIDTH\t1\n#define MAC_HWF1R_DBGMEMA_INDEX\t\t19\n#define MAC_HWF1R_DBGMEMA_WIDTH\t\t1\n#define MAC_HWF1R_DCBEN_INDEX\t\t16\n#define MAC_HWF1R_DCBEN_WIDTH\t\t1\n#define MAC_HWF1R_HASHTBLSZ_INDEX\t24\n#define MAC_HWF1R_HASHTBLSZ_WIDTH\t3\n#define MAC_HWF1R_L3L4FNUM_INDEX\t27\n#define MAC_HWF1R_L3L4FNUM_WIDTH\t4\n#define MAC_HWF1R_NUMTC_INDEX\t\t21\n#define MAC_HWF1R_NUMTC_WIDTH\t\t3\n#define MAC_HWF1R_RSSEN_INDEX\t\t20\n#define MAC_HWF1R_RSSEN_WIDTH\t\t1\n#define MAC_HWF1R_RXFIFOSIZE_INDEX\t0\n#define MAC_HWF1R_RXFIFOSIZE_WIDTH\t5\n#define MAC_HWF1R_SPHEN_INDEX\t\t17\n#define MAC_HWF1R_SPHEN_WIDTH\t\t1\n#define MAC_HWF1R_TSOEN_INDEX\t\t18\n#define MAC_HWF1R_TSOEN_WIDTH\t\t1\n#define MAC_HWF1R_TXFIFOSIZE_INDEX\t6\n#define MAC_HWF1R_TXFIFOSIZE_WIDTH\t5\n#define MAC_HWF2R_AUXSNAPNUM_INDEX\t28\n#define MAC_HWF2R_AUXSNAPNUM_WIDTH\t3\n#define MAC_HWF2R_PPSOUTNUM_INDEX\t24\n#define MAC_HWF2R_PPSOUTNUM_WIDTH\t3\n#define MAC_HWF2R_RXCHCNT_INDEX\t\t12\n#define MAC_HWF2R_RXCHCNT_WIDTH\t\t4\n#define MAC_HWF2R_RXQCNT_INDEX\t\t0\n#define MAC_HWF2R_RXQCNT_WIDTH\t\t4\n#define MAC_HWF2R_TXCHCNT_INDEX\t\t18\n#define MAC_HWF2R_TXCHCNT_WIDTH\t\t4\n#define MAC_HWF2R_TXQCNT_INDEX\t\t6\n#define MAC_HWF2R_TXQCNT_WIDTH\t\t4\n#define MAC_IER_TSIE_INDEX\t\t12\n#define MAC_IER_TSIE_WIDTH\t\t1\n#define MAC_ISR_MMCRXIS_INDEX\t\t9\n#define MAC_ISR_MMCRXIS_WIDTH\t\t1\n#define MAC_ISR_MMCTXIS_INDEX\t\t10\n#define MAC_ISR_MMCTXIS_WIDTH\t\t1\n#define MAC_ISR_PMTIS_INDEX\t\t4\n#define MAC_ISR_PMTIS_WIDTH\t\t1\n#define MAC_ISR_SMI_INDEX\t\t1\n#define MAC_ISR_SMI_WIDTH\t\t1\n#define MAC_ISR_TSIS_INDEX\t\t12\n#define MAC_ISR_TSIS_WIDTH\t\t1\n#define MAC_MACA1HR_AE_INDEX\t\t31\n#define MAC_MACA1HR_AE_WIDTH\t\t1\n#define MAC_MDIOIER_SNGLCOMPIE_INDEX\t12\n#define MAC_MDIOIER_SNGLCOMPIE_WIDTH\t1\n#define MAC_MDIOISR_SNGLCOMPINT_INDEX\t12\n#define MAC_MDIOISR_SNGLCOMPINT_WIDTH\t1\n#define MAC_MDIOSCAR_DA_INDEX\t\t21\n#define MAC_MDIOSCAR_DA_WIDTH\t\t5\n#define MAC_MDIOSCAR_PA_INDEX\t\t16\n#define MAC_MDIOSCAR_PA_WIDTH\t\t5\n#define MAC_MDIOSCAR_RA_INDEX\t\t0\n#define MAC_MDIOSCAR_RA_WIDTH\t\t16\n#define MAC_MDIOSCCDR_BUSY_INDEX\t22\n#define MAC_MDIOSCCDR_BUSY_WIDTH\t1\n#define MAC_MDIOSCCDR_CMD_INDEX\t\t16\n#define MAC_MDIOSCCDR_CMD_WIDTH\t\t2\n#define MAC_MDIOSCCDR_CR_INDEX\t\t19\n#define MAC_MDIOSCCDR_CR_WIDTH\t\t3\n#define MAC_MDIOSCCDR_DATA_INDEX\t0\n#define MAC_MDIOSCCDR_DATA_WIDTH\t16\n#define MAC_MDIOSCCDR_SADDR_INDEX\t18\n#define MAC_MDIOSCCDR_SADDR_WIDTH\t1\n#define MAC_PFR_HMC_INDEX\t\t2\n#define MAC_PFR_HMC_WIDTH\t\t1\n#define MAC_PFR_HPF_INDEX\t\t10\n#define MAC_PFR_HPF_WIDTH\t\t1\n#define MAC_PFR_HUC_INDEX\t\t1\n#define MAC_PFR_HUC_WIDTH\t\t1\n#define MAC_PFR_PM_INDEX\t\t4\n#define MAC_PFR_PM_WIDTH\t\t1\n#define MAC_PFR_PR_INDEX\t\t0\n#define MAC_PFR_PR_WIDTH\t\t1\n#define MAC_PFR_VTFE_INDEX\t\t16\n#define MAC_PFR_VTFE_WIDTH\t\t1\n#define MAC_PFR_VUCC_INDEX\t\t22\n#define MAC_PFR_VUCC_WIDTH\t\t1\n#define MAC_PMTCSR_MGKPKTEN_INDEX\t1\n#define MAC_PMTCSR_MGKPKTEN_WIDTH\t1\n#define MAC_PMTCSR_PWRDWN_INDEX\t\t0\n#define MAC_PMTCSR_PWRDWN_WIDTH\t\t1\n#define MAC_PMTCSR_RWKFILTRST_INDEX\t31\n#define MAC_PMTCSR_RWKFILTRST_WIDTH\t1\n#define MAC_PMTCSR_RWKPKTEN_INDEX\t2\n#define MAC_PMTCSR_RWKPKTEN_WIDTH\t1\n#define MAC_Q0TFCR_PT_INDEX\t\t16\n#define MAC_Q0TFCR_PT_WIDTH\t\t16\n#define MAC_Q0TFCR_TFE_INDEX\t\t1\n#define MAC_Q0TFCR_TFE_WIDTH\t\t1\n#define MAC_RCR_ACS_INDEX\t\t1\n#define MAC_RCR_ACS_WIDTH\t\t1\n#define MAC_RCR_CST_INDEX\t\t2\n#define MAC_RCR_CST_WIDTH\t\t1\n#define MAC_RCR_DCRCC_INDEX\t\t3\n#define MAC_RCR_DCRCC_WIDTH\t\t1\n#define MAC_RCR_HDSMS_INDEX\t\t12\n#define MAC_RCR_HDSMS_WIDTH\t\t3\n#define MAC_RCR_IPC_INDEX\t\t9\n#define MAC_RCR_IPC_WIDTH\t\t1\n#define MAC_RCR_JE_INDEX\t\t8\n#define MAC_RCR_JE_WIDTH\t\t1\n#define MAC_RCR_LM_INDEX\t\t10\n#define MAC_RCR_LM_WIDTH\t\t1\n#define MAC_RCR_RE_INDEX\t\t0\n#define MAC_RCR_RE_WIDTH\t\t1\n#define MAC_RFCR_PFCE_INDEX\t\t8\n#define MAC_RFCR_PFCE_WIDTH\t\t1\n#define MAC_RFCR_RFE_INDEX\t\t0\n#define MAC_RFCR_RFE_WIDTH\t\t1\n#define MAC_RFCR_UP_INDEX\t\t1\n#define MAC_RFCR_UP_WIDTH\t\t1\n#define MAC_RQC0R_RXQ0EN_INDEX\t\t0\n#define MAC_RQC0R_RXQ0EN_WIDTH\t\t2\n#define MAC_RSSAR_ADDRT_INDEX\t\t2\n#define MAC_RSSAR_ADDRT_WIDTH\t\t1\n#define MAC_RSSAR_CT_INDEX\t\t1\n#define MAC_RSSAR_CT_WIDTH\t\t1\n#define MAC_RSSAR_OB_INDEX\t\t0\n#define MAC_RSSAR_OB_WIDTH\t\t1\n#define MAC_RSSAR_RSSIA_INDEX\t\t8\n#define MAC_RSSAR_RSSIA_WIDTH\t\t8\n#define MAC_RSSCR_IP2TE_INDEX\t\t1\n#define MAC_RSSCR_IP2TE_WIDTH\t\t1\n#define MAC_RSSCR_RSSE_INDEX\t\t0\n#define MAC_RSSCR_RSSE_WIDTH\t\t1\n#define MAC_RSSCR_TCP4TE_INDEX\t\t2\n#define MAC_RSSCR_TCP4TE_WIDTH\t\t1\n#define MAC_RSSCR_UDP4TE_INDEX\t\t3\n#define MAC_RSSCR_UDP4TE_WIDTH\t\t1\n#define MAC_RSSDR_DMCH_INDEX\t\t0\n#define MAC_RSSDR_DMCH_WIDTH\t\t4\n#define MAC_SSIR_SNSINC_INDEX\t\t8\n#define MAC_SSIR_SNSINC_WIDTH\t\t8\n#define MAC_SSIR_SSINC_INDEX\t\t16\n#define MAC_SSIR_SSINC_WIDTH\t\t8\n#define MAC_TCR_SS_INDEX\t\t29\n#define MAC_TCR_SS_WIDTH\t\t2\n#define MAC_TCR_TE_INDEX\t\t0\n#define MAC_TCR_TE_WIDTH\t\t1\n#define MAC_TCR_VNE_INDEX\t\t24\n#define MAC_TCR_VNE_WIDTH\t\t1\n#define MAC_TCR_VNM_INDEX\t\t25\n#define MAC_TCR_VNM_WIDTH\t\t1\n#define MAC_TIR_TNID_INDEX\t\t0\n#define MAC_TIR_TNID_WIDTH\t\t16\n#define MAC_TSCR_AV8021ASMEN_INDEX\t28\n#define MAC_TSCR_AV8021ASMEN_WIDTH\t1\n#define MAC_TSCR_SNAPTYPSEL_INDEX\t16\n#define MAC_TSCR_SNAPTYPSEL_WIDTH\t2\n#define MAC_TSCR_TSADDREG_INDEX\t\t5\n#define MAC_TSCR_TSADDREG_WIDTH\t\t1\n#define MAC_TSCR_TSCFUPDT_INDEX\t\t1\n#define MAC_TSCR_TSCFUPDT_WIDTH\t\t1\n#define MAC_TSCR_TSCTRLSSR_INDEX\t9\n#define MAC_TSCR_TSCTRLSSR_WIDTH\t1\n#define MAC_TSCR_TSENA_INDEX\t\t0\n#define MAC_TSCR_TSENA_WIDTH\t\t1\n#define MAC_TSCR_TSENALL_INDEX\t\t8\n#define MAC_TSCR_TSENALL_WIDTH\t\t1\n#define MAC_TSCR_TSEVNTENA_INDEX\t14\n#define MAC_TSCR_TSEVNTENA_WIDTH\t1\n#define MAC_TSCR_TSINIT_INDEX\t\t2\n#define MAC_TSCR_TSINIT_WIDTH\t\t1\n#define MAC_TSCR_TSIPENA_INDEX\t\t11\n#define MAC_TSCR_TSIPENA_WIDTH\t\t1\n#define MAC_TSCR_TSIPV4ENA_INDEX\t13\n#define MAC_TSCR_TSIPV4ENA_WIDTH\t1\n#define MAC_TSCR_TSIPV6ENA_INDEX\t12\n#define MAC_TSCR_TSIPV6ENA_WIDTH\t1\n#define MAC_TSCR_TSMSTRENA_INDEX\t15\n#define MAC_TSCR_TSMSTRENA_WIDTH\t1\n#define MAC_TSCR_TSVER2ENA_INDEX\t10\n#define MAC_TSCR_TSVER2ENA_WIDTH\t1\n#define MAC_TSCR_TXTSSTSM_INDEX\t\t24\n#define MAC_TSCR_TXTSSTSM_WIDTH\t\t1\n#define MAC_TSSR_TXTSC_INDEX\t\t15\n#define MAC_TSSR_TXTSC_WIDTH\t\t1\n#define MAC_TXSNR_TXTSSTSMIS_INDEX\t31\n#define MAC_TXSNR_TXTSSTSMIS_WIDTH\t1\n#define MAC_VLANHTR_VLHT_INDEX\t\t0\n#define MAC_VLANHTR_VLHT_WIDTH\t\t16\n#define MAC_VLANIR_VLTI_INDEX\t\t20\n#define MAC_VLANIR_VLTI_WIDTH\t\t1\n#define MAC_VLANIR_CSVL_INDEX\t\t19\n#define MAC_VLANIR_CSVL_WIDTH\t\t1\n#define MAC_VLANTR_DOVLTC_INDEX\t\t20\n#define MAC_VLANTR_DOVLTC_WIDTH\t\t1\n#define MAC_VLANTR_ERSVLM_INDEX\t\t19\n#define MAC_VLANTR_ERSVLM_WIDTH\t\t1\n#define MAC_VLANTR_ESVL_INDEX\t\t18\n#define MAC_VLANTR_ESVL_WIDTH\t\t1\n#define MAC_VLANTR_ETV_INDEX\t\t16\n#define MAC_VLANTR_ETV_WIDTH\t\t1\n#define MAC_VLANTR_EVLS_INDEX\t\t21\n#define MAC_VLANTR_EVLS_WIDTH\t\t2\n#define MAC_VLANTR_EVLRXS_INDEX\t\t24\n#define MAC_VLANTR_EVLRXS_WIDTH\t\t1\n#define MAC_VLANTR_VL_INDEX\t\t0\n#define MAC_VLANTR_VL_WIDTH\t\t16\n#define MAC_VLANTR_VTHM_INDEX\t\t25\n#define MAC_VLANTR_VTHM_WIDTH\t\t1\n#define MAC_VLANTR_VTIM_INDEX\t\t17\n#define MAC_VLANTR_VTIM_WIDTH\t\t1\n#define MAC_VR_DEVID_INDEX\t\t8\n#define MAC_VR_DEVID_WIDTH\t\t8\n#define MAC_VR_SNPSVER_INDEX\t\t0\n#define MAC_VR_SNPSVER_WIDTH\t\t8\n#define MAC_VR_USERVER_INDEX\t\t16\n#define MAC_VR_USERVER_WIDTH\t\t8\n\n \n#define MMC_CR\t\t\t\t0x0800\n#define MMC_RISR\t\t\t0x0804\n#define MMC_TISR\t\t\t0x0808\n#define MMC_RIER\t\t\t0x080c\n#define MMC_TIER\t\t\t0x0810\n#define MMC_TXOCTETCOUNT_GB_LO\t\t0x0814\n#define MMC_TXOCTETCOUNT_GB_HI\t\t0x0818\n#define MMC_TXFRAMECOUNT_GB_LO\t\t0x081c\n#define MMC_TXFRAMECOUNT_GB_HI\t\t0x0820\n#define MMC_TXBROADCASTFRAMES_G_LO\t0x0824\n#define MMC_TXBROADCASTFRAMES_G_HI\t0x0828\n#define MMC_TXMULTICASTFRAMES_G_LO\t0x082c\n#define MMC_TXMULTICASTFRAMES_G_HI\t0x0830\n#define MMC_TX64OCTETS_GB_LO\t\t0x0834\n#define MMC_TX64OCTETS_GB_HI\t\t0x0838\n#define MMC_TX65TO127OCTETS_GB_LO\t0x083c\n#define MMC_TX65TO127OCTETS_GB_HI\t0x0840\n#define MMC_TX128TO255OCTETS_GB_LO\t0x0844\n#define MMC_TX128TO255OCTETS_GB_HI\t0x0848\n#define MMC_TX256TO511OCTETS_GB_LO\t0x084c\n#define MMC_TX256TO511OCTETS_GB_HI\t0x0850\n#define MMC_TX512TO1023OCTETS_GB_LO\t0x0854\n#define MMC_TX512TO1023OCTETS_GB_HI\t0x0858\n#define MMC_TX1024TOMAXOCTETS_GB_LO\t0x085c\n#define MMC_TX1024TOMAXOCTETS_GB_HI\t0x0860\n#define MMC_TXUNICASTFRAMES_GB_LO\t0x0864\n#define MMC_TXUNICASTFRAMES_GB_HI\t0x0868\n#define MMC_TXMULTICASTFRAMES_GB_LO\t0x086c\n#define MMC_TXMULTICASTFRAMES_GB_HI\t0x0870\n#define MMC_TXBROADCASTFRAMES_GB_LO\t0x0874\n#define MMC_TXBROADCASTFRAMES_GB_HI\t0x0878\n#define MMC_TXUNDERFLOWERROR_LO\t\t0x087c\n#define MMC_TXUNDERFLOWERROR_HI\t\t0x0880\n#define MMC_TXOCTETCOUNT_G_LO\t\t0x0884\n#define MMC_TXOCTETCOUNT_G_HI\t\t0x0888\n#define MMC_TXFRAMECOUNT_G_LO\t\t0x088c\n#define MMC_TXFRAMECOUNT_G_HI\t\t0x0890\n#define MMC_TXPAUSEFRAMES_LO\t\t0x0894\n#define MMC_TXPAUSEFRAMES_HI\t\t0x0898\n#define MMC_TXVLANFRAMES_G_LO\t\t0x089c\n#define MMC_TXVLANFRAMES_G_HI\t\t0x08a0\n#define MMC_RXFRAMECOUNT_GB_LO\t\t0x0900\n#define MMC_RXFRAMECOUNT_GB_HI\t\t0x0904\n#define MMC_RXOCTETCOUNT_GB_LO\t\t0x0908\n#define MMC_RXOCTETCOUNT_GB_HI\t\t0x090c\n#define MMC_RXOCTETCOUNT_G_LO\t\t0x0910\n#define MMC_RXOCTETCOUNT_G_HI\t\t0x0914\n#define MMC_RXBROADCASTFRAMES_G_LO\t0x0918\n#define MMC_RXBROADCASTFRAMES_G_HI\t0x091c\n#define MMC_RXMULTICASTFRAMES_G_LO\t0x0920\n#define MMC_RXMULTICASTFRAMES_G_HI\t0x0924\n#define MMC_RXCRCERROR_LO\t\t0x0928\n#define MMC_RXCRCERROR_HI\t\t0x092c\n#define MMC_RXRUNTERROR\t\t\t0x0930\n#define MMC_RXJABBERERROR\t\t0x0934\n#define MMC_RXUNDERSIZE_G\t\t0x0938\n#define MMC_RXOVERSIZE_G\t\t0x093c\n#define MMC_RX64OCTETS_GB_LO\t\t0x0940\n#define MMC_RX64OCTETS_GB_HI\t\t0x0944\n#define MMC_RX65TO127OCTETS_GB_LO\t0x0948\n#define MMC_RX65TO127OCTETS_GB_HI\t0x094c\n#define MMC_RX128TO255OCTETS_GB_LO\t0x0950\n#define MMC_RX128TO255OCTETS_GB_HI\t0x0954\n#define MMC_RX256TO511OCTETS_GB_LO\t0x0958\n#define MMC_RX256TO511OCTETS_GB_HI\t0x095c\n#define MMC_RX512TO1023OCTETS_GB_LO\t0x0960\n#define MMC_RX512TO1023OCTETS_GB_HI\t0x0964\n#define MMC_RX1024TOMAXOCTETS_GB_LO\t0x0968\n#define MMC_RX1024TOMAXOCTETS_GB_HI\t0x096c\n#define MMC_RXUNICASTFRAMES_G_LO\t0x0970\n#define MMC_RXUNICASTFRAMES_G_HI\t0x0974\n#define MMC_RXLENGTHERROR_LO\t\t0x0978\n#define MMC_RXLENGTHERROR_HI\t\t0x097c\n#define MMC_RXOUTOFRANGETYPE_LO\t\t0x0980\n#define MMC_RXOUTOFRANGETYPE_HI\t\t0x0984\n#define MMC_RXPAUSEFRAMES_LO\t\t0x0988\n#define MMC_RXPAUSEFRAMES_HI\t\t0x098c\n#define MMC_RXFIFOOVERFLOW_LO\t\t0x0990\n#define MMC_RXFIFOOVERFLOW_HI\t\t0x0994\n#define MMC_RXVLANFRAMES_GB_LO\t\t0x0998\n#define MMC_RXVLANFRAMES_GB_HI\t\t0x099c\n#define MMC_RXWATCHDOGERROR\t\t0x09a0\n\n \n#define MMC_CR_CR_INDEX\t\t\t\t0\n#define MMC_CR_CR_WIDTH\t\t\t\t1\n#define MMC_CR_CSR_INDEX\t\t\t1\n#define MMC_CR_CSR_WIDTH\t\t\t1\n#define MMC_CR_ROR_INDEX\t\t\t2\n#define MMC_CR_ROR_WIDTH\t\t\t1\n#define MMC_CR_MCF_INDEX\t\t\t3\n#define MMC_CR_MCF_WIDTH\t\t\t1\n#define MMC_CR_MCT_INDEX\t\t\t4\n#define MMC_CR_MCT_WIDTH\t\t\t2\n#define MMC_RIER_ALL_INTERRUPTS_INDEX\t\t0\n#define MMC_RIER_ALL_INTERRUPTS_WIDTH\t\t23\n#define MMC_RISR_RXFRAMECOUNT_GB_INDEX\t\t0\n#define MMC_RISR_RXFRAMECOUNT_GB_WIDTH\t\t1\n#define MMC_RISR_RXOCTETCOUNT_GB_INDEX\t\t1\n#define MMC_RISR_RXOCTETCOUNT_GB_WIDTH\t\t1\n#define MMC_RISR_RXOCTETCOUNT_G_INDEX\t\t2\n#define MMC_RISR_RXOCTETCOUNT_G_WIDTH\t\t1\n#define MMC_RISR_RXBROADCASTFRAMES_G_INDEX\t3\n#define MMC_RISR_RXBROADCASTFRAMES_G_WIDTH\t1\n#define MMC_RISR_RXMULTICASTFRAMES_G_INDEX\t4\n#define MMC_RISR_RXMULTICASTFRAMES_G_WIDTH\t1\n#define MMC_RISR_RXCRCERROR_INDEX\t\t5\n#define MMC_RISR_RXCRCERROR_WIDTH\t\t1\n#define MMC_RISR_RXRUNTERROR_INDEX\t\t6\n#define MMC_RISR_RXRUNTERROR_WIDTH\t\t1\n#define MMC_RISR_RXJABBERERROR_INDEX\t\t7\n#define MMC_RISR_RXJABBERERROR_WIDTH\t\t1\n#define MMC_RISR_RXUNDERSIZE_G_INDEX\t\t8\n#define MMC_RISR_RXUNDERSIZE_G_WIDTH\t\t1\n#define MMC_RISR_RXOVERSIZE_G_INDEX\t\t9\n#define MMC_RISR_RXOVERSIZE_G_WIDTH\t\t1\n#define MMC_RISR_RX64OCTETS_GB_INDEX\t\t10\n#define MMC_RISR_RX64OCTETS_GB_WIDTH\t\t1\n#define MMC_RISR_RX65TO127OCTETS_GB_INDEX\t11\n#define MMC_RISR_RX65TO127OCTETS_GB_WIDTH\t1\n#define MMC_RISR_RX128TO255OCTETS_GB_INDEX\t12\n#define MMC_RISR_RX128TO255OCTETS_GB_WIDTH\t1\n#define MMC_RISR_RX256TO511OCTETS_GB_INDEX\t13\n#define MMC_RISR_RX256TO511OCTETS_GB_WIDTH\t1\n#define MMC_RISR_RX512TO1023OCTETS_GB_INDEX\t14\n#define MMC_RISR_RX512TO1023OCTETS_GB_WIDTH\t1\n#define MMC_RISR_RX1024TOMAXOCTETS_GB_INDEX\t15\n#define MMC_RISR_RX1024TOMAXOCTETS_GB_WIDTH\t1\n#define MMC_RISR_RXUNICASTFRAMES_G_INDEX\t16\n#define MMC_RISR_RXUNICASTFRAMES_G_WIDTH\t1\n#define MMC_RISR_RXLENGTHERROR_INDEX\t\t17\n#define MMC_RISR_RXLENGTHERROR_WIDTH\t\t1\n#define MMC_RISR_RXOUTOFRANGETYPE_INDEX\t\t18\n#define MMC_RISR_RXOUTOFRANGETYPE_WIDTH\t\t1\n#define MMC_RISR_RXPAUSEFRAMES_INDEX\t\t19\n#define MMC_RISR_RXPAUSEFRAMES_WIDTH\t\t1\n#define MMC_RISR_RXFIFOOVERFLOW_INDEX\t\t20\n#define MMC_RISR_RXFIFOOVERFLOW_WIDTH\t\t1\n#define MMC_RISR_RXVLANFRAMES_GB_INDEX\t\t21\n#define MMC_RISR_RXVLANFRAMES_GB_WIDTH\t\t1\n#define MMC_RISR_RXWATCHDOGERROR_INDEX\t\t22\n#define MMC_RISR_RXWATCHDOGERROR_WIDTH\t\t1\n#define MMC_TIER_ALL_INTERRUPTS_INDEX\t\t0\n#define MMC_TIER_ALL_INTERRUPTS_WIDTH\t\t18\n#define MMC_TISR_TXOCTETCOUNT_GB_INDEX\t\t0\n#define MMC_TISR_TXOCTETCOUNT_GB_WIDTH\t\t1\n#define MMC_TISR_TXFRAMECOUNT_GB_INDEX\t\t1\n#define MMC_TISR_TXFRAMECOUNT_GB_WIDTH\t\t1\n#define MMC_TISR_TXBROADCASTFRAMES_G_INDEX\t2\n#define MMC_TISR_TXBROADCASTFRAMES_G_WIDTH\t1\n#define MMC_TISR_TXMULTICASTFRAMES_G_INDEX\t3\n#define MMC_TISR_TXMULTICASTFRAMES_G_WIDTH\t1\n#define MMC_TISR_TX64OCTETS_GB_INDEX\t\t4\n#define MMC_TISR_TX64OCTETS_GB_WIDTH\t\t1\n#define MMC_TISR_TX65TO127OCTETS_GB_INDEX\t5\n#define MMC_TISR_TX65TO127OCTETS_GB_WIDTH\t1\n#define MMC_TISR_TX128TO255OCTETS_GB_INDEX\t6\n#define MMC_TISR_TX128TO255OCTETS_GB_WIDTH\t1\n#define MMC_TISR_TX256TO511OCTETS_GB_INDEX\t7\n#define MMC_TISR_TX256TO511OCTETS_GB_WIDTH\t1\n#define MMC_TISR_TX512TO1023OCTETS_GB_INDEX\t8\n#define MMC_TISR_TX512TO1023OCTETS_GB_WIDTH\t1\n#define MMC_TISR_TX1024TOMAXOCTETS_GB_INDEX\t9\n#define MMC_TISR_TX1024TOMAXOCTETS_GB_WIDTH\t1\n#define MMC_TISR_TXUNICASTFRAMES_GB_INDEX\t10\n#define MMC_TISR_TXUNICASTFRAMES_GB_WIDTH\t1\n#define MMC_TISR_TXMULTICASTFRAMES_GB_INDEX\t11\n#define MMC_TISR_TXMULTICASTFRAMES_GB_WIDTH\t1\n#define MMC_TISR_TXBROADCASTFRAMES_GB_INDEX\t12\n#define MMC_TISR_TXBROADCASTFRAMES_GB_WIDTH\t1\n#define MMC_TISR_TXUNDERFLOWERROR_INDEX\t\t13\n#define MMC_TISR_TXUNDERFLOWERROR_WIDTH\t\t1\n#define MMC_TISR_TXOCTETCOUNT_G_INDEX\t\t14\n#define MMC_TISR_TXOCTETCOUNT_G_WIDTH\t\t1\n#define MMC_TISR_TXFRAMECOUNT_G_INDEX\t\t15\n#define MMC_TISR_TXFRAMECOUNT_G_WIDTH\t\t1\n#define MMC_TISR_TXPAUSEFRAMES_INDEX\t\t16\n#define MMC_TISR_TXPAUSEFRAMES_WIDTH\t\t1\n#define MMC_TISR_TXVLANFRAMES_G_INDEX\t\t17\n#define MMC_TISR_TXVLANFRAMES_G_WIDTH\t\t1\n\n \n#define MTL_OMR\t\t\t\t0x1000\n#define MTL_FDCR\t\t\t0x1008\n#define MTL_FDSR\t\t\t0x100c\n#define MTL_FDDR\t\t\t0x1010\n#define MTL_ISR\t\t\t\t0x1020\n#define MTL_RQDCM0R\t\t\t0x1030\n#define MTL_TCPM0R\t\t\t0x1040\n#define MTL_TCPM1R\t\t\t0x1044\n\n#define MTL_RQDCM_INC\t\t\t4\n#define MTL_RQDCM_Q_PER_REG\t\t4\n#define MTL_TCPM_INC\t\t\t4\n#define MTL_TCPM_TC_PER_REG\t\t4\n\n \n#define MTL_OMR_ETSALG_INDEX\t\t5\n#define MTL_OMR_ETSALG_WIDTH\t\t2\n#define MTL_OMR_RAA_INDEX\t\t2\n#define MTL_OMR_RAA_WIDTH\t\t1\n\n \n#define MTL_Q_BASE\t\t\t0x1100\n#define MTL_Q_INC\t\t\t0x80\n\n#define MTL_Q_TQOMR\t\t\t0x00\n#define MTL_Q_TQUR\t\t\t0x04\n#define MTL_Q_TQDR\t\t\t0x08\n#define MTL_Q_RQOMR\t\t\t0x40\n#define MTL_Q_RQMPOCR\t\t\t0x44\n#define MTL_Q_RQDR\t\t\t0x48\n#define MTL_Q_RQFCR\t\t\t0x50\n#define MTL_Q_IER\t\t\t0x70\n#define MTL_Q_ISR\t\t\t0x74\n\n \n#define MTL_Q_RQDR_PRXQ_INDEX\t\t16\n#define MTL_Q_RQDR_PRXQ_WIDTH\t\t14\n#define MTL_Q_RQDR_RXQSTS_INDEX\t\t4\n#define MTL_Q_RQDR_RXQSTS_WIDTH\t\t2\n#define MTL_Q_RQFCR_RFA_INDEX\t\t1\n#define MTL_Q_RQFCR_RFA_WIDTH\t\t6\n#define MTL_Q_RQFCR_RFD_INDEX\t\t17\n#define MTL_Q_RQFCR_RFD_WIDTH\t\t6\n#define MTL_Q_RQOMR_EHFC_INDEX\t\t7\n#define MTL_Q_RQOMR_EHFC_WIDTH\t\t1\n#define MTL_Q_RQOMR_RQS_INDEX\t\t16\n#define MTL_Q_RQOMR_RQS_WIDTH\t\t9\n#define MTL_Q_RQOMR_RSF_INDEX\t\t5\n#define MTL_Q_RQOMR_RSF_WIDTH\t\t1\n#define MTL_Q_RQOMR_RTC_INDEX\t\t0\n#define MTL_Q_RQOMR_RTC_WIDTH\t\t2\n#define MTL_Q_TQDR_TRCSTS_INDEX\t\t1\n#define MTL_Q_TQDR_TRCSTS_WIDTH\t\t2\n#define MTL_Q_TQDR_TXQSTS_INDEX\t\t4\n#define MTL_Q_TQDR_TXQSTS_WIDTH\t\t1\n#define MTL_Q_TQOMR_FTQ_INDEX\t\t0\n#define MTL_Q_TQOMR_FTQ_WIDTH\t\t1\n#define MTL_Q_TQOMR_Q2TCMAP_INDEX\t8\n#define MTL_Q_TQOMR_Q2TCMAP_WIDTH\t3\n#define MTL_Q_TQOMR_TQS_INDEX\t\t16\n#define MTL_Q_TQOMR_TQS_WIDTH\t\t10\n#define MTL_Q_TQOMR_TSF_INDEX\t\t1\n#define MTL_Q_TQOMR_TSF_WIDTH\t\t1\n#define MTL_Q_TQOMR_TTC_INDEX\t\t4\n#define MTL_Q_TQOMR_TTC_WIDTH\t\t3\n#define MTL_Q_TQOMR_TXQEN_INDEX\t\t2\n#define MTL_Q_TQOMR_TXQEN_WIDTH\t\t2\n\n \n#define MTL_RSF_DISABLE\t\t\t0x00\n#define MTL_RSF_ENABLE\t\t\t0x01\n#define MTL_TSF_DISABLE\t\t\t0x00\n#define MTL_TSF_ENABLE\t\t\t0x01\n\n#define MTL_RX_THRESHOLD_64\t\t0x00\n#define MTL_RX_THRESHOLD_96\t\t0x02\n#define MTL_RX_THRESHOLD_128\t\t0x03\n#define MTL_TX_THRESHOLD_32\t\t0x01\n#define MTL_TX_THRESHOLD_64\t\t0x00\n#define MTL_TX_THRESHOLD_96\t\t0x02\n#define MTL_TX_THRESHOLD_128\t\t0x03\n#define MTL_TX_THRESHOLD_192\t\t0x04\n#define MTL_TX_THRESHOLD_256\t\t0x05\n#define MTL_TX_THRESHOLD_384\t\t0x06\n#define MTL_TX_THRESHOLD_512\t\t0x07\n\n#define MTL_ETSALG_WRR\t\t\t0x00\n#define MTL_ETSALG_WFQ\t\t\t0x01\n#define MTL_ETSALG_DWRR\t\t\t0x02\n#define MTL_RAA_SP\t\t\t0x00\n#define MTL_RAA_WSP\t\t\t0x01\n\n#define MTL_Q_DISABLED\t\t\t0x00\n#define MTL_Q_ENABLED\t\t\t0x02\n\n \n#define MTL_TC_BASE\t\t\tMTL_Q_BASE\n#define MTL_TC_INC\t\t\tMTL_Q_INC\n\n#define MTL_TC_ETSCR\t\t\t0x10\n#define MTL_TC_ETSSR\t\t\t0x14\n#define MTL_TC_QWR\t\t\t0x18\n\n \n#define MTL_TC_ETSCR_TSA_INDEX\t\t0\n#define MTL_TC_ETSCR_TSA_WIDTH\t\t2\n#define MTL_TC_QWR_QW_INDEX\t\t0\n#define MTL_TC_QWR_QW_WIDTH\t\t21\n\n \n#define MTL_TSA_SP\t\t\t0x00\n#define MTL_TSA_ETS\t\t\t0x02\n\n \n#define PCS_V1_WINDOW_SELECT\t\t0x03fc\n#define PCS_V2_WINDOW_DEF\t\t0x9060\n#define PCS_V2_WINDOW_SELECT\t\t0x9064\n#define PCS_V2_RV_WINDOW_DEF\t\t0x1060\n#define PCS_V2_RV_WINDOW_SELECT\t\t0x1064\n#define PCS_V2_YC_WINDOW_DEF\t\t0x18060\n#define PCS_V2_YC_WINDOW_SELECT\t\t0x18064\n\n \n#define PCS_V2_WINDOW_DEF_OFFSET_INDEX\t6\n#define PCS_V2_WINDOW_DEF_OFFSET_WIDTH\t14\n#define PCS_V2_WINDOW_DEF_SIZE_INDEX\t2\n#define PCS_V2_WINDOW_DEF_SIZE_WIDTH\t4\n\n \n#define SIR0_KR_RT_1\t\t\t0x002c\n#define SIR0_STATUS\t\t\t0x0040\n#define SIR1_SPEED\t\t\t0x0000\n\n \n#define SIR0_KR_RT_1_RESET_INDEX\t11\n#define SIR0_KR_RT_1_RESET_WIDTH\t1\n#define SIR0_STATUS_RX_READY_INDEX\t0\n#define SIR0_STATUS_RX_READY_WIDTH\t1\n#define SIR0_STATUS_TX_READY_INDEX\t8\n#define SIR0_STATUS_TX_READY_WIDTH\t1\n#define SIR1_SPEED_CDR_RATE_INDEX\t12\n#define SIR1_SPEED_CDR_RATE_WIDTH\t4\n#define SIR1_SPEED_DATARATE_INDEX\t4\n#define SIR1_SPEED_DATARATE_WIDTH\t2\n#define SIR1_SPEED_PLLSEL_INDEX\t\t3\n#define SIR1_SPEED_PLLSEL_WIDTH\t\t1\n#define SIR1_SPEED_RATECHANGE_INDEX\t6\n#define SIR1_SPEED_RATECHANGE_WIDTH\t1\n#define SIR1_SPEED_TXAMP_INDEX\t\t8\n#define SIR1_SPEED_TXAMP_WIDTH\t\t4\n#define SIR1_SPEED_WORDMODE_INDEX\t0\n#define SIR1_SPEED_WORDMODE_WIDTH\t3\n\n \n#define RXTX_REG6\t\t\t0x0018\n#define RXTX_REG20\t\t\t0x0050\n#define RXTX_REG22\t\t\t0x0058\n#define RXTX_REG114\t\t\t0x01c8\n#define RXTX_REG129\t\t\t0x0204\n\n \n#define RXTX_REG6_RESETB_RXD_INDEX\t8\n#define RXTX_REG6_RESETB_RXD_WIDTH\t1\n#define RXTX_REG20_BLWC_ENA_INDEX\t2\n#define RXTX_REG20_BLWC_ENA_WIDTH\t1\n#define RXTX_REG114_PQ_REG_INDEX\t9\n#define RXTX_REG114_PQ_REG_WIDTH\t7\n#define RXTX_REG129_RXDFE_CONFIG_INDEX\t14\n#define RXTX_REG129_RXDFE_CONFIG_WIDTH\t2\n\n \n#define XP_PROP_0\t\t\t0x0000\n#define XP_PROP_1\t\t\t0x0004\n#define XP_PROP_2\t\t\t0x0008\n#define XP_PROP_3\t\t\t0x000c\n#define XP_PROP_4\t\t\t0x0010\n#define XP_PROP_5\t\t\t0x0014\n#define XP_MAC_ADDR_LO\t\t\t0x0020\n#define XP_MAC_ADDR_HI\t\t\t0x0024\n#define XP_ECC_ISR\t\t\t0x0030\n#define XP_ECC_IER\t\t\t0x0034\n#define XP_ECC_CNT0\t\t\t0x003c\n#define XP_ECC_CNT1\t\t\t0x0040\n#define XP_DRIVER_INT_REQ\t\t0x0060\n#define XP_DRIVER_INT_RO\t\t0x0064\n#define XP_DRIVER_SCRATCH_0\t\t0x0068\n#define XP_DRIVER_SCRATCH_1\t\t0x006c\n#define XP_INT_REISSUE_EN\t\t0x0074\n#define XP_INT_EN\t\t\t0x0078\n#define XP_I2C_MUTEX\t\t\t0x0080\n#define XP_MDIO_MUTEX\t\t\t0x0084\n\n \n#define XP_DRIVER_INT_REQ_REQUEST_INDEX\t\t0\n#define XP_DRIVER_INT_REQ_REQUEST_WIDTH\t\t1\n#define XP_DRIVER_INT_RO_STATUS_INDEX\t\t0\n#define XP_DRIVER_INT_RO_STATUS_WIDTH\t\t1\n#define XP_DRIVER_SCRATCH_0_COMMAND_INDEX\t0\n#define XP_DRIVER_SCRATCH_0_COMMAND_WIDTH\t8\n#define XP_DRIVER_SCRATCH_0_SUB_COMMAND_INDEX\t8\n#define XP_DRIVER_SCRATCH_0_SUB_COMMAND_WIDTH\t8\n#define XP_ECC_CNT0_RX_DED_INDEX\t\t24\n#define XP_ECC_CNT0_RX_DED_WIDTH\t\t8\n#define XP_ECC_CNT0_RX_SEC_INDEX\t\t16\n#define XP_ECC_CNT0_RX_SEC_WIDTH\t\t8\n#define XP_ECC_CNT0_TX_DED_INDEX\t\t8\n#define XP_ECC_CNT0_TX_DED_WIDTH\t\t8\n#define XP_ECC_CNT0_TX_SEC_INDEX\t\t0\n#define XP_ECC_CNT0_TX_SEC_WIDTH\t\t8\n#define XP_ECC_CNT1_DESC_DED_INDEX\t\t8\n#define XP_ECC_CNT1_DESC_DED_WIDTH\t\t8\n#define XP_ECC_CNT1_DESC_SEC_INDEX\t\t0\n#define XP_ECC_CNT1_DESC_SEC_WIDTH\t\t8\n#define XP_ECC_IER_DESC_DED_INDEX\t\t5\n#define XP_ECC_IER_DESC_DED_WIDTH\t\t1\n#define XP_ECC_IER_DESC_SEC_INDEX\t\t4\n#define XP_ECC_IER_DESC_SEC_WIDTH\t\t1\n#define XP_ECC_IER_RX_DED_INDEX\t\t\t3\n#define XP_ECC_IER_RX_DED_WIDTH\t\t\t1\n#define XP_ECC_IER_RX_SEC_INDEX\t\t\t2\n#define XP_ECC_IER_RX_SEC_WIDTH\t\t\t1\n#define XP_ECC_IER_TX_DED_INDEX\t\t\t1\n#define XP_ECC_IER_TX_DED_WIDTH\t\t\t1\n#define XP_ECC_IER_TX_SEC_INDEX\t\t\t0\n#define XP_ECC_IER_TX_SEC_WIDTH\t\t\t1\n#define XP_ECC_ISR_DESC_DED_INDEX\t\t5\n#define XP_ECC_ISR_DESC_DED_WIDTH\t\t1\n#define XP_ECC_ISR_DESC_SEC_INDEX\t\t4\n#define XP_ECC_ISR_DESC_SEC_WIDTH\t\t1\n#define XP_ECC_ISR_RX_DED_INDEX\t\t\t3\n#define XP_ECC_ISR_RX_DED_WIDTH\t\t\t1\n#define XP_ECC_ISR_RX_SEC_INDEX\t\t\t2\n#define XP_ECC_ISR_RX_SEC_WIDTH\t\t\t1\n#define XP_ECC_ISR_TX_DED_INDEX\t\t\t1\n#define XP_ECC_ISR_TX_DED_WIDTH\t\t\t1\n#define XP_ECC_ISR_TX_SEC_INDEX\t\t\t0\n#define XP_ECC_ISR_TX_SEC_WIDTH\t\t\t1\n#define XP_I2C_MUTEX_BUSY_INDEX\t\t\t31\n#define XP_I2C_MUTEX_BUSY_WIDTH\t\t\t1\n#define XP_I2C_MUTEX_ID_INDEX\t\t\t29\n#define XP_I2C_MUTEX_ID_WIDTH\t\t\t2\n#define XP_I2C_MUTEX_ACTIVE_INDEX\t\t0\n#define XP_I2C_MUTEX_ACTIVE_WIDTH\t\t1\n#define XP_MAC_ADDR_HI_VALID_INDEX\t\t31\n#define XP_MAC_ADDR_HI_VALID_WIDTH\t\t1\n#define XP_PROP_0_CONN_TYPE_INDEX\t\t28\n#define XP_PROP_0_CONN_TYPE_WIDTH\t\t3\n#define XP_PROP_0_MDIO_ADDR_INDEX\t\t16\n#define XP_PROP_0_MDIO_ADDR_WIDTH\t\t5\n#define XP_PROP_0_PORT_ID_INDEX\t\t\t0\n#define XP_PROP_0_PORT_ID_WIDTH\t\t\t8\n#define XP_PROP_0_PORT_MODE_INDEX\t\t8\n#define XP_PROP_0_PORT_MODE_WIDTH\t\t4\n#define XP_PROP_0_PORT_SPEEDS_INDEX\t\t22\n#define XP_PROP_0_PORT_SPEEDS_WIDTH\t\t5\n#define XP_PROP_1_MAX_RX_DMA_INDEX\t\t24\n#define XP_PROP_1_MAX_RX_DMA_WIDTH\t\t5\n#define XP_PROP_1_MAX_RX_QUEUES_INDEX\t\t8\n#define XP_PROP_1_MAX_RX_QUEUES_WIDTH\t\t5\n#define XP_PROP_1_MAX_TX_DMA_INDEX\t\t16\n#define XP_PROP_1_MAX_TX_DMA_WIDTH\t\t5\n#define XP_PROP_1_MAX_TX_QUEUES_INDEX\t\t0\n#define XP_PROP_1_MAX_TX_QUEUES_WIDTH\t\t5\n#define XP_PROP_2_RX_FIFO_SIZE_INDEX\t\t16\n#define XP_PROP_2_RX_FIFO_SIZE_WIDTH\t\t16\n#define XP_PROP_2_TX_FIFO_SIZE_INDEX\t\t0\n#define XP_PROP_2_TX_FIFO_SIZE_WIDTH\t\t16\n#define XP_PROP_3_GPIO_MASK_INDEX\t\t28\n#define XP_PROP_3_GPIO_MASK_WIDTH\t\t4\n#define XP_PROP_3_GPIO_MOD_ABS_INDEX\t\t20\n#define XP_PROP_3_GPIO_MOD_ABS_WIDTH\t\t4\n#define XP_PROP_3_GPIO_RATE_SELECT_INDEX\t16\n#define XP_PROP_3_GPIO_RATE_SELECT_WIDTH\t4\n#define XP_PROP_3_GPIO_RX_LOS_INDEX\t\t24\n#define XP_PROP_3_GPIO_RX_LOS_WIDTH\t\t4\n#define XP_PROP_3_GPIO_TX_FAULT_INDEX\t\t12\n#define XP_PROP_3_GPIO_TX_FAULT_WIDTH\t\t4\n#define XP_PROP_3_GPIO_ADDR_INDEX\t\t8\n#define XP_PROP_3_GPIO_ADDR_WIDTH\t\t3\n#define XP_PROP_3_MDIO_RESET_INDEX\t\t0\n#define XP_PROP_3_MDIO_RESET_WIDTH\t\t2\n#define XP_PROP_3_MDIO_RESET_I2C_ADDR_INDEX\t8\n#define XP_PROP_3_MDIO_RESET_I2C_ADDR_WIDTH\t3\n#define XP_PROP_3_MDIO_RESET_I2C_GPIO_INDEX\t12\n#define XP_PROP_3_MDIO_RESET_I2C_GPIO_WIDTH\t4\n#define XP_PROP_3_MDIO_RESET_INT_GPIO_INDEX\t4\n#define XP_PROP_3_MDIO_RESET_INT_GPIO_WIDTH\t2\n#define XP_PROP_4_MUX_ADDR_HI_INDEX\t\t8\n#define XP_PROP_4_MUX_ADDR_HI_WIDTH\t\t5\n#define XP_PROP_4_MUX_ADDR_LO_INDEX\t\t0\n#define XP_PROP_4_MUX_ADDR_LO_WIDTH\t\t3\n#define XP_PROP_4_MUX_CHAN_INDEX\t\t4\n#define XP_PROP_4_MUX_CHAN_WIDTH\t\t3\n#define XP_PROP_4_REDRV_ADDR_INDEX\t\t16\n#define XP_PROP_4_REDRV_ADDR_WIDTH\t\t7\n#define XP_PROP_4_REDRV_IF_INDEX\t\t23\n#define XP_PROP_4_REDRV_IF_WIDTH\t\t1\n#define XP_PROP_4_REDRV_LANE_INDEX\t\t24\n#define XP_PROP_4_REDRV_LANE_WIDTH\t\t3\n#define XP_PROP_4_REDRV_MODEL_INDEX\t\t28\n#define XP_PROP_4_REDRV_MODEL_WIDTH\t\t3\n#define XP_PROP_4_REDRV_PRESENT_INDEX\t\t31\n#define XP_PROP_4_REDRV_PRESENT_WIDTH\t\t1\n\n \n#define IC_CON\t\t\t\t\t0x0000\n#define IC_TAR\t\t\t\t\t0x0004\n#define IC_DATA_CMD\t\t\t\t0x0010\n#define IC_INTR_STAT\t\t\t\t0x002c\n#define IC_INTR_MASK\t\t\t\t0x0030\n#define IC_RAW_INTR_STAT\t\t\t0x0034\n#define IC_CLR_INTR\t\t\t\t0x0040\n#define IC_CLR_TX_ABRT\t\t\t\t0x0054\n#define IC_CLR_STOP_DET\t\t\t\t0x0060\n#define IC_ENABLE\t\t\t\t0x006c\n#define IC_TXFLR\t\t\t\t0x0074\n#define IC_RXFLR\t\t\t\t0x0078\n#define IC_TX_ABRT_SOURCE\t\t\t0x0080\n#define IC_ENABLE_STATUS\t\t\t0x009c\n#define IC_COMP_PARAM_1\t\t\t\t0x00f4\n\n \n#define IC_COMP_PARAM_1_MAX_SPEED_MODE_INDEX\t2\n#define IC_COMP_PARAM_1_MAX_SPEED_MODE_WIDTH\t2\n#define IC_COMP_PARAM_1_RX_BUFFER_DEPTH_INDEX\t8\n#define IC_COMP_PARAM_1_RX_BUFFER_DEPTH_WIDTH\t8\n#define IC_COMP_PARAM_1_TX_BUFFER_DEPTH_INDEX\t16\n#define IC_COMP_PARAM_1_TX_BUFFER_DEPTH_WIDTH\t8\n#define IC_CON_MASTER_MODE_INDEX\t\t0\n#define IC_CON_MASTER_MODE_WIDTH\t\t1\n#define IC_CON_RESTART_EN_INDEX\t\t\t5\n#define IC_CON_RESTART_EN_WIDTH\t\t\t1\n#define IC_CON_RX_FIFO_FULL_HOLD_INDEX\t\t9\n#define IC_CON_RX_FIFO_FULL_HOLD_WIDTH\t\t1\n#define IC_CON_SLAVE_DISABLE_INDEX\t\t6\n#define IC_CON_SLAVE_DISABLE_WIDTH\t\t1\n#define IC_CON_SPEED_INDEX\t\t\t1\n#define IC_CON_SPEED_WIDTH\t\t\t2\n#define IC_DATA_CMD_CMD_INDEX\t\t\t8\n#define IC_DATA_CMD_CMD_WIDTH\t\t\t1\n#define IC_DATA_CMD_STOP_INDEX\t\t\t9\n#define IC_DATA_CMD_STOP_WIDTH\t\t\t1\n#define IC_ENABLE_ABORT_INDEX\t\t\t1\n#define IC_ENABLE_ABORT_WIDTH\t\t\t1\n#define IC_ENABLE_EN_INDEX\t\t\t0\n#define IC_ENABLE_EN_WIDTH\t\t\t1\n#define IC_ENABLE_STATUS_EN_INDEX\t\t0\n#define IC_ENABLE_STATUS_EN_WIDTH\t\t1\n#define IC_INTR_MASK_TX_EMPTY_INDEX\t\t4\n#define IC_INTR_MASK_TX_EMPTY_WIDTH\t\t1\n#define IC_RAW_INTR_STAT_RX_FULL_INDEX\t\t2\n#define IC_RAW_INTR_STAT_RX_FULL_WIDTH\t\t1\n#define IC_RAW_INTR_STAT_STOP_DET_INDEX\t\t9\n#define IC_RAW_INTR_STAT_STOP_DET_WIDTH\t\t1\n#define IC_RAW_INTR_STAT_TX_ABRT_INDEX\t\t6\n#define IC_RAW_INTR_STAT_TX_ABRT_WIDTH\t\t1\n#define IC_RAW_INTR_STAT_TX_EMPTY_INDEX\t\t4\n#define IC_RAW_INTR_STAT_TX_EMPTY_WIDTH\t\t1\n\n \n#define IC_TX_ABRT_7B_ADDR_NOACK\t\t0x0001\n#define IC_TX_ABRT_ARB_LOST\t\t\t0x1000\n\n \n#define RX_PACKET_ERRORS_CRC_INDEX\t\t2\n#define RX_PACKET_ERRORS_CRC_WIDTH\t\t1\n#define RX_PACKET_ERRORS_FRAME_INDEX\t\t3\n#define RX_PACKET_ERRORS_FRAME_WIDTH\t\t1\n#define RX_PACKET_ERRORS_LENGTH_INDEX\t\t0\n#define RX_PACKET_ERRORS_LENGTH_WIDTH\t\t1\n#define RX_PACKET_ERRORS_OVERRUN_INDEX\t\t1\n#define RX_PACKET_ERRORS_OVERRUN_WIDTH\t\t1\n\n#define RX_PACKET_ATTRIBUTES_CSUM_DONE_INDEX\t0\n#define RX_PACKET_ATTRIBUTES_CSUM_DONE_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX\t1\n#define RX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_LAST_INDEX\t\t2\n#define RX_PACKET_ATTRIBUTES_LAST_WIDTH\t\t1\n#define RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_INDEX\t3\n#define RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_CONTEXT_INDEX\t4\n#define RX_PACKET_ATTRIBUTES_CONTEXT_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_RX_TSTAMP_INDEX\t5\n#define RX_PACKET_ATTRIBUTES_RX_TSTAMP_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_RSS_HASH_INDEX\t6\n#define RX_PACKET_ATTRIBUTES_RSS_HASH_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_FIRST_INDEX\t7\n#define RX_PACKET_ATTRIBUTES_FIRST_WIDTH\t1\n#define RX_PACKET_ATTRIBUTES_TNP_INDEX\t\t8\n#define RX_PACKET_ATTRIBUTES_TNP_WIDTH\t\t1\n#define RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_INDEX\t9\n#define RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_WIDTH\t1\n\n#define RX_NORMAL_DESC0_OVT_INDEX\t\t0\n#define RX_NORMAL_DESC0_OVT_WIDTH\t\t16\n#define RX_NORMAL_DESC2_HL_INDEX\t\t0\n#define RX_NORMAL_DESC2_HL_WIDTH\t\t10\n#define RX_NORMAL_DESC2_TNP_INDEX\t\t11\n#define RX_NORMAL_DESC2_TNP_WIDTH\t\t1\n#define RX_NORMAL_DESC3_CDA_INDEX\t\t27\n#define RX_NORMAL_DESC3_CDA_WIDTH\t\t1\n#define RX_NORMAL_DESC3_CTXT_INDEX\t\t30\n#define RX_NORMAL_DESC3_CTXT_WIDTH\t\t1\n#define RX_NORMAL_DESC3_ES_INDEX\t\t15\n#define RX_NORMAL_DESC3_ES_WIDTH\t\t1\n#define RX_NORMAL_DESC3_ETLT_INDEX\t\t16\n#define RX_NORMAL_DESC3_ETLT_WIDTH\t\t4\n#define RX_NORMAL_DESC3_FD_INDEX\t\t29\n#define RX_NORMAL_DESC3_FD_WIDTH\t\t1\n#define RX_NORMAL_DESC3_INTE_INDEX\t\t30\n#define RX_NORMAL_DESC3_INTE_WIDTH\t\t1\n#define RX_NORMAL_DESC3_L34T_INDEX\t\t20\n#define RX_NORMAL_DESC3_L34T_WIDTH\t\t4\n#define RX_NORMAL_DESC3_LD_INDEX\t\t28\n#define RX_NORMAL_DESC3_LD_WIDTH\t\t1\n#define RX_NORMAL_DESC3_OWN_INDEX\t\t31\n#define RX_NORMAL_DESC3_OWN_WIDTH\t\t1\n#define RX_NORMAL_DESC3_PL_INDEX\t\t0\n#define RX_NORMAL_DESC3_PL_WIDTH\t\t14\n#define RX_NORMAL_DESC3_RSV_INDEX\t\t26\n#define RX_NORMAL_DESC3_RSV_WIDTH\t\t1\n\n#define RX_DESC3_L34T_IPV4_TCP\t\t\t1\n#define RX_DESC3_L34T_IPV4_UDP\t\t\t2\n#define RX_DESC3_L34T_IPV4_ICMP\t\t\t3\n#define RX_DESC3_L34T_IPV4_UNKNOWN\t\t7\n#define RX_DESC3_L34T_IPV6_TCP\t\t\t9\n#define RX_DESC3_L34T_IPV6_UDP\t\t\t10\n#define RX_DESC3_L34T_IPV6_ICMP\t\t\t11\n#define RX_DESC3_L34T_IPV6_UNKNOWN\t\t15\n\n#define RX_CONTEXT_DESC3_TSA_INDEX\t\t4\n#define RX_CONTEXT_DESC3_TSA_WIDTH\t\t1\n#define RX_CONTEXT_DESC3_TSD_INDEX\t\t6\n#define RX_CONTEXT_DESC3_TSD_WIDTH\t\t1\n\n#define TX_PACKET_ATTRIBUTES_CSUM_ENABLE_INDEX\t0\n#define TX_PACKET_ATTRIBUTES_CSUM_ENABLE_WIDTH\t1\n#define TX_PACKET_ATTRIBUTES_TSO_ENABLE_INDEX\t1\n#define TX_PACKET_ATTRIBUTES_TSO_ENABLE_WIDTH\t1\n#define TX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX\t2\n#define TX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH\t1\n#define TX_PACKET_ATTRIBUTES_PTP_INDEX\t\t3\n#define TX_PACKET_ATTRIBUTES_PTP_WIDTH\t\t1\n#define TX_PACKET_ATTRIBUTES_VXLAN_INDEX\t4\n#define TX_PACKET_ATTRIBUTES_VXLAN_WIDTH\t1\n\n#define TX_CONTEXT_DESC2_MSS_INDEX\t\t0\n#define TX_CONTEXT_DESC2_MSS_WIDTH\t\t15\n#define TX_CONTEXT_DESC3_CTXT_INDEX\t\t30\n#define TX_CONTEXT_DESC3_CTXT_WIDTH\t\t1\n#define TX_CONTEXT_DESC3_TCMSSV_INDEX\t\t26\n#define TX_CONTEXT_DESC3_TCMSSV_WIDTH\t\t1\n#define TX_CONTEXT_DESC3_VLTV_INDEX\t\t16\n#define TX_CONTEXT_DESC3_VLTV_WIDTH\t\t1\n#define TX_CONTEXT_DESC3_VT_INDEX\t\t0\n#define TX_CONTEXT_DESC3_VT_WIDTH\t\t16\n\n#define TX_NORMAL_DESC2_HL_B1L_INDEX\t\t0\n#define TX_NORMAL_DESC2_HL_B1L_WIDTH\t\t14\n#define TX_NORMAL_DESC2_IC_INDEX\t\t31\n#define TX_NORMAL_DESC2_IC_WIDTH\t\t1\n#define TX_NORMAL_DESC2_TTSE_INDEX\t\t30\n#define TX_NORMAL_DESC2_TTSE_WIDTH\t\t1\n#define TX_NORMAL_DESC2_VTIR_INDEX\t\t14\n#define TX_NORMAL_DESC2_VTIR_WIDTH\t\t2\n#define TX_NORMAL_DESC3_CIC_INDEX\t\t16\n#define TX_NORMAL_DESC3_CIC_WIDTH\t\t2\n#define TX_NORMAL_DESC3_CPC_INDEX\t\t26\n#define TX_NORMAL_DESC3_CPC_WIDTH\t\t2\n#define TX_NORMAL_DESC3_CTXT_INDEX\t\t30\n#define TX_NORMAL_DESC3_CTXT_WIDTH\t\t1\n#define TX_NORMAL_DESC3_FD_INDEX\t\t29\n#define TX_NORMAL_DESC3_FD_WIDTH\t\t1\n#define TX_NORMAL_DESC3_FL_INDEX\t\t0\n#define TX_NORMAL_DESC3_FL_WIDTH\t\t15\n#define TX_NORMAL_DESC3_LD_INDEX\t\t28\n#define TX_NORMAL_DESC3_LD_WIDTH\t\t1\n#define TX_NORMAL_DESC3_OWN_INDEX\t\t31\n#define TX_NORMAL_DESC3_OWN_WIDTH\t\t1\n#define TX_NORMAL_DESC3_TCPHDRLEN_INDEX\t\t19\n#define TX_NORMAL_DESC3_TCPHDRLEN_WIDTH\t\t4\n#define TX_NORMAL_DESC3_TCPPL_INDEX\t\t0\n#define TX_NORMAL_DESC3_TCPPL_WIDTH\t\t18\n#define TX_NORMAL_DESC3_TSE_INDEX\t\t18\n#define TX_NORMAL_DESC3_TSE_WIDTH\t\t1\n#define TX_NORMAL_DESC3_VNP_INDEX\t\t23\n#define TX_NORMAL_DESC3_VNP_WIDTH\t\t3\n\n#define TX_NORMAL_DESC2_VLAN_INSERT\t\t0x2\n#define TX_NORMAL_DESC3_VXLAN_PACKET\t\t0x3\n\n \n#ifndef MDIO_PMA_10GBR_PMD_CTRL\n#define MDIO_PMA_10GBR_PMD_CTRL\t\t0x0096\n#endif\n\n#ifndef MDIO_PMA_10GBR_FECCTRL\n#define MDIO_PMA_10GBR_FECCTRL\t\t0x00ab\n#endif\n\n#ifndef MDIO_PMA_RX_CTRL1\n#define MDIO_PMA_RX_CTRL1\t\t0x8051\n#endif\n\n#ifndef MDIO_PMA_RX_LSTS\n#define MDIO_PMA_RX_LSTS\t\t0x018020\n#endif\n\n#ifndef MDIO_PMA_RX_EQ_CTRL4\n#define MDIO_PMA_RX_EQ_CTRL4\t\t0x0001805C\n#endif\n\n#ifndef MDIO_PMA_MP_MISC_STS\n#define MDIO_PMA_MP_MISC_STS\t\t0x0078\n#endif\n\n#ifndef MDIO_PMA_PHY_RX_EQ_CEU\n#define MDIO_PMA_PHY_RX_EQ_CEU\t\t0x1800E\n#endif\n\n#ifndef MDIO_PCS_DIG_CTRL\n#define MDIO_PCS_DIG_CTRL\t\t0x8000\n#endif\n\n#ifndef MDIO_PCS_DIGITAL_STAT\n#define MDIO_PCS_DIGITAL_STAT\t\t0x8010\n#endif\n\n#ifndef MDIO_AN_XNP\n#define MDIO_AN_XNP\t\t\t0x0016\n#endif\n\n#ifndef MDIO_AN_LPX\n#define MDIO_AN_LPX\t\t\t0x0019\n#endif\n\n#ifndef MDIO_AN_COMP_STAT\n#define MDIO_AN_COMP_STAT\t\t0x0030\n#endif\n\n#ifndef MDIO_AN_INTMASK\n#define MDIO_AN_INTMASK\t\t\t0x8001\n#endif\n\n#ifndef MDIO_AN_INT\n#define MDIO_AN_INT\t\t\t0x8002\n#endif\n\n#ifndef MDIO_VEND2_AN_ADVERTISE\n#define MDIO_VEND2_AN_ADVERTISE\t\t0x0004\n#endif\n\n#ifndef MDIO_VEND2_AN_LP_ABILITY\n#define MDIO_VEND2_AN_LP_ABILITY\t0x0005\n#endif\n\n#ifndef MDIO_VEND2_AN_CTRL\n#define MDIO_VEND2_AN_CTRL\t\t0x8001\n#endif\n\n#ifndef MDIO_VEND2_AN_STAT\n#define MDIO_VEND2_AN_STAT\t\t0x8002\n#endif\n\n#ifndef MDIO_VEND2_PMA_CDR_CONTROL\n#define MDIO_VEND2_PMA_CDR_CONTROL\t0x8056\n#endif\n\n#ifndef MDIO_VEND2_PMA_MISC_CTRL0\n#define MDIO_VEND2_PMA_MISC_CTRL0\t0x8090\n#endif\n\n#ifndef MDIO_CTRL1_SPEED1G\n#define MDIO_CTRL1_SPEED1G\t\t(MDIO_CTRL1_SPEED10G & ~BMCR_SPEED100)\n#endif\n\n#ifndef MDIO_VEND2_CTRL1_AN_ENABLE\n#define MDIO_VEND2_CTRL1_AN_ENABLE\tBIT(12)\n#endif\n\n#ifndef MDIO_VEND2_CTRL1_AN_RESTART\n#define MDIO_VEND2_CTRL1_AN_RESTART\tBIT(9)\n#endif\n\n#ifndef MDIO_VEND2_CTRL1_SS6\n#define MDIO_VEND2_CTRL1_SS6\t\tBIT(6)\n#endif\n\n#ifndef MDIO_VEND2_CTRL1_SS13\n#define MDIO_VEND2_CTRL1_SS13\t\tBIT(13)\n#endif\n\n \n#define XGBE_AN_CL73_INT_CMPLT\t\tBIT(0)\n#define XGBE_AN_CL73_INC_LINK\t\tBIT(1)\n#define XGBE_AN_CL73_PG_RCV\t\tBIT(2)\n#define XGBE_AN_CL73_INT_MASK\t\t0x07\n\n#define XGBE_XNP_MCF_NULL_MESSAGE\t0x001\n#define XGBE_XNP_ACK_PROCESSED\t\tBIT(12)\n#define XGBE_XNP_MP_FORMATTED\t\tBIT(13)\n#define XGBE_XNP_NP_EXCHANGE\t\tBIT(15)\n\n#define XGBE_KR_TRAINING_START\t\tBIT(0)\n#define XGBE_KR_TRAINING_ENABLE\t\tBIT(1)\n\n#define XGBE_PCS_CL37_BP\t\tBIT(12)\n#define XGBE_PCS_PSEQ_STATE_MASK\t0x1c\n#define XGBE_PCS_PSEQ_STATE_POWER_GOOD\t0x10\n\n#define XGBE_AN_CL37_INT_CMPLT\t\tBIT(0)\n#define XGBE_AN_CL37_INT_MASK\t\t0x01\n\n#define XGBE_AN_CL37_HD_MASK\t\t0x40\n#define XGBE_AN_CL37_FD_MASK\t\t0x20\n\n#define XGBE_AN_CL37_PCS_MODE_MASK\t0x06\n#define XGBE_AN_CL37_PCS_MODE_BASEX\t0x00\n#define XGBE_AN_CL37_PCS_MODE_SGMII\t0x04\n#define XGBE_AN_CL37_TX_CONFIG_MASK\t0x08\n#define XGBE_AN_CL37_MII_CTRL_8BIT\t0x0100\n\n#define XGBE_PMA_CDR_TRACK_EN_MASK\t0x01\n#define XGBE_PMA_CDR_TRACK_EN_OFF\t0x00\n#define XGBE_PMA_CDR_TRACK_EN_ON\t0x01\n\n#define XGBE_PMA_RX_RST_0_MASK\t\tBIT(4)\n#define XGBE_PMA_RX_RST_0_RESET_ON\t0x10\n#define XGBE_PMA_RX_RST_0_RESET_OFF\t0x00\n\n#define XGBE_PMA_RX_SIG_DET_0_MASK\tBIT(4)\n#define XGBE_PMA_RX_SIG_DET_0_ENABLE\tBIT(4)\n#define XGBE_PMA_RX_SIG_DET_0_DISABLE\t0x0000\n\n#define XGBE_PMA_RX_VALID_0_MASK\tBIT(12)\n#define XGBE_PMA_RX_VALID_0_ENABLE\tBIT(12)\n#define XGBE_PMA_RX_VALID_0_DISABLE\t0x0000\n\n#define XGBE_PMA_RX_AD_REQ_MASK\t\tBIT(12)\n#define XGBE_PMA_RX_AD_REQ_ENABLE\tBIT(12)\n#define XGBE_PMA_RX_AD_REQ_DISABLE\t0x0000\n\n#define XGBE_PMA_RX_ADPT_ACK_MASK\tBIT(12)\n#define XGBE_PMA_RX_ADPT_ACK\t\tBIT(12)\n\n#define XGBE_PMA_CFF_UPDTM1_VLD\t\tBIT(8)\n#define XGBE_PMA_CFF_UPDT0_VLD\t\tBIT(9)\n#define XGBE_PMA_CFF_UPDT1_VLD\t\tBIT(10)\n#define XGBE_PMA_CFF_UPDT_MASK\t\t(XGBE_PMA_CFF_UPDTM1_VLD |\\\n\t\t\t\t\t XGBE_PMA_CFF_UPDT0_VLD | \\\n\t\t\t\t\t XGBE_PMA_CFF_UPDT1_VLD)\n\n#define XGBE_PMA_PLL_CTRL_MASK\t\tBIT(15)\n#define XGBE_PMA_PLL_CTRL_ENABLE\tBIT(15)\n#define XGBE_PMA_PLL_CTRL_DISABLE\t0x0000\n\n \n#define GET_BITS(_var, _index, _width)\t\t\t\t\t\\\n\t(((_var) >> (_index)) & ((0x1 << (_width)) - 1))\n\n#define SET_BITS(_var, _index, _width, _val)\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\t(_var) &= ~(((0x1 << (_width)) - 1) << (_index));\t\t\\\n\t(_var) |= (((_val) & ((0x1 << (_width)) - 1)) << (_index));\t\\\n} while (0)\n\n#define GET_BITS_LE(_var, _index, _width)\t\t\t\t\\\n\t((le32_to_cpu((_var)) >> (_index)) & ((0x1 << (_width)) - 1))\n\n#define SET_BITS_LE(_var, _index, _width, _val)\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\t(_var) &= cpu_to_le32(~(((0x1 << (_width)) - 1) << (_index)));\t\\\n\t(_var) |= cpu_to_le32((((_val) &\t\t\t\t\\\n\t\t\t      ((0x1 << (_width)) - 1)) << (_index)));\t\\\n} while (0)\n\n \n#define XGMAC_GET_BITS(_var, _prefix, _field)\t\t\t\t\\\n\tGET_BITS((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH)\n\n#define XGMAC_SET_BITS(_var, _prefix, _field, _val)\t\t\t\\\n\tSET_BITS((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH, (_val))\n\n#define XGMAC_GET_BITS_LE(_var, _prefix, _field)\t\t\t\\\n\tGET_BITS_LE((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH)\n\n#define XGMAC_SET_BITS_LE(_var, _prefix, _field, _val)\t\t\t\\\n\tSET_BITS_LE((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH, (_val))\n\n \n#define XGMAC_IOREAD(_pdata, _reg)\t\t\t\t\t\\\n\tioread32((_pdata)->xgmac_regs + _reg)\n\n#define XGMAC_IOREAD_BITS(_pdata, _reg, _field)\t\t\t\t\\\n\tGET_BITS(XGMAC_IOREAD((_pdata), _reg),\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XGMAC_IOWRITE(_pdata, _reg, _val)\t\t\t\t\\\n\tiowrite32((_val), (_pdata)->xgmac_regs + _reg)\n\n#define XGMAC_IOWRITE_BITS(_pdata, _reg, _field, _val)\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu32 reg_val = XGMAC_IOREAD((_pdata), _reg);\t\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXGMAC_IOWRITE((_pdata), _reg, reg_val);\t\t\t\t\\\n} while (0)\n\n \n#define XGMAC_MTL_IOREAD(_pdata, _n, _reg)\t\t\t\t\\\n\tioread32((_pdata)->xgmac_regs +\t\t\t\t\t\\\n\t\t MTL_Q_BASE + ((_n) * MTL_Q_INC) + _reg)\n\n#define XGMAC_MTL_IOREAD_BITS(_pdata, _n, _reg, _field)\t\t\t\\\n\tGET_BITS(XGMAC_MTL_IOREAD((_pdata), (_n), _reg),\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XGMAC_MTL_IOWRITE(_pdata, _n, _reg, _val)\t\t\t\\\n\tiowrite32((_val), (_pdata)->xgmac_regs +\t\t\t\\\n\t\t  MTL_Q_BASE + ((_n) * MTL_Q_INC) + _reg)\n\n#define XGMAC_MTL_IOWRITE_BITS(_pdata, _n, _reg, _field, _val)\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu32 reg_val = XGMAC_MTL_IOREAD((_pdata), (_n), _reg);\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXGMAC_MTL_IOWRITE((_pdata), (_n), _reg, reg_val);\t\t\\\n} while (0)\n\n \n#define XGMAC_DMA_IOREAD(_channel, _reg)\t\t\t\t\\\n\tioread32((_channel)->dma_regs + _reg)\n\n#define XGMAC_DMA_IOREAD_BITS(_channel, _reg, _field)\t\t\t\\\n\tGET_BITS(XGMAC_DMA_IOREAD((_channel), _reg),\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XGMAC_DMA_IOWRITE(_channel, _reg, _val)\t\t\t\t\\\n\tiowrite32((_val), (_channel)->dma_regs + _reg)\n\n#define XGMAC_DMA_IOWRITE_BITS(_channel, _reg, _field, _val)\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu32 reg_val = XGMAC_DMA_IOREAD((_channel), _reg);\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXGMAC_DMA_IOWRITE((_channel), _reg, reg_val);\t\t\t\\\n} while (0)\n\n \n#define XPCS_GET_BITS(_var, _prefix, _field)\t\t\t\t\\\n\tGET_BITS((_var),                                                \\\n\t\t _prefix##_##_field##_INDEX,                            \\\n\t\t _prefix##_##_field##_WIDTH)\n\n#define XPCS_SET_BITS(_var, _prefix, _field, _val)                      \\\n\tSET_BITS((_var),                                                \\\n\t\t _prefix##_##_field##_INDEX,                            \\\n\t\t _prefix##_##_field##_WIDTH, (_val))\n\n#define XPCS32_IOWRITE(_pdata, _off, _val)\t\t\t\t\\\n\tiowrite32(_val, (_pdata)->xpcs_regs + (_off))\n\n#define XPCS32_IOREAD(_pdata, _off)\t\t\t\t\t\\\n\tioread32((_pdata)->xpcs_regs + (_off))\n\n#define XPCS16_IOWRITE(_pdata, _off, _val)\t\t\t\t\\\n\tiowrite16(_val, (_pdata)->xpcs_regs + (_off))\n\n#define XPCS16_IOREAD(_pdata, _off)\t\t\t\t\t\\\n\tioread16((_pdata)->xpcs_regs + (_off))\n\n \n#define XSIR_GET_BITS(_var, _prefix, _field)                            \\\n\tGET_BITS((_var),                                                \\\n\t\t _prefix##_##_field##_INDEX,                            \\\n\t\t _prefix##_##_field##_WIDTH)\n\n#define XSIR_SET_BITS(_var, _prefix, _field, _val)                      \\\n\tSET_BITS((_var),                                                \\\n\t\t _prefix##_##_field##_INDEX,                            \\\n\t\t _prefix##_##_field##_WIDTH, (_val))\n\n#define XSIR0_IOREAD(_pdata, _reg)\t\t\t\t\t\\\n\tioread16((_pdata)->sir0_regs + _reg)\n\n#define XSIR0_IOREAD_BITS(_pdata, _reg, _field)\t\t\t\t\\\n\tGET_BITS(XSIR0_IOREAD((_pdata), _reg),\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XSIR0_IOWRITE(_pdata, _reg, _val)\t\t\t\t\\\n\tiowrite16((_val), (_pdata)->sir0_regs + _reg)\n\n#define XSIR0_IOWRITE_BITS(_pdata, _reg, _field, _val)\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu16 reg_val = XSIR0_IOREAD((_pdata), _reg);\t\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXSIR0_IOWRITE((_pdata), _reg, reg_val);\t\t\t\t\\\n} while (0)\n\n#define XSIR1_IOREAD(_pdata, _reg)\t\t\t\t\t\\\n\tioread16((_pdata)->sir1_regs + _reg)\n\n#define XSIR1_IOREAD_BITS(_pdata, _reg, _field)\t\t\t\t\\\n\tGET_BITS(XSIR1_IOREAD((_pdata), _reg),\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XSIR1_IOWRITE(_pdata, _reg, _val)\t\t\t\t\\\n\tiowrite16((_val), (_pdata)->sir1_regs + _reg)\n\n#define XSIR1_IOWRITE_BITS(_pdata, _reg, _field, _val)\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu16 reg_val = XSIR1_IOREAD((_pdata), _reg);\t\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXSIR1_IOWRITE((_pdata), _reg, reg_val);\t\t\t\t\\\n} while (0)\n\n \n#define XRXTX_IOREAD(_pdata, _reg)\t\t\t\t\t\\\n\tioread16((_pdata)->rxtx_regs + _reg)\n\n#define XRXTX_IOREAD_BITS(_pdata, _reg, _field)\t\t\t\t\\\n\tGET_BITS(XRXTX_IOREAD((_pdata), _reg),\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XRXTX_IOWRITE(_pdata, _reg, _val)\t\t\t\t\\\n\tiowrite16((_val), (_pdata)->rxtx_regs + _reg)\n\n#define XRXTX_IOWRITE_BITS(_pdata, _reg, _field, _val)\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu16 reg_val = XRXTX_IOREAD((_pdata), _reg);\t\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXRXTX_IOWRITE((_pdata), _reg, reg_val);\t\t\t\t\\\n} while (0)\n\n \n#define XP_GET_BITS(_var, _prefix, _field)\t\t\t\t\\\n\tGET_BITS((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH)\n\n#define XP_SET_BITS(_var, _prefix, _field, _val)\t\t\t\\\n\tSET_BITS((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH, (_val))\n\n#define XP_IOREAD(_pdata, _reg)\t\t\t\t\t\t\\\n\tioread32((_pdata)->xprop_regs + (_reg))\n\n#define XP_IOREAD_BITS(_pdata, _reg, _field)\t\t\t\t\\\n\tGET_BITS(XP_IOREAD((_pdata), (_reg)),\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XP_IOWRITE(_pdata, _reg, _val)\t\t\t\t\t\\\n\tiowrite32((_val), (_pdata)->xprop_regs + (_reg))\n\n#define XP_IOWRITE_BITS(_pdata, _reg, _field, _val)\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu32 reg_val = XP_IOREAD((_pdata), (_reg));\t\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXP_IOWRITE((_pdata), (_reg), reg_val);\t\t\t\t\\\n} while (0)\n\n \n#define XI2C_GET_BITS(_var, _prefix, _field)\t\t\t\t\\\n\tGET_BITS((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH)\n\n#define XI2C_SET_BITS(_var, _prefix, _field, _val)\t\t\t\\\n\tSET_BITS((_var),\t\t\t\t\t\t\\\n\t\t _prefix##_##_field##_INDEX,\t\t\t\t\\\n\t\t _prefix##_##_field##_WIDTH, (_val))\n\n#define XI2C_IOREAD(_pdata, _reg)\t\t\t\t\t\\\n\tioread32((_pdata)->xi2c_regs + (_reg))\n\n#define XI2C_IOREAD_BITS(_pdata, _reg, _field)\t\t\t\t\\\n\tGET_BITS(XI2C_IOREAD((_pdata), (_reg)),\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH)\n\n#define XI2C_IOWRITE(_pdata, _reg, _val)\t\t\t\t\\\n\tiowrite32((_val), (_pdata)->xi2c_regs + (_reg))\n\n#define XI2C_IOWRITE_BITS(_pdata, _reg, _field, _val)\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu32 reg_val = XI2C_IOREAD((_pdata), (_reg));\t\t\t\\\n\tSET_BITS(reg_val,\t\t\t\t\t\t\\\n\t\t _reg##_##_field##_INDEX,\t\t\t\t\\\n\t\t _reg##_##_field##_WIDTH, (_val));\t\t\t\\\n\tXI2C_IOWRITE((_pdata), (_reg), reg_val);\t\t\t\\\n} while (0)\n\n \n\n#define XGBE_ADDR_C45 BIT(30)\n\n#define XMDIO_READ(_pdata, _mmd, _reg)\t\t\t\t\t\\\n\t((_pdata)->hw_if.read_mmd_regs((_pdata), 0,\t\t\t\\\n\t\tXGBE_ADDR_C45 | (_mmd << 16) | ((_reg) & 0xffff)))\n\n#define XMDIO_READ_BITS(_pdata, _mmd, _reg, _mask)\t\t\t\\\n\t(XMDIO_READ((_pdata), _mmd, _reg) & _mask)\n\n#define XMDIO_WRITE(_pdata, _mmd, _reg, _val)\t\t\t\t\\\n\t((_pdata)->hw_if.write_mmd_regs((_pdata), 0,\t\t\t\\\n\t\tXGBE_ADDR_C45 | (_mmd << 16) | ((_reg) & 0xffff), (_val)))\n\n#define XMDIO_WRITE_BITS(_pdata, _mmd, _reg, _mask, _val)\t\t\\\ndo {\t\t\t\t\t\t\t\t\t\\\n\tu32 mmd_val = XMDIO_READ((_pdata), _mmd, _reg);\t\t\t\\\n\tmmd_val &= ~_mask;\t\t\t\t\t\t\\\n\tmmd_val |= (_val);\t\t\t\t\t\t\\\n\tXMDIO_WRITE((_pdata), _mmd, _reg, mmd_val);\t\t\t\\\n} while (0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}