// Seed: 601386512
module module_0 ();
  wor id_1, id_2;
  initial id_2 = id_2;
  wand id_3;
  assign id_1 = id_1 - id_3;
  id_4 :
  assert property (@(posedge 'b0) 1) id_1 = id_1;
  wire id_5;
  id_6 :
  assert property (@(negedge 1) id_2)
  else id_4 <= #1 1;
  id_7(
      id_6
  );
endmodule
module module_1 #(
    parameter id_21 = 32'd50,
    parameter id_22 = 32'd68,
    parameter id_23 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_20;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  defparam id_21 = id_11, id_22 = id_1, id_23 = 1;
  wire id_24;
  assign id_14 = 1;
endmodule
