Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 10 22:53:33 2020
| Host         : DESKTOP-4H7CRNK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: U_LT2380_24_controller/o_SPDIF_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 81 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.885        0.000                      0                  127        0.068        0.000                      0                  127        3.000        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.086}      10.171          98.315          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.086}      10.171          98.315          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.885        0.000                      0                  127        0.149        0.000                      0                  127        4.586        0.000                       0                    83  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.887        0.000                      0                  127        0.149        0.000                      0                  127        4.586        0.000                       0                    83  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.885        0.000                      0                  127        0.068        0.000                      0                  127  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.885        0.000                      0                  127        0.068        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.718ns (24.135%)  route 2.257ns (75.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.738     1.311    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.299     1.610 r  U_LT2380_24_controller/o_parData[12]_i_1/O
                         net (fo=1, routed)           0.519     2.129    U_LT2380_24_controller/o_parData_0[12]
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/C
                         clock pessimism              0.578     9.300    
                         clock uncertainty           -0.081     9.219    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205     9.014    U_LT2380_24_controller/o_parData_reg[12]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.580ns (19.778%)  route 2.352ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.757     1.367    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.491 r  U_LT2380_24_controller/o_parData[3]_i_1/O
                         net (fo=1, routed)           0.595     2.087    U_LT2380_24_controller/o_parData_0[3]
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.718ns (24.513%)  route 2.211ns (75.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.571     1.144    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.299     1.443 r  U_LT2380_24_controller/o_parData[8]_i_1/O
                         net (fo=1, routed)           0.640     2.083    U_LT2380_24_controller/o_parData_0[8]
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.718ns (24.350%)  route 2.231ns (75.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.696     1.269    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.299     1.568 r  U_LT2380_24_controller/o_parData[2]_i_1/O
                         net (fo=1, routed)           0.535     2.103    U_LT2380_24_controller/o_parData_0[2]
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.169     9.036    U_LT2380_24_controller/o_parData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.081%)  route 2.308ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.765     1.375    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  U_LT2380_24_controller/o_parData[15]_i_1/O
                         net (fo=1, routed)           0.544     2.042    U_LT2380_24_controller/o_parData_0[15]
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.081     9.206    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.001    U_LT2380_24_controller/o_parData_reg[15]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.718ns (24.964%)  route 2.158ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.691     1.264    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     1.563 r  U_LT2380_24_controller/o_parData[1]_i_1/O
                         net (fo=1, routed)           0.467     2.030    U_LT2380_24_controller/o_parData_0[1]
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.081     9.206    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.001    U_LT2380_24_controller/o_parData_reg[1]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.718ns (24.985%)  route 2.156ns (75.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.543     1.116    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.299     1.415 r  U_LT2380_24_controller/o_parData[13]_i_1/O
                         net (fo=1, routed)           0.613     2.028    U_LT2380_24_controller/o_parData_0[13]
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[13]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.318    U_LT2380_24_controller/o_parData[13]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.467    U_LT2380_24_controller/o_dataOutput24b_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.557    U_LT2380_24_controller/CLK
    SLICE_X3Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  U_LT2380_24_controller/o_parData_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.299    U_LT2380_24_controller/o_parData[4]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.071    -0.451    U_LT2380_24_controller/o_dataOutput24b_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_SPDIF_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y86          FDRE                                         r  U_LT2380_24_controller/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.299    U_LT2380_24_controller/clk_25MHZ
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.048    -0.251 r  U_LT2380_24_controller/o_SPDIF_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_LT2380_24_controller/o_SPDIF_clk_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/C
                         clock pessimism              0.251    -0.547    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131    -0.416    U_LT2380_24_controller/o_SPDIF_clk_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.299    U_LT2380_24_controller/o_parData[3]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.075    -0.468    U_LT2380_24_controller/o_dataOutput24b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_busy_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/busy_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    clk_98MHZ
    SLICE_X1Y86          FDRE                                         r  i_busy_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  i_busy_sync_reg/Q
                         net (fo=4, routed)           0.121    -0.298    U_LT2380_24_controller/i_busy_sync
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/C
                         clock pessimism              0.253    -0.544    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.075    -0.469    U_LT2380_24_controller/busy_dly_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.589    -0.558    U_LT2380_24_controller/CLK
    SLICE_X3Y89          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  U_LT2380_24_controller/o_parData_reg[18]/Q
                         net (fo=1, routed)           0.120    -0.297    U_LT2380_24_controller/o_parData[18]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/C
                         clock pessimism              0.274    -0.523    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.047    -0.476    U_LT2380_24_controller/o_dataOutput24b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/pulse_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/pulse_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/pulse_ctr_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.287    U_LT2380_24_controller/pulse_ctr_reg_n_0_[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  U_LT2380_24_controller/pulse_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_LT2380_24_controller/pulse_ctr[3]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.855    -0.799    U_LT2380_24_controller/CLK
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/C
                         clock pessimism              0.252    -0.547    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120    -0.427    U_LT2380_24_controller/pulse_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  U_LT2380_24_controller/o_parData_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.285    U_LT2380_24_controller/o_parData[2]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.060    -0.483    U_LT2380_24_controller/o_dataOutput24b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.474%)  route 0.176ns (55.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X3Y87          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[19]/Q
                         net (fo=1, routed)           0.176    -0.242    U_LT2380_24_controller/o_parData[19]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/C
                         clock pessimism              0.274    -0.523    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.075    -0.448    U_LT2380_24_controller/o_dataOutput24b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/AVG_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X1Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/AVG_ctr_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.278    U_LT2380_24_controller/AVG_ctr_reg__0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.048    -0.230 r  U_LT2380_24_controller/AVG_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_LT2380_24_controller/p_0_in__0[4]
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107    -0.440    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.086 }
Period(ns):         10.171
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.171      8.016      BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.171      8.922      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X0Y86      U_LT2380_24_controller/AVG_FS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X2Y86      U_LT2380_24_controller/AVG_FS_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X0Y86      U_LT2380_24_controller/AVG_FS_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X1Y85      U_LT2380_24_controller/AVG_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X1Y85      U_LT2380_24_controller/AVG_ctr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X1Y85      U_LT2380_24_controller/AVG_ctr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X0Y85      U_LT2380_24_controller/AVG_ctr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X3Y86      U_LT2380_24_controller/clk_divider_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.171      203.189    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y83      U_LT2380_24_controller/o_CNV_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y89      U_LT2380_24_controller/o_dataOutput24b_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y89      U_LT2380_24_controller/o_dataOutput24b_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y89      U_LT2380_24_controller/o_parData_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X5Y93      U_LT2380_24_controller/o_parData_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X0Y89      U_LT2380_24_controller/o_parData_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y88      U_LT2380_24_controller/o_parData_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X1Y89      U_LT2380_24_controller/o_parData_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y84      U_LT2380_24_controller/pulse_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y84      U_LT2380_24_controller/pulse_ctr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y83      U_LT2380_24_controller/o_CNV_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y90      U_LT2380_24_controller/o_parData_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y91      U_LT2380_24_controller/o_parData_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y91      U_LT2380_24_controller/o_parData_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X5Y87      U_LT2380_24_controller/o_parData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X0Y90      U_LT2380_24_controller/o_parData_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X1Y90      U_LT2380_24_controller/o_parData_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y90      U_LT2380_24_controller/o_parData_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X4Y87      U_LT2380_24_controller/o_parData_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X0Y86      U_LT2380_24_controller/AVG_FS_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.718ns (24.135%)  route 2.257ns (75.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.738     1.311    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.299     1.610 r  U_LT2380_24_controller/o_parData[12]_i_1/O
                         net (fo=1, routed)           0.519     2.129    U_LT2380_24_controller/o_parData_0[12]
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/C
                         clock pessimism              0.578     9.300    
                         clock uncertainty           -0.080     9.221    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205     9.016    U_LT2380_24_controller/o_parData_reg[12]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.580ns (19.778%)  route 2.352ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.757     1.367    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.491 r  U_LT2380_24_controller/o_parData[3]_i_1/O
                         net (fo=1, routed)           0.595     2.087    U_LT2380_24_controller/o_parData_0[3]
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.080     9.207    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.002    U_LT2380_24_controller/o_parData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.718ns (24.513%)  route 2.211ns (75.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.571     1.144    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.299     1.443 r  U_LT2380_24_controller/o_parData[8]_i_1/O
                         net (fo=1, routed)           0.640     2.083    U_LT2380_24_controller/o_parData_0[8]
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.080     9.207    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.002    U_LT2380_24_controller/o_parData_reg[8]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.718ns (24.350%)  route 2.231ns (75.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.696     1.269    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.299     1.568 r  U_LT2380_24_controller/o_parData[2]_i_1/O
                         net (fo=1, routed)           0.535     2.103    U_LT2380_24_controller/o_parData_0[2]
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.080     9.207    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.169     9.038    U_LT2380_24_controller/o_parData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.081%)  route 2.308ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.765     1.375    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  U_LT2380_24_controller/o_parData[15]_i_1/O
                         net (fo=1, routed)           0.544     2.042    U_LT2380_24_controller/o_parData_0[15]
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.080     9.208    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.003    U_LT2380_24_controller/o_parData_reg[15]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.718ns (24.964%)  route 2.158ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.691     1.264    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     1.563 r  U_LT2380_24_controller/o_parData[1]_i_1/O
                         net (fo=1, routed)           0.467     2.030    U_LT2380_24_controller/o_parData_0[1]
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.080     9.208    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.003    U_LT2380_24_controller/o_parData_reg[1]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.718ns (24.985%)  route 2.156ns (75.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.543     1.116    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.299     1.415 r  U_LT2380_24_controller/o_parData[13]_i_1/O
                         net (fo=1, routed)           0.613     2.028    U_LT2380_24_controller/o_parData_0[13]
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.080     9.207    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205     9.002    U_LT2380_24_controller/o_parData_reg[13]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.080     9.219    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.790    U_LT2380_24_controller/AVG_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.080     9.219    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.790    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.080     9.219    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.790    U_LT2380_24_controller/AVG_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.318    U_LT2380_24_controller/o_parData[13]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.467    U_LT2380_24_controller/o_dataOutput24b_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.557    U_LT2380_24_controller/CLK
    SLICE_X3Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  U_LT2380_24_controller/o_parData_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.299    U_LT2380_24_controller/o_parData[4]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.071    -0.451    U_LT2380_24_controller/o_dataOutput24b_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_SPDIF_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y86          FDRE                                         r  U_LT2380_24_controller/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.299    U_LT2380_24_controller/clk_25MHZ
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.048    -0.251 r  U_LT2380_24_controller/o_SPDIF_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_LT2380_24_controller/o_SPDIF_clk_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/C
                         clock pessimism              0.251    -0.547    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131    -0.416    U_LT2380_24_controller/o_SPDIF_clk_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.299    U_LT2380_24_controller/o_parData[3]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.075    -0.468    U_LT2380_24_controller/o_dataOutput24b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_busy_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/busy_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    clk_98MHZ
    SLICE_X1Y86          FDRE                                         r  i_busy_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  i_busy_sync_reg/Q
                         net (fo=4, routed)           0.121    -0.298    U_LT2380_24_controller/i_busy_sync
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/C
                         clock pessimism              0.253    -0.544    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.075    -0.469    U_LT2380_24_controller/busy_dly_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.589    -0.558    U_LT2380_24_controller/CLK
    SLICE_X3Y89          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  U_LT2380_24_controller/o_parData_reg[18]/Q
                         net (fo=1, routed)           0.120    -0.297    U_LT2380_24_controller/o_parData[18]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/C
                         clock pessimism              0.274    -0.523    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.047    -0.476    U_LT2380_24_controller/o_dataOutput24b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/pulse_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/pulse_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/pulse_ctr_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.287    U_LT2380_24_controller/pulse_ctr_reg_n_0_[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  U_LT2380_24_controller/pulse_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_LT2380_24_controller/pulse_ctr[3]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.855    -0.799    U_LT2380_24_controller/CLK
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/C
                         clock pessimism              0.252    -0.547    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120    -0.427    U_LT2380_24_controller/pulse_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  U_LT2380_24_controller/o_parData_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.285    U_LT2380_24_controller/o_parData[2]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.060    -0.483    U_LT2380_24_controller/o_dataOutput24b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.474%)  route 0.176ns (55.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X3Y87          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[19]/Q
                         net (fo=1, routed)           0.176    -0.242    U_LT2380_24_controller/o_parData[19]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/C
                         clock pessimism              0.274    -0.523    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.075    -0.448    U_LT2380_24_controller/o_dataOutput24b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/AVG_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X1Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/AVG_ctr_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.278    U_LT2380_24_controller/AVG_ctr_reg__0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.048    -0.230 r  U_LT2380_24_controller/AVG_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_LT2380_24_controller/p_0_in__0[4]
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107    -0.440    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.086 }
Period(ns):         10.171
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.171      8.016      BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.171      8.922      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X0Y86      U_LT2380_24_controller/AVG_FS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X2Y86      U_LT2380_24_controller/AVG_FS_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X0Y86      U_LT2380_24_controller/AVG_FS_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X1Y85      U_LT2380_24_controller/AVG_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X1Y85      U_LT2380_24_controller/AVG_ctr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X1Y85      U_LT2380_24_controller/AVG_ctr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X0Y85      U_LT2380_24_controller/AVG_ctr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.171      9.171      SLICE_X3Y86      U_LT2380_24_controller/clk_divider_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.171      203.189    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y83      U_LT2380_24_controller/o_CNV_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y89      U_LT2380_24_controller/o_dataOutput24b_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y89      U_LT2380_24_controller/o_dataOutput24b_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y89      U_LT2380_24_controller/o_parData_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X5Y93      U_LT2380_24_controller/o_parData_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X0Y89      U_LT2380_24_controller/o_parData_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y88      U_LT2380_24_controller/o_parData_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X1Y89      U_LT2380_24_controller/o_parData_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y84      U_LT2380_24_controller/pulse_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y84      U_LT2380_24_controller/pulse_ctr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y83      U_LT2380_24_controller/o_CNV_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y90      U_LT2380_24_controller/o_parData_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y91      U_LT2380_24_controller/o_parData_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X3Y91      U_LT2380_24_controller/o_parData_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X5Y87      U_LT2380_24_controller/o_parData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X0Y90      U_LT2380_24_controller/o_parData_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X1Y90      U_LT2380_24_controller/o_parData_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X2Y90      U_LT2380_24_controller/o_parData_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X4Y87      U_LT2380_24_controller/o_parData_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.086       4.586      SLICE_X0Y86      U_LT2380_24_controller/AVG_FS_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.718ns (24.135%)  route 2.257ns (75.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.738     1.311    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.299     1.610 r  U_LT2380_24_controller/o_parData[12]_i_1/O
                         net (fo=1, routed)           0.519     2.129    U_LT2380_24_controller/o_parData_0[12]
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/C
                         clock pessimism              0.578     9.300    
                         clock uncertainty           -0.081     9.219    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205     9.014    U_LT2380_24_controller/o_parData_reg[12]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.580ns (19.778%)  route 2.352ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.757     1.367    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.491 r  U_LT2380_24_controller/o_parData[3]_i_1/O
                         net (fo=1, routed)           0.595     2.087    U_LT2380_24_controller/o_parData_0[3]
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.718ns (24.513%)  route 2.211ns (75.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.571     1.144    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.299     1.443 r  U_LT2380_24_controller/o_parData[8]_i_1/O
                         net (fo=1, routed)           0.640     2.083    U_LT2380_24_controller/o_parData_0[8]
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.718ns (24.350%)  route 2.231ns (75.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.696     1.269    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.299     1.568 r  U_LT2380_24_controller/o_parData[2]_i_1/O
                         net (fo=1, routed)           0.535     2.103    U_LT2380_24_controller/o_parData_0[2]
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.169     9.036    U_LT2380_24_controller/o_parData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.081%)  route 2.308ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.765     1.375    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  U_LT2380_24_controller/o_parData[15]_i_1/O
                         net (fo=1, routed)           0.544     2.042    U_LT2380_24_controller/o_parData_0[15]
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.081     9.206    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.001    U_LT2380_24_controller/o_parData_reg[15]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.718ns (24.964%)  route 2.158ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.691     1.264    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     1.563 r  U_LT2380_24_controller/o_parData[1]_i_1/O
                         net (fo=1, routed)           0.467     2.030    U_LT2380_24_controller/o_parData_0[1]
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.081     9.206    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.001    U_LT2380_24_controller/o_parData_reg[1]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.718ns (24.985%)  route 2.156ns (75.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.543     1.116    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.299     1.415 r  U_LT2380_24_controller/o_parData[13]_i_1/O
                         net (fo=1, routed)           0.613     2.028    U_LT2380_24_controller/o_parData_0[13]
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[13]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0 rise@10.171ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.318    U_LT2380_24_controller/o_parData[13]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.081    -0.462    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.386    U_LT2380_24_controller/o_dataOutput24b_reg[13]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.557    U_LT2380_24_controller/CLK
    SLICE_X3Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  U_LT2380_24_controller/o_parData_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.299    U_LT2380_24_controller/o_parData[4]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.081    -0.441    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.071    -0.370    U_LT2380_24_controller/o_dataOutput24b_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_SPDIF_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y86          FDRE                                         r  U_LT2380_24_controller/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.299    U_LT2380_24_controller/clk_25MHZ
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.048    -0.251 r  U_LT2380_24_controller/o_SPDIF_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_LT2380_24_controller/o_SPDIF_clk_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.081    -0.466    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131    -0.335    U_LT2380_24_controller/o_SPDIF_clk_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.299    U_LT2380_24_controller/o_parData[3]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.081    -0.462    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.075    -0.387    U_LT2380_24_controller/o_dataOutput24b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_busy_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/busy_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    clk_98MHZ
    SLICE_X1Y86          FDRE                                         r  i_busy_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  i_busy_sync_reg/Q
                         net (fo=4, routed)           0.121    -0.298    U_LT2380_24_controller/i_busy_sync
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.081    -0.463    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.075    -0.388    U_LT2380_24_controller/busy_dly_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.589    -0.558    U_LT2380_24_controller/CLK
    SLICE_X3Y89          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  U_LT2380_24_controller/o_parData_reg[18]/Q
                         net (fo=1, routed)           0.120    -0.297    U_LT2380_24_controller/o_parData[18]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/C
                         clock pessimism              0.274    -0.523    
                         clock uncertainty            0.081    -0.442    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.047    -0.395    U_LT2380_24_controller/o_dataOutput24b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/pulse_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/pulse_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/pulse_ctr_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.287    U_LT2380_24_controller/pulse_ctr_reg_n_0_[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  U_LT2380_24_controller/pulse_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_LT2380_24_controller/pulse_ctr[3]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.855    -0.799    U_LT2380_24_controller/CLK
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/C
                         clock pessimism              0.252    -0.547    
                         clock uncertainty            0.081    -0.466    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120    -0.346    U_LT2380_24_controller/pulse_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  U_LT2380_24_controller/o_parData_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.285    U_LT2380_24_controller/o_parData[2]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.081    -0.462    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.060    -0.402    U_LT2380_24_controller/o_dataOutput24b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.474%)  route 0.176ns (55.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X3Y87          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[19]/Q
                         net (fo=1, routed)           0.176    -0.242    U_LT2380_24_controller/o_parData[19]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/C
                         clock pessimism              0.274    -0.523    
                         clock uncertainty            0.081    -0.442    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.075    -0.367    U_LT2380_24_controller/o_dataOutput24b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/AVG_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X1Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/AVG_ctr_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.278    U_LT2380_24_controller/AVG_ctr_reg__0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.048    -0.230 r  U_LT2380_24_controller/AVG_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_LT2380_24_controller/p_0_in__0[4]
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.081    -0.466    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107    -0.359    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.718ns (24.135%)  route 2.257ns (75.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.738     1.311    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.299     1.610 r  U_LT2380_24_controller/o_parData[12]_i_1/O
                         net (fo=1, routed)           0.519     2.129    U_LT2380_24_controller/o_parData_0[12]
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X3Y88          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[12]/C
                         clock pessimism              0.578     9.300    
                         clock uncertainty           -0.081     9.219    
    SLICE_X3Y88          FDRE (Setup_fdre_C_CE)      -0.205     9.014    U_LT2380_24_controller/o_parData_reg[12]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.580ns (19.778%)  route 2.352ns (80.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.757     1.367    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.491 r  U_LT2380_24_controller/o_parData[3]_i_1/O
                         net (fo=1, routed)           0.595     2.087    U_LT2380_24_controller/o_parData_0[3]
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.718ns (24.513%)  route 2.211ns (75.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 f  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.571     1.144    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.299     1.443 r  U_LT2380_24_controller/o_parData[8]_i_1/O
                         net (fo=1, routed)           0.640     2.083    U_LT2380_24_controller/o_parData_0[8]
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[8]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[8]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.718ns (24.350%)  route 2.231ns (75.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.696     1.269    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.299     1.568 r  U_LT2380_24_controller/o_parData[2]_i_1/O
                         net (fo=1, routed)           0.535     2.103    U_LT2380_24_controller/o_parData_0[2]
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.169     9.036    U_LT2380_24_controller/o_parData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.580ns (20.081%)  route 2.308ns (79.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  U_LT2380_24_controller/sck_ctr_reg[3]/Q
                         net (fo=27, routed)          1.765     1.375    U_LT2380_24_controller/sck_ctr_reg__0[3]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.499 r  U_LT2380_24_controller/o_parData[15]_i_1/O
                         net (fo=1, routed)           0.544     2.042    U_LT2380_24_controller/o_parData_0[15]
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X4Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[15]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.081     9.206    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.001    U_LT2380_24_controller/o_parData_reg[15]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.718ns (24.964%)  route 2.158ns (75.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.724 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X1Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[2]/Q
                         net (fo=28, routed)          1.691     1.264    U_LT2380_24_controller/sck_ctr_reg__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     1.563 r  U_LT2380_24_controller/o_parData[1]_i_1/O
                         net (fo=1, routed)           0.467     2.030    U_LT2380_24_controller/o_parData_0[1]
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.504     8.724    U_LT2380_24_controller/CLK
    SLICE_X5Y93          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[1]/C
                         clock pessimism              0.564     9.287    
                         clock uncertainty           -0.081     9.206    
    SLICE_X5Y93          FDRE (Setup_fdre_C_CE)      -0.205     9.001    U_LT2380_24_controller/o_parData_reg[1]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/sck_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_parData_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.718ns (24.985%)  route 2.156ns (75.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.723 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.621    -0.846    U_LT2380_24_controller/CLK
    SLICE_X0Y88          FDRE                                         r  U_LT2380_24_controller/sck_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419    -0.427 r  U_LT2380_24_controller/sck_ctr_reg[4]/Q
                         net (fo=28, routed)          1.543     1.116    U_LT2380_24_controller/sck_ctr_reg__0[4]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.299     1.415 r  U_LT2380_24_controller/o_parData[13]_i_1/O
                         net (fo=1, routed)           0.613     2.028    U_LT2380_24_controller/o_parData_0[13]
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.503     8.723    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
                         clock pessimism              0.564     9.286    
                         clock uncertainty           -0.081     9.205    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.205     9.000    U_LT2380_24_controller/o_parData_reg[13]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[3]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 U_LT2380_24_controller/AVG_FS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.171ns  (clk_out1_clk_wiz_0_1 rise@10.171ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.842ns (31.908%)  route 1.797ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.721 - 10.171 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.619    -0.848    U_LT2380_24_controller/CLK
    SLICE_X0Y86          FDRE                                         r  U_LT2380_24_controller/AVG_FS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419    -0.429 r  U_LT2380_24_controller/AVG_FS_reg[5]/Q
                         net (fo=1, routed)           0.808     0.379    U_LT2380_24_controller/AVG_FS_reg_n_0_[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.299     0.678 r  U_LT2380_24_controller/AVG_ctr[5]_i_4/O
                         net (fo=2, routed)           0.446     1.124    U_LT2380_24_controller/AVG_ctr[5]_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     1.248 r  U_LT2380_24_controller/AVG_ctr[5]_i_1/O
                         net (fo=6, routed)           0.543     1.791    U_LT2380_24_controller/AVG_ctr[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.171    10.171 r  
    E3                                                0.000    10.171 r  clk (IN)
                         net (fo=0)                   0.000    10.171    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.590 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.752    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.548 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.129    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.220 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          1.501     8.721    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[5]/C
                         clock pessimism              0.578     9.298    
                         clock uncertainty           -0.081     9.217    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429     8.788    U_LT2380_24_controller/AVG_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X5Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.318    U_LT2380_24_controller/o_parData[13]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[13]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.081    -0.462    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.386    U_LT2380_24_controller/o_dataOutput24b_reg[13]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.590    -0.557    U_LT2380_24_controller/CLK
    SLICE_X3Y91          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  U_LT2380_24_controller/o_parData_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.299    U_LT2380_24_controller/o_parData[4]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[4]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.081    -0.441    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.071    -0.370    U_LT2380_24_controller/o_dataOutput24b_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_SPDIF_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y86          FDRE                                         r  U_LT2380_24_controller/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.299    U_LT2380_24_controller/clk_25MHZ
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.048    -0.251 r  U_LT2380_24_controller/o_SPDIF_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_LT2380_24_controller/o_SPDIF_clk_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X2Y86          FDRE                                         r  U_LT2380_24_controller/o_SPDIF_clk_reg/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.081    -0.466    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131    -0.335    U_LT2380_24_controller/o_SPDIF_clk_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X4Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.299    U_LT2380_24_controller/o_parData[3]
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X4Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[3]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.081    -0.462    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.075    -0.387    U_LT2380_24_controller/o_dataOutput24b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_busy_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/busy_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    clk_98MHZ
    SLICE_X1Y86          FDRE                                         r  i_busy_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  i_busy_sync_reg/Q
                         net (fo=4, routed)           0.121    -0.298    U_LT2380_24_controller/i_busy_sync
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X1Y87          FDRE                                         r  U_LT2380_24_controller/busy_dly_reg/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.081    -0.463    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.075    -0.388    U_LT2380_24_controller/busy_dly_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.589    -0.558    U_LT2380_24_controller/CLK
    SLICE_X3Y89          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  U_LT2380_24_controller/o_parData_reg[18]/Q
                         net (fo=1, routed)           0.120    -0.297    U_LT2380_24_controller/o_parData[18]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[18]/C
                         clock pessimism              0.274    -0.523    
                         clock uncertainty            0.081    -0.442    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.047    -0.395    U_LT2380_24_controller/o_dataOutput24b_reg[18]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/pulse_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/pulse_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X3Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/pulse_ctr_reg[0]/Q
                         net (fo=6, routed)           0.133    -0.287    U_LT2380_24_controller/pulse_ctr_reg_n_0_[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  U_LT2380_24_controller/pulse_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_LT2380_24_controller/pulse_ctr[3]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.855    -0.799    U_LT2380_24_controller/CLK
    SLICE_X2Y84          FDRE                                         r  U_LT2380_24_controller/pulse_ctr_reg[3]/C
                         clock pessimism              0.252    -0.547    
                         clock uncertainty            0.081    -0.466    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120    -0.346    U_LT2380_24_controller/pulse_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X6Y92          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  U_LT2380_24_controller/o_parData_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.285    U_LT2380_24_controller/o_parData[2]
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.859    -0.796    U_LT2380_24_controller/CLK
    SLICE_X6Y91          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[2]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.081    -0.462    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.060    -0.402    U_LT2380_24_controller/o_dataOutput24b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/o_parData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.474%)  route 0.176ns (55.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.588    -0.559    U_LT2380_24_controller/CLK
    SLICE_X3Y87          FDRE                                         r  U_LT2380_24_controller/o_parData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_LT2380_24_controller/o_parData_reg[19]/Q
                         net (fo=1, routed)           0.176    -0.242    U_LT2380_24_controller/o_parData[19]
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.858    -0.797    U_LT2380_24_controller/CLK
    SLICE_X4Y89          FDRE                                         r  U_LT2380_24_controller/o_dataOutput24b_reg[19]/C
                         clock pessimism              0.274    -0.523    
                         clock uncertainty            0.081    -0.442    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.075    -0.367    U_LT2380_24_controller/o_dataOutput24b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_LT2380_24_controller/AVG_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.086ns period=10.171ns})
  Destination:            U_LT2380_24_controller/AVG_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.086ns period=10.171ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.587    -0.560    U_LT2380_24_controller/CLK
    SLICE_X1Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_LT2380_24_controller/AVG_ctr_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.278    U_LT2380_24_controller/AVG_ctr_reg__0[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.048    -0.230 r  U_LT2380_24_controller/AVG_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    U_LT2380_24_controller/p_0_in__0[4]
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  instance_name/inst/clkout1_buf/O
                         net (fo=81, routed)          0.856    -0.798    U_LT2380_24_controller/CLK
    SLICE_X0Y85          FDRE                                         r  U_LT2380_24_controller/AVG_ctr_reg[4]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.081    -0.466    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107    -0.359    U_LT2380_24_controller/AVG_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.129    





