
PiLOT_sb_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  00000000  00000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  00000190  00000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000098f0  000004c0  000004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000350  20000000  00009db0  00018000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00001290  20000350  0000a100  00018350  2**4
                  ALLOC
  5 .heap         0000da20  200015e0  0000a100  000195e0  2**4
                  ALLOC
  6 .stack        00001000  2000f000  0000a100  0001f000  2**4
                  ALLOC
  7 .comment      000003dd  00000000  00000000  00018350  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000ca8  00000000  00000000  0001872d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000023e8  00000000  00000000  000193d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00013e36  00000000  00000000  0001b7bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002452  00000000  00000000  0002f5f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e4da  00000000  00000000  00031a45  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002ac8  00000000  00000000  0003ff20  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005048  00000000  00000000  000429e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000476d  00000000  00000000  00047a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 000af930  00000000  00000000  0004c19d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000025  00000000  00000000  000fbacd  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00000c90  00000000  00000000  000fbaf2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

00000000 <__vector_table_start>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   0:	20010000 	.word	0x20010000


//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
   4:	00000191 	.word	0x00000191
void timer_intr_en(){
	NVIC_EnableIRQ(FabricIrq4_IRQn);
}

void store_pkt(){
	uint16_t i = 0;
   8:	0000037f 	.word	0x0000037f

//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
}
   c:	00000381 	.word	0x00000381
}


void vGetPktStruct(pkt_name_t pktname, void* pktdata, uint8_t pktsize){

	uint8_t i =0;
  10:	00000383 	.word	0x00000383
  14:	00000385 	.word	0x00000385
	uint8_t* pkt_data;
	pkt_data = (uint8_t* )pktdata;
  18:	00000387 	.word	0x00000387
	...
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
}
  2c:	00000389 	.word	0x00000389
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
}
  30:	0000038b 	.word	0x0000038b
  34:	00000000 	.word	0x00000000
    NVIC_DisableIRQ(Timer1_IRQn);         /* disable timer 1 interrupt within NVIC */
    NVIC_DisableIRQ(Timer2_IRQn);         /* disable timer 2 interrupt within NVIC */
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 1u;                     /* switch to 64 bits mode */
  38:	0000038d 	.word	0x0000038d
  3c:	0000038f 	.word	0x0000038f
    
    TIMER_BITBAND->TIM64ENABLE = 0u;            /* disable timer */
  40:	00000391 	.word	0x00000391
  44:	00000393 	.word	0x00000393
  48:	0000713d 	.word	0x0000713d
  4c:	00007161 	.word	0x00007161
    TIMER_BITBAND->TIM64INTEN = 0u;             /* disable interrupt */
  50:	00000399 	.word	0x00000399
  54:	0000039b 	.word	0x0000039b
  58:	0000039d 	.word	0x0000039d
  5c:	0000039f 	.word	0x0000039f
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
  60:	000003a1 	.word	0x000003a1
  64:	000003a3 	.word	0x000003a3
  68:	000050ed 	.word	0x000050ed
  6c:	00005111 	.word	0x00005111
    
    TIMER->TIM1_RIS = 1u;                   /* clear timer 1 interrupt */
  70:	000003a9 	.word	0x000003a9
  74:	000003ab 	.word	0x000003ab
  78:	000003ad 	.word	0x000003ad
    TIMER->TIM2_RIS = 1u;                   /* clear timer 2 interrupt */
  7c:	000003af 	.word	0x000003af
  80:	000003b1 	.word	0x000003b1
  84:	000003b3 	.word	0x000003b3
  88:	000003b5 	.word	0x000003b5
    NVIC_ClearPendingIRQ(Timer1_IRQn);    /* clear timer 1 interrupt within NVIC */
  8c:	000093c1 	.word	0x000093c1
  90:	000003b9 	.word	0x000003b9
    NVIC_ClearPendingIRQ(Timer2_IRQn);    /* clear timer 2 interrupt within NVIC */
  94:	000003bb 	.word	0x000003bb
  98:	000003bd 	.word	0x000003bd
}
  9c:	000003bf 	.word	0x000003bf
  a0:	000003c1 	.word	0x000003c1
	}

	// Storing the packets

	for(;i<pktsize;i++){
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
  a4:	000003c3 	.word	0x000003c3
  a8:	000003c5 	.word	0x000003c5
  ac:	000003c7 	.word	0x000003c7
  b0:	000003c9 	.word	0x000003c9
  b4:	000003cb 	.word	0x000003cb
  b8:	000003cd 	.word	0x000003cd
  bc:	000003cf 	.word	0x000003cf
  c0:	000003d1 	.word	0x000003d1
  c4:	000003d3 	.word	0x000003d3
		}
	}

	// Storing the packets

	for(;i<pktsize;i++){
  c8:	00002395 	.word	0x00002395
  cc:	000023a9 	.word	0x000023a9
  d0:	000023bd 	.word	0x000023bd
  d4:	000023d1 	.word	0x000023d1
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
	}
	wri_ptr += pktsize;
  d8:	000023e5 	.word	0x000023e5
  dc:	000023f1 	.word	0x000023f1
  e0:	000023fd 	.word	0x000023fd
  e4:	00002409 	.word	0x00002409
  e8:	00002415 	.word	0x00002415
  ec:	000003e7 	.word	0x000003e7

}
  f0:	000003e9 	.word	0x000003e9
  f4:	000003eb 	.word	0x000003eb
   }

   ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);

   rdata = check_val;
   while(rdata){
  f8:	000003ed 	.word	0x000003ed
   			op_data[i] = rem + 'A' - 10;
   		}
   		i--;
   		rdata/=16;
   	}
   	op_data[1] = '\0';
  fc:	000003ef 	.word	0x000003ef
 100:	000003f1 	.word	0x000003f1

   	echo_str("\n\r\0");
 104:	000003f3 	.word	0x000003f3
	data2[3] = rx_buffer[5];

	adf_write_to_memory(WMODE_1, TX_CONFIG1_REG, data2, sizeof(data2));

	while((rx_buffer[0] == 0x00) && tries++ < 100){
		adf_read_from_memory(RMODE_1, TX_CONFIG1_REG, rx_buffer, 6);
 108:	000003f5 	.word	0x000003f5
 10c:	000028f5 	.word	0x000028f5
   		rdata/=16;
   	}
   	op_data[1] = '\0';

   	echo_str("\n\r\0");
   	echo_str("Data: \0");
 110:	000003f9 	.word	0x000003f9
 114:	0000294d 	.word	0x0000294d
 118:	000003fd 	.word	0x000003fd
	echo_str(op_data);
 11c:	000003ff 	.word	0x000003ff
 120:	00000401 	.word	0x00000401
	data2[2] = rx_buffer[4];
	data2[3] = rx_buffer[5];

	adf_write_to_memory(WMODE_1, TX_CONFIG1_REG, data2, sizeof(data2));

	while((rx_buffer[0] == 0x00) && tries++ < 100){
 124:	00000403 	.word	0x00000403
	clr_tx[2] = 0xff;
	clr_tx[3] = 0xff;

	adf_read_from_memory(RMODE_1, GENERIC_PKT_FRAME_CFG1, rx_buf, 4);

	set_size[0] = rx_buf[2];
 128:	00000405 	.word	0x00000405
	set_size[1] = rx_buf[3];
 12c:	00000407 	.word	0x00000407
	set_size[2] = rx_buf[4];
 130:	00000409 	.word	0x00000409
	set_size[3] = *size;
 134:	0000040b 	.word	0x0000040b
 138:	0000040d 	.word	0x0000040d

//		adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, cmd_list[cmd[0] - 1].length - 3);	TODO Rectify This..Gives HardFualt Handler
//		cmd[4] = rx_buf[5];

		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
 13c:	0000040f 	.word	0x0000040f
	adf_write_to_memory(WMODE_1, TX_CONFIG1_REG, data2, sizeof(data2));

	while((rx_buffer[0] == 0x00) && tries++ < 100){
		adf_read_from_memory(RMODE_1, TX_CONFIG1_REG, rx_buffer, 6);
	}
	tries = 0;
 140:	00000411 	.word	0x00000411
 144:	00000413 	.word	0x00000413
	if(tries >= 100) {
 148:	00000415 	.word	0x00000415
		return 1;
 14c:	00000417 	.word	0x00000417
 150:	00000419 	.word	0x00000419
	set_size[2] = rx_buf[4];
	set_size[3] = *size;

	adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, set_size, 4);

	adf_write_to_memory(WMODE_1, TX_BUFFER, tx_buf, 4);
 154:	0000041b 	.word	0x0000041b
	if(tries >= 100) {
		return 1;
	}
	return 0;

}
 158:	0000041d 	.word	0x0000041d
 15c:	0000041f 	.word	0x0000041f
//		cmd[4] = rx_buf[5];

		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
			cmd[4] = rx_buf[5];
			cmd[5] = rx_buf[4];
 160:	00000421 	.word	0x00000421
 164:	00000423 	.word	0x00000423
 168:	00000425 	.word	0x00000425

	adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, set_size, 4);

	adf_write_to_memory(WMODE_1, TX_BUFFER, tx_buf, 4);

	chk_status();
 16c:	00000427 	.word	0x00000427

	adf_send_cmd(CMD_PHY_TX);
 170:	00000429 	.word	0x00000429
		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
			cmd[4] = rx_buf[5];
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];
 174:	0000042b 	.word	0x0000042b

	chk_status();

	adf_send_cmd(CMD_PHY_TX);

	chk_status();
 178:	0000042d 	.word	0x0000042d

	if(adf_get_state() == PHY_ON){
 17c:	0000042f 	.word	0x0000042f
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];
		}

		else if(cmd_list[cmd[0] - 1].length > 8 && cmd_list[cmd[0] - 1].length <= 16){
 180:	00000431 	.word	0x00000431
 184:	00000433 	.word	0x00000433
	...

Disassembly of section .boot_code:

00000190 <Reset_Handler>:
	adf_send_cmd(CMD_PHY_TX);

	chk_status();

	if(adf_get_state() == PHY_ON){
		adf_write_to_memory(WMODE_1, TX_BUFFER, clr_tx, 4);
 190:	f04f 0b00 	mov.w	fp, #0
 194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 456 <SF2_MDDR_MODE_CR>
 198:	6800      	ldr	r0, [r0, #0]
 19a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 452 <SF2_EDAC_CR>
 19e:	6809      	ldr	r1, [r1, #0]
	}


	return 0;
 1a0:	f001 0103 	and.w	r1, r1, #3
 1a4:	f000 001c 	and.w	r0, r0, #28
}
 1a8:	2814      	cmp	r0, #20
 1aa:	d101      	bne.n	1b0 <check_esram_edac>
 1ac:	f04b 0b02 	orr.w	fp, fp, #2

000001b0 <check_esram_edac>:
 1b0:	2900      	cmp	r1, #0

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b2:	d001      	beq.n	1b8 <check_stack_init>
 1b4:	f04b 0b01 	orr.w	fp, fp, #1

000001b8 <check_stack_init>:
 1b8:	f1bb 0f00 	cmp.w	fp, #0
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	d005      	beq.n	1ca <system_init>

000001be <clear_stack>:
 1be:	48a7      	ldr	r0, [pc, #668]	; (45c <SF2_MDDR_MODE_CR+0x6>)
 1c0:	49a7      	ldr	r1, [pc, #668]	; (460 <SF2_MDDR_MODE_CR+0xa>)
 1c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 436 <RAM_INIT_PATTERN>
 1c6:	f000 f89f 	bl	308 <fill_memory>

000001ca <system_init>:
 1ca:	48a6      	ldr	r0, [pc, #664]	; (464 <SF2_MDDR_MODE_CR+0xe>)
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	4780      	blx	r0
 1ce:	f00b 0a02 	and.w	sl, fp, #2
 1d2:	f1ba 0f00 	cmp.w	sl, #0
 1d6:	d00c      	beq.n	1f2 <remap_memory>
 1d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 44a <SF2_DDRB_NB_SIZE>
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 44e <SF2_DDRB_CR>
 1e0:	6802      	ldr	r2, [r0, #0]
 1e2:	680b      	ldr	r3, [r1, #0]
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	b40f      	push	{r0, r1, r2, r3}
 1e6:	f04f 0200 	mov.w	r2, #0
 1ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 1ee:	6002      	str	r2, [r0, #0]
 1f0:	600b      	str	r3, [r1, #0]

000001f2 <remap_memory>:
 1f2:	489d      	ldr	r0, [pc, #628]	; (468 <SF2_MDDR_MODE_CR+0x12>)
     * the next transaction.
     *
     * Make sure to clear any pending send ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	4a9d      	ldr	r2, [pc, #628]	; (46c <SF2_MDDR_MODE_CR+0x16>)
 1f6:	4b9e      	ldr	r3, [pc, #632]	; (470 <SF2_MDDR_MODE_CR+0x1a>)
 1f8:	2802      	cmp	r0, #2
 1fa:	d108      	bne.n	20e <check_esram_remap>
 1fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 43e <SF2_ESRAM_CR>
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	600a      	str	r2, [r1, #0]
 202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 446 <SF2_ENVM_REMAP_CR>
 206:	600a      	str	r2, [r1, #0]
 208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 442 <SF2_DDR_CR>
 20c:	600b      	str	r3, [r1, #0]

0000020e <check_esram_remap>:
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 20e:	2801      	cmp	r0, #1
 210:	d108      	bne.n	224 <check_mirrored_nvm>
 212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 442 <SF2_DDR_CR>
 216:	600a      	str	r2, [r1, #0]
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 446 <SF2_ENVM_REMAP_CR>
 21c:	600a      	str	r2, [r1, #0]
 21e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 43e <SF2_ESRAM_CR>
 222:	600b      	str	r3, [r1, #0]

00000224 <check_mirrored_nvm>:
 224:	4893      	ldr	r0, [pc, #588]	; (474 <SF2_MDDR_MODE_CR+0x1e>)
 226:	2800      	cmp	r0, #0
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	d109      	bne.n	23e <copy_data>
 22a:	4893      	ldr	r0, [pc, #588]	; (478 <SF2_MDDR_MODE_CR+0x22>)
 22c:	4993      	ldr	r1, [pc, #588]	; (47c <SF2_MDDR_MODE_CR+0x26>)
 22e:	4a94      	ldr	r2, [pc, #592]	; (480 <SF2_MDDR_MODE_CR+0x2a>)
 230:	f000 f832 	bl	298 <block_copy>

00000234 <copy_text>:
}
 234:	4893      	ldr	r0, [pc, #588]	; (484 <SF2_MDDR_MODE_CR+0x2e>)
 236:	4994      	ldr	r1, [pc, #592]	; (488 <SF2_MDDR_MODE_CR+0x32>)
 238:	4a94      	ldr	r2, [pc, #592]	; (48c <SF2_MDDR_MODE_CR+0x36>)
 23a:	f000 f82d 	bl	298 <block_copy>

0000023e <copy_data>:
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];

			adf_read_from_memory(RMODE_1, RX_BUFFER + 8, rx_buf, 4);
			cmd[8] = rx_buf[5];
 23e:	4894      	ldr	r0, [pc, #592]	; (490 <SF2_MDDR_MODE_CR+0x3a>)
 240:	4994      	ldr	r1, [pc, #592]	; (494 <SF2_MDDR_MODE_CR+0x3e>)
			cmd[9] = rx_buf[4];
 242:	4a95      	ldr	r2, [pc, #596]	; (498 <SF2_MDDR_MODE_CR+0x42>)
 244:	f000 f828 	bl	298 <block_copy>

00000248 <clear_bss>:
 248:	4894      	ldr	r0, [pc, #592]	; (49c <SF2_MDDR_MODE_CR+0x46>)
 24a:	4995      	ldr	r1, [pc, #596]	; (4a0 <SF2_MDDR_MODE_CR+0x4a>)
			cmd[10] = rx_buf[3];
 24c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 436 <RAM_INIT_PATTERN>
 250:	f000 f85a 	bl	308 <fill_memory>

00000254 <clear_heap>:
 254:	f1bb 0f00 	cmp.w	fp, #0
			cmd[11] = rx_buf[2];
 258:	d012      	beq.n	280 <call_glob_ctor>
 25a:	4892      	ldr	r0, [pc, #584]	; (4a4 <SF2_MDDR_MODE_CR+0x4e>)
 25c:	4992      	ldr	r1, [pc, #584]	; (4a8 <SF2_MDDR_MODE_CR+0x52>)
 25e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 43a <HEAP_INIT_PATTERN>

			adf_read_from_memory(RMODE_1, RX_BUFFER + 12, rx_buf, 4);
 262:	f000 f851 	bl	308 <fill_memory>
 266:	f00b 0a02 	and.w	sl, fp, #2
 26a:	f1ba 0f00 	cmp.w	sl, #0
 26e:	d007      	beq.n	280 <call_glob_ctor>
 270:	bc0f      	pop	{r0, r1, r2, r3}
 272:	6002      	str	r2, [r0, #0]
 274:	600b      	str	r3, [r1, #0]
 276:	bf00      	nop
 278:	f3af 8000 	nop.w
			cmd[12] = rx_buf[5];
 27c:	f3af 8000 	nop.w

00000280 <call_glob_ctor>:
 280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 4ac <SF2_MDDR_MODE_CR+0x56>
			cmd[13] = rx_buf[4];
 284:	f20f 0e03 	addw	lr, pc, #3
 288:	4700      	bx	r0

0000028a <branch_to_main>:
 28a:	f04f 0000 	mov.w	r0, #0
			cmd[14] = rx_buf[3];
 28e:	f04f 0100 	mov.w	r1, #0
 292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 4b0 <SF2_MDDR_MODE_CR+0x5a>

00000296 <ExitLoop>:
 296:	e7fe      	b.n	296 <ExitLoop>

00000298 <block_copy>:
			cmd[15] = rx_buf[2];
 298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 29c:	4288      	cmp	r0, r1
 29e:	d025      	beq.n	2ec <block_copy_exit>
 2a0:	ebb2 0201 	subs.w	r2, r2, r1
		}


		adf_write_to_memory(WMODE_1, RX_BUFFER, clr_tx_buf, 4);
 2a4:	d500      	bpl.n	2a8 <block_copy_address_ok>
 2a6:	e7fe      	b.n	2a6 <block_copy+0xe>

000002a8 <block_copy_address_ok>:
 2a8:	ea40 0301 	orr.w	r3, r0, r1
 2ac:	f013 0303 	ands.w	r3, r3, #3
 2b0:	d002      	beq.n	2b8 <block_copy_continue>

000002b2 <block_copy_byte_copy>:
 2b2:	f000 f81d 	bl	2f0 <block_copy_byte>
 2b6:	e019      	b.n	2ec <block_copy_exit>

000002b8 <block_copy_continue>:
 2b8:	f04f 0300 	mov.w	r3, #0
		adf_write_to_memory(WMODE_1, IRQ_CTRL_STATUS0, clr_tx, 4);
 2bc:	4690      	mov	r8, r2
 2be:	1112      	asrs	r2, r2, #4
 2c0:	d0f7      	beq.n	2b2 <block_copy_byte_copy>

000002c2 <block_copy_loop>:
 2c2:	429a      	cmp	r2, r3
 2c4:	bf1c      	itt	ne
 2c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
 2c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
 2ca:	f103 0301 	add.w	r3, r3, #1
 2ce:	d1f8      	bne.n	2c2 <block_copy_loop>
 2d0:	f008 080f 	and.w	r8, r8, #15
 2d4:	f1b8 0f00 	cmp.w	r8, #0
	}


	return 0;
 2d8:	d008      	beq.n	2ec <block_copy_exit>

000002da <copy_spare_bytes>:
}
 2da:	7804      	ldrb	r4, [r0, #0]
 2dc:	700c      	strb	r4, [r1, #0]
 2de:	f100 0001 	add.w	r0, r0, #1
 2e2:	f101 0101 	add.w	r1, r1, #1


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 2e6:	f1b8 0801 	subs.w	r8, r8, #1
 2ea:	d1f6      	bne.n	2da <copy_spare_bytes>

000002ec <block_copy_exit>:
 2ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

000002f0 <block_copy_byte>:
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 2f0:	b508      	push	{r3, lr}
 2f2:	f04f 0300 	mov.w	r3, #0

000002f6 <block_copy_byte_loop>:
 2f6:	7803      	ldrb	r3, [r0, #0]
 2f8:	700b      	strb	r3, [r1, #0]
 2fa:	f100 0001 	add.w	r0, r0, #1
 2fe:	f101 0101 	add.w	r1, r1, #1
 302:	3a01      	subs	r2, #1
 304:	d1f7      	bne.n	2f6 <block_copy_byte_loop>
 306:	bd08      	pop	{r3, pc}

00000308 <fill_memory>:
 308:	4288      	cmp	r0, r1
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
 30a:	d037      	beq.n	37c <fill_memory_exit>
 30c:	f000 0603 	and.w	r6, r0, #3
 310:	2e00      	cmp	r6, #0
 312:	d014      	beq.n	33e <fill_memory_end_start>
 314:	f04f 0504 	mov.w	r5, #4
 318:	eba5 0406 	sub.w	r4, r5, r6
 31c:	f04f 0708 	mov.w	r7, #8
 320:	fb07 f806 	mul.w	r8, r7, r6
 324:	4691      	mov	r9, r2
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 326:	fa69 f908 	ror.w	r9, r9, r8

0000032a <fill_memory_spare_bytes_start>:
 32a:	2c00      	cmp	r4, #0
 32c:	d007      	beq.n	33e <fill_memory_end_start>
 32e:	f880 9000 	strb.w	r9, [r0]
 332:	fa69 f907 	ror.w	r9, r9, r7
 336:	f100 0001 	add.w	r0, r0, #1
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 33a:	3c01      	subs	r4, #1
 33c:	e7f5      	b.n	32a <fill_memory_spare_bytes_start>

0000033e <fill_memory_end_start>:
 33e:	f04f 0600 	mov.w	r6, #0
 342:	460f      	mov	r7, r1
 344:	1a09      	subs	r1, r1, r0
 346:	4688      	mov	r8, r1
 348:	1109      	asrs	r1, r1, #4
 34a:	4691      	mov	r9, r2
 34c:	4614      	mov	r4, r2
 34e:	4615      	mov	r5, r2
 350:	42b1      	cmp	r1, r6
        }

        /* Handle command interrupt. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_CMDINT ) )
 352:	d006      	beq.n	362 <fill_memory_spare_bytes_end>

00000354 <fill_memory_loop>:
 354:	bf18      	it	ne
 356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
 35a:	f106 0601 	add.w	r6, r6, #1
 35e:	42b1      	cmp	r1, r6
 360:	d1f8      	bne.n	354 <fill_memory_loop>

00000362 <fill_memory_spare_bytes_end>:
 362:	f008 080f 	and.w	r8, r8, #15

00000366 <fill_memory_spare_end_loop>:
 366:	f1b8 0f00 	cmp.w	r8, #0
 36a:	d007      	beq.n	37c <fill_memory_exit>
 36c:	7002      	strb	r2, [r0, #0]
        {
            read_slave_rx_fifo( this_spi );
 36e:	ea4f 2232 	mov.w	r2, r2, ror #8
 372:	f100 0001 	add.w	r0, r0, #1

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 376:	f1b8 0801 	subs.w	r8, r8, #1
 37a:	e7f4      	b.n	366 <fill_memory_spare_end_loop>

0000037c <fill_memory_exit>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 37c:	4770      	bx	lr

0000037e <NMI_Handler>:
 37e:	e7fe      	b.n	37e <NMI_Handler>

00000380 <HardFault_Handler>:
 380:	e7fe      	b.n	380 <HardFault_Handler>

00000382 <MemManage_Handler>:
 382:	e7fe      	b.n	382 <MemManage_Handler>

00000384 <BusFault_Handler>:
 384:	e7fe      	b.n	384 <BusFault_Handler>

00000386 <UsageFault_Handler>:
 386:	e7fe      	b.n	386 <UsageFault_Handler>

00000388 <SVC_Handler>:
 388:	e7fe      	b.n	388 <SVC_Handler>

0000038a <DebugMon_Handler>:
 38a:	e7fe      	b.n	38a <DebugMon_Handler>

0000038c <PendSV_Handler>:
 38c:	e7fe      	b.n	38c <PendSV_Handler>

0000038e <SysTick_Handler>:
            }
            this_spi->cmd_done = 1u;
 38e:	e7fe      	b.n	38e <SysTick_Handler>

00000390 <WdogWakeup_IRQHandler>:
 390:	e7fe      	b.n	390 <WdogWakeup_IRQHandler>

00000392 <RTC_Wakeup_IRQHandler>:
 392:	e7fe      	b.n	392 <RTC_Wakeup_IRQHandler>
 394:	e7fe      	b.n	394 <RTC_Wakeup_IRQHandler+0x2>
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 396:	e7fe      	b.n	396 <RTC_Wakeup_IRQHandler+0x4>

00000398 <I2C0_IRQHandler>:
 398:	e7fe      	b.n	398 <I2C0_IRQHandler>

0000039a <I2C0_SMBAlert_IRQHandler>:
 39a:	e7fe      	b.n	39a <I2C0_SMBAlert_IRQHandler>

0000039c <I2C0_SMBus_IRQHandler>:
 39c:	e7fe      	b.n	39c <I2C0_SMBus_IRQHandler>

0000039e <I2C1_IRQHandler>:
 39e:	e7fe      	b.n	39e <I2C1_IRQHandler>

000003a0 <I2C1_SMBAlert_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <I2C1_SMBAlert_IRQHandler>

000003a2 <I2C1_SMBus_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <I2C1_SMBus_IRQHandler>
 3a4:	e7fe      	b.n	3a4 <I2C1_SMBus_IRQHandler+0x2>
 3a6:	e7fe      	b.n	3a6 <I2C1_SMBus_IRQHandler+0x4>

000003a8 <EthernetMAC_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <EthernetMAC_IRQHandler>

000003aa <DMA_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <DMA_IRQHandler>

000003ac <Timer1_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <Timer1_IRQHandler>

000003ae <Timer2_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <Timer2_IRQHandler>

000003b0 <CAN_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3b0:	e7fe      	b.n	3b0 <CAN_IRQHandler>

000003b2 <ENVM0_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ENVM0_IRQHandler>

000003b4 <ENVM1_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ENVM1_IRQHandler>
 3b6:	e7fe      	b.n	3b6 <ENVM1_IRQHandler+0x2>

000003b8 <USB_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <USB_IRQHandler>

000003ba <USB_DMA_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <USB_DMA_IRQHandler>

000003bc <PLL_Lock_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <PLL_Lock_IRQHandler>

000003be <PLL_LockLost_IRQHandler>:
 3be:	e7fe      	b.n	3be <PLL_LockLost_IRQHandler>

000003c0 <CommSwitchError_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <CommSwitchError_IRQHandler>

000003c2 <CacheError_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <CacheError_IRQHandler>

000003c4 <DDR_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <DDR_IRQHandler>

000003c6 <HPDMA_Complete_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <HPDMA_Complete_IRQHandler>

000003c8 <HPDMA_Error_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <HPDMA_Error_IRQHandler>

000003ca <ECC_Error_IRQHandler>:
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3ca:	e7fe      	b.n	3ca <ECC_Error_IRQHandler>

000003cc <MDDR_IOCalib_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <MDDR_IOCalib_IRQHandler>

000003ce <FAB_PLL_Lock_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <FAB_PLL_Lock_IRQHandler>

000003d0 <FAB_PLL_LockLost_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <FAB_PLL_LockLost_IRQHandler>

000003d2 <FIC64_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <FIC64_IRQHandler>
 3d4:	e7fe      	b.n	3d4 <FIC64_IRQHandler+0x2>
 3d6:	e7fe      	b.n	3d6 <FIC64_IRQHandler+0x4>
 3d8:	e7fe      	b.n	3d8 <FIC64_IRQHandler+0x6>
 3da:	e7fe      	b.n	3da <FIC64_IRQHandler+0x8>
 3dc:	e7fe      	b.n	3dc <FIC64_IRQHandler+0xa>
 3de:	e7fe      	b.n	3de <FIC64_IRQHandler+0xc>
 3e0:	e7fe      	b.n	3e0 <FIC64_IRQHandler+0xe>
 3e2:	e7fe      	b.n	3e2 <FIC64_IRQHandler+0x10>
 3e4:	e7fe      	b.n	3e4 <FIC64_IRQHandler+0x12>

000003e6 <FabricIrq9_IRQHandler>:
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 3e6:	e7fe      	b.n	3e6 <FabricIrq9_IRQHandler>

000003e8 <FabricIrq10_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <FabricIrq10_IRQHandler>

000003ea <FabricIrq11_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <FabricIrq11_IRQHandler>

000003ec <FabricIrq12_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <FabricIrq12_IRQHandler>

000003ee <FabricIrq13_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <FabricIrq13_IRQHandler>

000003f0 <FabricIrq14_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 3f0:	e7fe      	b.n	3f0 <FabricIrq14_IRQHandler>

000003f2 <FabricIrq15_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <FabricIrq15_IRQHandler>

000003f4 <GPIO0_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <GPIO0_IRQHandler>
                rx_size = this_spi->slave_rx_idx;
 3f6:	e7fe      	b.n	3f6 <GPIO0_IRQHandler+0x2>

000003f8 <GPIO2_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <GPIO2_IRQHandler>
 3fa:	e7fe      	b.n	3fa <GPIO2_IRQHandler+0x2>

000003fc <GPIO4_IRQHandler>:
                /*
                 * Re-enable command interrupt if required. 
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
 3fc:	e7fe      	b.n	3fc <GPIO4_IRQHandler>

000003fe <GPIO5_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <GPIO5_IRQHandler>

00000400 <GPIO6_IRQHandler>:
 400:	e7fe      	b.n	400 <GPIO6_IRQHandler>

00000402 <GPIO7_IRQHandler>:
 402:	e7fe      	b.n	402 <GPIO7_IRQHandler>

00000404 <GPIO8_IRQHandler>:
                {
                    this_spi->cmd_done = 0u;
 404:	e7fe      	b.n	404 <GPIO8_IRQHandler>

00000406 <GPIO9_IRQHandler>:
 406:	e7fe      	b.n	406 <GPIO9_IRQHandler>

00000408 <GPIO10_IRQHandler>:
 408:	e7fe      	b.n	408 <GPIO10_IRQHandler>

0000040a <GPIO11_IRQHandler>:
 40a:	e7fe      	b.n	40a <GPIO11_IRQHandler>

0000040c <GPIO12_IRQHandler>:
                    this_spi->resp_tx_buffer = 0u;
 40c:	e7fe      	b.n	40c <GPIO12_IRQHandler>

0000040e <GPIO13_IRQHandler>:
 40e:	e7fe      	b.n	40e <GPIO13_IRQHandler>

00000410 <GPIO14_IRQHandler>:
 410:	e7fe      	b.n	410 <GPIO14_IRQHandler>

00000412 <GPIO15_IRQHandler>:
 412:	e7fe      	b.n	412 <GPIO15_IRQHandler>

00000414 <GPIO16_IRQHandler>:
                    this_spi->resp_buff_size = 0u;
 414:	e7fe      	b.n	414 <GPIO16_IRQHandler>

00000416 <GPIO17_IRQHandler>:
 416:	e7fe      	b.n	416 <GPIO17_IRQHandler>

00000418 <GPIO18_IRQHandler>:
 418:	e7fe      	b.n	418 <GPIO18_IRQHandler>

0000041a <GPIO19_IRQHandler>:
 41a:	e7fe      	b.n	41a <GPIO19_IRQHandler>

0000041c <GPIO20_IRQHandler>:
                    this_spi->resp_buff_tx_idx = 0u;
 41c:	e7fe      	b.n	41c <GPIO20_IRQHandler>

0000041e <GPIO21_IRQHandler>:
 41e:	e7fe      	b.n	41e <GPIO21_IRQHandler>

00000420 <GPIO22_IRQHandler>:
 420:	e7fe      	b.n	420 <GPIO22_IRQHandler>

00000422 <GPIO23_IRQHandler>:
 422:	e7fe      	b.n	422 <GPIO23_IRQHandler>

00000424 <GPIO24_IRQHandler>:
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 424:	e7fe      	b.n	424 <GPIO24_IRQHandler>

00000426 <GPIO25_IRQHandler>:
 426:	e7fe      	b.n	426 <GPIO25_IRQHandler>

00000428 <GPIO26_IRQHandler>:
 428:	e7fe      	b.n	428 <GPIO26_IRQHandler>

0000042a <GPIO27_IRQHandler>:
 42a:	e7fe      	b.n	42a <GPIO27_IRQHandler>

0000042c <GPIO28_IRQHandler>:
 42c:	e7fe      	b.n	42c <GPIO28_IRQHandler>

0000042e <GPIO29_IRQHandler>:
 42e:	e7fe      	b.n	42e <GPIO29_IRQHandler>

00000430 <GPIO30_IRQHandler>:
 430:	e7fe      	b.n	430 <GPIO30_IRQHandler>

00000432 <GPIO31_IRQHandler>:
 432:	e7fe      	b.n	432 <GPIO31_IRQHandler>

00000434 <mscc_post_hw_cfg_init>:
 434:	4770      	bx	lr

00000436 <RAM_INIT_PATTERN>:
 436:	0000      	.short	0x0000
	...

0000043a <HEAP_INIT_PATTERN>:
 43a:	a2a2      	.short	0xa2a2
 43c:	a2a2      	.short	0xa2a2

0000043e <SF2_ESRAM_CR>:
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 43e:	8000      	.short	0x8000
 440:	4003      	.short	0x4003

00000442 <SF2_DDR_CR>:
 442:	8008      	.short	0x8008
 444:	4003      	.short	0x4003

00000446 <SF2_ENVM_REMAP_CR>:
 446:	8010      	.short	0x8010
 448:	4003      	.short	0x4003

0000044a <SF2_DDRB_NB_SIZE>:
 44a:	8030      	.short	0x8030
 44c:	4003      	.short	0x4003

0000044e <SF2_DDRB_CR>:
 44e:	8034      	.short	0x8034
 450:	4003      	.short	0x4003

00000452 <SF2_EDAC_CR>:
 452:	8038      	.short	0x8038
 454:	4003      	.short	0x4003

00000456 <SF2_MDDR_MODE_CR>:
 456:	0818      	.short	0x0818
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
 458:	00004002 	.word	0x00004002
 45c:	2000f000 	.word	0x2000f000
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
 460:	20010000 	.word	0x20010000
 464:	00008d41 	.word	0x00008d41
	...
 470:	00000001 	.word	0x00000001
	...
                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
 480:	00000190 	.word	0x00000190
 484:	000004c0 	.word	0x000004c0
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
 488:	000004c0 	.word	0x000004c0
 48c:	00009db0 	.word	0x00009db0
 490:	00009db0 	.word	0x00009db0
 494:	20000000 	.word	0x20000000
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 498:	20000350 	.word	0x20000350
 49c:	20000350 	.word	0x20000350
 4a0:	200015e0 	.word	0x200015e0
 4a4:	200015e0 	.word	0x200015e0
 4a8:	2000f000 	.word	0x2000f000
 4ac:	00009b89 	.word	0x00009b89
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
 4b0:	000020e9 	.word	0x000020e9
 4b4:	f3af 8000 	nop.w
 4b8:	f3af 8000 	nop.w
 4bc:	f3af 8000 	nop.w

Disassembly of section .text:

000004c0 <__do_global_dtors_aux>:
     4c0:	f240 3350 	movw	r3, #848	; 0x350
     4c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c8:	781a      	ldrb	r2, [r3, #0]
        }
    }
}
     4ca:	b90a      	cbnz	r2, 4d0 <__do_global_dtors_aux+0x10>
     4cc:	2001      	movs	r0, #1
     4ce:	7018      	strb	r0, [r3, #0]
     4d0:	4770      	bx	lr
     4d2:	bf00      	nop

000004d4 <frame_dummy>:
     4d4:	f240 0000 	movw	r0, #0
     4d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4dc:	b508      	push	{r3, lr}
     4de:	6803      	ldr	r3, [r0, #0]
     4e0:	b12b      	cbz	r3, 4ee <frame_dummy+0x1a>
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c0 0300 	movt	r3, #0
     4ea:	b103      	cbz	r3, 4ee <frame_dummy+0x1a>
     4ec:	4798      	blx	r3
     4ee:	bd08      	pop	{r3, pc}

000004f0 <MSS_WD_current_value>:
  @return
    This function returns the current value of the watchdog’s down-counter as
    a 32-bit unsigned integer.
 */
static __INLINE uint32_t MSS_WD_current_value(void)
{
     4f0:	b480      	push	{r7}
     4f2:	af00      	add	r7, sp, #0
    return WATCHDOG->WDOGVALUE;
     4f4:	f245 0300 	movw	r3, #20480	; 0x5000
     4f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
     4fc:	681b      	ldr	r3, [r3, #0]
}
     4fe:	4618      	mov	r0, r3
     500:	46bd      	mov	sp, r7
     502:	bc80      	pop	{r7}
     504:	4770      	bx	lr
     506:	bf00      	nop

00000508 <p1_init>:


}


void p1_init(){
     508:	b580      	push	{r7, lr}
     50a:	af00      	add	r7, sp, #0
	I2C_init(VC_SENSOR_I2C, COREI2C_0_0, VC1, I2C_PCLK_DIV_256);	//VC_Sensor
     50c:	f240 4030 	movw	r0, #1072	; 0x430
     510:	f2c2 0000 	movt	r0, #8192	; 0x2000
     514:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
     518:	f04f 0240 	mov.w	r2, #64	; 0x40
     51c:	f04f 0300 	mov.w	r3, #0
     520:	f007 fbd0 	bl	7cc4 <I2C_init>
	I2C_init(IMU_CORE_I2C, COREI2C_3_0, IMU_ADDR, I2C_PCLK_DIV_256);	//IMU_Sensor
     524:	f240 50c0 	movw	r0, #1472	; 0x5c0
     528:	f2c2 0000 	movt	r0, #8192	; 0x2000
     52c:	f243 0100 	movw	r1, #12288	; 0x3000
     530:	f2c5 0100 	movt	r1, #20480	; 0x5000
     534:	f04f 026a 	mov.w	r2, #106	; 0x6a
     538:	f04f 0300 	mov.w	r3, #0
     53c:	f007 fbc2 	bl	7cc4 <I2C_init>
	I2C_init(TEMP_ADC_CORE_I2C, COREI2C_1_0, ADC_ADDR, I2C_PCLK_DIV_256);	//Temp_ADC_Sensor
     540:	f240 409c 	movw	r0, #1180	; 0x49c
     544:	f2c2 0000 	movt	r0, #8192	; 0x2000
     548:	f241 0100 	movw	r1, #4096	; 0x1000
     54c:	f2c5 0100 	movt	r1, #20480	; 0x5000
     550:	f04f 0221 	mov.w	r2, #33	; 0x21
     554:	f04f 0300 	mov.w	r3, #0
     558:	f007 fbb4 	bl	7cc4 <I2C_init>
}
     55c:	bd80      	pop	{r7, pc}
     55e:	bf00      	nop

00000560 <make_FLetcher>:
//
//	vGetPktStruct(pld, (void*) data_test, sizeof(data_test));
//}


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
     560:	b480      	push	{r7}
     562:	b085      	sub	sp, #20
     564:	af00      	add	r7, sp, #0
     566:	6078      	str	r0, [r7, #4]
     568:	460b      	mov	r3, r1
     56a:	807b      	strh	r3, [r7, #2]
	uint8_t sumA = 0,sumB = 0,temp = 0;
     56c:	f04f 0300 	mov.w	r3, #0
     570:	733b      	strb	r3, [r7, #12]
     572:	f04f 0300 	mov.w	r3, #0
     576:	737b      	strb	r3, [r7, #13]
     578:	f04f 0300 	mov.w	r3, #0
     57c:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
     57e:	f04f 0300 	mov.w	r3, #0
     582:	73fb      	strb	r3, [r7, #15]
	for(i = 0;i<len;i++) {
     584:	f04f 0300 	mov.w	r3, #0
     588:	73fb      	strb	r3, [r7, #15]
     58a:	e03a      	b.n	602 <make_FLetcher+0xa2>
		sumA = (sumA + data[i]) % 255;
     58c:	7b3a      	ldrb	r2, [r7, #12]
     58e:	7bf9      	ldrb	r1, [r7, #15]
     590:	687b      	ldr	r3, [r7, #4]
     592:	440b      	add	r3, r1
     594:	781b      	ldrb	r3, [r3, #0]
     596:	eb02 0103 	add.w	r1, r2, r3
     59a:	f248 0381 	movw	r3, #32897	; 0x8081
     59e:	f2c8 0380 	movt	r3, #32896	; 0x8080
     5a2:	fb83 2301 	smull	r2, r3, r3, r1
     5a6:	440b      	add	r3, r1
     5a8:	ea4f 12e3 	mov.w	r2, r3, asr #7
     5ac:	ea4f 73e1 	mov.w	r3, r1, asr #31
     5b0:	ebc3 0202 	rsb	r2, r3, r2
     5b4:	4613      	mov	r3, r2
     5b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
     5ba:	ebc2 0303 	rsb	r3, r2, r3
     5be:	ebc3 0201 	rsb	r2, r3, r1
     5c2:	4613      	mov	r3, r2
     5c4:	733b      	strb	r3, [r7, #12]
		sumB = (sumB + sumA) % 255;
     5c6:	7b7a      	ldrb	r2, [r7, #13]
     5c8:	7b3b      	ldrb	r3, [r7, #12]
     5ca:	eb02 0103 	add.w	r1, r2, r3
     5ce:	f248 0381 	movw	r3, #32897	; 0x8081
     5d2:	f2c8 0380 	movt	r3, #32896	; 0x8080
     5d6:	fb83 2301 	smull	r2, r3, r3, r1
     5da:	440b      	add	r3, r1
     5dc:	ea4f 12e3 	mov.w	r2, r3, asr #7
     5e0:	ea4f 73e1 	mov.w	r3, r1, asr #31
     5e4:	ebc3 0202 	rsb	r2, r3, r2
     5e8:	4613      	mov	r3, r2
     5ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
     5ee:	ebc2 0303 	rsb	r3, r2, r3
     5f2:	ebc3 0201 	rsb	r2, r3, r1
     5f6:	4613      	mov	r3, r2
     5f8:	737b      	strb	r3, [r7, #13]


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
	uint8_t sumA = 0,sumB = 0,temp = 0;
	uint8_t i = 0;
	for(i = 0;i<len;i++) {
     5fa:	7bfb      	ldrb	r3, [r7, #15]
     5fc:	f103 0301 	add.w	r3, r3, #1
     600:	73fb      	strb	r3, [r7, #15]
     602:	7bfb      	ldrb	r3, [r7, #15]
     604:	887a      	ldrh	r2, [r7, #2]
     606:	429a      	cmp	r2, r3
     608:	d8c0      	bhi.n	58c <make_FLetcher+0x2c>
		sumA = (sumA + data[i]) % 255;
		sumB = (sumB + sumA) % 255;
	}
	temp = 255 - ((sumA + sumB) % 255);
     60a:	7b3a      	ldrb	r2, [r7, #12]
     60c:	7b7b      	ldrb	r3, [r7, #13]
     60e:	eb02 0103 	add.w	r1, r2, r3
     612:	f248 0381 	movw	r3, #32897	; 0x8081
     616:	f2c8 0380 	movt	r3, #32896	; 0x8080
     61a:	fb83 2301 	smull	r2, r3, r3, r1
     61e:	440b      	add	r3, r1
     620:	ea4f 12e3 	mov.w	r2, r3, asr #7
     624:	ea4f 73e1 	mov.w	r3, r1, asr #31
     628:	ebc3 0202 	rsb	r2, r3, r2
     62c:	4613      	mov	r3, r2
     62e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     632:	ebc2 0303 	rsb	r3, r2, r3
     636:	ebc3 0201 	rsb	r2, r3, r1
     63a:	b2d3      	uxtb	r3, r2
     63c:	ea6f 0303 	mvn.w	r3, r3
     640:	73bb      	strb	r3, [r7, #14]
	sumB = 255 - ((sumA + temp) % 255);
     642:	7b3a      	ldrb	r2, [r7, #12]
     644:	7bbb      	ldrb	r3, [r7, #14]
     646:	eb02 0103 	add.w	r1, r2, r3
     64a:	f248 0381 	movw	r3, #32897	; 0x8081
     64e:	f2c8 0380 	movt	r3, #32896	; 0x8080
     652:	fb83 2301 	smull	r2, r3, r3, r1
     656:	440b      	add	r3, r1
     658:	ea4f 12e3 	mov.w	r2, r3, asr #7
     65c:	ea4f 73e1 	mov.w	r3, r1, asr #31
     660:	ebc3 0202 	rsb	r2, r3, r2
     664:	4613      	mov	r3, r2
     666:	ea4f 2303 	mov.w	r3, r3, lsl #8
     66a:	ebc2 0303 	rsb	r3, r2, r3
     66e:	ebc3 0201 	rsb	r2, r3, r1
     672:	b2d3      	uxtb	r3, r2
     674:	ea6f 0303 	mvn.w	r3, r3
     678:	737b      	strb	r3, [r7, #13]

	return ((sumB << 8) | temp);
     67a:	7b7b      	ldrb	r3, [r7, #13]
     67c:	ea4f 2303 	mov.w	r3, r3, lsl #8
     680:	b29a      	uxth	r2, r3
     682:	7bbb      	ldrb	r3, [r7, #14]
     684:	ea42 0303 	orr.w	r3, r2, r3
     688:	b29b      	uxth	r3, r3
     68a:	b29b      	uxth	r3, r3

}
     68c:	4618      	mov	r0, r3
     68e:	f107 0714 	add.w	r7, r7, #20
     692:	46bd      	mov	sp, r7
     694:	bc80      	pop	{r7}
     696:	4770      	bx	lr

00000698 <get_hk>:

void get_hk(){
     698:	b590      	push	{r4, r7, lr}
     69a:	b08f      	sub	sp, #60	; 0x3c
     69c:	af00      	add	r7, sp, #0
	hk_pkt = (hk_pkt_t* )data;
     69e:	f240 6230 	movw	r2, #1584	; 0x630
     6a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
     6a6:	f240 5308 	movw	r3, #1288	; 0x508
     6aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ae:	601a      	str	r2, [r3, #0]
	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t CDH_VC[2];
	uint16_t PIS_VC[2];
	uint16_t imu_temp;
	uint16_t result=0;
     6b0:	f04f 0300 	mov.w	r3, #0
     6b4:	867b      	strh	r3, [r7, #50]	; 0x32
	uint8_t flag;
	uint8_t i = 0 ;
     6b6:	f04f 0300 	mov.w	r3, #0
     6ba:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	uint8_t msg[18] = "\n\rGot HK Readings\0";
     6be:	f649 43ac 	movw	r3, #40108	; 0x9cac
     6c2:	f2c0 0300 	movt	r3, #0
     6c6:	f107 0c04 	add.w	ip, r7, #4
     6ca:	469e      	mov	lr, r3
     6cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     6d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     6d4:	f8de 3000 	ldr.w	r3, [lr]
     6d8:	f8ac 3000 	strh.w	r3, [ip]
	uint16_t hk_status;
	result = (get_IMU_acc(&ax, &ay, &az) == 0 ? 0 : 1);
     6dc:	f107 0130 	add.w	r1, r7, #48	; 0x30
     6e0:	f107 022e 	add.w	r2, r7, #46	; 0x2e
     6e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
     6e8:	4608      	mov	r0, r1
     6ea:	4611      	mov	r1, r2
     6ec:	461a      	mov	r2, r3
     6ee:	f002 fcd7 	bl	30a0 <get_IMU_acc>
     6f2:	4603      	mov	r3, r0
     6f4:	2b00      	cmp	r3, #0
     6f6:	bf0c      	ite	eq
     6f8:	2300      	moveq	r3, #0
     6fa:	2301      	movne	r3, #1
     6fc:	867b      	strh	r3, [r7, #50]	; 0x32
	result |= ((get_IMU_gyro(&roll_rate, &pitch_rate, &yaw_rate) == 0 ? 0 : 1) << 1);
     6fe:	f107 012a 	add.w	r1, r7, #42	; 0x2a
     702:	f107 0228 	add.w	r2, r7, #40	; 0x28
     706:	f107 0326 	add.w	r3, r7, #38	; 0x26
     70a:	4608      	mov	r0, r1
     70c:	4611      	mov	r1, r2
     70e:	461a      	mov	r2, r3
     710:	f002 fe52 	bl	33b8 <get_IMU_gyro>
     714:	4603      	mov	r3, r0
     716:	2b00      	cmp	r3, #0
     718:	d002      	beq.n	720 <get_hk+0x88>
     71a:	f04f 0302 	mov.w	r3, #2
     71e:	e001      	b.n	724 <get_hk+0x8c>
     720:	f04f 0300 	mov.w	r3, #0
     724:	8e79      	ldrh	r1, [r7, #50]	; 0x32
     726:	461a      	mov	r2, r3
     728:	460b      	mov	r3, r1
     72a:	ea42 0303 	orr.w	r3, r2, r3
     72e:	b29b      	uxth	r3, r3
     730:	867b      	strh	r3, [r7, #50]	; 0x32
	result |= ((get_IMU_temp(&imu_temp) == 0 ? : 1) << 2);
     732:	f107 031a 	add.w	r3, r7, #26
     736:	4618      	mov	r0, r3
     738:	f002 ffb0 	bl	369c <get_IMU_temp>
     73c:	4603      	mov	r3, r0
     73e:	2b00      	cmp	r3, #0
     740:	bf14      	ite	ne
     742:	2300      	movne	r3, #0
     744:	2301      	moveq	r3, #1
     746:	2b00      	cmp	r3, #0
     748:	d003      	beq.n	752 <get_hk+0xba>
     74a:	ea4f 0383 	mov.w	r3, r3, lsl #2
     74e:	b29b      	uxth	r3, r3
     750:	e001      	b.n	756 <get_hk+0xbe>
     752:	f04f 0304 	mov.w	r3, #4
     756:	8e79      	ldrh	r1, [r7, #50]	; 0x32
     758:	461a      	mov	r2, r3
     75a:	460b      	mov	r3, r1
     75c:	ea42 0303 	orr.w	r3, r2, r3
     760:	b29b      	uxth	r3, r3
     762:	867b      	strh	r3, [r7, #50]	; 0x32
//	CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	PIS_VC[0] = read_bus_voltage(VC1, 3, &flag);
//	CDH_VC[1] = read_shunt_voltage(VC1, 2, &flag);
//	PIS_VC[1] = read_shunt_voltage(VC1, 3, &flag);

	hk_pkt->IMG_ID = IMG_ID;
     764:	f240 5308 	movw	r3, #1288	; 0x508
     768:	f2c2 0300 	movt	r3, #8192	; 0x2000
     76c:	681a      	ldr	r2, [r3, #0]
     76e:	f240 3361 	movw	r3, #865	; 0x361
     772:	f2c2 0300 	movt	r3, #8192	; 0x2000
     776:	781b      	ldrb	r3, [r3, #0]
     778:	7453      	strb	r3, [r2, #17]
	hk_pkt->CLK_RATE = MSS_SYS_M3_CLK_FREQ / 1000;
     77a:	f240 5308 	movw	r3, #1288	; 0x508
     77e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     782:	681a      	ldr	r2, [r3, #0]
     784:	f04f 0300 	mov.w	r3, #0
     788:	f043 0350 	orr.w	r3, r3, #80	; 0x50
     78c:	7493      	strb	r3, [r2, #18]
     78e:	f04f 0300 	mov.w	r3, #0
     792:	ea6f 0303 	mvn.w	r3, r3
     796:	f003 033c 	and.w	r3, r3, #60	; 0x3c
     79a:	ea6f 0303 	mvn.w	r3, r3
     79e:	74d3      	strb	r3, [r2, #19]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
     7a0:	f240 5308 	movw	r3, #1288	; 0x508
     7a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7a8:	681c      	ldr	r4, [r3, #0]
     7aa:	f7ff fea1 	bl	4f0 <MSS_WD_current_value>
     7ae:	4603      	mov	r3, r0
     7b0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     7b4:	f04f 0100 	mov.w	r1, #0
     7b8:	ea41 0202 	orr.w	r2, r1, r2
     7bc:	7522      	strb	r2, [r4, #20]
     7be:	ea4f 2213 	mov.w	r2, r3, lsr #8
     7c2:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     7c6:	f04f 0100 	mov.w	r1, #0
     7ca:	ea41 0202 	orr.w	r2, r1, r2
     7ce:	7562      	strb	r2, [r4, #21]
     7d0:	ea4f 4213 	mov.w	r2, r3, lsr #16
     7d4:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     7d8:	f04f 0100 	mov.w	r1, #0
     7dc:	ea41 0202 	orr.w	r2, r1, r2
     7e0:	75a2      	strb	r2, [r4, #22]
     7e2:	ea4f 6313 	mov.w	r3, r3, lsr #24
     7e6:	f04f 0200 	mov.w	r2, #0
     7ea:	ea42 0303 	orr.w	r3, r2, r3
     7ee:	75e3      	strb	r3, [r4, #23]
	hk_pkt->Reset_Counts = reset_counts[0];
     7f0:	f240 5308 	movw	r3, #1288	; 0x508
     7f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7f8:	681a      	ldr	r2, [r3, #0]
     7fa:	f240 336c 	movw	r3, #876	; 0x36c
     7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     802:	781b      	ldrb	r3, [r3, #0]
     804:	7693      	strb	r3, [r2, #26]
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
     806:	f240 5308 	movw	r3, #1288	; 0x508
     80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     80e:	681a      	ldr	r2, [r3, #0]
     810:	f241 33b8 	movw	r3, #5048	; 0x13b8
     814:	f2c2 0300 	movt	r3, #8192	; 0x2000
     818:	681b      	ldr	r3, [r3, #0]
     81a:	781b      	ldrb	r3, [r3, #0]
     81c:	7613      	strb	r3, [r2, #24]
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;
     81e:	f240 5308 	movw	r3, #1288	; 0x508
     822:	f2c2 0300 	movt	r3, #8192	; 0x2000
     826:	681a      	ldr	r2, [r3, #0]
     828:	f240 3363 	movw	r3, #867	; 0x363
     82c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     830:	781b      	ldrb	r3, [r3, #0]
     832:	7393      	strb	r3, [r2, #14]

	for(;i<16;i++){
     834:	e016      	b.n	864 <get_hk+0x1cc>
		hk_pkt->RTM[i] = RTM[i];
     836:	f240 5308 	movw	r3, #1288	; 0x508
     83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83e:	6819      	ldr	r1, [r3, #0]
     840:	f897 0035 	ldrb.w	r0, [r7, #53]	; 0x35
     844:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
     848:	f241 03b0 	movw	r3, #4272	; 0x10b0
     84c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     850:	5c9a      	ldrb	r2, [r3, r2]
     852:	eb00 0301 	add.w	r3, r0, r1
     856:	76da      	strb	r2, [r3, #27]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
	hk_pkt->Reset_Counts = reset_counts[0];
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;

	for(;i<16;i++){
     858:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     85c:	f103 0301 	add.w	r3, r3, #1
     860:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
     864:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     868:	2b0f      	cmp	r3, #15
     86a:	d9e4      	bls.n	836 <get_hk+0x19e>
		hk_pkt->RTM[i] = RTM[i];
	}

	hk_pkt->Cmd_RS485_Succ_counts = cmd_rs485_succ_count;
     86c:	f240 5308 	movw	r3, #1288	; 0x508
     870:	f2c2 0300 	movt	r3, #8192	; 0x2000
     874:	681a      	ldr	r2, [r3, #0]
     876:	f240 3366 	movw	r3, #870	; 0x366
     87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     87e:	781b      	ldrb	r3, [r3, #0]
     880:	73d3      	strb	r3, [r2, #15]
	hk_pkt->Cmd_RS485_Fail_counts = cmd_rs485_fail_count;
     882:	f240 5308 	movw	r3, #1288	; 0x508
     886:	f2c2 0300 	movt	r3, #8192	; 0x2000
     88a:	681a      	ldr	r2, [r3, #0]
     88c:	f240 3367 	movw	r3, #871	; 0x367
     890:	f2c2 0300 	movt	r3, #8192	; 0x2000
     894:	781b      	ldrb	r3, [r3, #0]
     896:	7413      	strb	r3, [r2, #16]
	hk_pkt->Acc[0] = ((ax));
     898:	f240 5308 	movw	r3, #1288	; 0x508
     89c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8a0:	681b      	ldr	r3, [r3, #0]
     8a2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
     8a4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     8a8:	f04f 0000 	mov.w	r0, #0
     8ac:	ea40 0101 	orr.w	r1, r0, r1
     8b0:	f883 102b 	strb.w	r1, [r3, #43]	; 0x2b
     8b4:	ea4f 2212 	mov.w	r2, r2, lsr #8
     8b8:	b292      	uxth	r2, r2
     8ba:	f04f 0100 	mov.w	r1, #0
     8be:	ea41 0202 	orr.w	r2, r1, r2
     8c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	hk_pkt->Acc[1] = ((ay));
     8c6:	f240 5308 	movw	r3, #1288	; 0x508
     8ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ce:	681b      	ldr	r3, [r3, #0]
     8d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
     8d2:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     8d6:	f04f 0000 	mov.w	r0, #0
     8da:	ea40 0101 	orr.w	r1, r0, r1
     8de:	f883 102d 	strb.w	r1, [r3, #45]	; 0x2d
     8e2:	ea4f 2212 	mov.w	r2, r2, lsr #8
     8e6:	b292      	uxth	r2, r2
     8e8:	f04f 0100 	mov.w	r1, #0
     8ec:	ea41 0202 	orr.w	r2, r1, r2
     8f0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	hk_pkt->Acc[2] = ((az));
     8f4:	f240 5308 	movw	r3, #1288	; 0x508
     8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8fc:	681b      	ldr	r3, [r3, #0]
     8fe:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
     900:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     904:	f04f 0000 	mov.w	r0, #0
     908:	ea40 0101 	orr.w	r1, r0, r1
     90c:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
     910:	ea4f 2212 	mov.w	r2, r2, lsr #8
     914:	b292      	uxth	r2, r2
     916:	f04f 0100 	mov.w	r1, #0
     91a:	ea41 0202 	orr.w	r2, r1, r2
     91e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hk_pkt->Angular_Rate[0] = roll_rate;
     922:	f240 5308 	movw	r3, #1288	; 0x508
     926:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92a:	681b      	ldr	r3, [r3, #0]
     92c:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
     92e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     932:	f04f 0000 	mov.w	r0, #0
     936:	ea40 0101 	orr.w	r1, r0, r1
     93a:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
     93e:	ea4f 2212 	mov.w	r2, r2, lsr #8
     942:	b292      	uxth	r2, r2
     944:	f04f 0100 	mov.w	r1, #0
     948:	ea41 0202 	orr.w	r2, r1, r2
     94c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	hk_pkt->Angular_Rate[1] = pitch_rate;
     950:	f240 5308 	movw	r3, #1288	; 0x508
     954:	f2c2 0300 	movt	r3, #8192	; 0x2000
     958:	681b      	ldr	r3, [r3, #0]
     95a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
     95c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     960:	f04f 0000 	mov.w	r0, #0
     964:	ea40 0101 	orr.w	r1, r0, r1
     968:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
     96c:	ea4f 2212 	mov.w	r2, r2, lsr #8
     970:	b292      	uxth	r2, r2
     972:	f04f 0100 	mov.w	r1, #0
     976:	ea41 0202 	orr.w	r2, r1, r2
     97a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hk_pkt->Angular_Rate[2] = yaw_rate;
     97e:	f240 5308 	movw	r3, #1288	; 0x508
     982:	f2c2 0300 	movt	r3, #8192	; 0x2000
     986:	681b      	ldr	r3, [r3, #0]
     988:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
     98a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     98e:	f04f 0000 	mov.w	r0, #0
     992:	ea40 0101 	orr.w	r1, r0, r1
     996:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
     99a:	ea4f 2212 	mov.w	r2, r2, lsr #8
     99e:	b292      	uxth	r2, r2
     9a0:	f04f 0100 	mov.w	r1, #0
     9a4:	ea41 0202 	orr.w	r2, r1, r2
     9a8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hk_pkt->imu_temp = imu_temp;
     9ac:	f240 5308 	movw	r3, #1288	; 0x508
     9b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b4:	681b      	ldr	r3, [r3, #0]
     9b6:	8b7a      	ldrh	r2, [r7, #26]
     9b8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     9bc:	f04f 0000 	mov.w	r0, #0
     9c0:	ea40 0101 	orr.w	r1, r0, r1
     9c4:	f883 1037 	strb.w	r1, [r3, #55]	; 0x37
     9c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
     9cc:	b292      	uxth	r2, r2
     9ce:	f04f 0100 	mov.w	r1, #0
     9d2:	ea41 0202 	orr.w	r2, r1, r2
     9d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

//	hk_pkt->Sensor_Board_VC[0] = read_bus_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[0] = read_bus_voltage( VC1,  3, &flag);
	hk_pkt->Voltages[0] = read_bus_voltage(VC1, 2, &flag);
     9da:	f240 5308 	movw	r3, #1288	; 0x508
     9de:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9e2:	681c      	ldr	r4, [r3, #0]
     9e4:	f107 0319 	add.w	r3, r7, #25
     9e8:	f04f 0040 	mov.w	r0, #64	; 0x40
     9ec:	f04f 0102 	mov.w	r1, #2
     9f0:	461a      	mov	r2, r3
     9f2:	f002 f9cf 	bl	2d94 <read_bus_voltage>
     9f6:	4603      	mov	r3, r0
     9f8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     9fc:	f04f 0100 	mov.w	r1, #0
     a00:	ea41 0202 	orr.w	r2, r1, r2
     a04:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
     a08:	ea4f 2313 	mov.w	r3, r3, lsr #8
     a0c:	b29b      	uxth	r3, r3
     a0e:	f04f 0200 	mov.w	r2, #0
     a12:	ea42 0303 	orr.w	r3, r2, r3
     a16:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	result |= flag << 3;
     a1a:	7e7b      	ldrb	r3, [r7, #25]
     a1c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     a20:	b29a      	uxth	r2, r3
     a22:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     a24:	ea42 0303 	orr.w	r3, r2, r3
     a28:	b29b      	uxth	r3, r3
     a2a:	867b      	strh	r3, [r7, #50]	; 0x32
	hk_pkt->Voltages[1] = read_bus_voltage(VC1, 3, &flag);
     a2c:	f240 5308 	movw	r3, #1288	; 0x508
     a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a34:	681c      	ldr	r4, [r3, #0]
     a36:	f107 0319 	add.w	r3, r7, #25
     a3a:	f04f 0040 	mov.w	r0, #64	; 0x40
     a3e:	f04f 0103 	mov.w	r1, #3
     a42:	461a      	mov	r2, r3
     a44:	f002 f9a6 	bl	2d94 <read_bus_voltage>
     a48:	4603      	mov	r3, r0
     a4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     a4e:	f04f 0100 	mov.w	r1, #0
     a52:	ea41 0202 	orr.w	r2, r1, r2
     a56:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
     a5a:	ea4f 2313 	mov.w	r3, r3, lsr #8
     a5e:	b29b      	uxth	r3, r3
     a60:	f04f 0200 	mov.w	r2, #0
     a64:	ea42 0303 	orr.w	r3, r2, r3
     a68:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	result |= flag << 4;
     a6c:	7e7b      	ldrb	r3, [r7, #25]
     a6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
     a72:	b29a      	uxth	r2, r3
     a74:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     a76:	ea42 0303 	orr.w	r3, r2, r3
     a7a:	b29b      	uxth	r3, r3
     a7c:	867b      	strh	r3, [r7, #50]	; 0x32
//	hk_pkt->Sensor_Board_VC[1] = read_shunt_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[1] = read_shunt_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[1] = read_shunt_voltage( VC1,  3, &flag);

	hk_pkt->HK_Write_Pointer = hk_partition.write_pointer;
     a7e:	f240 5308 	movw	r3, #1288	; 0x508
     a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a86:	681b      	ldr	r3, [r3, #0]
     a88:	f241 32e4 	movw	r2, #5092	; 0x13e4
     a8c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     a90:	68d2      	ldr	r2, [r2, #12]
     a92:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     a96:	f04f 0000 	mov.w	r0, #0
     a9a:	ea40 0101 	orr.w	r1, r0, r1
     a9e:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
     aa2:	ea4f 2112 	mov.w	r1, r2, lsr #8
     aa6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     aaa:	f04f 0000 	mov.w	r0, #0
     aae:	ea40 0101 	orr.w	r1, r0, r1
     ab2:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
     ab6:	ea4f 4112 	mov.w	r1, r2, lsr #16
     aba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     abe:	f04f 0000 	mov.w	r0, #0
     ac2:	ea40 0101 	orr.w	r1, r0, r1
     ac6:	f883 1047 	strb.w	r1, [r3, #71]	; 0x47
     aca:	ea4f 6212 	mov.w	r2, r2, lsr #24
     ace:	f04f 0100 	mov.w	r1, #0
     ad2:	ea41 0202 	orr.w	r2, r1, r2
     ad6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	hk_pkt->HK_Read_Pointer = hk_partition.read_pointer;
     ada:	f240 5308 	movw	r3, #1288	; 0x508
     ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae2:	681b      	ldr	r3, [r3, #0]
     ae4:	f241 32e4 	movw	r2, #5092	; 0x13e4
     ae8:	f2c2 0200 	movt	r2, #8192	; 0x2000
     aec:	6892      	ldr	r2, [r2, #8]
     aee:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     af2:	f04f 0000 	mov.w	r0, #0
     af6:	ea40 0101 	orr.w	r1, r0, r1
     afa:	f883 1041 	strb.w	r1, [r3, #65]	; 0x41
     afe:	ea4f 2112 	mov.w	r1, r2, lsr #8
     b02:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b06:	f04f 0000 	mov.w	r0, #0
     b0a:	ea40 0101 	orr.w	r1, r0, r1
     b0e:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
     b12:	ea4f 4112 	mov.w	r1, r2, lsr #16
     b16:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b1a:	f04f 0000 	mov.w	r0, #0
     b1e:	ea40 0101 	orr.w	r1, r0, r1
     b22:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
     b26:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b2a:	f04f 0100 	mov.w	r1, #0
     b2e:	ea41 0202 	orr.w	r2, r1, r2
     b32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	hk_pkt->COMMS_Write_Pointer = comms_partition.write_pointer;
     b36:	f240 5308 	movw	r3, #1288	; 0x508
     b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b3e:	681b      	ldr	r3, [r3, #0]
     b40:	f241 32d4 	movw	r2, #5076	; 0x13d4
     b44:	f2c2 0200 	movt	r2, #8192	; 0x2000
     b48:	68d2      	ldr	r2, [r2, #12]
     b4a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     b4e:	f04f 0000 	mov.w	r0, #0
     b52:	ea40 0101 	orr.w	r1, r0, r1
     b56:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
     b5a:	ea4f 2112 	mov.w	r1, r2, lsr #8
     b5e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b62:	f04f 0000 	mov.w	r0, #0
     b66:	ea40 0101 	orr.w	r1, r0, r1
     b6a:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
     b6e:	ea4f 4112 	mov.w	r1, r2, lsr #16
     b72:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     b76:	f04f 0000 	mov.w	r0, #0
     b7a:	ea40 0101 	orr.w	r1, r0, r1
     b7e:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
     b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
     b86:	f04f 0100 	mov.w	r1, #0
     b8a:	ea41 0202 	orr.w	r2, r1, r2
     b8e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	hk_pkt->COMMS_Read_Pointer = comms_partition.read_pointer;
     b92:	f240 5308 	movw	r3, #1288	; 0x508
     b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b9a:	681b      	ldr	r3, [r3, #0]
     b9c:	f241 32d4 	movw	r2, #5076	; 0x13d4
     ba0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     ba4:	6892      	ldr	r2, [r2, #8]
     ba6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     baa:	f04f 0000 	mov.w	r0, #0
     bae:	ea40 0101 	orr.w	r1, r0, r1
     bb2:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
     bb6:	ea4f 2112 	mov.w	r1, r2, lsr #8
     bba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     bbe:	f04f 0000 	mov.w	r0, #0
     bc2:	ea40 0101 	orr.w	r1, r0, r1
     bc6:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
     bca:	ea4f 4112 	mov.w	r1, r2, lsr #16
     bce:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     bd2:	f04f 0000 	mov.w	r0, #0
     bd6:	ea40 0101 	orr.w	r1, r0, r1
     bda:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
     bde:	ea4f 6212 	mov.w	r2, r2, lsr #24
     be2:	f04f 0100 	mov.w	r1, #0
     be6:	ea41 0202 	orr.w	r2, r1, r2
     bea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hk_pkt->Thermistor_Write_Pointer = thermistor_partition.write_pointer;
     bee:	f240 5308 	movw	r3, #1288	; 0x508
     bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bf6:	681b      	ldr	r3, [r3, #0]
     bf8:	f241 32c0 	movw	r2, #5056	; 0x13c0
     bfc:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c00:	68d2      	ldr	r2, [r2, #12]
     c02:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c06:	f04f 0000 	mov.w	r0, #0
     c0a:	ea40 0101 	orr.w	r1, r0, r1
     c0e:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
     c12:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c16:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c1a:	f04f 0000 	mov.w	r0, #0
     c1e:	ea40 0101 	orr.w	r1, r0, r1
     c22:	f883 104e 	strb.w	r1, [r3, #78]	; 0x4e
     c26:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c2a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c2e:	f04f 0000 	mov.w	r0, #0
     c32:	ea40 0101 	orr.w	r1, r0, r1
     c36:	f883 104f 	strb.w	r1, [r3, #79]	; 0x4f
     c3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
     c3e:	f04f 0100 	mov.w	r1, #0
     c42:	ea41 0202 	orr.w	r2, r1, r2
     c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	hk_pkt->Thermistor_Read_Pointer = thermistor_partition.read_pointer;
     c4a:	f240 5308 	movw	r3, #1288	; 0x508
     c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c52:	681b      	ldr	r3, [r3, #0]
     c54:	f241 32c0 	movw	r2, #5056	; 0x13c0
     c58:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c5c:	6892      	ldr	r2, [r2, #8]
     c5e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c62:	f04f 0000 	mov.w	r0, #0
     c66:	ea40 0101 	orr.w	r1, r0, r1
     c6a:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
     c6e:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c72:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c76:	f04f 0000 	mov.w	r0, #0
     c7a:	ea40 0101 	orr.w	r1, r0, r1
     c7e:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
     c82:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c86:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c8a:	f04f 0000 	mov.w	r0, #0
     c8e:	ea40 0101 	orr.w	r1, r0, r1
     c92:	f883 104b 	strb.w	r1, [r3, #75]	; 0x4b
     c96:	ea4f 6212 	mov.w	r2, r2, lsr #24
     c9a:	f04f 0100 	mov.w	r1, #0
     c9e:	ea41 0202 	orr.w	r2, r1, r2
     ca2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	hk_pkt->Currents[0] = read_shunt_voltage( VC1,  2, &flag);
     ca6:	f240 5308 	movw	r3, #1288	; 0x508
     caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cae:	681c      	ldr	r4, [r3, #0]
     cb0:	f107 0319 	add.w	r3, r7, #25
     cb4:	f04f 0040 	mov.w	r0, #64	; 0x40
     cb8:	f04f 0102 	mov.w	r1, #2
     cbc:	461a      	mov	r2, r3
     cbe:	f002 f8c7 	bl	2e50 <read_shunt_voltage>
     cc2:	4603      	mov	r3, r0
     cc4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     cc8:	f04f 0100 	mov.w	r1, #0
     ccc:	ea41 0202 	orr.w	r2, r1, r2
     cd0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
     cd4:	ea4f 2313 	mov.w	r3, r3, lsr #8
     cd8:	b29b      	uxth	r3, r3
     cda:	f04f 0200 	mov.w	r2, #0
     cde:	ea42 0303 	orr.w	r3, r2, r3
     ce2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
	result |= flag << 5;
     ce6:	7e7b      	ldrb	r3, [r7, #25]
     ce8:	ea4f 1343 	mov.w	r3, r3, lsl #5
     cec:	b29a      	uxth	r2, r3
     cee:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     cf0:	ea42 0303 	orr.w	r3, r2, r3
     cf4:	b29b      	uxth	r3, r3
     cf6:	867b      	strh	r3, [r7, #50]	; 0x32
	hk_pkt->Currents[1] = read_shunt_voltage( VC1,  3, &flag);
     cf8:	f240 5308 	movw	r3, #1288	; 0x508
     cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d00:	681c      	ldr	r4, [r3, #0]
     d02:	f107 0319 	add.w	r3, r7, #25
     d06:	f04f 0040 	mov.w	r0, #64	; 0x40
     d0a:	f04f 0103 	mov.w	r1, #3
     d0e:	461a      	mov	r2, r3
     d10:	f002 f89e 	bl	2e50 <read_shunt_voltage>
     d14:	4603      	mov	r3, r0
     d16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     d1a:	f04f 0100 	mov.w	r1, #0
     d1e:	ea41 0202 	orr.w	r2, r1, r2
     d22:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
     d26:	ea4f 2313 	mov.w	r3, r3, lsr #8
     d2a:	b29b      	uxth	r3, r3
     d2c:	f04f 0200 	mov.w	r2, #0
     d30:	ea42 0303 	orr.w	r3, r2, r3
     d34:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	result |= flag << 6;
     d38:	7e7b      	ldrb	r3, [r7, #25]
     d3a:	ea4f 1383 	mov.w	r3, r3, lsl #6
     d3e:	b29a      	uxth	r2, r3
     d40:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
     d42:	ea42 0303 	orr.w	r3, r2, r3
     d46:	b29b      	uxth	r3, r3
     d48:	867b      	strh	r3, [r7, #50]	; 0x32

	get_time_vector(Time_Vector);
     d4a:	f241 30f8 	movw	r0, #5112	; 0x13f8
     d4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d52:	f001 fe47 	bl	29e4 <get_time_vector>
	for(;i<32;i++){
     d56:	e017      	b.n	d88 <get_hk+0x6f0>
		hk_pkt->GTime_SVector[i] = Time_Vector[i];
     d58:	f240 5308 	movw	r3, #1288	; 0x508
     d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d60:	6819      	ldr	r1, [r3, #0]
     d62:	f897 0035 	ldrb.w	r0, [r7, #53]	; 0x35
     d66:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
     d6a:	f241 33f8 	movw	r3, #5112	; 0x13f8
     d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d72:	5c9a      	ldrb	r2, [r3, r2]
     d74:	eb00 0301 	add.w	r3, r0, r1
     d78:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	result |= flag << 5;
	hk_pkt->Currents[1] = read_shunt_voltage( VC1,  3, &flag);
	result |= flag << 6;

	get_time_vector(Time_Vector);
	for(;i<32;i++){
     d7c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     d80:	f103 0301 	add.w	r3, r3, #1
     d84:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
     d88:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
     d8c:	2b1f      	cmp	r3, #31
     d8e:	d9e3      	bls.n	d58 <get_hk+0x6c0>
		hk_pkt->GTime_SVector[i] = Time_Vector[i];
	}

	hk_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, HK_API_ID))));
     d90:	f240 5308 	movw	r3, #1288	; 0x508
     d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d98:	681b      	ldr	r3, [r3, #0]
     d9a:	f04f 0200 	mov.w	r2, #0
     d9e:	f042 0208 	orr.w	r2, r2, #8
     da2:	701a      	strb	r2, [r3, #0]
     da4:	f04f 0200 	mov.w	r2, #0
     da8:	f042 0201 	orr.w	r2, r2, #1
     dac:	705a      	strb	r2, [r3, #1]
	hk_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((hk_seq_num++)))));
     dae:	f240 5308 	movw	r3, #1288	; 0x508
     db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     db6:	6818      	ldr	r0, [r3, #0]
     db8:	f240 3352 	movw	r3, #850	; 0x352
     dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dc0:	8819      	ldrh	r1, [r3, #0]
     dc2:	460b      	mov	r3, r1
     dc4:	ea6f 4383 	mvn.w	r3, r3, lsl #18
     dc8:	ea6f 4393 	mvn.w	r3, r3, lsr #18
     dcc:	b29b      	uxth	r3, r3
     dce:	b29b      	uxth	r3, r3
     dd0:	ea4f 2303 	mov.w	r3, r3, lsl #8
     dd4:	fa1f fc83 	uxth.w	ip, r3
     dd8:	f240 3352 	movw	r3, #850	; 0x352
     ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     de0:	881a      	ldrh	r2, [r3, #0]
     de2:	4613      	mov	r3, r2
     de4:	ea6f 4383 	mvn.w	r3, r3, lsl #18
     de8:	ea6f 4393 	mvn.w	r3, r3, lsr #18
     dec:	b29b      	uxth	r3, r3
     dee:	b29b      	uxth	r3, r3
     df0:	ea4f 2313 	mov.w	r3, r3, lsr #8
     df4:	b29b      	uxth	r3, r3
     df6:	ea4c 0303 	orr.w	r3, ip, r3
     dfa:	b29b      	uxth	r3, r3
     dfc:	b29b      	uxth	r3, r3
     dfe:	f003 0cff 	and.w	ip, r3, #255	; 0xff
     e02:	f04f 0e00 	mov.w	lr, #0
     e06:	ea4e 0c0c 	orr.w	ip, lr, ip
     e0a:	f880 c002 	strb.w	ip, [r0, #2]
     e0e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e12:	b29b      	uxth	r3, r3
     e14:	f04f 0c00 	mov.w	ip, #0
     e18:	ea4c 0303 	orr.w	r3, ip, r3
     e1c:	70c3      	strb	r3, [r0, #3]
     e1e:	f101 0301 	add.w	r3, r1, #1
     e22:	b299      	uxth	r1, r3
     e24:	f240 3352 	movw	r3, #850	; 0x352
     e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2c:	8019      	strh	r1, [r3, #0]
     e2e:	f102 0301 	add.w	r3, r2, #1
     e32:	b29a      	uxth	r2, r3
     e34:	f240 3352 	movw	r3, #850	; 0x352
     e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3c:	801a      	strh	r2, [r3, #0]
	hk_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(HK_PKT_LENGTH))));
     e3e:	f240 5308 	movw	r3, #1288	; 0x508
     e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e46:	681b      	ldr	r3, [r3, #0]
     e48:	f04f 0200 	mov.w	r2, #0
     e4c:	711a      	strb	r2, [r3, #4]
     e4e:	f04f 0200 	mov.w	r2, #0
     e52:	f042 027c 	orr.w	r2, r2, #124	; 0x7c
     e56:	715a      	strb	r2, [r3, #5]
	hk_pkt->ccsds_s1 = 0;
     e58:	f240 5308 	movw	r3, #1288	; 0x508
     e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e60:	681b      	ldr	r3, [r3, #0]
     e62:	f04f 0200 	mov.w	r2, #0
     e66:	719a      	strb	r2, [r3, #6]
     e68:	f04f 0200 	mov.w	r2, #0
     e6c:	71da      	strb	r2, [r3, #7]
     e6e:	f04f 0200 	mov.w	r2, #0
     e72:	721a      	strb	r2, [r3, #8]
     e74:	f04f 0200 	mov.w	r2, #0
     e78:	725a      	strb	r2, [r3, #9]
	hk_pkt->ccsds_s2 = 0;
     e7a:	f240 5308 	movw	r3, #1288	; 0x508
     e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e82:	681b      	ldr	r3, [r3, #0]
     e84:	f04f 0200 	mov.w	r2, #0
     e88:	729a      	strb	r2, [r3, #10]
     e8a:	f04f 0200 	mov.w	r2, #0
     e8e:	72da      	strb	r2, [r3, #11]
     e90:	f04f 0200 	mov.w	r2, #0
     e94:	731a      	strb	r2, [r3, #12]
     e96:	f04f 0200 	mov.w	r2, #0
     e9a:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
     e9c:	f240 3354 	movw	r3, #852	; 0x354
     ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea4:	781b      	ldrb	r3, [r3, #0]
     ea6:	2b00      	cmp	r3, #0
     ea8:	d05c      	beq.n	f64 <get_hk+0x8cc>
		sd_dump = 1;
     eaa:	f240 3368 	movw	r3, #872	; 0x368
     eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eb2:	f04f 0201 	mov.w	r2, #1
     eb6:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
     eb8:	f240 5308 	movw	r3, #1288	; 0x508
     ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ec0:	681a      	ldr	r2, [r3, #0]
     ec2:	f240 3368 	movw	r3, #872	; 0x368
     ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eca:	781b      	ldrb	r3, [r3, #0]
     ecc:	f882 3059 	strb.w	r3, [r2, #89]	; 0x59
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
     ed0:	f240 5308 	movw	r3, #1288	; 0x508
     ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed8:	681c      	ldr	r4, [r3, #0]
     eda:	f240 6030 	movw	r0, #1584	; 0x630
     ede:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ee2:	f04f 017a 	mov.w	r1, #122	; 0x7a
     ee6:	f7ff fb3b 	bl	560 <make_FLetcher>
     eea:	4603      	mov	r3, r0
     eec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     ef0:	f04f 0100 	mov.w	r1, #0
     ef4:	ea41 0202 	orr.w	r2, r1, r2
     ef8:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
     efc:	ea4f 2313 	mov.w	r3, r3, lsr #8
     f00:	b29b      	uxth	r3, r3
     f02:	f04f 0200 	mov.w	r2, #0
     f06:	ea42 0303 	orr.w	r3, r2, r3
     f0a:	f884 307b 	strb.w	r3, [r4, #123]	; 0x7b
		result |= ((store_data(&hk_partition, data) == 0 ? 0 : 1) << 7);
     f0e:	f241 30e4 	movw	r0, #5092	; 0x13e4
     f12:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f16:	f240 6130 	movw	r1, #1584	; 0x630
     f1a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f1e:	f003 f86f 	bl	4000 <store_data>
     f22:	4603      	mov	r3, r0
     f24:	2b00      	cmp	r3, #0
     f26:	d002      	beq.n	f2e <get_hk+0x896>
     f28:	f04f 0380 	mov.w	r3, #128	; 0x80
     f2c:	e001      	b.n	f32 <get_hk+0x89a>
     f2e:	f04f 0300 	mov.w	r3, #0
     f32:	8e79      	ldrh	r1, [r7, #50]	; 0x32
     f34:	461a      	mov	r2, r3
     f36:	460b      	mov	r3, r1
     f38:	ea42 0303 	orr.w	r3, r2, r3
     f3c:	b29b      	uxth	r3, r3
     f3e:	867b      	strh	r3, [r7, #50]	; 0x32
//		a = MSS_GPIO_get_inputs();
//		if(a && 0x01 == 0){
//			store_in_sd_card = 0;
//		}
//		store_in_sd_card = 0;
		store_data(&hk_partition, data);
     f40:	f241 30e4 	movw	r0, #5092	; 0x13e4
     f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f48:	f240 6130 	movw	r1, #1584	; 0x630
     f4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f50:	f003 f856 	bl	4000 <store_data>
		store_in_sd_card = 0;
     f54:	f240 3354 	movw	r3, #852	; 0x354
     f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5c:	f04f 0200 	mov.w	r2, #0
     f60:	701a      	strb	r2, [r3, #0]
     f62:	e01e      	b.n	fa2 <get_hk+0x90a>
	}
	else{
		sd_dump = 0;
     f64:	f240 3368 	movw	r3, #872	; 0x368
     f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f6c:	f04f 0200 	mov.w	r2, #0
     f70:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
     f72:	f240 5308 	movw	r3, #1288	; 0x508
     f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f7a:	681a      	ldr	r2, [r3, #0]
     f7c:	f240 3368 	movw	r3, #872	; 0x368
     f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f84:	781b      	ldrb	r3, [r3, #0]
     f86:	f882 3059 	strb.w	r3, [r2, #89]	; 0x59
//		vGetPktStruct(hk, (void*) hk_pkt, sizeof(hk_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
     f8a:	f241 4094 	movw	r0, #5268	; 0x1494
     f8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f92:	f240 6130 	movw	r1, #1584	; 0x630
     f96:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f9a:	f04f 027c 	mov.w	r2, #124	; 0x7c
     f9e:	f004 f833 	bl	5008 <MSS_UART_polled_tx>



//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
//	MSS_UART_polled_tx_string(&g_mss_uart0, msg);
}
     fa2:	f107 073c 	add.w	r7, r7, #60	; 0x3c
     fa6:	46bd      	mov	sp, r7
     fa8:	bd90      	pop	{r4, r7, pc}
     faa:	bf00      	nop

00000fac <get_temp>:


void get_temp(){
     fac:	b5b0      	push	{r4, r5, r7, lr}
     fae:	b082      	sub	sp, #8
     fb0:	af00      	add	r7, sp, #0
	uint8_t i = 0;
     fb2:	f04f 0300 	mov.w	r3, #0
     fb6:	717b      	strb	r3, [r7, #5]
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
     fb8:	f04f 0300 	mov.w	r3, #0
     fbc:	71fb      	strb	r3, [r7, #7]
	thermistor_pkt = (thermistor_pkt_t*) data;
     fbe:	f240 6230 	movw	r2, #1584	; 0x630
     fc2:	f2c2 0200 	movt	r2, #8192	; 0x2000
     fc6:	f240 632c 	movw	r3, #1580	; 0x62c
     fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fce:	601a      	str	r2, [r3, #0]

	for(;i<8;i++){
     fd0:	e02e      	b.n	1030 <MAIN_STACK_SIZE+0x30>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, flag);
     fd2:	f240 632c 	movw	r3, #1580	; 0x62c
     fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fda:	681c      	ldr	r4, [r3, #0]
     fdc:	797d      	ldrb	r5, [r7, #5]
     fde:	79bb      	ldrb	r3, [r7, #6]
     fe0:	797a      	ldrb	r2, [r7, #5]
     fe2:	f240 409c 	movw	r0, #1180	; 0x49c
     fe6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fea:	f04f 0121 	mov.w	r1, #33	; 0x21
     fee:	f002 f807 	bl	3000 <get_ADC_value>
     ff2:	4603      	mov	r3, r0
     ff4:	4619      	mov	r1, r3
     ff6:	f105 0204 	add.w	r2, r5, #4
     ffa:	f001 00ff 	and.w	r0, r1, #255	; 0xff
     ffe:	ea4f 0342 	mov.w	r3, r2, lsl #1
    1002:	4423      	add	r3, r4
    1004:	f04f 0c00 	mov.w	ip, #0
    1008:	ea4c 0000 	orr.w	r0, ip, r0
    100c:	7198      	strb	r0, [r3, #6]
    100e:	ea4f 2311 	mov.w	r3, r1, lsr #8
    1012:	b298      	uxth	r0, r3
    1014:	ea4f 0342 	mov.w	r3, r2, lsl #1
    1018:	4423      	add	r3, r4
    101a:	f04f 0200 	mov.w	r2, #0
    101e:	4611      	mov	r1, r2
    1020:	4602      	mov	r2, r0
    1022:	ea41 0202 	orr.w	r2, r1, r2
    1026:	71da      	strb	r2, [r3, #7]
	uint8_t i = 0;
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
	thermistor_pkt = (thermistor_pkt_t*) data;

	for(;i<8;i++){
    1028:	797b      	ldrb	r3, [r7, #5]
    102a:	f103 0301 	add.w	r3, r3, #1
    102e:	717b      	strb	r3, [r7, #5]
    1030:	797b      	ldrb	r3, [r7, #5]
    1032:	2b07      	cmp	r3, #7
    1034:	d9cd      	bls.n	fd2 <get_temp+0x26>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, flag);
	}

	if(store_in_sd_card){
    1036:	f240 3354 	movw	r3, #852	; 0x354
    103a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    103e:	781b      	ldrb	r3, [r3, #0]
    1040:	2b00      	cmp	r3, #0
    1042:	d014      	beq.n	106e <MAIN_STACK_SIZE+0x6e>
		sd_dump_thermistor = 1;
    1044:	f04f 0301 	mov.w	r3, #1
    1048:	71fb      	strb	r3, [r7, #7]
		store_data(&thermistor_partition, data);
    104a:	f241 30c0 	movw	r0, #5056	; 0x13c0
    104e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1052:	f240 6130 	movw	r1, #1584	; 0x630
    1056:	f2c2 0100 	movt	r1, #8192	; 0x2000
    105a:	f002 ffd1 	bl	4000 <store_data>
		store_in_sd_card = 0;
    105e:	f240 3354 	movw	r3, #852	; 0x354
    1062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1066:	f04f 0200 	mov.w	r2, #0
    106a:	701a      	strb	r2, [r3, #0]
    106c:	e00e      	b.n	108c <MAIN_STACK_SIZE+0x8c>
	}
	else{
		sd_dump_thermistor = 0;
    106e:	f04f 0300 	mov.w	r3, #0
    1072:	71fb      	strb	r3, [r7, #7]
//		vGetPktStruct(thermistor, (void*) thermistor_pkt, sizeof(thermistor_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    1074:	f241 4094 	movw	r0, #5268	; 0x1494
    1078:	f2c2 0000 	movt	r0, #8192	; 0x2000
    107c:	f240 6130 	movw	r1, #1584	; 0x630
    1080:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1084:	f04f 027c 	mov.w	r2, #124	; 0x7c
    1088:	f003 ffbe 	bl	5008 <MSS_UART_polled_tx>
	}
}
    108c:	f107 0708 	add.w	r7, r7, #8
    1090:	46bd      	mov	sp, r7
    1092:	bdb0      	pop	{r4, r5, r7, pc}

00001094 <get_sd_data>:

void get_sd_data(){
    1094:	b580      	push	{r7, lr}
    1096:	af00      	add	r7, sp, #0
	read_data(&hk_partition, data);
    1098:	f241 30e4 	movw	r0, #5092	; 0x13e4
    109c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a0:	f240 6130 	movw	r1, #1584	; 0x630
    10a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10a8:	f002 ffd8 	bl	405c <read_data>
	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    10ac:	f241 4094 	movw	r0, #5268	; 0x1494
    10b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10b4:	f240 6130 	movw	r1, #1584	; 0x630
    10b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10bc:	f04f 027c 	mov.w	r2, #124	; 0x7c
    10c0:	f003 ffa2 	bl	5008 <MSS_UART_polled_tx>
}
    10c4:	bd80      	pop	{r7, pc}
    10c6:	bf00      	nop

000010c8 <get_gmc>:

uint8_t status;
uint16_t ADC_voltages[8];


uint8_t get_gmc(){
    10c8:	b590      	push	{r4, r7, lr}
    10ca:	b083      	sub	sp, #12
    10cc:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    10ce:	f04f 0300 	mov.w	r3, #0
    10d2:	80fb      	strh	r3, [r7, #6]
	gmc_pkt = (gmc_pkt_t*) data;
    10d4:	f240 6230 	movw	r2, #1584	; 0x630
    10d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    10dc:	f241 132c 	movw	r3, #4396	; 0x112c
    10e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e4:	601a      	str	r2, [r3, #0]
	status = get_count(&counter_i2c, count_val);
    10e6:	f241 0044 	movw	r0, #4164	; 0x1044
    10ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ee:	f241 1148 	movw	r1, #4424	; 0x1148
    10f2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10f6:	f003 f811 	bl	411c <get_count>
    10fa:	4603      	mov	r3, r0
    10fc:	461a      	mov	r2, r3
    10fe:	f241 1374 	movw	r3, #4468	; 0x1174
    1102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1106:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    1108:	f241 1374 	movw	r3, #4468	; 0x1174
    110c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1110:	781b      	ldrb	r3, [r3, #0]
    1112:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1116:	b2da      	uxtb	r2, r3
    1118:	f241 1374 	movw	r3, #4468	; 0x1174
    111c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1120:	701a      	strb	r2, [r3, #0]
	gmc_radiation_count = count_val[0];
    1122:	f241 1348 	movw	r3, #4424	; 0x1148
    1126:	f2c2 0300 	movt	r3, #8192	; 0x2000
    112a:	781b      	ldrb	r3, [r3, #0]
    112c:	461a      	mov	r2, r3
    112e:	f241 1344 	movw	r3, #4420	; 0x1144
    1132:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1136:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1138:	f241 1344 	movw	r3, #4420	; 0x1144
    113c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1140:	681b      	ldr	r3, [r3, #0]
    1142:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1146:	f241 1344 	movw	r3, #4420	; 0x1144
    114a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    114e:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[1];
    1150:	f241 1348 	movw	r3, #4424	; 0x1148
    1154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1158:	785b      	ldrb	r3, [r3, #1]
    115a:	461a      	mov	r2, r3
    115c:	f241 1344 	movw	r3, #4420	; 0x1144
    1160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1164:	681b      	ldr	r3, [r3, #0]
    1166:	ea42 0203 	orr.w	r2, r2, r3
    116a:	f241 1344 	movw	r3, #4420	; 0x1144
    116e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1172:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1174:	f241 1344 	movw	r3, #4420	; 0x1144
    1178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    117c:	681b      	ldr	r3, [r3, #0]
    117e:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1182:	f241 1344 	movw	r3, #4420	; 0x1144
    1186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    118a:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[2];
    118c:	f241 1348 	movw	r3, #4424	; 0x1148
    1190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1194:	789b      	ldrb	r3, [r3, #2]
    1196:	461a      	mov	r2, r3
    1198:	f241 1344 	movw	r3, #4420	; 0x1144
    119c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11a0:	681b      	ldr	r3, [r3, #0]
    11a2:	ea42 0203 	orr.w	r2, r2, r3
    11a6:	f241 1344 	movw	r3, #4420	; 0x1144
    11aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ae:	601a      	str	r2, [r3, #0]



	status = get_free_res(&counter_i2c, free_res);
    11b0:	f241 0044 	movw	r0, #4164	; 0x1044
    11b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b8:	f241 114c 	movw	r1, #4428	; 0x114c
    11bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    11c0:	f002 ffd6 	bl	4170 <get_free_res>
    11c4:	4603      	mov	r3, r0
    11c6:	461a      	mov	r2, r3
    11c8:	f241 1374 	movw	r3, #4468	; 0x1174
    11cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11d0:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    11d2:	f241 1374 	movw	r3, #4468	; 0x1174
    11d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11da:	781b      	ldrb	r3, [r3, #0]
    11dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    11e0:	b2da      	uxtb	r2, r3
    11e2:	f241 1374 	movw	r3, #4468	; 0x1174
    11e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ea:	701a      	strb	r2, [r3, #0]
	gmc_free_res_value = count_val[0];
    11ec:	f241 1348 	movw	r3, #4424	; 0x1148
    11f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f4:	781b      	ldrb	r3, [r3, #0]
    11f6:	461a      	mov	r2, r3
    11f8:	f241 1370 	movw	r3, #4464	; 0x1170
    11fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1200:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    1202:	f241 1370 	movw	r3, #4464	; 0x1170
    1206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    120a:	681b      	ldr	r3, [r3, #0]
    120c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1210:	f241 1370 	movw	r3, #4464	; 0x1170
    1214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1218:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[1];
    121a:	f241 1348 	movw	r3, #4424	; 0x1148
    121e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1222:	785b      	ldrb	r3, [r3, #1]
    1224:	461a      	mov	r2, r3
    1226:	f241 1370 	movw	r3, #4464	; 0x1170
    122a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122e:	681b      	ldr	r3, [r3, #0]
    1230:	ea42 0203 	orr.w	r2, r2, r3
    1234:	f241 1370 	movw	r3, #4464	; 0x1170
    1238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123c:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    123e:	f241 1370 	movw	r3, #4464	; 0x1170
    1242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1246:	681b      	ldr	r3, [r3, #0]
    1248:	ea4f 2203 	mov.w	r2, r3, lsl #8
    124c:	f241 1370 	movw	r3, #4464	; 0x1170
    1250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1254:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[2];
    1256:	f241 1348 	movw	r3, #4424	; 0x1148
    125a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    125e:	789b      	ldrb	r3, [r3, #2]
    1260:	461a      	mov	r2, r3
    1262:	f241 1370 	movw	r3, #4464	; 0x1170
    1266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    126a:	681b      	ldr	r3, [r3, #0]
    126c:	ea42 0203 	orr.w	r2, r2, r3
    1270:	f241 1370 	movw	r3, #4464	; 0x1170
    1274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1278:	601a      	str	r2, [r3, #0]

	get_gmc_voltages(&counter_i2c, ADC_voltages);
    127a:	f241 1330 	movw	r3, #4400	; 0x1130
    127e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1282:	f241 0044 	movw	r0, #4164	; 0x1044
    1286:	f2c2 0000 	movt	r0, #8192	; 0x2000
    128a:	4619      	mov	r1, r3
    128c:	f002 ffb6 	bl	41fc <get_gmc_voltages>

	gmc_pkt->IMG_ID = IMG_ID;
    1290:	f241 132c 	movw	r3, #4396	; 0x112c
    1294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1298:	681a      	ldr	r2, [r3, #0]
    129a:	f240 3361 	movw	r3, #865	; 0x361
    129e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12a2:	781b      	ldrb	r3, [r3, #0]
    12a4:	7393      	strb	r3, [r2, #14]
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
    12a6:	f241 132c 	movw	r3, #4396	; 0x112c
    12aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ae:	681b      	ldr	r3, [r3, #0]
    12b0:	f241 1244 	movw	r2, #4420	; 0x1144
    12b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    12b8:	6812      	ldr	r2, [r2, #0]
    12ba:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    12be:	f04f 0000 	mov.w	r0, #0
    12c2:	ea40 0101 	orr.w	r1, r0, r1
    12c6:	73d9      	strb	r1, [r3, #15]
    12c8:	ea4f 2112 	mov.w	r1, r2, lsr #8
    12cc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    12d0:	f04f 0000 	mov.w	r0, #0
    12d4:	ea40 0101 	orr.w	r1, r0, r1
    12d8:	7419      	strb	r1, [r3, #16]
    12da:	ea4f 4112 	mov.w	r1, r2, lsr #16
    12de:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    12e2:	f04f 0000 	mov.w	r0, #0
    12e6:	ea40 0101 	orr.w	r1, r0, r1
    12ea:	7459      	strb	r1, [r3, #17]
    12ec:	ea4f 6212 	mov.w	r2, r2, lsr #24
    12f0:	f04f 0100 	mov.w	r1, #0
    12f4:	ea41 0202 	orr.w	r2, r1, r2
    12f8:	749a      	strb	r2, [r3, #18]
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
    12fa:	f241 132c 	movw	r3, #4396	; 0x112c
    12fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1302:	681b      	ldr	r3, [r3, #0]
    1304:	f241 1270 	movw	r2, #4464	; 0x1170
    1308:	f2c2 0200 	movt	r2, #8192	; 0x2000
    130c:	6812      	ldr	r2, [r2, #0]
    130e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1312:	f04f 0000 	mov.w	r0, #0
    1316:	ea40 0101 	orr.w	r1, r0, r1
    131a:	74d9      	strb	r1, [r3, #19]
    131c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1324:	f04f 0000 	mov.w	r0, #0
    1328:	ea40 0101 	orr.w	r1, r0, r1
    132c:	7519      	strb	r1, [r3, #20]
    132e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1332:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1336:	f04f 0000 	mov.w	r0, #0
    133a:	ea40 0101 	orr.w	r1, r0, r1
    133e:	7559      	strb	r1, [r3, #21]
    1340:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1344:	f04f 0100 	mov.w	r1, #0
    1348:	ea41 0202 	orr.w	r2, r1, r2
    134c:	759a      	strb	r2, [r3, #22]
	for (i=0; i<8; i++){
    134e:	f04f 0300 	mov.w	r3, #0
    1352:	80fb      	strh	r3, [r7, #6]
    1354:	e02a      	b.n	13ac <get_gmc+0x2e4>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
    1356:	f241 132c 	movw	r3, #4396	; 0x112c
    135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    135e:	681a      	ldr	r2, [r3, #0]
    1360:	88f9      	ldrh	r1, [r7, #6]
    1362:	88f8      	ldrh	r0, [r7, #6]
    1364:	f241 1330 	movw	r3, #4400	; 0x1130
    1368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    1370:	f101 0108 	add.w	r1, r1, #8
    1374:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1378:	ea4f 0341 	mov.w	r3, r1, lsl #1
    137c:	4413      	add	r3, r2
    137e:	f04f 0e00 	mov.w	lr, #0
    1382:	ea4e 0c0c 	orr.w	ip, lr, ip
    1386:	f883 c007 	strb.w	ip, [r3, #7]
    138a:	ea4f 2310 	mov.w	r3, r0, lsr #8
    138e:	b298      	uxth	r0, r3
    1390:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1394:	4413      	add	r3, r2
    1396:	f04f 0200 	mov.w	r2, #0
    139a:	4611      	mov	r1, r2
    139c:	4602      	mov	r2, r0
    139e:	ea41 0202 	orr.w	r2, r1, r2
    13a2:	721a      	strb	r2, [r3, #8]
	get_gmc_voltages(&counter_i2c, ADC_voltages);

	gmc_pkt->IMG_ID = IMG_ID;
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
	for (i=0; i<8; i++){
    13a4:	88fb      	ldrh	r3, [r7, #6]
    13a6:	f103 0301 	add.w	r3, r3, #1
    13aa:	80fb      	strh	r3, [r7, #6]
    13ac:	88fb      	ldrh	r3, [r7, #6]
    13ae:	2b07      	cmp	r3, #7
    13b0:	d9d1      	bls.n	1356 <get_gmc+0x28e>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
	}

//	get_time_vector(Time_Vector);

	i = 0;
    13b2:	f04f 0300 	mov.w	r3, #0
    13b6:	80fb      	strh	r3, [r7, #6]
//	for(;i<32;i++){
//		gmc_pkt->GMC_GTime_SVector[i] = Time_Vector[i];
//	}

	gmc_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, GMC_API_ID))));
    13b8:	f241 132c 	movw	r3, #4396	; 0x112c
    13bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13c0:	681b      	ldr	r3, [r3, #0]
    13c2:	f04f 0200 	mov.w	r2, #0
    13c6:	f042 0208 	orr.w	r2, r2, #8
    13ca:	701a      	strb	r2, [r3, #0]
    13cc:	f04f 0200 	mov.w	r2, #0
    13d0:	f042 0202 	orr.w	r2, r2, #2
    13d4:	705a      	strb	r2, [r3, #1]
	gmc_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((gmc_seq_num++)))));
    13d6:	f241 132c 	movw	r3, #4396	; 0x112c
    13da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13de:	6818      	ldr	r0, [r3, #0]
    13e0:	f240 335a 	movw	r3, #858	; 0x35a
    13e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e8:	8819      	ldrh	r1, [r3, #0]
    13ea:	460b      	mov	r3, r1
    13ec:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    13f0:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    13f4:	b29b      	uxth	r3, r3
    13f6:	b29b      	uxth	r3, r3
    13f8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    13fc:	fa1f fc83 	uxth.w	ip, r3
    1400:	f240 335a 	movw	r3, #858	; 0x35a
    1404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1408:	881a      	ldrh	r2, [r3, #0]
    140a:	4613      	mov	r3, r2
    140c:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1410:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1414:	b29b      	uxth	r3, r3
    1416:	b29b      	uxth	r3, r3
    1418:	ea4f 2313 	mov.w	r3, r3, lsr #8
    141c:	b29b      	uxth	r3, r3
    141e:	ea4c 0303 	orr.w	r3, ip, r3
    1422:	b29b      	uxth	r3, r3
    1424:	b29b      	uxth	r3, r3
    1426:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    142a:	f04f 0e00 	mov.w	lr, #0
    142e:	ea4e 0c0c 	orr.w	ip, lr, ip
    1432:	f880 c002 	strb.w	ip, [r0, #2]
    1436:	ea4f 2313 	mov.w	r3, r3, lsr #8
    143a:	b29b      	uxth	r3, r3
    143c:	f04f 0c00 	mov.w	ip, #0
    1440:	ea4c 0303 	orr.w	r3, ip, r3
    1444:	70c3      	strb	r3, [r0, #3]
    1446:	f101 0301 	add.w	r3, r1, #1
    144a:	b299      	uxth	r1, r3
    144c:	f240 335a 	movw	r3, #858	; 0x35a
    1450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1454:	8019      	strh	r1, [r3, #0]
    1456:	f102 0301 	add.w	r3, r2, #1
    145a:	b29a      	uxth	r2, r3
    145c:	f240 335a 	movw	r3, #858	; 0x35a
    1460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1464:	801a      	strh	r2, [r3, #0]
	gmc_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(GMC_PKT_LENGTH))));
    1466:	f241 132c 	movw	r3, #4396	; 0x112c
    146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    146e:	681b      	ldr	r3, [r3, #0]
    1470:	f04f 0200 	mov.w	r2, #0
    1474:	711a      	strb	r2, [r3, #4]
    1476:	f04f 0200 	mov.w	r2, #0
    147a:	f042 024a 	orr.w	r2, r2, #74	; 0x4a
    147e:	715a      	strb	r2, [r3, #5]
	gmc_pkt->ccsds_s1 = 0;
    1480:	f241 132c 	movw	r3, #4396	; 0x112c
    1484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1488:	681b      	ldr	r3, [r3, #0]
    148a:	f04f 0200 	mov.w	r2, #0
    148e:	719a      	strb	r2, [r3, #6]
    1490:	f04f 0200 	mov.w	r2, #0
    1494:	71da      	strb	r2, [r3, #7]
    1496:	f04f 0200 	mov.w	r2, #0
    149a:	721a      	strb	r2, [r3, #8]
    149c:	f04f 0200 	mov.w	r2, #0
    14a0:	725a      	strb	r2, [r3, #9]

	gmc_pkt->ccsds_s2 = 0;
    14a2:	f241 132c 	movw	r3, #4396	; 0x112c
    14a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14aa:	681b      	ldr	r3, [r3, #0]
    14ac:	f04f 0200 	mov.w	r2, #0
    14b0:	729a      	strb	r2, [r3, #10]
    14b2:	f04f 0200 	mov.w	r2, #0
    14b6:	72da      	strb	r2, [r3, #11]
    14b8:	f04f 0200 	mov.w	r2, #0
    14bc:	731a      	strb	r2, [r3, #12]
    14be:	f04f 0200 	mov.w	r2, #0
    14c2:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
    14c4:	f240 3354 	movw	r3, #852	; 0x354
    14c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14cc:	781b      	ldrb	r3, [r3, #0]
    14ce:	2b00      	cmp	r3, #0
    14d0:	d03d      	beq.n	154e <get_gmc+0x486>
			sd_dump_gmc = 1;
    14d2:	f240 3356 	movw	r3, #854	; 0x356
    14d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14da:	f04f 0201 	mov.w	r2, #1
    14de:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    14e0:	f241 132c 	movw	r3, #4396	; 0x112c
    14e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14e8:	681a      	ldr	r2, [r3, #0]
    14ea:	f240 3356 	movw	r3, #854	; 0x356
    14ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14f2:	781b      	ldrb	r3, [r3, #0]
    14f4:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    14f8:	f241 132c 	movw	r3, #4396	; 0x112c
    14fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1500:	681c      	ldr	r4, [r3, #0]
    1502:	f240 6030 	movw	r0, #1584	; 0x630
    1506:	f2c2 0000 	movt	r0, #8192	; 0x2000
    150a:	f04f 0148 	mov.w	r1, #72	; 0x48
    150e:	f7ff f827 	bl	560 <make_FLetcher>
    1512:	4603      	mov	r3, r0
    1514:	b29b      	uxth	r3, r3
    1516:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    151a:	f04f 0100 	mov.w	r1, #0
    151e:	ea41 0202 	orr.w	r2, r1, r2
    1522:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    1526:	ea4f 2313 	mov.w	r3, r3, lsr #8
    152a:	b29b      	uxth	r3, r3
    152c:	f04f 0200 	mov.w	r2, #0
    1530:	ea42 0303 	orr.w	r3, r2, r3
    1534:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
			store_data(&gmc_partition, data);
    1538:	f241 1084 	movw	r0, #4484	; 0x1184
    153c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1540:	f240 6130 	movw	r1, #1584	; 0x630
    1544:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1548:	f002 fd5a 	bl	4000 <store_data>
    154c:	e03e      	b.n	15cc <get_gmc+0x504>
	//		store_in_sd_card = 0;
		}
		else{
			sd_dump_gmc = 0;
    154e:	f240 3356 	movw	r3, #854	; 0x356
    1552:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1556:	f04f 0200 	mov.w	r2, #0
    155a:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    155c:	f241 132c 	movw	r3, #4396	; 0x112c
    1560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1564:	681a      	ldr	r2, [r3, #0]
    1566:	f240 3356 	movw	r3, #854	; 0x356
    156a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    156e:	781b      	ldrb	r3, [r3, #0]
    1570:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    1574:	f241 132c 	movw	r3, #4396	; 0x112c
    1578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    157c:	681c      	ldr	r4, [r3, #0]
    157e:	f240 6030 	movw	r0, #1584	; 0x630
    1582:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1586:	f04f 0148 	mov.w	r1, #72	; 0x48
    158a:	f7fe ffe9 	bl	560 <make_FLetcher>
    158e:	4603      	mov	r3, r0
    1590:	b29b      	uxth	r3, r3
    1592:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1596:	f04f 0100 	mov.w	r1, #0
    159a:	ea41 0202 	orr.w	r2, r1, r2
    159e:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    15a2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    15a6:	b29b      	uxth	r3, r3
    15a8:	f04f 0200 	mov.w	r2, #0
    15ac:	ea42 0303 	orr.w	r3, r2, r3
    15b0:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	//		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
			MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(gmc_pkt_t));
    15b4:	f241 4094 	movw	r0, #5268	; 0x1494
    15b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15bc:	f240 6130 	movw	r1, #1584	; 0x630
    15c0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    15c4:	f04f 024a 	mov.w	r2, #74	; 0x4a
    15c8:	f003 fd1e 	bl	5008 <MSS_UART_polled_tx>
		}


	return status;
    15cc:	f241 1374 	movw	r3, #4468	; 0x1174
    15d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15d4:	781b      	ldrb	r3, [r3, #0]
}
    15d6:	4618      	mov	r0, r3
    15d8:	f107 070c 	add.w	r7, r7, #12
    15dc:	46bd      	mov	sp, r7
    15de:	bd90      	pop	{r4, r7, pc}

000015e0 <get_comms>:

uint16_t get_comms(){
    15e0:	b590      	push	{r4, r7, lr}
    15e2:	b083      	sub	sp, #12
    15e4:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    15e6:	f04f 0300 	mov.w	r3, #0
    15ea:	80fb      	strh	r3, [r7, #6]
	comms_pkt = (comms_pkt_t*) data;
    15ec:	f240 6230 	movw	r2, #1584	; 0x630
    15f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    15f4:	f241 1340 	movw	r3, #4416	; 0x1140
    15f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fc:	601a      	str	r2, [r3, #0]
//	data_test[0]++;
	for(;i<8;i++){
    15fe:	e00c      	b.n	161a <get_comms+0x3a>
		cmd_adf_data[i] = 0;
    1600:	88fa      	ldrh	r2, [r7, #6]
    1602:	f241 1350 	movw	r3, #4432	; 0x1150
    1606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    160a:	f04f 0100 	mov.w	r1, #0
    160e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

uint16_t get_comms(){
	uint16_t i = 0;
	comms_pkt = (comms_pkt_t*) data;
//	data_test[0]++;
	for(;i<8;i++){
    1612:	88fb      	ldrh	r3, [r7, #6]
    1614:	f103 0301 	add.w	r3, r3, #1
    1618:	80fb      	strh	r3, [r7, #6]
    161a:	88fb      	ldrh	r3, [r7, #6]
    161c:	2b07      	cmp	r3, #7
    161e:	d9ef      	bls.n	1600 <get_comms+0x20>
		cmd_adf_data[i] = 0;
	}
	i = 0;
    1620:	f04f 0300 	mov.w	r3, #0
    1624:	80fb      	strh	r3, [r7, #6]
	get_rssi_data(&rssi);
    1626:	f241 30d0 	movw	r0, #5072	; 0x13d0
    162a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    162e:	f003 fad7 	bl	4be0 <get_rssi_data>
	comms_pkt->IMG_ID = IMG_ID;
    1632:	f241 1340 	movw	r3, #4416	; 0x1140
    1636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    163a:	681a      	ldr	r2, [r3, #0]
    163c:	f240 3361 	movw	r3, #865	; 0x361
    1640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1644:	781b      	ldrb	r3, [r3, #0]
    1646:	7393      	strb	r3, [r2, #14]
	comms_pkt->comms_adf_rssi = rssi;
    1648:	f241 1340 	movw	r3, #4416	; 0x1140
    164c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1650:	681a      	ldr	r2, [r3, #0]
    1652:	f241 33d0 	movw	r3, #5072	; 0x13d0
    1656:	f2c2 0300 	movt	r3, #8192	; 0x2000
    165a:	881b      	ldrh	r3, [r3, #0]
    165c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1660:	f04f 0000 	mov.w	r0, #0
    1664:	ea40 0101 	orr.w	r1, r0, r1
    1668:	7511      	strb	r1, [r2, #20]
    166a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    166e:	b29b      	uxth	r3, r3
    1670:	f04f 0100 	mov.w	r1, #0
    1674:	ea41 0303 	orr.w	r3, r1, r3
    1678:	7553      	strb	r3, [r2, #21]
	comms_pkt->comms_adf_cmd_rx = cmd_rx_count;
    167a:	f241 1340 	movw	r3, #4416	; 0x1140
    167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1682:	681a      	ldr	r2, [r3, #0]
    1684:	f240 3363 	movw	r3, #867	; 0x363
    1688:	f2c2 0300 	movt	r3, #8192	; 0x2000
    168c:	781b      	ldrb	r3, [r3, #0]
    168e:	73d3      	strb	r3, [r2, #15]
	comms_pkt->comms_adf_cmd_succ = cmd_succ_count;
    1690:	f241 1340 	movw	r3, #4416	; 0x1140
    1694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1698:	681a      	ldr	r2, [r3, #0]
    169a:	f240 3364 	movw	r3, #868	; 0x364
    169e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16a2:	781b      	ldrb	r3, [r3, #0]
    16a4:	7413      	strb	r3, [r2, #16]
	comms_pkt->comms_adf_cmd_reject = cmd_reject_count;
    16a6:	f241 1340 	movw	r3, #4416	; 0x1140
    16aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ae:	681a      	ldr	r2, [r3, #0]
    16b0:	f240 3365 	movw	r3, #869	; 0x365
    16b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16b8:	781b      	ldrb	r3, [r3, #0]
    16ba:	7453      	strb	r3, [r2, #17]
	comms_pkt->comms_adf_rssi_cca = rssi_cca;
    16bc:	f241 1340 	movw	r3, #4416	; 0x1140
    16c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16c4:	681a      	ldr	r2, [r3, #0]
    16c6:	f241 33bc 	movw	r3, #5052	; 0x13bc
    16ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ce:	881b      	ldrh	r3, [r3, #0]
    16d0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    16d4:	f04f 0000 	mov.w	r0, #0
    16d8:	ea40 0101 	orr.w	r1, r0, r1
    16dc:	7491      	strb	r1, [r2, #18]
    16de:	ea4f 2313 	mov.w	r3, r3, lsr #8
    16e2:	b29b      	uxth	r3, r3
    16e4:	f04f 0100 	mov.w	r1, #0
    16e8:	ea41 0303 	orr.w	r3, r1, r3
    16ec:	74d3      	strb	r3, [r2, #19]
	comms_pkt->comms_adf_preamble_patt = get_preamble_pkt();
    16ee:	f241 1340 	movw	r3, #4416	; 0x1140
    16f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f6:	681c      	ldr	r4, [r3, #0]
    16f8:	f003 fb16 	bl	4d28 <get_preamble_pkt>
    16fc:	4603      	mov	r3, r0
    16fe:	75a3      	strb	r3, [r4, #22]
	comms_pkt->comms_adf_sync_word = get_sync_word();
    1700:	f241 1340 	movw	r3, #4416	; 0x1140
    1704:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1708:	681c      	ldr	r4, [r3, #0]
    170a:	f003 fb25 	bl	4d58 <get_sync_word>
    170e:	4603      	mov	r3, r0
    1710:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1714:	f04f 0100 	mov.w	r1, #0
    1718:	ea41 0202 	orr.w	r2, r1, r2
    171c:	75e2      	strb	r2, [r4, #23]
    171e:	ea4f 2213 	mov.w	r2, r3, lsr #8
    1722:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1726:	f04f 0100 	mov.w	r1, #0
    172a:	ea41 0202 	orr.w	r2, r1, r2
    172e:	7622      	strb	r2, [r4, #24]
    1730:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1734:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1738:	f04f 0100 	mov.w	r1, #0
    173c:	ea41 0202 	orr.w	r2, r1, r2
    1740:	7662      	strb	r2, [r4, #25]
    1742:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1746:	f04f 0200 	mov.w	r2, #0
    174a:	ea42 0303 	orr.w	r3, r2, r3
    174e:	76a3      	strb	r3, [r4, #26]
	comms_pkt->comms_adf_freq = get_freq();
    1750:	f241 1340 	movw	r3, #4416	; 0x1140
    1754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1758:	681c      	ldr	r4, [r3, #0]
    175a:	f003 fb25 	bl	4da8 <get_freq>
    175e:	4603      	mov	r3, r0
    1760:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1764:	f04f 0100 	mov.w	r1, #0
    1768:	ea41 0202 	orr.w	r2, r1, r2
    176c:	76e2      	strb	r2, [r4, #27]
    176e:	ea4f 2213 	mov.w	r2, r3, lsr #8
    1772:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1776:	f04f 0100 	mov.w	r1, #0
    177a:	ea41 0202 	orr.w	r2, r1, r2
    177e:	7722      	strb	r2, [r4, #28]
    1780:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1784:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1788:	f04f 0100 	mov.w	r1, #0
    178c:	ea41 0202 	orr.w	r2, r1, r2
    1790:	7762      	strb	r2, [r4, #29]
    1792:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1796:	f04f 0200 	mov.w	r2, #0
    179a:	ea42 0303 	orr.w	r3, r2, r3
    179e:	77a3      	strb	r3, [r4, #30]
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
    17a0:	f241 1340 	movw	r3, #4416	; 0x1140
    17a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a8:	681b      	ldr	r3, [r3, #0]
    17aa:	f240 325c 	movw	r2, #860	; 0x35c
    17ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    17b2:	6812      	ldr	r2, [r2, #0]
    17b4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    17b8:	f04f 0000 	mov.w	r0, #0
    17bc:	ea40 0101 	orr.w	r1, r0, r1
    17c0:	77d9      	strb	r1, [r3, #31]
    17c2:	ea4f 2112 	mov.w	r1, r2, lsr #8
    17c6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    17ca:	f04f 0000 	mov.w	r0, #0
    17ce:	ea40 0101 	orr.w	r1, r0, r1
    17d2:	f883 1020 	strb.w	r1, [r3, #32]
    17d6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    17da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    17de:	f04f 0000 	mov.w	r0, #0
    17e2:	ea40 0101 	orr.w	r1, r0, r1
    17e6:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
    17ea:	ea4f 6212 	mov.w	r2, r2, lsr #24
    17ee:	f04f 0100 	mov.w	r1, #0
    17f2:	ea41 0202 	orr.w	r2, r1, r2
    17f6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
    17fa:	f241 1340 	movw	r3, #4416	; 0x1140
    17fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1802:	681a      	ldr	r2, [r3, #0]
    1804:	f240 3360 	movw	r3, #864	; 0x360
    1808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    180c:	781b      	ldrb	r3, [r3, #0]
    180e:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
	comms_pkt->comms_adf_state = adf_get_state();
    1812:	f241 1340 	movw	r3, #4416	; 0x1140
    1816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    181a:	681c      	ldr	r4, [r3, #0]
    181c:	f003 f996 	bl	4b4c <adf_get_state>
    1820:	4603      	mov	r3, r0
    1822:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44

	for(;i<cmd_adf_read_No_double_words;i++){
    1826:	e043      	b.n	18b0 <get_comms+0x2d0>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
    1828:	f241 1340 	movw	r3, #4416	; 0x1140
    182c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1830:	681b      	ldr	r3, [r3, #0]
    1832:	88f8      	ldrh	r0, [r7, #6]
    1834:	88f9      	ldrh	r1, [r7, #6]
    1836:	f241 1250 	movw	r2, #4432	; 0x1150
    183a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    183e:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    1842:	f100 0208 	add.w	r2, r0, #8
    1846:	f001 0cff 	and.w	ip, r1, #255	; 0xff
    184a:	ea4f 0082 	mov.w	r0, r2, lsl #2
    184e:	4418      	add	r0, r3
    1850:	f04f 0e00 	mov.w	lr, #0
    1854:	ea4e 0c0c 	orr.w	ip, lr, ip
    1858:	f880 c004 	strb.w	ip, [r0, #4]
    185c:	ea4f 2011 	mov.w	r0, r1, lsr #8
    1860:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1864:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1868:	4418      	add	r0, r3
    186a:	f04f 0e00 	mov.w	lr, #0
    186e:	ea4e 0c0c 	orr.w	ip, lr, ip
    1872:	f880 c005 	strb.w	ip, [r0, #5]
    1876:	ea4f 4011 	mov.w	r0, r1, lsr #16
    187a:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    187e:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1882:	4418      	add	r0, r3
    1884:	f04f 0e00 	mov.w	lr, #0
    1888:	ea4e 0c0c 	orr.w	ip, lr, ip
    188c:	f880 c006 	strb.w	ip, [r0, #6]
    1890:	ea4f 6011 	mov.w	r0, r1, lsr #24
    1894:	ea4f 0282 	mov.w	r2, r2, lsl #2
    1898:	441a      	add	r2, r3
    189a:	f04f 0300 	mov.w	r3, #0
    189e:	4619      	mov	r1, r3
    18a0:	4603      	mov	r3, r0
    18a2:	ea41 0303 	orr.w	r3, r1, r3
    18a6:	71d3      	strb	r3, [r2, #7]
	comms_pkt->comms_adf_freq = get_freq();
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
	comms_pkt->comms_adf_state = adf_get_state();

	for(;i<cmd_adf_read_No_double_words;i++){
    18a8:	88fb      	ldrh	r3, [r7, #6]
    18aa:	f103 0301 	add.w	r3, r3, #1
    18ae:	80fb      	strh	r3, [r7, #6]
    18b0:	f240 3360 	movw	r3, #864	; 0x360
    18b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b8:	781b      	ldrb	r3, [r3, #0]
    18ba:	88fa      	ldrh	r2, [r7, #6]
    18bc:	429a      	cmp	r2, r3
    18be:	d3b3      	bcc.n	1828 <get_comms+0x248>



//	comms_pkt->comms_adf_state = adf_get_state();

	comms_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, COMMS_API_ID))));
    18c0:	f241 1340 	movw	r3, #4416	; 0x1140
    18c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c8:	681b      	ldr	r3, [r3, #0]
    18ca:	f04f 0200 	mov.w	r2, #0
    18ce:	f042 0208 	orr.w	r2, r2, #8
    18d2:	701a      	strb	r2, [r3, #0]
    18d4:	f04f 0200 	mov.w	r2, #0
    18d8:	f042 0203 	orr.w	r2, r2, #3
    18dc:	705a      	strb	r2, [r3, #1]
	comms_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((comms_seq_num++)))));
    18de:	f241 1340 	movw	r3, #4416	; 0x1140
    18e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18e6:	6818      	ldr	r0, [r3, #0]
    18e8:	f240 3358 	movw	r3, #856	; 0x358
    18ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18f0:	8819      	ldrh	r1, [r3, #0]
    18f2:	460b      	mov	r3, r1
    18f4:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    18f8:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    18fc:	b29b      	uxth	r3, r3
    18fe:	b29b      	uxth	r3, r3
    1900:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1904:	fa1f fc83 	uxth.w	ip, r3
    1908:	f240 3358 	movw	r3, #856	; 0x358
    190c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1910:	881a      	ldrh	r2, [r3, #0]
    1912:	4613      	mov	r3, r2
    1914:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1918:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    191c:	b29b      	uxth	r3, r3
    191e:	b29b      	uxth	r3, r3
    1920:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1924:	b29b      	uxth	r3, r3
    1926:	ea4c 0303 	orr.w	r3, ip, r3
    192a:	b29b      	uxth	r3, r3
    192c:	b29b      	uxth	r3, r3
    192e:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    1932:	f04f 0e00 	mov.w	lr, #0
    1936:	ea4e 0c0c 	orr.w	ip, lr, ip
    193a:	f880 c002 	strb.w	ip, [r0, #2]
    193e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1942:	b29b      	uxth	r3, r3
    1944:	f04f 0c00 	mov.w	ip, #0
    1948:	ea4c 0303 	orr.w	r3, ip, r3
    194c:	70c3      	strb	r3, [r0, #3]
    194e:	f101 0301 	add.w	r3, r1, #1
    1952:	b299      	uxth	r1, r3
    1954:	f240 3358 	movw	r3, #856	; 0x358
    1958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    195c:	8019      	strh	r1, [r3, #0]
    195e:	f102 0301 	add.w	r3, r2, #1
    1962:	b29a      	uxth	r2, r3
    1964:	f240 3358 	movw	r3, #856	; 0x358
    1968:	f2c2 0300 	movt	r3, #8192	; 0x2000
    196c:	801a      	strh	r2, [r3, #0]
	comms_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(COMMS_PKT_LENGTH))));
    196e:	f241 1340 	movw	r3, #4416	; 0x1140
    1972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1976:	681b      	ldr	r3, [r3, #0]
    1978:	f04f 0200 	mov.w	r2, #0
    197c:	711a      	strb	r2, [r3, #4]
    197e:	f04f 0200 	mov.w	r2, #0
    1982:	f042 0268 	orr.w	r2, r2, #104	; 0x68
    1986:	715a      	strb	r2, [r3, #5]
	comms_pkt->ccsds_s1 = 0;
    1988:	f241 1340 	movw	r3, #4416	; 0x1140
    198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1990:	681b      	ldr	r3, [r3, #0]
    1992:	f04f 0200 	mov.w	r2, #0
    1996:	719a      	strb	r2, [r3, #6]
    1998:	f04f 0200 	mov.w	r2, #0
    199c:	71da      	strb	r2, [r3, #7]
    199e:	f04f 0200 	mov.w	r2, #0
    19a2:	721a      	strb	r2, [r3, #8]
    19a4:	f04f 0200 	mov.w	r2, #0
    19a8:	725a      	strb	r2, [r3, #9]

	comms_pkt->ccsds_s2 = 0;
    19aa:	f241 1340 	movw	r3, #4416	; 0x1140
    19ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b2:	681b      	ldr	r3, [r3, #0]
    19b4:	f04f 0200 	mov.w	r2, #0
    19b8:	729a      	strb	r2, [r3, #10]
    19ba:	f04f 0200 	mov.w	r2, #0
    19be:	72da      	strb	r2, [r3, #11]
    19c0:	f04f 0200 	mov.w	r2, #0
    19c4:	731a      	strb	r2, [r3, #12]
    19c6:	f04f 0200 	mov.w	r2, #0
    19ca:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
    19cc:	f240 3354 	movw	r3, #852	; 0x354
    19d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d4:	781b      	ldrb	r3, [r3, #0]
    19d6:	2b00      	cmp	r3, #0
    19d8:	d044      	beq.n	1a64 <get_comms+0x484>
		sd_dump_comms = 1;
    19da:	f240 3355 	movw	r3, #853	; 0x355
    19de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e2:	f04f 0201 	mov.w	r2, #1
    19e6:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    19e8:	f241 1340 	movw	r3, #4416	; 0x1140
    19ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19f0:	681a      	ldr	r2, [r3, #0]
    19f2:	f240 3355 	movw	r3, #853	; 0x355
    19f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19fa:	781b      	ldrb	r3, [r3, #0]
    19fc:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    1a00:	f241 1340 	movw	r3, #4416	; 0x1140
    1a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a08:	681c      	ldr	r4, [r3, #0]
    1a0a:	f240 6030 	movw	r0, #1584	; 0x630
    1a0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a12:	f04f 0166 	mov.w	r1, #102	; 0x66
    1a16:	f7fe fda3 	bl	560 <make_FLetcher>
    1a1a:	4603      	mov	r3, r0
    1a1c:	b29b      	uxth	r3, r3
    1a1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1a22:	f04f 0100 	mov.w	r1, #0
    1a26:	ea41 0202 	orr.w	r2, r1, r2
    1a2a:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    1a2e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1a32:	b29b      	uxth	r3, r3
    1a34:	f04f 0200 	mov.w	r2, #0
    1a38:	ea42 0303 	orr.w	r3, r2, r3
    1a3c:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
		store_data(&comms_partition, data);
    1a40:	f241 30d4 	movw	r0, #5076	; 0x13d4
    1a44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a48:	f240 6130 	movw	r1, #1584	; 0x630
    1a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1a50:	f002 fad6 	bl	4000 <store_data>
		store_in_sd_card = 0;
    1a54:	f240 3354 	movw	r3, #852	; 0x354
    1a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a5c:	f04f 0200 	mov.w	r2, #0
    1a60:	701a      	strb	r2, [r3, #0]
    1a62:	e03e      	b.n	1ae2 <get_comms+0x502>
	}
	else{
		sd_dump_comms = 0;
    1a64:	f240 3355 	movw	r3, #853	; 0x355
    1a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a6c:	f04f 0200 	mov.w	r2, #0
    1a70:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    1a72:	f241 1340 	movw	r3, #4416	; 0x1140
    1a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a7a:	681a      	ldr	r2, [r3, #0]
    1a7c:	f240 3355 	movw	r3, #853	; 0x355
    1a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a84:	781b      	ldrb	r3, [r3, #0]
    1a86:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    1a8a:	f241 1340 	movw	r3, #4416	; 0x1140
    1a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a92:	681c      	ldr	r4, [r3, #0]
    1a94:	f240 6030 	movw	r0, #1584	; 0x630
    1a98:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a9c:	f04f 0166 	mov.w	r1, #102	; 0x66
    1aa0:	f7fe fd5e 	bl	560 <make_FLetcher>
    1aa4:	4603      	mov	r3, r0
    1aa6:	b29b      	uxth	r3, r3
    1aa8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1aac:	f04f 0100 	mov.w	r1, #0
    1ab0:	ea41 0202 	orr.w	r2, r1, r2
    1ab4:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    1ab8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1abc:	b29b      	uxth	r3, r3
    1abe:	f04f 0200 	mov.w	r2, #0
    1ac2:	ea42 0303 	orr.w	r3, r2, r3
    1ac6:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
//		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
    1aca:	f241 4094 	movw	r0, #5268	; 0x1494
    1ace:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ad2:	f240 6130 	movw	r1, #1584	; 0x630
    1ad6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1ada:	f04f 0268 	mov.w	r2, #104	; 0x68
    1ade:	f003 fa93 	bl	5008 <MSS_UART_polled_tx>
	}

//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
//	vGetPktStruct(comms, (void*) data_test, sizeof(data_test));
}
    1ae2:	f107 070c 	add.w	r7, r7, #12
    1ae6:	46bd      	mov	sp, r7
    1ae8:	bd90      	pop	{r4, r7, pc}
    1aea:	bf00      	nop

00001aec <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1aec:	b480      	push	{r7}
    1aee:	b083      	sub	sp, #12
    1af0:	af00      	add	r7, sp, #0
    1af2:	4603      	mov	r3, r0
    1af4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1af6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1afa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1afe:	f997 2007 	ldrsb.w	r2, [r7, #7]
    1b02:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b06:	79f9      	ldrb	r1, [r7, #7]
    1b08:	f001 011f 	and.w	r1, r1, #31
    1b0c:	f04f 0001 	mov.w	r0, #1
    1b10:	fa00 f101 	lsl.w	r1, r0, r1
    1b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b18:	f107 070c 	add.w	r7, r7, #12
    1b1c:	46bd      	mov	sp, r7
    1b1e:	bc80      	pop	{r7}
    1b20:	4770      	bx	lr
    1b22:	bf00      	nop

00001b24 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1b24:	b480      	push	{r7}
    1b26:	b083      	sub	sp, #12
    1b28:	af00      	add	r7, sp, #0
    1b2a:	4603      	mov	r3, r0
    1b2c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1b2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b36:	f997 2007 	ldrsb.w	r2, [r7, #7]
    1b3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b3e:	79f9      	ldrb	r1, [r7, #7]
    1b40:	f001 011f 	and.w	r1, r1, #31
    1b44:	f04f 0001 	mov.w	r0, #1
    1b48:	fa00 f101 	lsl.w	r1, r0, r1
    1b4c:	f102 0220 	add.w	r2, r2, #32
    1b50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b54:	f107 070c 	add.w	r7, r7, #12
    1b58:	46bd      	mov	sp, r7
    1b5a:	bc80      	pop	{r7}
    1b5c:	4770      	bx	lr
    1b5e:	bf00      	nop

00001b60 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1b60:	b480      	push	{r7}
    1b62:	b083      	sub	sp, #12
    1b64:	af00      	add	r7, sp, #0
    1b66:	4603      	mov	r3, r0
    1b68:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1b6a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b72:	f997 2007 	ldrsb.w	r2, [r7, #7]
    1b76:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b7a:	79f9      	ldrb	r1, [r7, #7]
    1b7c:	f001 011f 	and.w	r1, r1, #31
    1b80:	f04f 0001 	mov.w	r0, #1
    1b84:	fa00 f101 	lsl.w	r1, r0, r1
    1b88:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b90:	f107 070c 	add.w	r7, r7, #12
    1b94:	46bd      	mov	sp, r7
    1b96:	bc80      	pop	{r7}
    1b98:	4770      	bx	lr
    1b9a:	bf00      	nop

00001b9c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    1b9c:	b480      	push	{r7}
    1b9e:	b083      	sub	sp, #12
    1ba0:	af00      	add	r7, sp, #0
    1ba2:	4603      	mov	r3, r0
    1ba4:	6039      	str	r1, [r7, #0]
    1ba6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    1ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
    1bac:	2b00      	cmp	r3, #0
    1bae:	da10      	bge.n	1bd2 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    1bb0:	f64e 5300 	movw	r3, #60672	; 0xed00
    1bb4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bb8:	79fa      	ldrb	r2, [r7, #7]
    1bba:	f002 020f 	and.w	r2, r2, #15
    1bbe:	f1a2 0104 	sub.w	r1, r2, #4
    1bc2:	683a      	ldr	r2, [r7, #0]
    1bc4:	b2d2      	uxtb	r2, r2
    1bc6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    1bca:	b2d2      	uxtb	r2, r2
    1bcc:	440b      	add	r3, r1
    1bce:	761a      	strb	r2, [r3, #24]
    1bd0:	e00d      	b.n	1bee <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    1bd2:	f24e 1300 	movw	r3, #57600	; 0xe100
    1bd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bda:	f997 1007 	ldrsb.w	r1, [r7, #7]
    1bde:	683a      	ldr	r2, [r7, #0]
    1be0:	b2d2      	uxtb	r2, r2
    1be2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    1be6:	b2d2      	uxtb	r2, r2
    1be8:	440b      	add	r3, r1
    1bea:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    1bee:	f107 070c 	add.w	r7, r7, #12
    1bf2:	46bd      	mov	sp, r7
    1bf4:	bc80      	pop	{r7}
    1bf6:	4770      	bx	lr

00001bf8 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init(mss_timer_mode_t mode)
{
    1bf8:	b580      	push	{r7, lr}
    1bfa:	b082      	sub	sp, #8
    1bfc:	af00      	add	r7, sp, #0
    1bfe:	4603      	mov	r3, r0
    1c00:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ(Timer1_IRQn);             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    1c02:	f04f 000e 	mov.w	r0, #14
    1c06:	f7ff ff8d 	bl	1b24 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1c0a:	f248 0300 	movw	r3, #32768	; 0x8000
    1c0e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    1c12:	f248 0200 	movw	r2, #32768	; 0x8000
    1c16:	f2c4 0203 	movt	r2, #16387	; 0x4003
    1c1a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    1c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    1c20:	649a      	str	r2, [r3, #72]	; 0x48
    
    TIMER->TIM64_MODE = 0u;                     /* switch to 32 bits mode */
    1c22:	f244 0300 	movw	r3, #16384	; 0x4000
    1c26:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1c2a:	f04f 0200 	mov.w	r2, #0
    1c2e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0u;             /* disable timer */
    1c30:	f240 0300 	movw	r3, #0
    1c34:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1c38:	f04f 0200 	mov.w	r2, #0
    1c3c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0u;              /* disable interrupt */
    1c40:	f240 0300 	movw	r3, #0
    1c44:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1c48:	f04f 0200 	mov.w	r2, #0
    1c4c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1c50:	f240 0300 	movw	r3, #0
    1c54:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1c58:	79fa      	ldrb	r2, [r7, #7]
    1c5a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
    1c5e:	f244 0300 	movw	r3, #16384	; 0x4000
    1c62:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1c66:	f04f 0201 	mov.w	r2, #1
    1c6a:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ(Timer1_IRQn);          /* clear timer 1 interrupt within NVIC */
    1c6c:	f04f 000e 	mov.w	r0, #14
    1c70:	f7ff ff76 	bl	1b60 <NVIC_ClearPendingIRQ>
}
    1c74:	f107 0708 	add.w	r7, r7, #8
    1c78:	46bd      	mov	sp, r7
    1c7a:	bd80      	pop	{r7, pc}

00001c7c <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start(void)
{
    1c7c:	b480      	push	{r7}
    1c7e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1u;    /* enable timer */
    1c80:	f240 0300 	movw	r3, #0
    1c84:	f2c4 2308 	movt	r3, #16904	; 0x4208
    1c88:	f04f 0201 	mov.w	r2, #1
    1c8c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    1c90:	46bd      	mov	sp, r7
    1c92:	bc80      	pop	{r7}
    1c94:	4770      	bx	lr
    1c96:	bf00      	nop

00001c98 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing from.
 */
static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
{
    1c98:	b480      	push	{r7}
    1c9a:	b083      	sub	sp, #12
    1c9c:	af00      	add	r7, sp, #0
    1c9e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
    1ca0:	f244 0300 	movw	r3, #16384	; 0x4000
    1ca4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1ca8:	687a      	ldr	r2, [r7, #4]
    1caa:	605a      	str	r2, [r3, #4]
}
    1cac:	f107 070c 	add.w	r7, r7, #12
    1cb0:	46bd      	mov	sp, r7
    1cb2:	bc80      	pop	{r7}
    1cb4:	4770      	bx	lr
    1cb6:	bf00      	nop

00001cb8 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
    1cb8:	b480      	push	{r7}
    1cba:	b083      	sub	sp, #12
    1cbc:	af00      	add	r7, sp, #0
    1cbe:	6078      	str	r0, [r7, #4]
    1cc0:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
    1cc2:	f244 0300 	movw	r3, #16384	; 0x4000
    1cc6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1cca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    1ccc:	683b      	ldr	r3, [r7, #0]
    1cce:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
    1cd0:	f244 0300 	movw	r3, #16384	; 0x4000
    1cd4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1cda:	687b      	ldr	r3, [r7, #4]
    1cdc:	601a      	str	r2, [r3, #0]
}
    1cde:	f107 070c 	add.w	r7, r7, #12
    1ce2:	46bd      	mov	sp, r7
    1ce4:	bc80      	pop	{r7}
    1ce6:	4770      	bx	lr

00001ce8 <MSS_WD_init>:
        
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_init(void)
{
    1ce8:	b580      	push	{r7, lr}
    1cea:	b082      	sub	sp, #8
    1cec:	af00      	add	r7, sp, #0
    uint32_t wdg_value;
    
    /* Disable interrupts. */
    WATCHDOG->WDOGCONTROL &= ~(MSS_WDOG_TIMEOUT_IRQ_ENABLE_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK);
    1cee:	f245 0300 	movw	r3, #20480	; 0x5000
    1cf2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1cf6:	f245 0200 	movw	r2, #20480	; 0x5000
    1cfa:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1cfe:	6952      	ldr	r2, [r2, #20]
    1d00:	f022 0203 	bic.w	r2, r2, #3
    1d04:	615a      	str	r2, [r3, #20]
    
    /* Clear any existing interrupts. */
    WATCHDOG->WDOGRIS = MSS_WDOG_TIMEOUT_IRQ_CLEAR_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK;
    1d06:	f245 0300 	movw	r3, #20480	; 0x5000
    1d0a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d0e:	f04f 0203 	mov.w	r2, #3
    1d12:	61da      	str	r2, [r3, #28]
    
    /* Clear any pending wakeup interrupt from Cortex-M3 NVIC */
    NVIC_ClearPendingIRQ(WdogWakeup_IRQn);
    1d14:	f04f 0000 	mov.w	r0, #0
    1d18:	f7ff ff22 	bl	1b60 <NVIC_ClearPendingIRQ>
    
    /* Reload watchdog with new load value if in allowed window. */
    wdg_value = WATCHDOG->WDOGVALUE;
    1d1c:	f245 0300 	movw	r3, #20480	; 0x5000
    1d20:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d24:	681b      	ldr	r3, [r3, #0]
    1d26:	607b      	str	r3, [r7, #4]
    if(wdg_value < WATCHDOG->WDOGMVRP)
    1d28:	f245 0300 	movw	r3, #20480	; 0x5000
    1d2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d30:	689a      	ldr	r2, [r3, #8]
    1d32:	687b      	ldr	r3, [r7, #4]
    1d34:	429a      	cmp	r2, r3
    1d36:	d908      	bls.n	1d4a <MSS_WD_init+0x62>
    {
        WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
    1d38:	f245 0300 	movw	r3, #20480	; 0x5000
    1d3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d40:	f64d 6242 	movw	r2, #56898	; 0xde42
    1d44:	f6ca 4215 	movt	r2, #44053	; 0xac15
    1d48:	60da      	str	r2, [r3, #12]
    }
}
    1d4a:	f107 0708 	add.w	r7, r7, #8
    1d4e:	46bd      	mov	sp, r7
    1d50:	bd80      	pop	{r7, pc}
    1d52:	bf00      	nop

00001d54 <MSS_WD_reload>:
 
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_reload(void)
{
    1d54:	b480      	push	{r7}
    1d56:	af00      	add	r7, sp, #0
    WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
    1d58:	f245 0300 	movw	r3, #20480	; 0x5000
    1d5c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d60:	f64d 6242 	movw	r2, #56898	; 0xde42
    1d64:	f6ca 4215 	movt	r2, #44053	; 0xac15
    1d68:	60da      	str	r2, [r3, #12]
}
    1d6a:	46bd      	mov	sp, r7
    1d6c:	bc80      	pop	{r7}
    1d6e:	4770      	bx	lr

00001d70 <HK_ISR>:
log_packet_t *log_packet_ptr;

//Declare log counter
uint8_t log_counter;

void HK_ISR(){
    1d70:	b580      	push	{r7, lr}
    1d72:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    1d74:	f241 32b0 	movw	r2, #5040	; 0x13b0
    1d78:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1d7c:	f241 33a0 	movw	r3, #5024	; 0x13a0
    1d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d84:	4610      	mov	r0, r2
    1d86:	4619      	mov	r1, r3
    1d88:	f7ff ff96 	bl	1cb8 <MSS_TIM64_get_current_value>

	get_hk();
    1d8c:	f7fe fc84 	bl	698 <get_hk>
//	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
//	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
//	log_packet_ptr->logs[log_counter].task_status = hk_status;
//	log_counter++;
	//Need to remove mutex here
	TMR_clear_int(&hk_timer);
    1d90:	f241 30f4 	movw	r0, #5108	; 0x13f4
    1d94:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d98:	f005 fbec 	bl	7574 <TMR_clear_int>
}
    1d9c:	bd80      	pop	{r7, pc}
    1d9e:	bf00      	nop

00001da0 <GMC_ISR>:

void GMC_ISR(){
    1da0:	b580      	push	{r7, lr}
    1da2:	b082      	sub	sp, #8
    1da4:	af00      	add	r7, sp, #0
	uint8_t gmc_status;
	gmc_status = get_gmc();
    1da6:	f7ff f98f 	bl	10c8 <get_gmc>
    1daa:	4603      	mov	r3, r0
    1dac:	71fb      	strb	r3, [r7, #7]
	TMR_clear_int(&gmc_timer);
    1dae:	f241 3098 	movw	r0, #5016	; 0x1398
    1db2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1db6:	f005 fbdd 	bl	7574 <TMR_clear_int>
}
    1dba:	f107 0708 	add.w	r7, r7, #8
    1dbe:	46bd      	mov	sp, r7
    1dc0:	bd80      	pop	{r7, pc}
    1dc2:	bf00      	nop

00001dc4 <COMMS_ISR>:

void COMMS_ISR(){
    1dc4:	b580      	push	{r7, lr}
    1dc6:	b082      	sub	sp, #8
    1dc8:	af00      	add	r7, sp, #0
	uint16_t comms_status = get_comms();
    1dca:	f7ff fc09 	bl	15e0 <get_comms>
    1dce:	4603      	mov	r3, r0
    1dd0:	80fb      	strh	r3, [r7, #6]
	TMR_clear_int(&comms_timer);
    1dd2:	f241 107c 	movw	r0, #4476	; 0x117c
    1dd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1dda:	f005 fbcb 	bl	7574 <TMR_clear_int>
}
    1dde:	f107 0708 	add.w	r7, r7, #8
    1de2:	46bd      	mov	sp, r7
    1de4:	bd80      	pop	{r7, pc}
    1de6:	bf00      	nop

00001de8 <THER_ISR>:

void THER_ISR(){
    1de8:	b580      	push	{r7, lr}
    1dea:	af00      	add	r7, sp, #0
	get_temp();
    1dec:	f7ff f8de 	bl	fac <get_temp>
	TMR_clear_int(&temp_timer);
    1df0:	f241 309c 	movw	r0, #5020	; 0x139c
    1df4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1df8:	f005 fbbc 	bl	7574 <TMR_clear_int>
}
    1dfc:	bd80      	pop	{r7, pc}
    1dfe:	bf00      	nop

00001e00 <SD_ISR>:

void SD_ISR(){
    1e00:	b580      	push	{r7, lr}
    1e02:	af00      	add	r7, sp, #0
	get_sd_data();
    1e04:	f7ff f946 	bl	1094 <get_sd_data>
	if(hk_partition.read_pointer < hk_partition.write_pointer && store_in_sd_card == 0){
    1e08:	f241 33e4 	movw	r3, #5092	; 0x13e4
    1e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e10:	689a      	ldr	r2, [r3, #8]
    1e12:	f241 33e4 	movw	r3, #5092	; 0x13e4
    1e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e1a:	68db      	ldr	r3, [r3, #12]
    1e1c:	429a      	cmp	r2, r3
    1e1e:	d208      	bcs.n	1e32 <SD_ISR+0x32>
    1e20:	f240 3354 	movw	r3, #852	; 0x354
    1e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e28:	781b      	ldrb	r3, [r3, #0]
    1e2a:	2b00      	cmp	r3, #0
    1e2c:	d101      	bne.n	1e32 <SD_ISR+0x32>
		get_sd_data();
    1e2e:	f7ff f931 	bl	1094 <get_sd_data>
	}

	TMR_clear_int(&sd_timer);
    1e32:	f241 30a8 	movw	r0, #5032	; 0x13a8
    1e36:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e3a:	f005 fb9b 	bl	7574 <TMR_clear_int>
}
    1e3e:	bd80      	pop	{r7, pc}

00001e40 <timer_intr_set>:

void timer_intr_set(){
    1e40:	b580      	push	{r7, lr}
    1e42:	b082      	sub	sp, #8
    1e44:	af02      	add	r7, sp, #8
	TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, HK_PKT_PERIOD);
    1e46:	f64b 63bc 	movw	r3, #48828	; 0xbebc
    1e4a:	9300      	str	r3, [sp, #0]
    1e4c:	f241 30f4 	movw	r0, #5108	; 0x13f4
    1e50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e54:	f246 0100 	movw	r1, #24576	; 0x6000
    1e58:	f2c5 0100 	movt	r1, #20480	; 0x5000
    1e5c:	f04f 0200 	mov.w	r2, #0
    1e60:	f04f 0309 	mov.w	r3, #9
    1e64:	f005 fae2 	bl	742c <TMR_init>
	TMR_enable_int(&hk_timer);
    1e68:	f241 30f4 	movw	r0, #5108	; 0x13f4
    1e6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e70:	f005 fb62 	bl	7538 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq4_IRQn);
    1e74:	f04f 0026 	mov.w	r0, #38	; 0x26
    1e78:	f7ff fe38 	bl	1aec <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq4_IRQn, 254);
    1e7c:	f04f 0026 	mov.w	r0, #38	; 0x26
    1e80:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    1e84:	f7ff fe8a 	bl	1b9c <NVIC_SetPriority>

	TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, COMMS_PKT_PERIOD);
    1e88:	f647 5378 	movw	r3, #32120	; 0x7d78
    1e8c:	f2c0 0301 	movt	r3, #1
    1e90:	9300      	str	r3, [sp, #0]
    1e92:	f241 107c 	movw	r0, #4476	; 0x117c
    1e96:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e9a:	f247 0100 	movw	r1, #28672	; 0x7000
    1e9e:	f2c5 0100 	movt	r1, #20480	; 0x5000
    1ea2:	f04f 0200 	mov.w	r2, #0
    1ea6:	f04f 0309 	mov.w	r3, #9
    1eaa:	f005 fabf 	bl	742c <TMR_init>
	TMR_enable_int(&comms_timer);
    1eae:	f241 107c 	movw	r0, #4476	; 0x117c
    1eb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1eb6:	f005 fb3f 	bl	7538 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq5_IRQn);
    1eba:	f04f 0027 	mov.w	r0, #39	; 0x27
    1ebe:	f7ff fe15 	bl	1aec <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq5_IRQn, 254);
    1ec2:	f04f 0027 	mov.w	r0, #39	; 0x27
    1ec6:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    1eca:	f7ff fe67 	bl	1b9c <NVIC_SetPriority>


	TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, TEMP_PKT_PERIOD);
    1ece:	f643 4334 	movw	r3, #15412	; 0x3c34
    1ed2:	f2c0 0302 	movt	r3, #2
    1ed6:	9300      	str	r3, [sp, #0]
    1ed8:	f241 309c 	movw	r0, #5020	; 0x139c
    1edc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ee0:	f248 0100 	movw	r1, #32768	; 0x8000
    1ee4:	f2c5 0100 	movt	r1, #20480	; 0x5000
    1ee8:	f04f 0200 	mov.w	r2, #0
    1eec:	f04f 0309 	mov.w	r3, #9
    1ef0:	f005 fa9c 	bl	742c <TMR_init>
	TMR_enable_int(&temp_timer);
    1ef4:	f241 309c 	movw	r0, #5020	; 0x139c
    1ef8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1efc:	f005 fb1c 	bl	7538 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq6_IRQn);
    1f00:	f04f 0028 	mov.w	r0, #40	; 0x28
    1f04:	f7ff fdf2 	bl	1aec <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq6_IRQn, 254);
    1f08:	f04f 0028 	mov.w	r0, #40	; 0x28
    1f0c:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    1f10:	f7ff fe44 	bl	1b9c <NVIC_SetPriority>

	TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, SD_PKT_PERIOD);
    1f14:	f247 3358 	movw	r3, #29528	; 0x7358
    1f18:	f2c0 0307 	movt	r3, #7
    1f1c:	9300      	str	r3, [sp, #0]
    1f1e:	f241 30a8 	movw	r0, #5032	; 0x13a8
    1f22:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f26:	f249 0100 	movw	r1, #36864	; 0x9000
    1f2a:	f2c5 0100 	movt	r1, #20480	; 0x5000
    1f2e:	f04f 0200 	mov.w	r2, #0
    1f32:	f04f 0309 	mov.w	r3, #9
    1f36:	f005 fa79 	bl	742c <TMR_init>
	TMR_enable_int(&sd_timer);
    1f3a:	f241 30a8 	movw	r0, #5032	; 0x13a8
    1f3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f42:	f005 faf9 	bl	7538 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq7_IRQn);
    1f46:	f04f 0029 	mov.w	r0, #41	; 0x29
    1f4a:	f7ff fdcf 	bl	1aec <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq7_IRQn, 254);
    1f4e:	f04f 0029 	mov.w	r0, #41	; 0x29
    1f52:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    1f56:	f7ff fe21 	bl	1b9c <NVIC_SetPriority>

	TMR_init(&gmc_timer, CORETIMER_C4_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, GMC_PKT_PERIOD);
    1f5a:	f647 5378 	movw	r3, #32120	; 0x7d78
    1f5e:	f2c0 0301 	movt	r3, #1
    1f62:	9300      	str	r3, [sp, #0]
    1f64:	f241 3098 	movw	r0, #5016	; 0x1398
    1f68:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f6c:	f24a 0100 	movw	r1, #40960	; 0xa000
    1f70:	f2c5 0100 	movt	r1, #20480	; 0x5000
    1f74:	f04f 0200 	mov.w	r2, #0
    1f78:	f04f 0309 	mov.w	r3, #9
    1f7c:	f005 fa56 	bl	742c <TMR_init>
	TMR_enable_int(&gmc_timer);
    1f80:	f241 3098 	movw	r0, #5016	; 0x1398
    1f84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f88:	f005 fad6 	bl	7538 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq8_IRQn);
    1f8c:	f04f 002a 	mov.w	r0, #42	; 0x2a
    1f90:	f7ff fdac 	bl	1aec <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq8_IRQn, 254);
    1f94:	f04f 002a 	mov.w	r0, #42	; 0x2a
    1f98:	f04f 01fe 	mov.w	r1, #254	; 0xfe
    1f9c:	f7ff fdfe 	bl	1b9c <NVIC_SetPriority>

	TMR_start(&hk_timer);
    1fa0:	f241 30f4 	movw	r0, #5108	; 0x13f4
    1fa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1fa8:	f005 faa8 	bl	74fc <TMR_start>
//	TMR_start(&comms_timer);
//	TMR_start(&temp_timer);
//	TMR_start(&sd_timer);
//	TMR_start(&gmc_timer);
}
    1fac:	46bd      	mov	sp, r7
    1fae:	bd80      	pop	{r7, pc}

00001fb0 <get_cmd>:
void timer_ena(){
//	NVIC_EnableIRQ(FabricIrq4_IRQn);
	NVIC_EnableIRQ(FabricIrq5_IRQn);
}

void get_cmd(uint8_t* cmd, uint8_t src){
    1fb0:	b580      	push	{r7, lr}
    1fb2:	b082      	sub	sp, #8
    1fb4:	af00      	add	r7, sp, #0
    1fb6:	6078      	str	r0, [r7, #4]
    1fb8:	460b      	mov	r3, r1
    1fba:	70fb      	strb	r3, [r7, #3]

	rx_cmd_pkt = (rx_cmd_t*) cmd;
    1fbc:	687a      	ldr	r2, [r7, #4]
    1fbe:	f241 33b8 	movw	r3, #5048	; 0x13b8
    1fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fc6:	601a      	str	r2, [r3, #0]

	if(cmd_valid(rx_cmd_pkt, src)){
    1fc8:	f241 33b8 	movw	r3, #5048	; 0x13b8
    1fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fd0:	681a      	ldr	r2, [r3, #0]
    1fd2:	78fb      	ldrb	r3, [r7, #3]
    1fd4:	4610      	mov	r0, r2
    1fd6:	4619      	mov	r1, r3
    1fd8:	f000 fa40 	bl	245c <cmd_valid>
    1fdc:	4603      	mov	r3, r0
    1fde:	2b00      	cmp	r3, #0
    1fe0:	d026      	beq.n	2030 <get_cmd+0x80>
		cmd_engine(rx_cmd_pkt);
    1fe2:	f241 33b8 	movw	r3, #5048	; 0x13b8
    1fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fea:	681b      	ldr	r3, [r3, #0]
    1fec:	4618      	mov	r0, r3
    1fee:	f000 faa1 	bl	2534 <cmd_engine>
		if(src == 0){
    1ff2:	78fb      	ldrb	r3, [r7, #3]
    1ff4:	2b00      	cmp	r3, #0
    1ff6:	d10d      	bne.n	2014 <get_cmd+0x64>
			cmd_rs485_succ_count++;
    1ff8:	f240 3366 	movw	r3, #870	; 0x366
    1ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2000:	781b      	ldrb	r3, [r3, #0]
    2002:	f103 0301 	add.w	r3, r3, #1
    2006:	b2da      	uxtb	r2, r3
    2008:	f240 3366 	movw	r3, #870	; 0x366
    200c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2010:	701a      	strb	r2, [r3, #0]
		}
		else{
			cmd_succ_count++;
    2012:	e02b      	b.n	206c <get_cmd+0xbc>
    2014:	f240 3364 	movw	r3, #868	; 0x364
    2018:	f2c2 0300 	movt	r3, #8192	; 0x2000
    201c:	781b      	ldrb	r3, [r3, #0]
    201e:	f103 0301 	add.w	r3, r3, #1
    2022:	b2da      	uxtb	r2, r3
    2024:	f240 3364 	movw	r3, #868	; 0x364
    2028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    202c:	701a      	strb	r2, [r3, #0]
    202e:	e01d      	b.n	206c <get_cmd+0xbc>
		}


	}
	else{
		if(src == 0){
    2030:	78fb      	ldrb	r3, [r7, #3]
    2032:	2b00      	cmp	r3, #0
    2034:	d10d      	bne.n	2052 <get_cmd+0xa2>
			cmd_rs485_fail_count++;
    2036:	f240 3367 	movw	r3, #871	; 0x367
    203a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    203e:	781b      	ldrb	r3, [r3, #0]
    2040:	f103 0301 	add.w	r3, r3, #1
    2044:	b2da      	uxtb	r2, r3
    2046:	f240 3367 	movw	r3, #871	; 0x367
    204a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    204e:	701a      	strb	r2, [r3, #0]
    2050:	e00c      	b.n	206c <get_cmd+0xbc>
		}
		else{
			cmd_reject_count++;
    2052:	f240 3365 	movw	r3, #869	; 0x365
    2056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    205a:	781b      	ldrb	r3, [r3, #0]
    205c:	f103 0301 	add.w	r3, r3, #1
    2060:	b2da      	uxtb	r2, r3
    2062:	f240 3365 	movw	r3, #869	; 0x365
    2066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    206a:	701a      	strb	r2, [r3, #0]
		}

	}
}
    206c:	f107 0708 	add.w	r7, r7, #8
    2070:	46bd      	mov	sp, r7
    2072:	bd80      	pop	{r7, pc}

00002074 <init_cmd_engine>:

void init_cmd_engine(){
    2074:	b580      	push	{r7, lr}
    2076:	af00      	add	r7, sp, #0
	add_cmd(0, 2, cmd_noop);
    2078:	f242 5385 	movw	r3, #9605	; 0x2585
    207c:	f2c0 0300 	movt	r3, #0
    2080:	f04f 0000 	mov.w	r0, #0
    2084:	f04f 0102 	mov.w	r1, #2
    2088:	461a      	mov	r2, r3
    208a:	f000 f9f5 	bl	2478 <add_cmd>
	add_cmd(1, 3, set_pkt_rate);
    208e:	f242 5399 	movw	r3, #9625	; 0x2599
    2092:	f2c0 0300 	movt	r3, #0
    2096:	f04f 0001 	mov.w	r0, #1
    209a:	f04f 0103 	mov.w	r1, #3
    209e:	461a      	mov	r2, r3
    20a0:	f000 f9ea 	bl	2478 <add_cmd>
	add_cmd(2, 3, exe_iap);
    20a4:	f242 638d 	movw	r3, #9869	; 0x268d
    20a8:	f2c0 0300 	movt	r3, #0
    20ac:	f04f 0002 	mov.w	r0, #2
    20b0:	f04f 0103 	mov.w	r1, #3
    20b4:	461a      	mov	r2, r3
    20b6:	f000 f9df 	bl	2478 <add_cmd>
	add_cmd(3, 6, read_adf_reg);
    20ba:	f242 7325 	movw	r3, #10021	; 0x2725
    20be:	f2c0 0300 	movt	r3, #0
    20c2:	f04f 0003 	mov.w	r0, #3
    20c6:	f04f 0106 	mov.w	r1, #6
    20ca:	461a      	mov	r2, r3
    20cc:	f000 f9d4 	bl	2478 <add_cmd>
	add_cmd(4, 16, exe_rtm);
    20d0:	f642 0325 	movw	r3, #10277	; 0x2825
    20d4:	f2c0 0300 	movt	r3, #0
    20d8:	f04f 0004 	mov.w	r0, #4
    20dc:	f04f 0110 	mov.w	r1, #16
    20e0:	461a      	mov	r2, r3
    20e2:	f000 f9c9 	bl	2478 <add_cmd>
}
    20e6:	bd80      	pop	{r7, pc}

000020e8 <main>:
	MSS_TIM64_init(MSS_TIMER_ONE_SHOT_MODE);
	MSS_TIM64_load_immediate(0xFFFFFFFF,0xFFFFFFFF);
	MSS_TIM64_start();
}

int main(){
    20e8:	b580      	push	{r7, lr}
    20ea:	f5ad 6d05 	sub.w	sp, sp, #2128	; 0x850
    20ee:	af02      	add	r7, sp, #8
    //adf_init
    //gmc_init
    //sd_init
    //pslv_interface_init
    //interface_init
	MSS_WD_init();
    20f0:	f7ff fdfa 	bl	1ce8 <MSS_WD_init>
	MSS_WD_reload();
    20f4:	f7ff fe2e 	bl	1d54 <MSS_WD_reload>
	p1_init();
    20f8:	f7fe fa06 	bl	508 <p1_init>

	initialise_partition(&hk_partition, HK_BLOCK_INIT, HK_BLOCK_END);
    20fc:	f241 30e4 	movw	r0, #5092	; 0x13e4
    2100:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2104:	f04f 010a 	mov.w	r1, #10
    2108:	f641 220a 	movw	r2, #6666	; 0x1a0a
    210c:	f2c0 024f 	movt	r2, #79	; 0x4f
    2110:	f001 ff5e 	bl	3fd0 <initialise_partition>
	initialise_partition(&comms_partition, COMMS_BLOCK_INIT, COMMS_BLOCK_END);
    2114:	f241 30d4 	movw	r0, #5076	; 0x13d4
    2118:	f2c2 0000 	movt	r0, #8192	; 0x2000
    211c:	f240 31d2 	movw	r1, #978	; 0x3d2
    2120:	f2c0 0157 	movt	r1, #87	; 0x57
    2124:	f64c 6252 	movw	r2, #52818	; 0xce52
    2128:	f2c0 0257 	movt	r2, #87	; 0x57
    212c:	f001 ff50 	bl	3fd0 <initialise_partition>
	initialise_partition(&thermistor_partition, THERMISTOR_BLOCK_INIT, THERMISTOR_BLOCK_END);
    2130:	f241 30c0 	movw	r0, #5056	; 0x13c0
    2134:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2138:	f246 417e 	movw	r1, #25726	; 0x647e
    213c:	f2c0 0159 	movt	r1, #89	; 0x59
    2140:	f645 12fe 	movw	r2, #23038	; 0x59fe
    2144:	f2c0 027a 	movt	r2, #122	; 0x7a
    2148:	f001 ff42 	bl	3fd0 <initialise_partition>
	initialise_partition(&gmc_partition, GMC_BLOCK_INIT, GMC_BLOCK_END);
    214c:	f241 1084 	movw	r0, #4484	; 0x1184
    2150:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2154:	f44f 712f 	mov.w	r1, #700	; 0x2bc
    2158:	f44f 7248 	mov.w	r2, #800	; 0x320
    215c:	f001 ff38 	bl	3fd0 <initialise_partition>
	//Assign log packet pointer to log data buffer
	log_packet_ptr = (log_packet_t*)log_data;
    2160:	f241 1298 	movw	r2, #4504	; 0x1198
    2164:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2168:	f241 1380 	movw	r3, #4480	; 0x1180
    216c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2170:	601a      	str	r2, [r3, #0]

	//Initialise log counter to zero
	log_counter = 0;
    2172:	f241 1378 	movw	r3, #4472	; 0x1178
    2176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    217a:	f04f 0200 	mov.w	r2, #0
    217e:	701a      	strb	r2, [r3, #0]

	//Function to initialise 64 bit timer
//	Tim64_init();

	ADC_Init(TEMP_ADC_CORE_I2C, ADC_ADDR);
    2180:	f240 409c 	movw	r0, #1180	; 0x49c
    2184:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2188:	f04f 0121 	mov.w	r1, #33	; 0x21
    218c:	f000 fec0 	bl	2f10 <ADC_Init>

	counter_init(&counter_i2c);
    2190:	f241 0044 	movw	r0, #4164	; 0x1044
    2194:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2198:	f001 ff8e 	bl	40b8 <counter_init>
	ADC_Init(&counter_i2c, ADC_ADDR);
    219c:	f241 0044 	movw	r0, #4164	; 0x1044
    21a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    21a4:	f04f 0121 	mov.w	r1, #33	; 0x21
    21a8:	f000 feb2 	bl	2f10 <ADC_Init>

	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t imu_temp;
	uint8_t result = 0, flag;
    21ac:	f04f 0300 	mov.w	r3, #0
    21b0:	f887 3812 	strb.w	r3, [r7, #2066]	; 0x812
	uint32_t tmr_value;
	uint16_t i = 1;
    21b4:	f04f 0301 	mov.w	r3, #1
    21b8:	f8a7 381a 	strh.w	r3, [r7, #2074]	; 0x81a
	uint16_t cont, waddr, raddr;
	uint16_t buf[256];
	buf[0] = 0;
    21bc:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
    21c0:	f103 0304 	add.w	r3, r3, #4
    21c4:	f04f 0200 	mov.w	r2, #0
    21c8:	801a      	strh	r2, [r3, #0]
	uint16_t curr_tpsram_read_addr;
	uint16_t rssi;
	uint8_t mode;
	uint32_t freq;
	uint8_t cmd;
	uint8_t cmd_rx_flag = 0;
    21ca:	f04f 0300 	mov.w	r3, #0
    21ce:	f887 382f 	strb.w	r3, [r7, #2095]	; 0x82f

	MSS_SYS_init(MSS_SYS_NO_EVENT_HANDLER);
    21d2:	f04f 0000 	mov.w	r0, #0
    21d6:	f003 fb4b 	bl	5870 <MSS_SYS_init>
	MSS_SPI_init( &g_mss_spi0 );
    21da:	f241 5058 	movw	r0, #5464	; 0x1558
    21de:	f2c2 0000 	movt	r0, #8192	; 0x2000
    21e2:	f004 f95b 	bl	649c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
    21e6:	f04f 0308 	mov.w	r3, #8
    21ea:	9300      	str	r3, [sp, #0]
    21ec:	f241 5058 	movw	r0, #5464	; 0x1558
    21f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    21f4:	f04f 0100 	mov.w	r1, #0
    21f8:	f04f 0200 	mov.w	r2, #0
    21fc:	f04f 0308 	mov.w	r3, #8
    2200:	f004 fa96 	bl	6730 <MSS_SPI_configure_master_mode>
			MSS_SPI_SLAVE_0,
			MSS_SPI_MODE0,
			8u,
			8
		);
	MSS_GPIO_init();
    2204:	f005 f816 	bl	7234 <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    2208:	f04f 0000 	mov.w	r0, #0
    220c:	f04f 0105 	mov.w	r1, #5
    2210:	f005 f866 	bl	72e0 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_10, MSS_GPIO_OUTPUT_MODE);
    2214:	f04f 000a 	mov.w	r0, #10
    2218:	f04f 0105 	mov.w	r1, #5
    221c:	f005 f860 	bl	72e0 <MSS_GPIO_config>
	MSS_GPIO_set_output(MSS_GPIO_0, 1);
    2220:	f04f 0000 	mov.w	r0, #0
    2224:	f04f 0101 	mov.w	r1, #1
    2228:	f005 f878 	bl	731c <MSS_GPIO_set_output>
	uint32_t sd_addr = 10;
    222c:	f04f 030a 	mov.w	r3, #10
    2230:	f8c7 3830 	str.w	r3, [r7, #2096]	; 0x830
	uint8_t sd_data_write[512];
	uint8_t data_read[512];
	uint8_t sd_flg;
	uint32_t wd_reset;

	sd_data_write[0] = 0x21;
    2234:	f507 7302 	add.w	r3, r7, #520	; 0x208
    2238:	f1a3 0304 	sub.w	r3, r3, #4
    223c:	f04f 0221 	mov.w	r2, #33	; 0x21
    2240:	701a      	strb	r2, [r3, #0]
	sd_data_write[1] = 0x20;
    2242:	f507 7302 	add.w	r3, r7, #520	; 0x208
    2246:	f1a3 0304 	sub.w	r3, r3, #4
    224a:	f04f 0220 	mov.w	r2, #32
    224e:	705a      	strb	r2, [r3, #1]
	sd_data_write[3] = 0x19;
    2250:	f507 7302 	add.w	r3, r7, #520	; 0x208
    2254:	f1a3 0304 	sub.w	r3, r3, #4
    2258:	f04f 0219 	mov.w	r2, #25
    225c:	70da      	strb	r2, [r3, #3]
	sd_data_write[4] = 0x18;
    225e:	f507 7302 	add.w	r3, r7, #520	; 0x208
    2262:	f1a3 0304 	sub.w	r3, r3, #4
    2266:	f04f 0218 	mov.w	r2, #24
    226a:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
    226c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    2270:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2274:	f004 f912 	bl	649c <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi1, MSS_SPI_SLAVE_0, MSS_SPI_MODE0, 512, 8);
    2278:	f04f 0308 	mov.w	r3, #8
    227c:	9300      	str	r3, [sp, #0]
    227e:	f241 40d4 	movw	r0, #5332	; 0x14d4
    2282:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2286:	f04f 0100 	mov.w	r1, #0
    228a:	f04f 0200 	mov.w	r2, #0
    228e:	f44f 7300 	mov.w	r3, #512	; 0x200
    2292:	f004 fa4d 	bl	6730 <MSS_SPI_configure_master_mode>

	sd_flg = SD_Init();
    2296:	f001 fa61 	bl	375c <SD_Init>
    229a:	4603      	mov	r3, r0
    229c:	f887 3837 	strb.w	r3, [r7, #2103]	; 0x837

	vc_init(VC_SENSOR_I2C);
    22a0:	f240 4330 	movw	r3, #1072	; 0x430
    22a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22a8:	b2db      	uxtb	r3, r3
    22aa:	4618      	mov	r0, r3
    22ac:	f000 fd36 	bl	2d1c <vc_init>
////
//	sd_flg = SD_Write(sd_addr, sd_data_write);
//
//	sd_flg = SD_Read(sd_addr, data_read);
//
	init_cmd_engine();
    22b0:	f7ff fee0 	bl	2074 <init_cmd_engine>

	cont = HAL_get_16bit_reg(RS_485_Controller_0, READ_CONST);
    22b4:	f245 0008 	movw	r0, #20488	; 0x5008
    22b8:	f2c5 0000 	movt	r0, #20480	; 0x5000
    22bc:	f002 fdb6 	bl	4e2c <HW_get_16bit_reg>
    22c0:	4603      	mov	r3, r0
    22c2:	f8a7 381c 	strh.w	r3, [r7, #2076]	; 0x81c


	waddr = init_RS485_Controller();
    22c6:	f000 fbc3 	bl	2a50 <init_RS485_Controller>
    22ca:	4603      	mov	r3, r0
    22cc:	f8a7 381e 	strh.w	r3, [r7, #2078]	; 0x81e

	adf_init();
    22d0:	f001 ffe4 	bl	429c <adf_init>

	mode = adf_get_state();
    22d4:	f002 fc3a 	bl	4b4c <adf_get_state>
    22d8:	4603      	mov	r3, r0
    22da:	f887 3827 	strb.w	r3, [r7, #2087]	; 0x827

	 MSS_UART_init(&g_mss_uart0,
    22de:	f241 4094 	movw	r0, #5268	; 0x1494
    22e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22e6:	f44f 5116 	mov.w	r1, #9600	; 0x2580
    22ea:	f04f 0203 	mov.w	r2, #3
    22ee:	f002 fe49 	bl	4f84 <MSS_UART_init>
	                   MSS_UART_9600_BAUD,
	                   MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);


	NVIC_ClearPendingIRQ(FabricIrq4_IRQn);
    22f2:	f04f 0026 	mov.w	r0, #38	; 0x26
    22f6:	f7ff fc33 	bl	1b60 <NVIC_ClearPendingIRQ>
	NVIC_ClearPendingIRQ(FabricIrq5_IRQn);
    22fa:	f04f 0027 	mov.w	r0, #39	; 0x27
    22fe:	f7ff fc2f 	bl	1b60 <NVIC_ClearPendingIRQ>

	timer_intr_set();
    2302:	f7ff fd9d 	bl	1e40 <timer_intr_set>

	uint32_t timer_count = 0xFFFFFFFF;
    2306:	f04f 33ff 	mov.w	r3, #4294967295
    230a:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
	uint32_t CMD_CHK_TIMER = 0xFFFFFFFF - (MSS_SYS_M3_CLK_FREQ* (10));
    230e:	f649 23ff 	movw	r3, #39679	; 0x9aff
    2312:	f2ce 2332 	movt	r3, #57906	; 0xe232
    2316:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
	uint32_t curr_value = 0x0;
    231a:	f04f 0300 	mov.w	r3, #0
    231e:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844

	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
    2322:	f04f 0000 	mov.w	r0, #0
    2326:	f7ff fc67 	bl	1bf8 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(timer_count);
    232a:	f8d7 083c 	ldr.w	r0, [r7, #2108]	; 0x83c
    232e:	f7ff fcb3 	bl	1c98 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
    2332:	f7ff fca3 	bl	1c7c <MSS_TIM1_start>
    2336:	e002      	b.n	233e <main+0x256>
			curr_tpsram_read_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
			if(curr_tpsram_read_addr > Read_TPSRAM_addr){
				store_in_sd_card = 0;
			}
		}
	}
    2338:	bf00      	nop
    233a:	e000      	b.n	233e <main+0x256>
    233c:	bf00      	nop
    MSS_TIM1_start();


	while(1){

		adf_send_cmd(CMD_PHY_CCA);
    233e:	f04f 0086 	mov.w	r0, #134	; 0x86
    2342:	f002 fa73 	bl	482c <adf_send_cmd>

		get_rssi_cca_data(&rssi_cca);
    2346:	f241 30bc 	movw	r0, #5052	; 0x13bc
    234a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    234e:	f002 fc91 	bl	4c74 <get_rssi_cca_data>

		if(store_in_sd_card == 1){
    2352:	f240 3354 	movw	r3, #852	; 0x354
    2356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    235a:	781b      	ldrb	r3, [r3, #0]
    235c:	2b01      	cmp	r3, #1
    235e:	d1eb      	bne.n	2338 <main+0x250>
			curr_tpsram_read_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
    2360:	f245 000c 	movw	r0, #20492	; 0x500c
    2364:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2368:	f002 fd60 	bl	4e2c <HW_get_16bit_reg>
    236c:	4603      	mov	r3, r0
    236e:	f8a7 3822 	strh.w	r3, [r7, #2082]	; 0x822
			if(curr_tpsram_read_addr > Read_TPSRAM_addr){
    2372:	f241 1394 	movw	r3, #4500	; 0x1194
    2376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    237a:	881b      	ldrh	r3, [r3, #0]
    237c:	f8b7 2822 	ldrh.w	r2, [r7, #2082]	; 0x822
    2380:	429a      	cmp	r2, r3
    2382:	d9db      	bls.n	233c <main+0x254>
				store_in_sd_card = 0;
    2384:	f240 3354 	movw	r3, #852	; 0x354
    2388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    238c:	f04f 0200 	mov.w	r2, #0
    2390:	701a      	strb	r2, [r3, #0]
			}
		}
	}
    2392:	e7d4      	b.n	233e <main+0x256>

00002394 <FabricIrq0_IRQHandler>:
    return 0;

}

void FabricIrq0_IRQHandler(void)
{
    2394:	b580      	push	{r7, lr}
    2396:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c0);
    2398:	f240 4030 	movw	r0, #1072	; 0x430
    239c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23a0:	f005 feb6 	bl	8110 <I2C_isr>
}
    23a4:	bd80      	pop	{r7, pc}
    23a6:	bf00      	nop

000023a8 <FabricIrq1_IRQHandler>:

void FabricIrq1_IRQHandler(void)
{
    23a8:	b580      	push	{r7, lr}
    23aa:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c1);
    23ac:	f240 409c 	movw	r0, #1180	; 0x49c
    23b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23b4:	f005 feac 	bl	8110 <I2C_isr>
}
    23b8:	bd80      	pop	{r7, pc}
    23ba:	bf00      	nop

000023bc <FabricIrq2_IRQHandler>:

void FabricIrq2_IRQHandler(void)
{
    23bc:	b580      	push	{r7, lr}
    23be:	af00      	add	r7, sp, #0
    I2C_isr(&counter_i2c);
    23c0:	f241 0044 	movw	r0, #4164	; 0x1044
    23c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23c8:	f005 fea2 	bl	8110 <I2C_isr>
}
    23cc:	bd80      	pop	{r7, pc}
    23ce:	bf00      	nop

000023d0 <FabricIrq3_IRQHandler>:

void FabricIrq3_IRQHandler(void)
{
    23d0:	b580      	push	{r7, lr}
    23d2:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c3);
    23d4:	f240 50c0 	movw	r0, #1472	; 0x5c0
    23d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23dc:	f005 fe98 	bl	8110 <I2C_isr>
}
    23e0:	bd80      	pop	{r7, pc}
    23e2:	bf00      	nop

000023e4 <FabricIrq4_IRQHandler>:

void FabricIrq4_IRQHandler(void)
{
    23e4:	b580      	push	{r7, lr}
    23e6:	af00      	add	r7, sp, #0
    HK_ISR();
    23e8:	f7ff fcc2 	bl	1d70 <HK_ISR>

}
    23ec:	bd80      	pop	{r7, pc}
    23ee:	bf00      	nop

000023f0 <FabricIrq5_IRQHandler>:

void FabricIrq5_IRQHandler(void)
{
    23f0:	b580      	push	{r7, lr}
    23f2:	af00      	add	r7, sp, #0
    COMMS_ISR();
    23f4:	f7ff fce6 	bl	1dc4 <COMMS_ISR>
}
    23f8:	bd80      	pop	{r7, pc}
    23fa:	bf00      	nop

000023fc <FabricIrq6_IRQHandler>:

void FabricIrq6_IRQHandler(void)
{
    23fc:	b580      	push	{r7, lr}
    23fe:	af00      	add	r7, sp, #0
    THER_ISR();
    2400:	f7ff fcf2 	bl	1de8 <THER_ISR>
}
    2404:	bd80      	pop	{r7, pc}
    2406:	bf00      	nop

00002408 <FabricIrq7_IRQHandler>:

void FabricIrq7_IRQHandler(void)
{
    2408:	b580      	push	{r7, lr}
    240a:	af00      	add	r7, sp, #0
    SD_ISR();
    240c:	f7ff fcf8 	bl	1e00 <SD_ISR>
}
    2410:	bd80      	pop	{r7, pc}
    2412:	bf00      	nop

00002414 <FabricIrq8_IRQHandler>:

void FabricIrq8_IRQHandler(void)
{
    2414:	b580      	push	{r7, lr}
    2416:	af00      	add	r7, sp, #0
    GMC_ISR();
    2418:	f7ff fcc2 	bl	1da0 <GMC_ISR>
}
    241c:	bd80      	pop	{r7, pc}
    241e:	bf00      	nop

00002420 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2420:	b480      	push	{r7}
    2422:	b083      	sub	sp, #12
    2424:	af00      	add	r7, sp, #0
    2426:	4603      	mov	r3, r0
    2428:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    242a:	f24e 1300 	movw	r3, #57600	; 0xe100
    242e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2432:	f997 2007 	ldrsb.w	r2, [r7, #7]
    2436:	ea4f 1252 	mov.w	r2, r2, lsr #5
    243a:	79f9      	ldrb	r1, [r7, #7]
    243c:	f001 011f 	and.w	r1, r1, #31
    2440:	f04f 0001 	mov.w	r0, #1
    2444:	fa00 f101 	lsl.w	r1, r0, r1
    2448:	f102 0220 	add.w	r2, r2, #32
    244c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2450:	f107 070c 	add.w	r7, r7, #12
    2454:	46bd      	mov	sp, r7
    2456:	bc80      	pop	{r7}
    2458:	4770      	bx	lr
    245a:	bf00      	nop

0000245c <cmd_valid>:
extern uint32_t cmd_adf_read_addr;
extern uint8_t cmd_adf_read_No_double_words;
extern uint32_t cmd_adf_data[8];
extern uint8_t RTM[16];

uint8_t cmd_valid(rx_cmd_t* rx_cmd, uint8_t src){
    245c:	b480      	push	{r7}
    245e:	b083      	sub	sp, #12
    2460:	af00      	add	r7, sp, #0
    2462:	6078      	str	r0, [r7, #4]
    2464:	460b      	mov	r3, r1
    2466:	70fb      	strb	r3, [r7, #3]
	//Logic to check validity of the command ID within limits along with the params limits.
	return 1;  //Will be checking the validated of the checksum.
    2468:	f04f 0301 	mov.w	r3, #1
}
    246c:	4618      	mov	r0, r3
    246e:	f107 070c 	add.w	r7, r7, #12
    2472:	46bd      	mov	sp, r7
    2474:	bc80      	pop	{r7}
    2476:	4770      	bx	lr

00002478 <add_cmd>:


void add_cmd(uint8_t id, uint16_t length, void (*ex_func)(uint8_t id, rx_cmd_t* rcv_cmd)){
    2478:	b480      	push	{r7}
    247a:	b083      	sub	sp, #12
    247c:	af00      	add	r7, sp, #0
    247e:	460b      	mov	r3, r1
    2480:	603a      	str	r2, [r7, #0]
    2482:	4602      	mov	r2, r0
    2484:	71fa      	strb	r2, [r7, #7]
    2486:	80bb      	strh	r3, [r7, #4]

	cmd_list[id].id = id;
    2488:	79f9      	ldrb	r1, [r7, #7]
    248a:	f241 4218 	movw	r2, #5144	; 0x1418
    248e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2492:	460b      	mov	r3, r1
    2494:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2498:	ebc1 0303 	rsb	r3, r1, r3
    249c:	4413      	add	r3, r2
    249e:	79fa      	ldrb	r2, [r7, #7]
    24a0:	701a      	strb	r2, [r3, #0]
	cmd_list[id].length = length;
    24a2:	79f9      	ldrb	r1, [r7, #7]
    24a4:	f241 4218 	movw	r2, #5144	; 0x1418
    24a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    24ac:	460b      	mov	r3, r1
    24ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    24b2:	ebc1 0303 	rsb	r3, r1, r3
    24b6:	4413      	add	r3, r2
    24b8:	793a      	ldrb	r2, [r7, #4]
    24ba:	f04f 0100 	mov.w	r1, #0
    24be:	ea41 0202 	orr.w	r2, r1, r2
    24c2:	705a      	strb	r2, [r3, #1]
    24c4:	797a      	ldrb	r2, [r7, #5]
    24c6:	f04f 0100 	mov.w	r1, #0
    24ca:	ea41 0202 	orr.w	r2, r1, r2
    24ce:	709a      	strb	r2, [r3, #2]
	cmd_list[id].ex_func = ex_func;
    24d0:	79f8      	ldrb	r0, [r7, #7]
    24d2:	683a      	ldr	r2, [r7, #0]
    24d4:	f241 4118 	movw	r1, #5144	; 0x1418
    24d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    24dc:	4603      	mov	r3, r0
    24de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    24e2:	ebc0 0303 	rsb	r3, r0, r3
    24e6:	440b      	add	r3, r1
    24e8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    24ec:	f04f 0000 	mov.w	r0, #0
    24f0:	ea40 0101 	orr.w	r1, r0, r1
    24f4:	70d9      	strb	r1, [r3, #3]
    24f6:	ea4f 2112 	mov.w	r1, r2, lsr #8
    24fa:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    24fe:	f04f 0000 	mov.w	r0, #0
    2502:	ea40 0101 	orr.w	r1, r0, r1
    2506:	7119      	strb	r1, [r3, #4]
    2508:	ea4f 4112 	mov.w	r1, r2, lsr #16
    250c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2510:	f04f 0000 	mov.w	r0, #0
    2514:	ea40 0101 	orr.w	r1, r0, r1
    2518:	7159      	strb	r1, [r3, #5]
    251a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    251e:	f04f 0100 	mov.w	r1, #0
    2522:	ea41 0202 	orr.w	r2, r1, r2
    2526:	719a      	strb	r2, [r3, #6]

}
    2528:	f107 070c 	add.w	r7, r7, #12
    252c:	46bd      	mov	sp, r7
    252e:	bc80      	pop	{r7}
    2530:	4770      	bx	lr
    2532:	bf00      	nop

00002534 <cmd_engine>:

void cmd_engine(rx_cmd_t* rx_cmd){
    2534:	b580      	push	{r7, lr}
    2536:	b082      	sub	sp, #8
    2538:	af00      	add	r7, sp, #0
    253a:	6078      	str	r0, [r7, #4]

	   //the actual command apid's is one greater than this.
//	add_cmd(2, 2, cmd_sc_reset);

	cmd_list[rx_cmd->cmd_id - 1].ex_func(rx_cmd);
    253c:	687b      	ldr	r3, [r7, #4]
    253e:	781b      	ldrb	r3, [r3, #0]
    2540:	f103 31ff 	add.w	r1, r3, #4294967295
    2544:	f241 4218 	movw	r2, #5144	; 0x1418
    2548:	f2c2 0200 	movt	r2, #8192	; 0x2000
    254c:	460b      	mov	r3, r1
    254e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2552:	ebc1 0303 	rsb	r3, r1, r3
    2556:	4413      	add	r3, r2
    2558:	78da      	ldrb	r2, [r3, #3]
    255a:	7919      	ldrb	r1, [r3, #4]
    255c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    2560:	ea41 0202 	orr.w	r2, r1, r2
    2564:	7959      	ldrb	r1, [r3, #5]
    2566:	ea4f 4101 	mov.w	r1, r1, lsl #16
    256a:	ea41 0202 	orr.w	r2, r1, r2
    256e:	799b      	ldrb	r3, [r3, #6]
    2570:	ea4f 6303 	mov.w	r3, r3, lsl #24
    2574:	ea43 0302 	orr.w	r3, r3, r2
    2578:	6878      	ldr	r0, [r7, #4]
    257a:	4798      	blx	r3

}
    257c:	f107 0708 	add.w	r7, r7, #8
    2580:	46bd      	mov	sp, r7
    2582:	bd80      	pop	{r7, pc}

00002584 <cmd_noop>:

// Commands Definition

void cmd_noop(rx_cmd_t* rcv_cmd){
    2584:	b480      	push	{r7}
    2586:	b085      	sub	sp, #20
    2588:	af00      	add	r7, sp, #0
    258a:	6078      	str	r0, [r7, #4]

	uint8_t a;

}
    258c:	f107 0714 	add.w	r7, r7, #20
    2590:	46bd      	mov	sp, r7
    2592:	bc80      	pop	{r7}
    2594:	4770      	bx	lr
    2596:	bf00      	nop

00002598 <set_pkt_rate>:

void set_pkt_rate(rx_cmd_t* rcv_cmd){
    2598:	b580      	push	{r7, lr}
    259a:	b086      	sub	sp, #24
    259c:	af02      	add	r7, sp, #8
    259e:	6078      	str	r0, [r7, #4]

	uint32_t new_time_period = MSS_SYS_M3_CLK_FREQ/1024 * rcv_cmd->parameters[1];
    25a0:	687b      	ldr	r3, [r7, #4]
    25a2:	789b      	ldrb	r3, [r3, #2]
    25a4:	f64b 62bc 	movw	r2, #48828	; 0xbebc
    25a8:	fb02 f303 	mul.w	r3, r2, r3
    25ac:	60fb      	str	r3, [r7, #12]

	if(rcv_cmd->parameters[1] != 0){
    25ae:	687b      	ldr	r3, [r7, #4]
    25b0:	789b      	ldrb	r3, [r3, #2]
    25b2:	2b00      	cmp	r3, #0
    25b4:	d041      	beq.n	263a <set_pkt_rate+0xa2>
		if(rcv_cmd->parameters[0] == hk){
    25b6:	687b      	ldr	r3, [r7, #4]
    25b8:	785b      	ldrb	r3, [r3, #1]
    25ba:	2b00      	cmp	r3, #0
    25bc:	d11c      	bne.n	25f8 <set_pkt_rate+0x60>
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    25be:	68fb      	ldr	r3, [r7, #12]
    25c0:	9300      	str	r3, [sp, #0]
    25c2:	f241 30f4 	movw	r0, #5108	; 0x13f4
    25c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25ca:	f246 0100 	movw	r1, #24576	; 0x6000
    25ce:	f2c5 0100 	movt	r1, #20480	; 0x5000
    25d2:	f04f 0200 	mov.w	r2, #0
    25d6:	f04f 0309 	mov.w	r3, #9
    25da:	f004 ff27 	bl	742c <TMR_init>
			TMR_enable_int(&hk_timer);
    25de:	f241 30f4 	movw	r0, #5108	; 0x13f4
    25e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25e6:	f004 ffa7 	bl	7538 <TMR_enable_int>
			TMR_start(&hk_timer);
    25ea:	f241 30f4 	movw	r0, #5108	; 0x13f4
    25ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25f2:	f004 ff83 	bl	74fc <TMR_start>
		}
		else if(rcv_cmd->parameters[0] == comms){
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&comms_timer);
			TMR_start(&comms_timer);
    25f6:	e033      	b.n	2660 <set_pkt_rate+0xc8>
		if(rcv_cmd->parameters[0] == hk){
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&hk_timer);
			TMR_start(&hk_timer);
		}
		else if(rcv_cmd->parameters[0] == comms){
    25f8:	687b      	ldr	r3, [r7, #4]
    25fa:	785b      	ldrb	r3, [r3, #1]
    25fc:	2b01      	cmp	r3, #1
    25fe:	d12e      	bne.n	265e <set_pkt_rate+0xc6>
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
    2600:	68fb      	ldr	r3, [r7, #12]
    2602:	9300      	str	r3, [sp, #0]
    2604:	f241 107c 	movw	r0, #4476	; 0x117c
    2608:	f2c2 0000 	movt	r0, #8192	; 0x2000
    260c:	f247 0100 	movw	r1, #28672	; 0x7000
    2610:	f2c5 0100 	movt	r1, #20480	; 0x5000
    2614:	f04f 0200 	mov.w	r2, #0
    2618:	f04f 0309 	mov.w	r3, #9
    261c:	f004 ff06 	bl	742c <TMR_init>
			TMR_enable_int(&comms_timer);
    2620:	f241 107c 	movw	r0, #4476	; 0x117c
    2624:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2628:	f004 ff86 	bl	7538 <TMR_enable_int>
			TMR_start(&comms_timer);
    262c:	f241 107c 	movw	r0, #4476	; 0x117c
    2630:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2634:	f004 ff62 	bl	74fc <TMR_start>
    2638:	e012      	b.n	2660 <set_pkt_rate+0xc8>
		}
	}
	else{
		if(rcv_cmd->parameters[0] == hk){
    263a:	687b      	ldr	r3, [r7, #4]
    263c:	785b      	ldrb	r3, [r3, #1]
    263e:	2b00      	cmp	r3, #0
    2640:	d104      	bne.n	264c <set_pkt_rate+0xb4>
			NVIC_DisableIRQ(FabricIrq4_IRQn);
    2642:	f04f 0026 	mov.w	r0, #38	; 0x26
    2646:	f7ff feeb 	bl	2420 <NVIC_DisableIRQ>
    264a:	e009      	b.n	2660 <set_pkt_rate+0xc8>
		}
		else if(rcv_cmd->parameters[0] == comms){
    264c:	687b      	ldr	r3, [r7, #4]
    264e:	785b      	ldrb	r3, [r3, #1]
    2650:	2b01      	cmp	r3, #1
    2652:	d105      	bne.n	2660 <set_pkt_rate+0xc8>
			NVIC_DisableIRQ(FabricIrq5_IRQn);
    2654:	f04f 0027 	mov.w	r0, #39	; 0x27
    2658:	f7ff fee2 	bl	2420 <NVIC_DisableIRQ>
    265c:	e000      	b.n	2660 <set_pkt_rate+0xc8>
			TMR_start(&hk_timer);
		}
		else if(rcv_cmd->parameters[0] == comms){
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&comms_timer);
			TMR_start(&comms_timer);
    265e:	bf00      	nop
		else if(rcv_cmd->parameters[0] == comms){
			NVIC_DisableIRQ(FabricIrq5_IRQn);
		}
	}

}
    2660:	f107 0710 	add.w	r7, r7, #16
    2664:	46bd      	mov	sp, r7
    2666:	bd80      	pop	{r7, pc}

00002668 <delay>:

void delay ( volatile unsigned int n)
{
    2668:	b480      	push	{r7}
    266a:	b083      	sub	sp, #12
    266c:	af00      	add	r7, sp, #0
    266e:	6078      	str	r0, [r7, #4]
	while(n!=0)
    2670:	e003      	b.n	267a <delay+0x12>
	{
		n--;
    2672:	687b      	ldr	r3, [r7, #4]
    2674:	f103 33ff 	add.w	r3, r3, #4294967295
    2678:	607b      	str	r3, [r7, #4]

}

void delay ( volatile unsigned int n)
{
	while(n!=0)
    267a:	687b      	ldr	r3, [r7, #4]
    267c:	2b00      	cmp	r3, #0
    267e:	d1f8      	bne.n	2672 <delay+0xa>
	{
		n--;
	}
}
    2680:	f107 070c 	add.w	r7, r7, #12
    2684:	46bd      	mov	sp, r7
    2686:	bc80      	pop	{r7}
    2688:	4770      	bx	lr
    268a:	bf00      	nop

0000268c <exe_iap>:

void exe_iap(rx_cmd_t* rcv_cmd){
    268c:	b580      	push	{r7, lr}
    268e:	b084      	sub	sp, #16
    2690:	af00      	add	r7, sp, #0
    2692:	6078      	str	r0, [r7, #4]

	// TODO Add a sequence of commands to ensure the cmd reception, and then to get the address of the image.

	uint8_t prog_status, auth_status;
	MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    2694:	f241 5058 	movw	r0, #5464	; 0x1558
    2698:	f2c2 0000 	movt	r0, #8192	; 0x2000
    269c:	f04f 0100 	mov.w	r1, #0
    26a0:	f004 f8ee 	bl	6880 <MSS_SPI_set_slave_select>

	g_mss_spi0.hw_reg->CONTROL |= (0x04000000);
    26a4:	f241 5358 	movw	r3, #5464	; 0x1558
    26a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ac:	681a      	ldr	r2, [r3, #0]
    26ae:	f241 5358 	movw	r3, #5464	; 0x1558
    26b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26b6:	681b      	ldr	r3, [r3, #0]
    26b8:	681b      	ldr	r3, [r3, #0]
    26ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    26be:	6013      	str	r3, [r2, #0]
	delay(80000);
    26c0:	f643 0080 	movw	r0, #14464	; 0x3880
    26c4:	f2c0 0001 	movt	r0, #1
    26c8:	f7ff ffce 	bl	2668 <delay>

	auth_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_AUTHENTICATE, 0x001000);
    26cc:	f04f 0000 	mov.w	r0, #0
    26d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    26d4:	f003 fcf2 	bl	60bc <MSS_SYS_initiate_iap>
    26d8:	4603      	mov	r3, r0
    26da:	73fb      	strb	r3, [r7, #15]

	delay(80000);
    26dc:	f643 0080 	movw	r0, #14464	; 0x3880
    26e0:	f2c0 0001 	movt	r0, #1
    26e4:	f7ff ffc0 	bl	2668 <delay>

	if(auth_status){
    26e8:	7bfb      	ldrb	r3, [r7, #15]
    26ea:	2b00      	cmp	r3, #0
    26ec:	d00d      	beq.n	270a <exe_iap+0x7e>
		ERR_LOG = ERR_LOG | 0x01;
    26ee:	f240 3362 	movw	r3, #866	; 0x362
    26f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f6:	781b      	ldrb	r3, [r3, #0]
    26f8:	f043 0301 	orr.w	r3, r3, #1
    26fc:	b2da      	uxtb	r2, r3
    26fe:	f240 3362 	movw	r3, #866	; 0x362
    2702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2706:	701a      	strb	r2, [r3, #0]
    2708:	e007      	b.n	271a <exe_iap+0x8e>
	}
	else{
		prog_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_PROGRAM, 0x001000);
    270a:	f04f 0001 	mov.w	r0, #1
    270e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    2712:	f003 fcd3 	bl	60bc <MSS_SYS_initiate_iap>
    2716:	4603      	mov	r3, r0
    2718:	73bb      	strb	r3, [r7, #14]
	}


}
    271a:	f107 0710 	add.w	r7, r7, #16
    271e:	46bd      	mov	sp, r7
    2720:	bd80      	pop	{r7, pc}
    2722:	bf00      	nop

00002724 <read_adf_reg>:

void read_adf_reg(rx_cmd_t* rcv_cmd){
    2724:	b580      	push	{r7, lr}
    2726:	b084      	sub	sp, #16
    2728:	af00      	add	r7, sp, #0
    272a:	6078      	str	r0, [r7, #4]

	uint8_t data_read[6];
	uint8_t j;

	cmd_adf_read_addr = (rcv_cmd->parameters[1] << 24) | (rcv_cmd->parameters[2] << 16) | (rcv_cmd->parameters[3] << 8) | rcv_cmd->parameters[4];
    272c:	687b      	ldr	r3, [r7, #4]
    272e:	789b      	ldrb	r3, [r3, #2]
    2730:	ea4f 6203 	mov.w	r2, r3, lsl #24
    2734:	687b      	ldr	r3, [r7, #4]
    2736:	78db      	ldrb	r3, [r3, #3]
    2738:	ea4f 4303 	mov.w	r3, r3, lsl #16
    273c:	ea42 0203 	orr.w	r2, r2, r3
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	791b      	ldrb	r3, [r3, #4]
    2744:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2748:	ea42 0203 	orr.w	r2, r2, r3
    274c:	687b      	ldr	r3, [r7, #4]
    274e:	795b      	ldrb	r3, [r3, #5]
    2750:	ea42 0303 	orr.w	r3, r2, r3
    2754:	461a      	mov	r2, r3
    2756:	f240 335c 	movw	r3, #860	; 0x35c
    275a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    275e:	601a      	str	r2, [r3, #0]
	cmd_adf_read_No_double_words = rcv_cmd->parameters[0];
    2760:	687b      	ldr	r3, [r7, #4]
    2762:	785a      	ldrb	r2, [r3, #1]
    2764:	f240 3360 	movw	r3, #864	; 0x360
    2768:	f2c2 0300 	movt	r3, #8192	; 0x2000
    276c:	701a      	strb	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
    276e:	f240 335c 	movw	r3, #860	; 0x35c
    2772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2776:	681a      	ldr	r2, [r3, #0]
    2778:	f107 0308 	add.w	r3, r7, #8
    277c:	f04f 0078 	mov.w	r0, #120	; 0x78
    2780:	4611      	mov	r1, r2
    2782:	461a      	mov	r2, r3
    2784:	f04f 0306 	mov.w	r3, #6
    2788:	f002 f804 	bl	4794 <adf_read_from_memory>

	cmd_adf_data[0] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
    278c:	7abb      	ldrb	r3, [r7, #10]
    278e:	ea4f 6203 	mov.w	r2, r3, lsl #24
    2792:	7afb      	ldrb	r3, [r7, #11]
    2794:	ea4f 4303 	mov.w	r3, r3, lsl #16
    2798:	ea42 0203 	orr.w	r2, r2, r3
    279c:	7b3b      	ldrb	r3, [r7, #12]
    279e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    27a2:	ea42 0203 	orr.w	r2, r2, r3
    27a6:	7b7b      	ldrb	r3, [r7, #13]
    27a8:	ea42 0303 	orr.w	r3, r2, r3
    27ac:	461a      	mov	r2, r3
    27ae:	f241 1350 	movw	r3, #4432	; 0x1150
    27b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27b6:	601a      	str	r2, [r3, #0]

	cmd_adf_read_addr += 4;
    27b8:	f240 335c 	movw	r3, #860	; 0x35c
    27bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27c0:	681b      	ldr	r3, [r3, #0]
    27c2:	f103 0204 	add.w	r2, r3, #4
    27c6:	f240 335c 	movw	r3, #860	; 0x35c
    27ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ce:	601a      	str	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
    27d0:	f240 335c 	movw	r3, #860	; 0x35c
    27d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d8:	681a      	ldr	r2, [r3, #0]
    27da:	f107 0308 	add.w	r3, r7, #8
    27de:	f04f 0078 	mov.w	r0, #120	; 0x78
    27e2:	4611      	mov	r1, r2
    27e4:	461a      	mov	r2, r3
    27e6:	f04f 0306 	mov.w	r3, #6
    27ea:	f001 ffd3 	bl	4794 <adf_read_from_memory>

	cmd_adf_data[1] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
    27ee:	7abb      	ldrb	r3, [r7, #10]
    27f0:	ea4f 6203 	mov.w	r2, r3, lsl #24
    27f4:	7afb      	ldrb	r3, [r7, #11]
    27f6:	ea4f 4303 	mov.w	r3, r3, lsl #16
    27fa:	ea42 0203 	orr.w	r2, r2, r3
    27fe:	7b3b      	ldrb	r3, [r7, #12]
    2800:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2804:	ea42 0203 	orr.w	r2, r2, r3
    2808:	7b7b      	ldrb	r3, [r7, #13]
    280a:	ea42 0303 	orr.w	r3, r2, r3
    280e:	461a      	mov	r2, r3
    2810:	f241 1350 	movw	r3, #4432	; 0x1150
    2814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2818:	605a      	str	r2, [r3, #4]


}
    281a:	f107 0710 	add.w	r7, r7, #16
    281e:	46bd      	mov	sp, r7
    2820:	bd80      	pop	{r7, pc}
    2822:	bf00      	nop

00002824 <exe_rtm>:

void exe_rtm(rx_cmd_t* rcv_cmd){
    2824:	b480      	push	{r7}
    2826:	b085      	sub	sp, #20
    2828:	af00      	add	r7, sp, #0
    282a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
    282c:	f04f 0300 	mov.w	r3, #0
    2830:	73fb      	strb	r3, [r7, #15]

	for(;i<16;i++){
    2832:	e00d      	b.n	2850 <exe_rtm+0x2c>
		RTM[i] = rcv_cmd->parameters[i];
    2834:	7bfa      	ldrb	r2, [r7, #15]
    2836:	7bf9      	ldrb	r1, [r7, #15]
    2838:	687b      	ldr	r3, [r7, #4]
    283a:	440b      	add	r3, r1
    283c:	7859      	ldrb	r1, [r3, #1]
    283e:	f241 03b0 	movw	r3, #4272	; 0x10b0
    2842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2846:	5499      	strb	r1, [r3, r2]
}

void exe_rtm(rx_cmd_t* rcv_cmd){
	uint8_t i = 0;

	for(;i<16;i++){
    2848:	7bfb      	ldrb	r3, [r7, #15]
    284a:	f103 0301 	add.w	r3, r3, #1
    284e:	73fb      	strb	r3, [r7, #15]
    2850:	7bfb      	ldrb	r3, [r7, #15]
    2852:	2b0f      	cmp	r3, #15
    2854:	d9ee      	bls.n	2834 <exe_rtm+0x10>
		RTM[i] = rcv_cmd->parameters[i];
	}

}
    2856:	f107 0714 	add.w	r7, r7, #20
    285a:	46bd      	mov	sp, r7
    285c:	bc80      	pop	{r7}
    285e:	4770      	bx	lr

00002860 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2860:	b480      	push	{r7}
    2862:	b083      	sub	sp, #12
    2864:	af00      	add	r7, sp, #0
    2866:	4603      	mov	r3, r0
    2868:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    286a:	f24e 1300 	movw	r3, #57600	; 0xe100
    286e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2872:	f997 2007 	ldrsb.w	r2, [r7, #7]
    2876:	ea4f 1252 	mov.w	r2, r2, lsr #5
    287a:	79f9      	ldrb	r1, [r7, #7]
    287c:	f001 011f 	and.w	r1, r1, #31
    2880:	f04f 0001 	mov.w	r0, #1
    2884:	fa00 f101 	lsl.w	r1, r0, r1
    2888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    288c:	f107 070c 	add.w	r7, r7, #12
    2890:	46bd      	mov	sp, r7
    2892:	bc80      	pop	{r7}
    2894:	4770      	bx	lr
    2896:	bf00      	nop

00002898 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    2898:	b480      	push	{r7}
    289a:	b083      	sub	sp, #12
    289c:	af00      	add	r7, sp, #0
    289e:	4603      	mov	r3, r0
    28a0:	6039      	str	r1, [r7, #0]
    28a2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
    28a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    28a8:	2b00      	cmp	r3, #0
    28aa:	da10      	bge.n	28ce <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    28ac:	f64e 5300 	movw	r3, #60672	; 0xed00
    28b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    28b4:	79fa      	ldrb	r2, [r7, #7]
    28b6:	f002 020f 	and.w	r2, r2, #15
    28ba:	f1a2 0104 	sub.w	r1, r2, #4
    28be:	683a      	ldr	r2, [r7, #0]
    28c0:	b2d2      	uxtb	r2, r2
    28c2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    28c6:	b2d2      	uxtb	r2, r2
    28c8:	440b      	add	r3, r1
    28ca:	761a      	strb	r2, [r3, #24]
    28cc:	e00d      	b.n	28ea <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    28ce:	f24e 1300 	movw	r3, #57600	; 0xe100
    28d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    28d6:	f997 1007 	ldrsb.w	r1, [r7, #7]
    28da:	683a      	ldr	r2, [r7, #0]
    28dc:	b2d2      	uxtb	r2, r2
    28de:	ea4f 1202 	mov.w	r2, r2, lsl #4
    28e2:	b2d2      	uxtb	r2, r2
    28e4:	440b      	add	r3, r1
    28e6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    28ea:	f107 070c 	add.w	r7, r7, #12
    28ee:	46bd      	mov	sp, r7
    28f0:	bc80      	pop	{r7}
    28f2:	4770      	bx	lr

000028f4 <GPIO1_IRQHandler>:
extern uint8_t cmd_rs485_succ_count;
extern uint8_t cmd_rs485_fail_count;
extern uint8_t store_in_sd_card;
extern timer_instance_t sd_timer;

void GPIO1_IRQHandler( void ){
    28f4:	b580      	push	{r7, lr}
    28f6:	b084      	sub	sp, #16
    28f8:	af00      	add	r7, sp, #0
    uint16_t a, i = 0;
    28fa:	f04f 0300 	mov.w	r3, #0
    28fe:	817b      	strh	r3, [r7, #10]
    a  = 1;
    2900:	f04f 0301 	mov.w	r3, #1
    2904:	813b      	strh	r3, [r7, #8]
    uint16_t buf[1];
    uint16_t r_addr, w_addr;
    buf[0] = 0xFF;
    2906:	f04f 03ff 	mov.w	r3, #255	; 0xff
    290a:	80bb      	strh	r3, [r7, #4]
//
		r_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
    290c:	f245 000c 	movw	r0, #20492	; 0x500c
    2910:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2914:	f002 fa8a 	bl	4e2c <HW_get_16bit_reg>
    2918:	4603      	mov	r3, r0
    291a:	81bb      	strh	r3, [r7, #12]
		w_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
    291c:	f245 0010 	movw	r0, #20496	; 0x5010
    2920:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2924:	f002 fa82 	bl	4e2c <HW_get_16bit_reg>
    2928:	4603      	mov	r3, r0
    292a:	81fb      	strh	r3, [r7, #14]

		//Start storing the packets in sd card

		store_in_sd_card = 1;
    292c:	f240 3354 	movw	r3, #852	; 0x354
    2930:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2934:	f04f 0201 	mov.w	r2, #1
    2938:	701a      	strb	r2, [r3, #0]


		MSS_GPIO_clear_irq(MSS_GPIO_1);
    293a:	f04f 0001 	mov.w	r0, #1
    293e:	f004 fd55 	bl	73ec <MSS_GPIO_clear_irq>
		return ;


    //Start storing in SD_CARD
    //Clear the interrupt after reading a 256 block packet
}
    2942:	f107 0710 	add.w	r7, r7, #16
    2946:	46bd      	mov	sp, r7
    2948:	bd80      	pop	{r7, pc}
    294a:	bf00      	nop

0000294c <GPIO3_IRQHandler>:

void GPIO3_IRQHandler(void){
    294c:	b590      	push	{r4, r7, lr}
    294e:	b08b      	sub	sp, #44	; 0x2c
    2950:	af00      	add	r7, sp, #0

//	uint8_t cmd[32];
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
    2952:	f04f 0300 	mov.w	r3, #0
    2956:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t cmd[32];
	for(;i<32;i++){
    295a:	e015      	b.n	2988 <GPIO3_IRQHandler+0x3c>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
    295c:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
    2960:	f24b 000c 	movw	r0, #45068	; 0xb00c
    2964:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2968:	f002 fa78 	bl	4e5c <HW_get_8bit_reg>
    296c:	4603      	mov	r3, r0
    296e:	461a      	mov	r2, r3
    2970:	f107 0128 	add.w	r1, r7, #40	; 0x28
    2974:	eb01 0304 	add.w	r3, r1, r4
    2978:	f803 2c24 	strb.w	r2, [r3, #-36]
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
	uint8_t cmd[32];
	for(;i<32;i++){
    297c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    2980:	f103 0301 	add.w	r3, r3, #1
    2984:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    2988:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    298c:	2b1f      	cmp	r3, #31
    298e:	d9e5      	bls.n	295c <GPIO3_IRQHandler+0x10>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	for(;i<32;i++){
    2990:	e015      	b.n	29be <GPIO3_IRQHandler+0x72>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
    2992:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
    2996:	f24b 000c 	movw	r0, #45068	; 0xb00c
    299a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    299e:	f002 fa5d 	bl	4e5c <HW_get_8bit_reg>
    29a2:	4603      	mov	r3, r0
    29a4:	461a      	mov	r2, r3
    29a6:	f107 0128 	add.w	r1, r7, #40	; 0x28
    29aa:	eb01 0304 	add.w	r3, r1, r4
    29ae:	f803 2c24 	strb.w	r2, [r3, #-36]
	uint8_t cmd[32];
	for(;i<32;i++){
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	for(;i<32;i++){
    29b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    29b6:	f103 0301 	add.w	r3, r3, #1
    29ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    29be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    29c2:	2b1f      	cmp	r3, #31
    29c4:	d9e5      	bls.n	2992 <GPIO3_IRQHandler+0x46>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	get_cmd(cmd, 0);
    29c6:	f107 0304 	add.w	r3, r7, #4
    29ca:	4618      	mov	r0, r3
    29cc:	f04f 0100 	mov.w	r1, #0
    29d0:	f7ff faee 	bl	1fb0 <get_cmd>
//	else{
//		cmd_rs485_fail_count++;
//	}


	MSS_GPIO_clear_irq( MSS_GPIO_3);
    29d4:	f04f 0003 	mov.w	r0, #3
    29d8:	f004 fd08 	bl	73ec <MSS_GPIO_clear_irq>

}
    29dc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    29e0:	46bd      	mov	sp, r7
    29e2:	bd90      	pop	{r4, r7, pc}

000029e4 <get_time_vector>:

void get_time_vector(uint8_t* time_vect){
    29e4:	b590      	push	{r4, r7, lr}
    29e6:	b085      	sub	sp, #20
    29e8:	af00      	add	r7, sp, #0
    29ea:	6078      	str	r0, [r7, #4]

	uint8_t i = 0;
    29ec:	f04f 0300 	mov.w	r3, #0
    29f0:	73fb      	strb	r3, [r7, #15]

	for(;i<32;i++){
    29f2:	e00f      	b.n	2a14 <get_time_vector+0x30>
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    29f4:	7bfa      	ldrb	r2, [r7, #15]
    29f6:	687b      	ldr	r3, [r7, #4]
    29f8:	eb02 0403 	add.w	r4, r2, r3
    29fc:	f24c 000c 	movw	r0, #49164	; 0xc00c
    2a00:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2a04:	f002 fa2a 	bl	4e5c <HW_get_8bit_reg>
    2a08:	4603      	mov	r3, r0
    2a0a:	7023      	strb	r3, [r4, #0]

void get_time_vector(uint8_t* time_vect){

	uint8_t i = 0;

	for(;i<32;i++){
    2a0c:	7bfb      	ldrb	r3, [r7, #15]
    2a0e:	f103 0301 	add.w	r3, r3, #1
    2a12:	73fb      	strb	r3, [r7, #15]
    2a14:	7bfb      	ldrb	r3, [r7, #15]
    2a16:	2b1f      	cmp	r3, #31
    2a18:	d9ec      	bls.n	29f4 <get_time_vector+0x10>
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
	 i=0;
    2a1a:	f04f 0300 	mov.w	r3, #0
    2a1e:	73fb      	strb	r3, [r7, #15]
	 for(;i<32;i++){
    2a20:	e00f      	b.n	2a42 <get_time_vector+0x5e>
		 time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    2a22:	7bfa      	ldrb	r2, [r7, #15]
    2a24:	687b      	ldr	r3, [r7, #4]
    2a26:	eb02 0403 	add.w	r4, r2, r3
    2a2a:	f24c 000c 	movw	r0, #49164	; 0xc00c
    2a2e:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2a32:	f002 fa13 	bl	4e5c <HW_get_8bit_reg>
    2a36:	4603      	mov	r3, r0
    2a38:	7023      	strb	r3, [r4, #0]

	for(;i<32;i++){
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
	 i=0;
	 for(;i<32;i++){
    2a3a:	7bfb      	ldrb	r3, [r7, #15]
    2a3c:	f103 0301 	add.w	r3, r3, #1
    2a40:	73fb      	strb	r3, [r7, #15]
    2a42:	7bfb      	ldrb	r3, [r7, #15]
    2a44:	2b1f      	cmp	r3, #31
    2a46:	d9ec      	bls.n	2a22 <get_time_vector+0x3e>
		 time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
}
    2a48:	f107 0714 	add.w	r7, r7, #20
    2a4c:	46bd      	mov	sp, r7
    2a4e:	bd90      	pop	{r4, r7, pc}

00002a50 <init_RS485_Controller>:


uint16_t init_RS485_Controller(){
    2a50:	b580      	push	{r7, lr}
    2a52:	b082      	sub	sp, #8
    2a54:	af00      	add	r7, sp, #0

    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    2a56:	f04f 0000 	mov.w	r0, #0
    2a5a:	f04f 0105 	mov.w	r1, #5
    2a5e:	f004 fc3f 	bl	72e0 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_8, MSS_GPIO_OUTPUT_MODE);
    2a62:	f04f 0008 	mov.w	r0, #8
    2a66:	f04f 0105 	mov.w	r1, #5
    2a6a:	f004 fc39 	bl	72e0 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 1);
    2a6e:	f04f 0000 	mov.w	r0, #0
    2a72:	f04f 0101 	mov.w	r1, #1
    2a76:	f004 fc51 	bl	731c <MSS_GPIO_set_output>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_POSITIVE);
    2a7a:	f04f 0001 	mov.w	r0, #1
    2a7e:	f04f 0142 	mov.w	r1, #66	; 0x42
    2a82:	f004 fc2d 	bl	72e0 <MSS_GPIO_config>
    MSS_GPIO_enable_irq(MSS_GPIO_1);
    2a86:	f04f 0001 	mov.w	r0, #1
    2a8a:	f004 fc7f 	bl	738c <MSS_GPIO_enable_irq>
    NVIC_EnableIRQ(GPIO1_IRQn);
    2a8e:	f04f 0033 	mov.w	r0, #51	; 0x33
    2a92:	f7ff fee5 	bl	2860 <NVIC_EnableIRQ>
    NVIC_SetPriority(GPIO1_IRQn, 255);
    2a96:	f04f 0033 	mov.w	r0, #51	; 0x33
    2a9a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    2a9e:	f7ff fefb 	bl	2898 <NVIC_SetPriority>

    MSS_GPIO_config(MSS_GPIO_3, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
    2aa2:	f04f 0003 	mov.w	r0, #3
    2aa6:	f04f 0162 	mov.w	r1, #98	; 0x62
    2aaa:	f004 fc19 	bl	72e0 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_3);
    2aae:	f04f 0003 	mov.w	r0, #3
    2ab2:	f004 fc6b 	bl	738c <MSS_GPIO_enable_irq>
	NVIC_EnableIRQ(GPIO3_IRQn);
    2ab6:	f04f 0035 	mov.w	r0, #53	; 0x35
    2aba:	f7ff fed1 	bl	2860 <NVIC_EnableIRQ>
	NVIC_SetPriority(GPIO3_IRQn, 253);
    2abe:	f04f 0035 	mov.w	r0, #53	; 0x35
    2ac2:	f04f 01fd 	mov.w	r1, #253	; 0xfd
    2ac6:	f7ff fee7 	bl	2898 <NVIC_SetPriority>
    uint16_t buf[1];
    uint16_t waddr, i;
    buf[0] = 0;
    2aca:	f04f 0300 	mov.w	r3, #0
    2ace:	803b      	strh	r3, [r7, #0]
    i = 0;
    2ad0:	f04f 0300 	mov.w	r3, #0
    2ad4:	80bb      	strh	r3, [r7, #4]
    uint8_t cont;

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_SLAVE_ADDR, (uint_fast8_t) SLAVE_ADDR);
    2ad6:	f245 0014 	movw	r0, #20500	; 0x5014
    2ada:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2ade:	f04f 010a 	mov.w	r1, #10
    2ae2:	f002 f9b9 	bl	4e58 <HW_set_8bit_reg>

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_CLKS_PER_BIT, (uint_fast8_t) CLKS_PER_BIT);
    2ae6:	f245 0018 	movw	r0, #20504	; 0x5018
    2aea:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2aee:	f04f 0119 	mov.w	r1, #25
    2af2:	f002 f9b1 	bl	4e58 <HW_set_8bit_reg>

    waddr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
    2af6:	f245 0010 	movw	r0, #20496	; 0x5010
    2afa:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2afe:	f002 f995 	bl	4e2c <HW_get_16bit_reg>
    2b02:	4603      	mov	r3, r0
    2b04:	807b      	strh	r3, [r7, #2]

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_NUM_BYTES, (uint_fast8_t) NUM_BYTES);
    2b06:	f245 0020 	movw	r0, #20512	; 0x5020
    2b0a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2b0e:	f04f 0120 	mov.w	r1, #32
    2b12:	f002 f9a1 	bl	4e58 <HW_set_8bit_reg>

    cont = HAL_get_8bit_reg(APB_READ_CMD_0, READ_CONST);
    2b16:	f24b 0008 	movw	r0, #45064	; 0xb008
    2b1a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2b1e:	f002 f99d 	bl	4e5c <HW_get_8bit_reg>
    2b22:	4603      	mov	r3, r0
    2b24:	71fb      	strb	r3, [r7, #7]
    cont = HAL_get_8bit_reg(APB_READ_CMD_0, READ_CONST);
    2b26:	f24b 0008 	movw	r0, #45064	; 0xb008
    2b2a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2b2e:	f002 f995 	bl	4e5c <HW_get_8bit_reg>
    2b32:	4603      	mov	r3, r0
    2b34:	71fb      	strb	r3, [r7, #7]
//	HAL_set_8bit_reg(RS_485_Controller_0, WRITE_CMD_ID, (uint_fast8_t) CMD_ID);
    HAL_set_8bit_reg(APB_READ_CMD_0, WRITE_PAY_ID, (uint_fast8_t) PAY_ID);
    2b36:	f24b 0010 	movw	r0, #45072	; 0xb010
    2b3a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2b3e:	f04f 0107 	mov.w	r1, #7
    2b42:	f002 f989 	bl	4e58 <HW_set_8bit_reg>

    buf[0] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_RADDR);
    2b46:	f24b 000c 	movw	r0, #45068	; 0xb00c
    2b4a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2b4e:	f002 f985 	bl	4e5c <HW_get_8bit_reg>
    2b52:	4603      	mov	r3, r0
    2b54:	803b      	strh	r3, [r7, #0]
	buf[0] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
    2b56:	f24c 000c 	movw	r0, #49164	; 0xc00c
    2b5a:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2b5e:	f002 f97d 	bl	4e5c <HW_get_8bit_reg>
    2b62:	4603      	mov	r3, r0
    2b64:	803b      	strh	r3, [r7, #0]
//    for(;i<1025;i++){
//
//        HAL_set_16bit_reg(RS_485_Controller_0, WRITE_SRAM, (uint_fast16_t) buf[0]);
//    }

    return waddr;
    2b66:	887b      	ldrh	r3, [r7, #2]
}
    2b68:	4618      	mov	r0, r3
    2b6a:	f107 0708 	add.w	r7, r7, #8
    2b6e:	46bd      	mov	sp, r7
    2b70:	bd80      	pop	{r7, pc}
    2b72:	bf00      	nop

00002b74 <vc_write>:
uint8_t config_reg;
i2c_status_t status;
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(uint8_t addr, uint8_t *tx, uint8_t tx_size) {
    2b74:	b580      	push	{r7, lr}
    2b76:	b086      	sub	sp, #24
    2b78:	af02      	add	r7, sp, #8
    2b7a:	60b9      	str	r1, [r7, #8]
    2b7c:	4613      	mov	r3, r2
    2b7e:	4602      	mov	r2, r0
    2b80:	73fa      	strb	r2, [r7, #15]
    2b82:	71fb      	strb	r3, [r7, #7]
     count = 0;
    2b84:	f241 4348 	movw	r3, #5192	; 0x1448
    2b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b8c:	f04f 0200 	mov.w	r2, #0
    2b90:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
    2b92:	e032      	b.n	2bfa <vc_write+0x86>
        I2C_write(VC_SENSOR_I2C,addr,tx,tx_size,I2C_RELEASE_BUS);
    2b94:	79fb      	ldrb	r3, [r7, #7]
    2b96:	7bfa      	ldrb	r2, [r7, #15]
    2b98:	f04f 0100 	mov.w	r1, #0
    2b9c:	9100      	str	r1, [sp, #0]
    2b9e:	f240 4030 	movw	r0, #1072	; 0x430
    2ba2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ba6:	4611      	mov	r1, r2
    2ba8:	68ba      	ldr	r2, [r7, #8]
    2baa:	f005 f901 	bl	7db0 <I2C_write>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
    2bae:	f240 4030 	movw	r0, #1072	; 0x430
    2bb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2bb6:	f04f 0100 	mov.w	r1, #0
    2bba:	f005 fa75 	bl	80a8 <I2C_wait_complete>
    2bbe:	4603      	mov	r3, r0
    2bc0:	461a      	mov	r2, r3
    2bc2:	f241 1374 	movw	r3, #4468	; 0x1174
    2bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bca:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
    2bcc:	f241 1374 	movw	r3, #4468	; 0x1174
    2bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd4:	781b      	ldrb	r3, [r3, #0]
    2bd6:	2b00      	cmp	r3, #0
    2bd8:	d102      	bne.n	2be0 <vc_write+0x6c>
            return 0;
    2bda:	f04f 0300 	mov.w	r3, #0
    2bde:	e018      	b.n	2c12 <vc_write+0x9e>
        }
        count++;
    2be0:	f241 4348 	movw	r3, #5192	; 0x1448
    2be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2be8:	781b      	ldrb	r3, [r3, #0]
    2bea:	f103 0301 	add.w	r3, r3, #1
    2bee:	b2da      	uxtb	r2, r3
    2bf0:	f241 4348 	movw	r3, #5192	; 0x1448
    2bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf8:	701a      	strb	r2, [r3, #0]
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(uint8_t addr, uint8_t *tx, uint8_t tx_size) {
     count = 0;
    while(count < 10) {
    2bfa:	f241 4348 	movw	r3, #5192	; 0x1448
    2bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c02:	781b      	ldrb	r3, [r3, #0]
    2c04:	2b09      	cmp	r3, #9
    2c06:	d9c5      	bls.n	2b94 <vc_write+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
    2c08:	f241 4348 	movw	r3, #5192	; 0x1448
    2c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c10:	781b      	ldrb	r3, [r3, #0]

}
    2c12:	4618      	mov	r0, r3
    2c14:	f107 0710 	add.w	r7, r7, #16
    2c18:	46bd      	mov	sp, r7
    2c1a:	bd80      	pop	{r7, pc}

00002c1c <vc_read>:

uint8_t vc_read(uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    2c1c:	b580      	push	{r7, lr}
    2c1e:	b086      	sub	sp, #24
    2c20:	af02      	add	r7, sp, #8
    2c22:	60b9      	str	r1, [r7, #8]
    2c24:	4613      	mov	r3, r2
    2c26:	4602      	mov	r2, r0
    2c28:	73fa      	strb	r2, [r7, #15]
    2c2a:	71fb      	strb	r3, [r7, #7]
    count = 0;
    2c2c:	f241 4348 	movw	r3, #5192	; 0x1448
    2c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c34:	f04f 0200 	mov.w	r2, #0
    2c38:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
    2c3a:	e032      	b.n	2ca2 <vc_read+0x86>
        I2C_read(VC_SENSOR_I2C,addr,rx,rx_size,I2C_RELEASE_BUS);
    2c3c:	79fb      	ldrb	r3, [r7, #7]
    2c3e:	7bfa      	ldrb	r2, [r7, #15]
    2c40:	f04f 0100 	mov.w	r1, #0
    2c44:	9100      	str	r1, [sp, #0]
    2c46:	f240 4030 	movw	r0, #1072	; 0x430
    2c4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c4e:	4611      	mov	r1, r2
    2c50:	68ba      	ldr	r2, [r7, #8]
    2c52:	f005 f91f 	bl	7e94 <I2C_read>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
    2c56:	f240 4030 	movw	r0, #1072	; 0x430
    2c5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c5e:	f04f 0100 	mov.w	r1, #0
    2c62:	f005 fa21 	bl	80a8 <I2C_wait_complete>
    2c66:	4603      	mov	r3, r0
    2c68:	461a      	mov	r2, r3
    2c6a:	f241 1374 	movw	r3, #4468	; 0x1174
    2c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c72:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
    2c74:	f241 1374 	movw	r3, #4468	; 0x1174
    2c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c7c:	781b      	ldrb	r3, [r3, #0]
    2c7e:	2b00      	cmp	r3, #0
    2c80:	d102      	bne.n	2c88 <vc_read+0x6c>
            return 0;
    2c82:	f04f 0300 	mov.w	r3, #0
    2c86:	e018      	b.n	2cba <vc_read+0x9e>
        }
        count++;
    2c88:	f241 4348 	movw	r3, #5192	; 0x1448
    2c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c90:	781b      	ldrb	r3, [r3, #0]
    2c92:	f103 0301 	add.w	r3, r3, #1
    2c96:	b2da      	uxtb	r2, r3
    2c98:	f241 4348 	movw	r3, #5192	; 0x1448
    2c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ca0:	701a      	strb	r2, [r3, #0]

}

uint8_t vc_read(uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    count = 0;
    while(count < 10) {
    2ca2:	f241 4348 	movw	r3, #5192	; 0x1448
    2ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2caa:	781b      	ldrb	r3, [r3, #0]
    2cac:	2b09      	cmp	r3, #9
    2cae:	d9c5      	bls.n	2c3c <vc_read+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
    2cb0:	f241 4348 	movw	r3, #5192	; 0x1448
    2cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cb8:	781b      	ldrb	r3, [r3, #0]

}
    2cba:	4618      	mov	r0, r3
    2cbc:	f107 0710 	add.w	r7, r7, #16
    2cc0:	46bd      	mov	sp, r7
    2cc2:	bd80      	pop	{r7, pc}

00002cc4 <vc_read_reg>:

uint8_t vc_read_reg(uint8_t vc_addr, uint8_t reg_addr,uint8_t *rx) {
    2cc4:	b580      	push	{r7, lr}
    2cc6:	b082      	sub	sp, #8
    2cc8:	af00      	add	r7, sp, #0
    2cca:	460b      	mov	r3, r1
    2ccc:	603a      	str	r2, [r7, #0]
    2cce:	4602      	mov	r2, r0
    2cd0:	71fa      	strb	r2, [r7, #7]
    2cd2:	71bb      	strb	r3, [r7, #6]
    if((vc_write(vc_addr,&reg_addr,sizeof(reg_addr))) >= 10) {
    2cd4:	79fa      	ldrb	r2, [r7, #7]
    2cd6:	f107 0306 	add.w	r3, r7, #6
    2cda:	4610      	mov	r0, r2
    2cdc:	4619      	mov	r1, r3
    2cde:	f04f 0201 	mov.w	r2, #1
    2ce2:	f7ff ff47 	bl	2b74 <vc_write>
    2ce6:	4603      	mov	r3, r0
    2ce8:	2b09      	cmp	r3, #9
    2cea:	d902      	bls.n	2cf2 <vc_read_reg+0x2e>
        return 1;
    2cec:	f04f 0301 	mov.w	r3, #1
    2cf0:	e00e      	b.n	2d10 <vc_read_reg+0x4c>
    }
    if((vc_read(vc_addr,(uint8_t*)rx,2)) >= 10) {
    2cf2:	79fb      	ldrb	r3, [r7, #7]
    2cf4:	4618      	mov	r0, r3
    2cf6:	6839      	ldr	r1, [r7, #0]
    2cf8:	f04f 0202 	mov.w	r2, #2
    2cfc:	f7ff ff8e 	bl	2c1c <vc_read>
    2d00:	4603      	mov	r3, r0
    2d02:	2b09      	cmp	r3, #9
    2d04:	d902      	bls.n	2d0c <vc_read_reg+0x48>
        return 1;
    2d06:	f04f 0301 	mov.w	r3, #1
    2d0a:	e001      	b.n	2d10 <vc_read_reg+0x4c>
    }

    return 0;
    2d0c:	f04f 0300 	mov.w	r3, #0
}
    2d10:	4618      	mov	r0, r3
    2d12:	f107 0708 	add.w	r7, r7, #8
    2d16:	46bd      	mov	sp, r7
    2d18:	bd80      	pop	{r7, pc}
    2d1a:	bf00      	nop

00002d1c <vc_init>:
    }

    return 0;
}

uint8_t vc_init(uint8_t addr) {
    2d1c:	b580      	push	{r7, lr}
    2d1e:	b082      	sub	sp, #8
    2d20:	af00      	add	r7, sp, #0
    2d22:	4603      	mov	r3, r0
    2d24:	71fb      	strb	r3, [r7, #7]

    init_command = VC_INIT_CMD;
    2d26:	f241 4340 	movw	r3, #5184	; 0x1440
    2d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d2e:	f247 0207 	movw	r2, #28679	; 0x7007
    2d32:	801a      	strh	r2, [r3, #0]
    config_reg = VC_CONFIG_REG;
    2d34:	f241 4349 	movw	r3, #5193	; 0x1449
    2d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d3c:	f04f 0200 	mov.w	r2, #0
    2d40:	701a      	strb	r2, [r3, #0]
    if(vc_write(addr,&config_reg,sizeof(config_reg)) >= 10) {
    2d42:	79fb      	ldrb	r3, [r7, #7]
    2d44:	4618      	mov	r0, r3
    2d46:	f241 4149 	movw	r1, #5193	; 0x1449
    2d4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2d4e:	f04f 0201 	mov.w	r2, #1
    2d52:	f7ff ff0f 	bl	2b74 <vc_write>
    2d56:	4603      	mov	r3, r0
    2d58:	2b09      	cmp	r3, #9
    2d5a:	d902      	bls.n	2d62 <vc_init+0x46>
        return 1;
    2d5c:	f04f 0301 	mov.w	r3, #1
    2d60:	e012      	b.n	2d88 <vc_init+0x6c>
    }
    if(vc_write(addr,(uint8_t*)(&init_command),sizeof(init_command)) >= 10) {
    2d62:	f241 4340 	movw	r3, #5184	; 0x1440
    2d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d6a:	79fa      	ldrb	r2, [r7, #7]
    2d6c:	4610      	mov	r0, r2
    2d6e:	4619      	mov	r1, r3
    2d70:	f04f 0202 	mov.w	r2, #2
    2d74:	f7ff fefe 	bl	2b74 <vc_write>
    2d78:	4603      	mov	r3, r0
    2d7a:	2b09      	cmp	r3, #9
    2d7c:	d902      	bls.n	2d84 <vc_init+0x68>
        return 1;
    2d7e:	f04f 0301 	mov.w	r3, #1
    2d82:	e001      	b.n	2d88 <vc_init+0x6c>
    }

    return 0;
    2d84:	f04f 0300 	mov.w	r3, #0
}
    2d88:	4618      	mov	r0, r3
    2d8a:	f107 0708 	add.w	r7, r7, #8
    2d8e:	46bd      	mov	sp, r7
    2d90:	bd80      	pop	{r7, pc}
    2d92:	bf00      	nop

00002d94 <read_bus_voltage>:

uint16_t read_bus_voltage(uint8_t addr, uint8_t chx,uint8_t *flag) {
    2d94:	b580      	push	{r7, lr}
    2d96:	b082      	sub	sp, #8
    2d98:	af00      	add	r7, sp, #0
    2d9a:	460b      	mov	r3, r1
    2d9c:	603a      	str	r2, [r7, #0]
    2d9e:	4602      	mov	r2, r0
    2da0:	71fa      	strb	r2, [r7, #7]
    2da2:	71bb      	strb	r3, [r7, #6]
    read[0] = 0;
    2da4:	f241 4344 	movw	r3, #5188	; 0x1444
    2da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dac:	f04f 0200 	mov.w	r2, #0
    2db0:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
    2db2:	f241 4344 	movw	r3, #5188	; 0x1444
    2db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dba:	f04f 0200 	mov.w	r2, #0
    2dbe:	705a      	strb	r2, [r3, #1]
    bvol = 0;
    2dc0:	f241 4346 	movw	r3, #5190	; 0x1446
    2dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dc8:	f04f 0200 	mov.w	r2, #0
    2dcc:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(addr,VC_BUSV_CHx(chx),read) == 0) {
    2dce:	79bb      	ldrb	r3, [r7, #6]
    2dd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2dd4:	b2db      	uxtb	r3, r3
    2dd6:	79fa      	ldrb	r2, [r7, #7]
    2dd8:	4610      	mov	r0, r2
    2dda:	4619      	mov	r1, r3
    2ddc:	f241 4244 	movw	r2, #5188	; 0x1444
    2de0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2de4:	f7ff ff6e 	bl	2cc4 <vc_read_reg>
    2de8:	4603      	mov	r3, r0
    2dea:	2b00      	cmp	r3, #0
    2dec:	d11a      	bne.n	2e24 <read_bus_voltage+0x90>
        bvol = read[0]<<8 | read[1];
    2dee:	f241 4344 	movw	r3, #5188	; 0x1444
    2df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2df6:	781b      	ldrb	r3, [r3, #0]
    2df8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2dfc:	b29a      	uxth	r2, r3
    2dfe:	f241 4344 	movw	r3, #5188	; 0x1444
    2e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e06:	785b      	ldrb	r3, [r3, #1]
    2e08:	ea42 0303 	orr.w	r3, r2, r3
    2e0c:	b29b      	uxth	r3, r3
    2e0e:	b29a      	uxth	r2, r3
    2e10:	f241 4346 	movw	r3, #5190	; 0x1446
    2e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e18:	801a      	strh	r2, [r3, #0]
        *flag = 0;
    2e1a:	683b      	ldr	r3, [r7, #0]
    2e1c:	f04f 0200 	mov.w	r2, #0
    2e20:	701a      	strb	r2, [r3, #0]
    2e22:	e00a      	b.n	2e3a <read_bus_voltage+0xa6>

    } else {
        *flag = 1;
    2e24:	683b      	ldr	r3, [r7, #0]
    2e26:	f04f 0201 	mov.w	r2, #1
    2e2a:	701a      	strb	r2, [r3, #0]
        bvol = 0;
    2e2c:	f241 4346 	movw	r3, #5190	; 0x1446
    2e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e34:	f04f 0200 	mov.w	r2, #0
    2e38:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
    2e3a:	f241 4346 	movw	r3, #5190	; 0x1446
    2e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e42:	881b      	ldrh	r3, [r3, #0]
}
    2e44:	4618      	mov	r0, r3
    2e46:	f107 0708 	add.w	r7, r7, #8
    2e4a:	46bd      	mov	sp, r7
    2e4c:	bd80      	pop	{r7, pc}
    2e4e:	bf00      	nop

00002e50 <read_shunt_voltage>:

uint16_t read_shunt_voltage(uint8_t addr, uint8_t chx,uint8_t *flag) {
    2e50:	b580      	push	{r7, lr}
    2e52:	b082      	sub	sp, #8
    2e54:	af00      	add	r7, sp, #0
    2e56:	460b      	mov	r3, r1
    2e58:	603a      	str	r2, [r7, #0]
    2e5a:	4602      	mov	r2, r0
    2e5c:	71fa      	strb	r2, [r7, #7]
    2e5e:	71bb      	strb	r3, [r7, #6]
    read[0] = 0;
    2e60:	f241 4344 	movw	r3, #5188	; 0x1444
    2e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e68:	f04f 0200 	mov.w	r2, #0
    2e6c:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
    2e6e:	f241 4344 	movw	r3, #5188	; 0x1444
    2e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e76:	f04f 0200 	mov.w	r2, #0
    2e7a:	705a      	strb	r2, [r3, #1]
    bvol = 0;
    2e7c:	f241 4346 	movw	r3, #5190	; 0x1446
    2e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e84:	f04f 0200 	mov.w	r2, #0
    2e88:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(addr,VC_SHUNTV_CHx(chx),read) == 0) {
    2e8a:	79bb      	ldrb	r3, [r7, #6]
    2e8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2e90:	b2db      	uxtb	r3, r3
    2e92:	f103 33ff 	add.w	r3, r3, #4294967295
    2e96:	b2db      	uxtb	r3, r3
    2e98:	79fa      	ldrb	r2, [r7, #7]
    2e9a:	4610      	mov	r0, r2
    2e9c:	4619      	mov	r1, r3
    2e9e:	f241 4244 	movw	r2, #5188	; 0x1444
    2ea2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2ea6:	f7ff ff0d 	bl	2cc4 <vc_read_reg>
    2eaa:	4603      	mov	r3, r0
    2eac:	2b00      	cmp	r3, #0
    2eae:	d11a      	bne.n	2ee6 <read_shunt_voltage+0x96>
        bvol = read[0]<<8 | read[1];
    2eb0:	f241 4344 	movw	r3, #5188	; 0x1444
    2eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eb8:	781b      	ldrb	r3, [r3, #0]
    2eba:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2ebe:	b29a      	uxth	r2, r3
    2ec0:	f241 4344 	movw	r3, #5188	; 0x1444
    2ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ec8:	785b      	ldrb	r3, [r3, #1]
    2eca:	ea42 0303 	orr.w	r3, r2, r3
    2ece:	b29b      	uxth	r3, r3
    2ed0:	b29a      	uxth	r2, r3
    2ed2:	f241 4346 	movw	r3, #5190	; 0x1446
    2ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eda:	801a      	strh	r2, [r3, #0]
        *flag = 0;
    2edc:	683b      	ldr	r3, [r7, #0]
    2ede:	f04f 0200 	mov.w	r2, #0
    2ee2:	701a      	strb	r2, [r3, #0]
    2ee4:	e00a      	b.n	2efc <read_shunt_voltage+0xac>
    } else {
        *flag = 1;
    2ee6:	683b      	ldr	r3, [r7, #0]
    2ee8:	f04f 0201 	mov.w	r2, #1
    2eec:	701a      	strb	r2, [r3, #0]
        bvol = 0;
    2eee:	f241 4346 	movw	r3, #5190	; 0x1446
    2ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ef6:	f04f 0200 	mov.w	r2, #0
    2efa:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
    2efc:	f241 4346 	movw	r3, #5190	; 0x1446
    2f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f04:	881b      	ldrh	r3, [r3, #0]
}
    2f06:	4618      	mov	r0, r3
    2f08:	f107 0708 	add.w	r7, r7, #8
    2f0c:	46bd      	mov	sp, r7
    2f0e:	bd80      	pop	{r7, pc}

00002f10 <ADC_Init>:
 *      Author: S-SPACE
 */

#include "ADC.h"

uint8_t ADC_Init(i2c_instance_t *i2c_chx,uint8_t address){
    2f10:	b580      	push	{r7, lr}
    2f12:	b088      	sub	sp, #32
    2f14:	af02      	add	r7, sp, #8
    2f16:	6078      	str	r0, [r7, #4]
    2f18:	460b      	mov	r3, r1
    2f1a:	70fb      	strb	r3, [r7, #3]
    i2c_status_t status;
    uint8_t channel = 0;
    2f1c:	f04f 0300 	mov.w	r3, #0
    2f20:	75bb      	strb	r3, [r7, #22]
    uint8_t return_value = 0;
    2f22:	f04f 0300 	mov.w	r3, #0
    2f26:	75fb      	strb	r3, [r7, #23]
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    2f28:	f649 42c0 	movw	r2, #40128	; 0x9cc0
    2f2c:	f2c0 0200 	movt	r2, #0
    2f30:	f107 0310 	add.w	r3, r7, #16
    2f34:	6812      	ldr	r2, [r2, #0]
    2f36:	4611      	mov	r1, r2
    2f38:	8019      	strh	r1, [r3, #0]
    2f3a:	f103 0302 	add.w	r3, r3, #2
    2f3e:	ea4f 4212 	mov.w	r2, r2, lsr #16
    2f42:	701a      	strb	r2, [r3, #0]
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    2f44:	f04f 0304 	mov.w	r3, #4
    2f48:	733b      	strb	r3, [r7, #12]
    2f4a:	f04f 0300 	mov.w	r3, #0
    2f4e:	737b      	strb	r3, [r7, #13]
    2f50:	f04f 0300 	mov.w	r3, #0
    2f54:	73bb      	strb	r3, [r7, #14]
    for(;channel <= 3;channel++) {
    2f56:	e049      	b.n	2fec <ADC_Init+0xdc>
        DATA_HIGH[0] = DATA_HIGH_REG(channel);
    2f58:	7dbb      	ldrb	r3, [r7, #22]
    2f5a:	461a      	mov	r2, r3
    2f5c:	ea4f 0242 	mov.w	r2, r2, lsl #1
    2f60:	4413      	add	r3, r2
    2f62:	b2db      	uxtb	r3, r3
    2f64:	f103 0305 	add.w	r3, r3, #5
    2f68:	b2db      	uxtb	r3, r3
    2f6a:	743b      	strb	r3, [r7, #16]
        DATA_LOW[0] = DATA_LOW_REG(channel);
    2f6c:	7dbb      	ldrb	r3, [r7, #22]
    2f6e:	461a      	mov	r2, r3
    2f70:	ea4f 0242 	mov.w	r2, r2, lsl #1
    2f74:	4413      	add	r3, r2
    2f76:	b2db      	uxtb	r3, r3
    2f78:	f103 0304 	add.w	r3, r3, #4
    2f7c:	b2db      	uxtb	r3, r3
    2f7e:	733b      	strb	r3, [r7, #12]
        I2C_write(i2c_chx,address,DATA_HIGH,3,I2C_RELEASE_BUS);
    2f80:	78fa      	ldrb	r2, [r7, #3]
    2f82:	f107 0310 	add.w	r3, r7, #16
    2f86:	f04f 0100 	mov.w	r1, #0
    2f8a:	9100      	str	r1, [sp, #0]
    2f8c:	6878      	ldr	r0, [r7, #4]
    2f8e:	4611      	mov	r1, r2
    2f90:	461a      	mov	r2, r3
    2f92:	f04f 0303 	mov.w	r3, #3
    2f96:	f004 ff0b 	bl	7db0 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    2f9a:	6878      	ldr	r0, [r7, #4]
    2f9c:	f04f 0100 	mov.w	r1, #0
    2fa0:	f005 f882 	bl	80a8 <I2C_wait_complete>
    2fa4:	4603      	mov	r3, r0
    2fa6:	757b      	strb	r3, [r7, #21]
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
    2fa8:	78fa      	ldrb	r2, [r7, #3]
    2faa:	f107 030c 	add.w	r3, r7, #12
    2fae:	f04f 0100 	mov.w	r1, #0
    2fb2:	9100      	str	r1, [sp, #0]
    2fb4:	6878      	ldr	r0, [r7, #4]
    2fb6:	4611      	mov	r1, r2
    2fb8:	461a      	mov	r2, r3
    2fba:	f04f 0303 	mov.w	r3, #3
    2fbe:	f004 fef7 	bl	7db0 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    2fc2:	6878      	ldr	r0, [r7, #4]
    2fc4:	f04f 0100 	mov.w	r1, #0
    2fc8:	f005 f86e 	bl	80a8 <I2C_wait_complete>
    2fcc:	4603      	mov	r3, r0
    2fce:	757b      	strb	r3, [r7, #21]
        return_value |= (status << channel);
    2fd0:	7d7a      	ldrb	r2, [r7, #21]
    2fd2:	7dbb      	ldrb	r3, [r7, #22]
    2fd4:	fa02 f303 	lsl.w	r3, r2, r3
    2fd8:	b2da      	uxtb	r2, r3
    2fda:	7dfb      	ldrb	r3, [r7, #23]
    2fdc:	ea42 0303 	orr.w	r3, r2, r3
    2fe0:	b2db      	uxtb	r3, r3
    2fe2:	75fb      	strb	r3, [r7, #23]
    uint8_t channel = 0;
    uint8_t return_value = 0;
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    for(;channel <= 3;channel++) {
    2fe4:	7dbb      	ldrb	r3, [r7, #22]
    2fe6:	f103 0301 	add.w	r3, r3, #1
    2fea:	75bb      	strb	r3, [r7, #22]
    2fec:	7dbb      	ldrb	r3, [r7, #22]
    2fee:	2b03      	cmp	r3, #3
    2ff0:	d9b2      	bls.n	2f58 <ADC_Init+0x48>
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
        return_value |= (status << channel);
    }

    return return_value;
    2ff2:	7dfb      	ldrb	r3, [r7, #23]
}
    2ff4:	4618      	mov	r0, r3
    2ff6:	f107 0718 	add.w	r7, r7, #24
    2ffa:	46bd      	mov	sp, r7
    2ffc:	bd80      	pop	{r7, pc}
    2ffe:	bf00      	nop

00003000 <get_ADC_value>:

uint16_t get_ADC_value(i2c_instance_t *i2c_chx,uint8_t address,uint8_t chx,uint8_t *flag) {
    3000:	b580      	push	{r7, lr}
    3002:	b08c      	sub	sp, #48	; 0x30
    3004:	af04      	add	r7, sp, #16
    3006:	60f8      	str	r0, [r7, #12]
    3008:	607b      	str	r3, [r7, #4]
    300a:	460b      	mov	r3, r1
    300c:	72fb      	strb	r3, [r7, #11]
    300e:	4613      	mov	r3, r2
    3010:	72bb      	strb	r3, [r7, #10]
    uint8_t adc_read_value[2];
    uint8_t ch_read[] = {chx};
    3012:	7abb      	ldrb	r3, [r7, #10]
    3014:	753b      	strb	r3, [r7, #20]
    ch_read[0] |= 0x8;
    3016:	7d3b      	ldrb	r3, [r7, #20]
    3018:	f043 0308 	orr.w	r3, r3, #8
    301c:	b2db      	uxtb	r3, r3
    301e:	753b      	strb	r3, [r7, #20]
    ch_read[0] = ch_read[0] << 4;
    3020:	7d3b      	ldrb	r3, [r7, #20]
    3022:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3026:	b2db      	uxtb	r3, r3
    3028:	753b      	strb	r3, [r7, #20]
    uint8_t status;
    uint16_t voltage;
    I2C_write_read(i2c_chx,address,ch_read,1,adc_read_value,2,I2C_RELEASE_BUS);
    302a:	7afa      	ldrb	r2, [r7, #11]
    302c:	f107 0314 	add.w	r3, r7, #20
    3030:	f107 0118 	add.w	r1, r7, #24
    3034:	9100      	str	r1, [sp, #0]
    3036:	f04f 0102 	mov.w	r1, #2
    303a:	9101      	str	r1, [sp, #4]
    303c:	f04f 0100 	mov.w	r1, #0
    3040:	9102      	str	r1, [sp, #8]
    3042:	68f8      	ldr	r0, [r7, #12]
    3044:	4611      	mov	r1, r2
    3046:	461a      	mov	r2, r3
    3048:	f04f 0301 	mov.w	r3, #1
    304c:	f004 ff94 	bl	7f78 <I2C_write_read>
    status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
    3050:	68f8      	ldr	r0, [r7, #12]
    3052:	f04f 0100 	mov.w	r1, #0
    3056:	f005 f827 	bl	80a8 <I2C_wait_complete>
    305a:	4603      	mov	r3, r0
    305c:	777b      	strb	r3, [r7, #29]
    if(status != 0) {
    305e:	7f7b      	ldrb	r3, [r7, #29]
    3060:	2b00      	cmp	r3, #0
    3062:	d004      	beq.n	306e <get_ADC_value+0x6e>
        *flag = 1;
    3064:	687b      	ldr	r3, [r7, #4]
    3066:	f04f 0201 	mov.w	r2, #1
    306a:	701a      	strb	r2, [r3, #0]
    306c:	e012      	b.n	3094 <get_ADC_value+0x94>
    } else {
        voltage = (adc_read_value[0] << 8 ) | adc_read_value[1];
    306e:	7e3b      	ldrb	r3, [r7, #24]
    3070:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3074:	b29a      	uxth	r2, r3
    3076:	7e7b      	ldrb	r3, [r7, #25]
    3078:	ea42 0303 	orr.w	r3, r2, r3
    307c:	b29b      	uxth	r3, r3
    307e:	83fb      	strh	r3, [r7, #30]
        voltage &= 0x0FFF;
    3080:	8bfb      	ldrh	r3, [r7, #30]
    3082:	ea4f 5303 	mov.w	r3, r3, lsl #20
    3086:	ea4f 5313 	mov.w	r3, r3, lsr #20
    308a:	83fb      	strh	r3, [r7, #30]
        *flag = 0;
    308c:	687b      	ldr	r3, [r7, #4]
    308e:	f04f 0200 	mov.w	r2, #0
    3092:	701a      	strb	r2, [r3, #0]
    }
    return voltage;
    3094:	8bfb      	ldrh	r3, [r7, #30]
}
    3096:	4618      	mov	r0, r3
    3098:	f107 0720 	add.w	r7, r7, #32
    309c:	46bd      	mov	sp, r7
    309e:	bd80      	pop	{r7, pc}

000030a0 <get_IMU_acc>:
#include <stdio.h>

#include <core_i2c.h>
#include "IMU.h"

uint8_t get_IMU_acc(uint16_t *a_x,uint16_t *a_y,uint16_t *a_z) {
    30a0:	b580      	push	{r7, lr}
    30a2:	b092      	sub	sp, #72	; 0x48
    30a4:	af04      	add	r7, sp, #16
    30a6:	60f8      	str	r0, [r7, #12]
    30a8:	60b9      	str	r1, [r7, #8]
    30aa:	607a      	str	r2, [r7, #4]
    uint8_t write_CTRL_REG6_XL[2] = {0x20,0x60};
    30ac:	f649 43c8 	movw	r3, #40136	; 0x9cc8
    30b0:	f2c0 0300 	movt	r3, #0
    30b4:	881b      	ldrh	r3, [r3, #0]
    30b6:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t read_ACC_out_X_L[] = {0x28};
    30b8:	f04f 0328 	mov.w	r3, #40	; 0x28
    30bc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    uint8_t read_ACC_out_Y_L[] = {0x2A};
    30c0:	f04f 032a 	mov.w	r3, #42	; 0x2a
    30c4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    uint8_t read_ACC_out_Z_L[] = {0x2C};
    30c8:	f04f 032c 	mov.w	r3, #44	; 0x2c
    30cc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    uint8_t read_ACC_out_X_H[] = {0x29};
    30d0:	f04f 0329 	mov.w	r3, #41	; 0x29
    30d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    uint8_t read_ACC_out_Y_H[] = {0x2B};
    30d8:	f04f 032b 	mov.w	r3, #43	; 0x2b
    30dc:	f887 3020 	strb.w	r3, [r7, #32]
    uint8_t read_ACC_out_Z_H[] = {0x2D};
    30e0:	f04f 032d 	mov.w	r3, #45	; 0x2d
    30e4:	773b      	strb	r3, [r7, #28]
    uint8_t rx_buffer[1],rx_buffer_2[1];
    uint8_t result = 0,status;
    30e6:	f04f 0300 	mov.w	r3, #0
    30ea:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,write_CTRL_REG6_XL,2,rx_buffer,
    30ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
    30f2:	f107 0218 	add.w	r2, r7, #24
    30f6:	9200      	str	r2, [sp, #0]
    30f8:	f04f 0201 	mov.w	r2, #1
    30fc:	9201      	str	r2, [sp, #4]
    30fe:	f04f 0200 	mov.w	r2, #0
    3102:	9202      	str	r2, [sp, #8]
    3104:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3108:	f2c2 0000 	movt	r0, #8192	; 0x2000
    310c:	f04f 016a 	mov.w	r1, #106	; 0x6a
    3110:	461a      	mov	r2, r3
    3112:	f04f 0302 	mov.w	r3, #2
    3116:	f004 ff2f 	bl	7f78 <I2C_write_read>
                    1,I2C_RELEASE_BUS);
    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    311a:	f240 50c0 	movw	r0, #1472	; 0x5c0
    311e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3122:	f04f 0100 	mov.w	r1, #0
    3126:	f004 ffbf 	bl	80a8 <I2C_wait_complete>
    312a:	4603      	mov	r3, r0
    312c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    3130:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3134:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3138:	4413      	add	r3, r2
    313a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_L,1,rx_buffer,
    313e:	f107 0328 	add.w	r3, r7, #40	; 0x28
    3142:	f107 0218 	add.w	r2, r7, #24
    3146:	9200      	str	r2, [sp, #0]
    3148:	f04f 0201 	mov.w	r2, #1
    314c:	9201      	str	r2, [sp, #4]
    314e:	f04f 0200 	mov.w	r2, #0
    3152:	9202      	str	r2, [sp, #8]
    3154:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3158:	f2c2 0000 	movt	r0, #8192	; 0x2000
    315c:	f04f 016a 	mov.w	r1, #106	; 0x6a
    3160:	461a      	mov	r2, r3
    3162:	f04f 0301 	mov.w	r3, #1
    3166:	f004 ff07 	bl	7f78 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    316a:	f240 50c0 	movw	r0, #1472	; 0x5c0
    316e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3172:	f04f 0100 	mov.w	r1, #0
    3176:	f004 ff97 	bl	80a8 <I2C_wait_complete>
    317a:	4603      	mov	r3, r0
    317c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    3180:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3184:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3188:	4413      	add	r3, r2
    318a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_H,1,rx_buffer_2,
    318e:	f107 031c 	add.w	r3, r7, #28
    3192:	f107 0214 	add.w	r2, r7, #20
    3196:	9200      	str	r2, [sp, #0]
    3198:	f04f 0201 	mov.w	r2, #1
    319c:	9201      	str	r2, [sp, #4]
    319e:	f04f 0200 	mov.w	r2, #0
    31a2:	9202      	str	r2, [sp, #8]
    31a4:	f240 50c0 	movw	r0, #1472	; 0x5c0
    31a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31ac:	f04f 016a 	mov.w	r1, #106	; 0x6a
    31b0:	461a      	mov	r2, r3
    31b2:	f04f 0301 	mov.w	r3, #1
    31b6:	f004 fedf 	bl	7f78 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    31ba:	f240 50c0 	movw	r0, #1472	; 0x5c0
    31be:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31c2:	f04f 0100 	mov.w	r1, #0
    31c6:	f004 ff6f 	bl	80a8 <I2C_wait_complete>
    31ca:	4603      	mov	r3, r0
    31cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    31d0:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    31d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    31d8:	4413      	add	r3, r2
    31da:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_z = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    31de:	7d3b      	ldrb	r3, [r7, #20]
    31e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    31e4:	b29a      	uxth	r2, r3
    31e6:	7e3b      	ldrb	r3, [r7, #24]
    31e8:	ea42 0303 	orr.w	r3, r2, r3
    31ec:	b29b      	uxth	r3, r3
    31ee:	b29a      	uxth	r2, r3
    31f0:	687b      	ldr	r3, [r7, #4]
    31f2:	801a      	strh	r2, [r3, #0]
    if((*a_z) > 32768) {
    31f4:	687b      	ldr	r3, [r7, #4]
    31f6:	881b      	ldrh	r3, [r3, #0]
    31f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    31fc:	d906      	bls.n	320c <get_IMU_acc+0x16c>
        *a_z = 65535-*a_z;
    31fe:	687b      	ldr	r3, [r7, #4]
    3200:	881b      	ldrh	r3, [r3, #0]
    3202:	ea6f 0303 	mvn.w	r3, r3
    3206:	b29a      	uxth	r2, r3
    3208:	687b      	ldr	r3, [r7, #4]
    320a:	801a      	strh	r2, [r3, #0]
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_L,1,rx_buffer,
    320c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    3210:	f107 0218 	add.w	r2, r7, #24
    3214:	9200      	str	r2, [sp, #0]
    3216:	f04f 0201 	mov.w	r2, #1
    321a:	9201      	str	r2, [sp, #4]
    321c:	f04f 0200 	mov.w	r2, #0
    3220:	9202      	str	r2, [sp, #8]
    3222:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3226:	f2c2 0000 	movt	r0, #8192	; 0x2000
    322a:	f04f 016a 	mov.w	r1, #106	; 0x6a
    322e:	461a      	mov	r2, r3
    3230:	f04f 0301 	mov.w	r3, #1
    3234:	f004 fea0 	bl	7f78 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3238:	f240 50c0 	movw	r0, #1472	; 0x5c0
    323c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3240:	f04f 0100 	mov.w	r1, #0
    3244:	f004 ff30 	bl	80a8 <I2C_wait_complete>
    3248:	4603      	mov	r3, r0
    324a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    324e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3252:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3256:	4413      	add	r3, r2
    3258:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_H,1,rx_buffer_2,
    325c:	f107 0320 	add.w	r3, r7, #32
    3260:	f107 0214 	add.w	r2, r7, #20
    3264:	9200      	str	r2, [sp, #0]
    3266:	f04f 0201 	mov.w	r2, #1
    326a:	9201      	str	r2, [sp, #4]
    326c:	f04f 0200 	mov.w	r2, #0
    3270:	9202      	str	r2, [sp, #8]
    3272:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3276:	f2c2 0000 	movt	r0, #8192	; 0x2000
    327a:	f04f 016a 	mov.w	r1, #106	; 0x6a
    327e:	461a      	mov	r2, r3
    3280:	f04f 0301 	mov.w	r3, #1
    3284:	f004 fe78 	bl	7f78 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3288:	f240 50c0 	movw	r0, #1472	; 0x5c0
    328c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3290:	f04f 0100 	mov.w	r1, #0
    3294:	f004 ff08 	bl	80a8 <I2C_wait_complete>
    3298:	4603      	mov	r3, r0
    329a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    329e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    32a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    32a6:	4413      	add	r3, r2
    32a8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_y = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    32ac:	7d3b      	ldrb	r3, [r7, #20]
    32ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
    32b2:	b29a      	uxth	r2, r3
    32b4:	7e3b      	ldrb	r3, [r7, #24]
    32b6:	ea42 0303 	orr.w	r3, r2, r3
    32ba:	b29b      	uxth	r3, r3
    32bc:	b29a      	uxth	r2, r3
    32be:	68bb      	ldr	r3, [r7, #8]
    32c0:	801a      	strh	r2, [r3, #0]
    if((*a_y) > 32768) {
    32c2:	68bb      	ldr	r3, [r7, #8]
    32c4:	881b      	ldrh	r3, [r3, #0]
    32c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    32ca:	d906      	bls.n	32da <get_IMU_acc+0x23a>
        *a_y = 65535-*a_y;
    32cc:	68bb      	ldr	r3, [r7, #8]
    32ce:	881b      	ldrh	r3, [r3, #0]
    32d0:	ea6f 0303 	mvn.w	r3, r3
    32d4:	b29a      	uxth	r2, r3
    32d6:	68bb      	ldr	r3, [r7, #8]
    32d8:	801a      	strh	r2, [r3, #0]
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_L,1,rx_buffer,
    32da:	f107 0330 	add.w	r3, r7, #48	; 0x30
    32de:	f107 0218 	add.w	r2, r7, #24
    32e2:	9200      	str	r2, [sp, #0]
    32e4:	f04f 0201 	mov.w	r2, #1
    32e8:	9201      	str	r2, [sp, #4]
    32ea:	f04f 0200 	mov.w	r2, #0
    32ee:	9202      	str	r2, [sp, #8]
    32f0:	f240 50c0 	movw	r0, #1472	; 0x5c0
    32f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32f8:	f04f 016a 	mov.w	r1, #106	; 0x6a
    32fc:	461a      	mov	r2, r3
    32fe:	f04f 0301 	mov.w	r3, #1
    3302:	f004 fe39 	bl	7f78 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3306:	f240 50c0 	movw	r0, #1472	; 0x5c0
    330a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    330e:	f04f 0100 	mov.w	r1, #0
    3312:	f004 fec9 	bl	80a8 <I2C_wait_complete>
    3316:	4603      	mov	r3, r0
    3318:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    331c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3320:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3324:	4413      	add	r3, r2
    3326:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_H,1,rx_buffer_2,
    332a:	f107 0324 	add.w	r3, r7, #36	; 0x24
    332e:	f107 0214 	add.w	r2, r7, #20
    3332:	9200      	str	r2, [sp, #0]
    3334:	f04f 0201 	mov.w	r2, #1
    3338:	9201      	str	r2, [sp, #4]
    333a:	f04f 0200 	mov.w	r2, #0
    333e:	9202      	str	r2, [sp, #8]
    3340:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3344:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3348:	f04f 016a 	mov.w	r1, #106	; 0x6a
    334c:	461a      	mov	r2, r3
    334e:	f04f 0301 	mov.w	r3, #1
    3352:	f004 fe11 	bl	7f78 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3356:	f240 50c0 	movw	r0, #1472	; 0x5c0
    335a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    335e:	f04f 0100 	mov.w	r1, #0
    3362:	f004 fea1 	bl	80a8 <I2C_wait_complete>
    3366:	4603      	mov	r3, r0
    3368:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
    336c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3370:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3374:	4413      	add	r3, r2
    3376:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_x = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    337a:	7d3b      	ldrb	r3, [r7, #20]
    337c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3380:	b29a      	uxth	r2, r3
    3382:	7e3b      	ldrb	r3, [r7, #24]
    3384:	ea42 0303 	orr.w	r3, r2, r3
    3388:	b29b      	uxth	r3, r3
    338a:	b29a      	uxth	r2, r3
    338c:	68fb      	ldr	r3, [r7, #12]
    338e:	801a      	strh	r2, [r3, #0]
    if((*a_x) > 32768) {
    3390:	68fb      	ldr	r3, [r7, #12]
    3392:	881b      	ldrh	r3, [r3, #0]
    3394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    3398:	d906      	bls.n	33a8 <get_IMU_acc+0x308>
        *a_x = 65535-*a_x;
    339a:	68fb      	ldr	r3, [r7, #12]
    339c:	881b      	ldrh	r3, [r3, #0]
    339e:	ea6f 0303 	mvn.w	r3, r3
    33a2:	b29a      	uxth	r2, r3
    33a4:	68fb      	ldr	r3, [r7, #12]
    33a6:	801a      	strh	r2, [r3, #0]
    }

    return status;
    33a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37

}
    33ac:	4618      	mov	r0, r3
    33ae:	f107 0738 	add.w	r7, r7, #56	; 0x38
    33b2:	46bd      	mov	sp, r7
    33b4:	bd80      	pop	{r7, pc}
    33b6:	bf00      	nop

000033b8 <get_IMU_gyro>:

uint8_t get_IMU_gyro(uint16_t *roll_rate, uint16_t *pitch_rate,uint16_t *yaw_rate) {
    33b8:	b580      	push	{r7, lr}
    33ba:	b092      	sub	sp, #72	; 0x48
    33bc:	af04      	add	r7, sp, #16
    33be:	60f8      	str	r0, [r7, #12]
    33c0:	60b9      	str	r1, [r7, #8]
    33c2:	607a      	str	r2, [r7, #4]

    uint8_t write_CTRL_REG1_G[2] = {0x10,0x6A};
    33c4:	f649 43c4 	movw	r3, #40132	; 0x9cc4
    33c8:	f2c0 0300 	movt	r3, #0
    33cc:	881b      	ldrh	r3, [r3, #0]
    33ce:	863b      	strh	r3, [r7, #48]	; 0x30
        uint8_t read_ACC_out_X_L[] = {0x18};
    33d0:	f04f 0318 	mov.w	r3, #24
    33d4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        uint8_t read_ACC_out_Y_L[] = {0x1A};
    33d8:	f04f 031a 	mov.w	r3, #26
    33dc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        uint8_t read_ACC_out_Z_L[] = {0x1C};
    33e0:	f04f 031c 	mov.w	r3, #28
    33e4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t read_ACC_out_X_H[] = {0x19};
    33e8:	f04f 0319 	mov.w	r3, #25
    33ec:	f887 3020 	strb.w	r3, [r7, #32]
        uint8_t read_ACC_out_Y_H[] = {0x1B};
    33f0:	f04f 031b 	mov.w	r3, #27
    33f4:	773b      	strb	r3, [r7, #28]
        uint8_t read_ACC_out_Z_H[] = {0x1D};
    33f6:	f04f 031d 	mov.w	r3, #29
    33fa:	763b      	strb	r3, [r7, #24]
        uint8_t IMU_slave_addr = 0x6a;
    33fc:	f04f 036a 	mov.w	r3, #106	; 0x6a
    3400:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
        uint8_t rx_buffer[1],rx_buffer_2[1];
        uint8_t result = 0,status;
    3404:	f04f 0300 	mov.w	r3, #0
    3408:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,write_CTRL_REG1_G,2,rx_buffer,
    340c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    3410:	f107 0330 	add.w	r3, r7, #48	; 0x30
    3414:	f107 0114 	add.w	r1, r7, #20
    3418:	9100      	str	r1, [sp, #0]
    341a:	f04f 0101 	mov.w	r1, #1
    341e:	9101      	str	r1, [sp, #4]
    3420:	f04f 0100 	mov.w	r1, #0
    3424:	9102      	str	r1, [sp, #8]
    3426:	f240 50c0 	movw	r0, #1472	; 0x5c0
    342a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    342e:	4611      	mov	r1, r2
    3430:	461a      	mov	r2, r3
    3432:	f04f 0302 	mov.w	r3, #2
    3436:	f004 fd9f 	bl	7f78 <I2C_write_read>
                        1,I2C_RELEASE_BUS);
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    343a:	f240 50c0 	movw	r0, #1472	; 0x5c0
    343e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3442:	f04f 0100 	mov.w	r1, #0
    3446:	f004 fe2f 	bl	80a8 <I2C_wait_complete>
    344a:	4603      	mov	r3, r0
    344c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    3450:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3454:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3458:	4413      	add	r3, r2
    345a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_L,1,rx_buffer,
    345e:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    3462:	f107 0324 	add.w	r3, r7, #36	; 0x24
    3466:	f107 0114 	add.w	r1, r7, #20
    346a:	9100      	str	r1, [sp, #0]
    346c:	f04f 0101 	mov.w	r1, #1
    3470:	9101      	str	r1, [sp, #4]
    3472:	f04f 0100 	mov.w	r1, #0
    3476:	9102      	str	r1, [sp, #8]
    3478:	f240 50c0 	movw	r0, #1472	; 0x5c0
    347c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3480:	4611      	mov	r1, r2
    3482:	461a      	mov	r2, r3
    3484:	f04f 0301 	mov.w	r3, #1
    3488:	f004 fd76 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    348c:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3490:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3494:	f04f 0100 	mov.w	r1, #0
    3498:	f004 fe06 	bl	80a8 <I2C_wait_complete>
    349c:	4603      	mov	r3, r0
    349e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    34a2:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    34a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    34aa:	4413      	add	r3, r2
    34ac:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_H,1,rx_buffer_2,
    34b0:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    34b4:	f107 0318 	add.w	r3, r7, #24
    34b8:	f107 0110 	add.w	r1, r7, #16
    34bc:	9100      	str	r1, [sp, #0]
    34be:	f04f 0101 	mov.w	r1, #1
    34c2:	9101      	str	r1, [sp, #4]
    34c4:	f04f 0100 	mov.w	r1, #0
    34c8:	9102      	str	r1, [sp, #8]
    34ca:	f240 50c0 	movw	r0, #1472	; 0x5c0
    34ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
    34d2:	4611      	mov	r1, r2
    34d4:	461a      	mov	r2, r3
    34d6:	f04f 0301 	mov.w	r3, #1
    34da:	f004 fd4d 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    34de:	f240 50c0 	movw	r0, #1472	; 0x5c0
    34e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    34e6:	f04f 0100 	mov.w	r1, #0
    34ea:	f004 fddd 	bl	80a8 <I2C_wait_complete>
    34ee:	4603      	mov	r3, r0
    34f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    34f4:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    34f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    34fc:	4413      	add	r3, r2
    34fe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *roll_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    3502:	7c3b      	ldrb	r3, [r7, #16]
    3504:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3508:	b29a      	uxth	r2, r3
    350a:	7d3b      	ldrb	r3, [r7, #20]
    350c:	ea42 0303 	orr.w	r3, r2, r3
    3510:	b29b      	uxth	r3, r3
    3512:	b29a      	uxth	r2, r3
    3514:	68fb      	ldr	r3, [r7, #12]
    3516:	801a      	strh	r2, [r3, #0]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_L,1,rx_buffer,
    3518:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    351c:	f107 0328 	add.w	r3, r7, #40	; 0x28
    3520:	f107 0114 	add.w	r1, r7, #20
    3524:	9100      	str	r1, [sp, #0]
    3526:	f04f 0101 	mov.w	r1, #1
    352a:	9101      	str	r1, [sp, #4]
    352c:	f04f 0100 	mov.w	r1, #0
    3530:	9102      	str	r1, [sp, #8]
    3532:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3536:	f2c2 0000 	movt	r0, #8192	; 0x2000
    353a:	4611      	mov	r1, r2
    353c:	461a      	mov	r2, r3
    353e:	f04f 0301 	mov.w	r3, #1
    3542:	f004 fd19 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3546:	f240 50c0 	movw	r0, #1472	; 0x5c0
    354a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    354e:	f04f 0100 	mov.w	r1, #0
    3552:	f004 fda9 	bl	80a8 <I2C_wait_complete>
    3556:	4603      	mov	r3, r0
    3558:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    355c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    3560:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3564:	4413      	add	r3, r2
    3566:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_H,1,rx_buffer_2,
    356a:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    356e:	f107 031c 	add.w	r3, r7, #28
    3572:	f107 0110 	add.w	r1, r7, #16
    3576:	9100      	str	r1, [sp, #0]
    3578:	f04f 0101 	mov.w	r1, #1
    357c:	9101      	str	r1, [sp, #4]
    357e:	f04f 0100 	mov.w	r1, #0
    3582:	9102      	str	r1, [sp, #8]
    3584:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3588:	f2c2 0000 	movt	r0, #8192	; 0x2000
    358c:	4611      	mov	r1, r2
    358e:	461a      	mov	r2, r3
    3590:	f04f 0301 	mov.w	r3, #1
    3594:	f004 fcf0 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3598:	f240 50c0 	movw	r0, #1472	; 0x5c0
    359c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35a0:	f04f 0100 	mov.w	r1, #0
    35a4:	f004 fd80 	bl	80a8 <I2C_wait_complete>
    35a8:	4603      	mov	r3, r0
    35aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    35ae:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    35b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    35b6:	4413      	add	r3, r2
    35b8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *pitch_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    35bc:	7c3b      	ldrb	r3, [r7, #16]
    35be:	ea4f 2303 	mov.w	r3, r3, lsl #8
    35c2:	b29a      	uxth	r2, r3
    35c4:	7d3b      	ldrb	r3, [r7, #20]
    35c6:	ea42 0303 	orr.w	r3, r2, r3
    35ca:	b29b      	uxth	r3, r3
    35cc:	b29a      	uxth	r2, r3
    35ce:	68bb      	ldr	r3, [r7, #8]
    35d0:	801a      	strh	r2, [r3, #0]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_L,1,rx_buffer,
    35d2:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    35d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    35da:	f107 0114 	add.w	r1, r7, #20
    35de:	9100      	str	r1, [sp, #0]
    35e0:	f04f 0101 	mov.w	r1, #1
    35e4:	9101      	str	r1, [sp, #4]
    35e6:	f04f 0100 	mov.w	r1, #0
    35ea:	9102      	str	r1, [sp, #8]
    35ec:	f240 50c0 	movw	r0, #1472	; 0x5c0
    35f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35f4:	4611      	mov	r1, r2
    35f6:	461a      	mov	r2, r3
    35f8:	f04f 0301 	mov.w	r3, #1
    35fc:	f004 fcbc 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3600:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3604:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3608:	f04f 0100 	mov.w	r1, #0
    360c:	f004 fd4c 	bl	80a8 <I2C_wait_complete>
    3610:	4603      	mov	r3, r0
    3612:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    3616:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    361a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    361e:	4413      	add	r3, r2
    3620:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_H,1,rx_buffer_2,
    3624:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
    3628:	f107 0320 	add.w	r3, r7, #32
    362c:	f107 0110 	add.w	r1, r7, #16
    3630:	9100      	str	r1, [sp, #0]
    3632:	f04f 0101 	mov.w	r1, #1
    3636:	9101      	str	r1, [sp, #4]
    3638:	f04f 0100 	mov.w	r1, #0
    363c:	9102      	str	r1, [sp, #8]
    363e:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3642:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3646:	4611      	mov	r1, r2
    3648:	461a      	mov	r2, r3
    364a:	f04f 0301 	mov.w	r3, #1
    364e:	f004 fc93 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3652:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3656:	f2c2 0000 	movt	r0, #8192	; 0x2000
    365a:	f04f 0100 	mov.w	r1, #0
    365e:	f004 fd23 	bl	80a8 <I2C_wait_complete>
    3662:	4603      	mov	r3, r0
    3664:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
    3668:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
    366c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    3670:	4413      	add	r3, r2
    3672:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *yaw_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
    3676:	7c3b      	ldrb	r3, [r7, #16]
    3678:	ea4f 2303 	mov.w	r3, r3, lsl #8
    367c:	b29a      	uxth	r2, r3
    367e:	7d3b      	ldrb	r3, [r7, #20]
    3680:	ea42 0303 	orr.w	r3, r2, r3
    3684:	b29b      	uxth	r3, r3
    3686:	b29a      	uxth	r2, r3
    3688:	687b      	ldr	r3, [r7, #4]
    368a:	801a      	strh	r2, [r3, #0]

        return status;
    368c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
    3690:	4618      	mov	r0, r3
    3692:	f107 0738 	add.w	r7, r7, #56	; 0x38
    3696:	46bd      	mov	sp, r7
    3698:	bd80      	pop	{r7, pc}
    369a:	bf00      	nop

0000369c <get_IMU_temp>:

uint8_t get_IMU_temp(uint16_t *temp) {
    369c:	b580      	push	{r7, lr}
    369e:	b08a      	sub	sp, #40	; 0x28
    36a0:	af04      	add	r7, sp, #16
    36a2:	6078      	str	r0, [r7, #4]

        uint8_t read_temp_L[] = {0x15};
    36a4:	f04f 0315 	mov.w	r3, #21
    36a8:	753b      	strb	r3, [r7, #20]
        uint8_t read_temp_H[] = {0x16};
    36aa:	f04f 0316 	mov.w	r3, #22
    36ae:	743b      	strb	r3, [r7, #16]
        uint8_t IMU_slave_addr = 0x6a;
    36b0:	f04f 036a 	mov.w	r3, #106	; 0x6a
    36b4:	75bb      	strb	r3, [r7, #22]
        uint8_t rx_buffer[1],rx_buffer_2[1];
        i2c_status_t status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_L,1,rx_buffer,
    36b6:	7dba      	ldrb	r2, [r7, #22]
    36b8:	f107 0314 	add.w	r3, r7, #20
    36bc:	f107 010c 	add.w	r1, r7, #12
    36c0:	9100      	str	r1, [sp, #0]
    36c2:	f04f 0101 	mov.w	r1, #1
    36c6:	9101      	str	r1, [sp, #4]
    36c8:	f04f 0100 	mov.w	r1, #0
    36cc:	9102      	str	r1, [sp, #8]
    36ce:	f240 50c0 	movw	r0, #1472	; 0x5c0
    36d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36d6:	4611      	mov	r1, r2
    36d8:	461a      	mov	r2, r3
    36da:	f04f 0301 	mov.w	r3, #1
    36de:	f004 fc4b 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    36e2:	f240 50c0 	movw	r0, #1472	; 0x5c0
    36e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36ea:	f04f 0100 	mov.w	r1, #0
    36ee:	f004 fcdb 	bl	80a8 <I2C_wait_complete>
    36f2:	4603      	mov	r3, r0
    36f4:	75fb      	strb	r3, [r7, #23]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_H,1,rx_buffer_2,
    36f6:	7dba      	ldrb	r2, [r7, #22]
    36f8:	f107 0310 	add.w	r3, r7, #16
    36fc:	f107 0108 	add.w	r1, r7, #8
    3700:	9100      	str	r1, [sp, #0]
    3702:	f04f 0101 	mov.w	r1, #1
    3706:	9101      	str	r1, [sp, #4]
    3708:	f04f 0100 	mov.w	r1, #0
    370c:	9102      	str	r1, [sp, #8]
    370e:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3712:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3716:	4611      	mov	r1, r2
    3718:	461a      	mov	r2, r3
    371a:	f04f 0301 	mov.w	r3, #1
    371e:	f004 fc2b 	bl	7f78 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
    3722:	f240 50c0 	movw	r0, #1472	; 0x5c0
    3726:	f2c2 0000 	movt	r0, #8192	; 0x2000
    372a:	f04f 0100 	mov.w	r1, #0
    372e:	f004 fcbb 	bl	80a8 <I2C_wait_complete>
    3732:	4603      	mov	r3, r0
    3734:	75fb      	strb	r3, [r7, #23]

        *temp = (rx_buffer[0]) | (rx_buffer_2[0] << 8);
    3736:	7b3b      	ldrb	r3, [r7, #12]
    3738:	461a      	mov	r2, r3
    373a:	7a3b      	ldrb	r3, [r7, #8]
    373c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3740:	b29b      	uxth	r3, r3
    3742:	ea42 0303 	orr.w	r3, r2, r3
    3746:	b29b      	uxth	r3, r3
    3748:	b29a      	uxth	r2, r3
    374a:	687b      	ldr	r3, [r7, #4]
    374c:	801a      	strh	r2, [r3, #0]

        return 0;
    374e:	f04f 0300 	mov.w	r3, #0

}
    3752:	4618      	mov	r0, r3
    3754:	f107 0718 	add.w	r7, r7, #24
    3758:	46bd      	mov	sp, r7
    375a:	bd80      	pop	{r7, pc}

0000375c <SD_Init>:
uint8_t CMD8[] = {0x48, 0x00, 0x00, 0x01, 0xAA, 0x87,0xff};
uint8_t CMD58[] = {0x7A,0x00,0x00,0x00,0x00,0xFD,0xFF};
uint8_t CMD55[] = {0x77, 0x00, 0x00, 0x00, 0x00, 0x65,0xff};	// last 0xff is use to give sd card buffer clock
uint8_t ACMD41[] = {0x69, 0x40, 0x00, 0x00, 0x00, 0xE5,0xff};
uint8_t CMD1[] = {0x41,0x00,0x00,0x00,0x00,0xF9,0xff};
uint8_t SD_Init() {
    375c:	b580      	push	{r7, lr}
    375e:	b086      	sub	sp, #24
    3760:	af02      	add	r7, sp, #8
	flag = 0;
    3762:	f241 434a 	movw	r3, #5194	; 0x144a
    3766:	f2c2 0300 	movt	r3, #8192	; 0x2000
    376a:	f04f 0200 	mov.w	r2, #0
    376e:	701a      	strb	r2, [r3, #0]
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
    3770:	f04f 000a 	mov.w	r0, #10
    3774:	f04f 0101 	mov.w	r1, #1
    3778:	f003 fdd0 	bl	731c <MSS_GPIO_set_output>
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    377c:	f04f 0300 	mov.w	r3, #0
    3780:	713b      	strb	r3, [r7, #4]
    3782:	f04f 0300 	mov.w	r3, #0
    3786:	717b      	strb	r3, [r7, #5]
    3788:	f04f 0300 	mov.w	r3, #0
    378c:	71bb      	strb	r3, [r7, #6]
    378e:	f04f 0300 	mov.w	r3, #0
    3792:	71fb      	strb	r3, [r7, #7]
    3794:	f04f 0300 	mov.w	r3, #0
    3798:	723b      	strb	r3, [r7, #8]

	uint32_t i = 0;
    379a:	f04f 0300 	mov.w	r3, #0
    379e:	60fb      	str	r3, [r7, #12]

	for(i =0; i<10; i++){
    37a0:	f04f 0300 	mov.w	r3, #0
    37a4:	60fb      	str	r3, [r7, #12]
    37a6:	e00b      	b.n	37c0 <SD_Init+0x64>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    37a8:	f241 40d4 	movw	r0, #5332	; 0x14d4
    37ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    37b0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    37b4:	f003 f930 	bl	6a18 <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};

	uint32_t i = 0;

	for(i =0; i<10; i++){
    37b8:	68fb      	ldr	r3, [r7, #12]
    37ba:	f103 0301 	add.w	r3, r3, #1
    37be:	60fb      	str	r3, [r7, #12]
    37c0:	68fb      	ldr	r3, [r7, #12]
    37c2:	2b09      	cmp	r3, #9
    37c4:	d9f0      	bls.n	37a8 <SD_Init+0x4c>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
	}

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    37c6:	f241 40d4 	movw	r0, #5332	; 0x14d4
    37ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    37ce:	f04f 0100 	mov.w	r1, #0
    37d2:	f003 f855 	bl	6880 <MSS_SPI_set_slave_select>
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
    37d6:	f107 0304 	add.w	r3, r7, #4
    37da:	f04f 0201 	mov.w	r2, #1
    37de:	9200      	str	r2, [sp, #0]
    37e0:	f241 40d4 	movw	r0, #5332	; 0x14d4
    37e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    37e8:	f240 0104 	movw	r1, #4
    37ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
    37f0:	f04f 0207 	mov.w	r2, #7
    37f4:	f003 f970 	bl	6ad8 <MSS_SPI_transfer_block>
		i++;
    37f8:	68fb      	ldr	r3, [r7, #12]
    37fa:	f103 0301 	add.w	r3, r3, #1
    37fe:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[0] == 1) {
    3800:	793b      	ldrb	r3, [r7, #4]
    3802:	2b01      	cmp	r3, #1
    3804:	d006      	beq.n	3814 <SD_Init+0xb8>
			break;
		}
	} while(rx_buffer[0] != 1 && i < 255);
    3806:	793b      	ldrb	r3, [r7, #4]
    3808:	2b01      	cmp	r3, #1
    380a:	d004      	beq.n	3816 <SD_Init+0xba>
    380c:	68fb      	ldr	r3, [r7, #12]
    380e:	2bfe      	cmp	r3, #254	; 0xfe
    3810:	d9e1      	bls.n	37d6 <SD_Init+0x7a>
    3812:	e000      	b.n	3816 <SD_Init+0xba>
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
		i++;
		if(rx_buffer[0] == 1) {
			break;
    3814:	bf00      	nop
		}
	} while(rx_buffer[0] != 1 && i < 255);


	i = 0;
    3816:	f04f 0300 	mov.w	r3, #0
    381a:	60fb      	str	r3, [r7, #12]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    381c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3820:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3824:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3828:	f003 f8f6 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    382c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3830:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3834:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3838:	f003 f8ee 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD8, 7, rx_buffer, 5);
    383c:	f107 0304 	add.w	r3, r7, #4
    3840:	f04f 0205 	mov.w	r2, #5
    3844:	9200      	str	r2, [sp, #0]
    3846:	f241 40d4 	movw	r0, #5332	; 0x14d4
    384a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    384e:	f240 010c 	movw	r1, #12
    3852:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3856:	f04f 0207 	mov.w	r2, #7
    385a:	f003 f93d 	bl	6ad8 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    385e:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3862:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3866:	f04f 01ff 	mov.w	r1, #255	; 0xff
    386a:	f003 f8d5 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    386e:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3872:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3876:	f04f 01ff 	mov.w	r1, #255	; 0xff
    387a:	f003 f8cd 	bl	6a18 <MSS_SPI_transfer_frame>

		i++;
    387e:	68fb      	ldr	r3, [r7, #12]
    3880:	f103 0301 	add.w	r3, r3, #1
    3884:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[4] == 0xaa && rx_buffer[3] == 0x01 && rx_buffer[2] == 0x00 && rx_buffer[1] == 0x00) {
    3886:	7a3b      	ldrb	r3, [r7, #8]
    3888:	2baa      	cmp	r3, #170	; 0xaa
    388a:	d110      	bne.n	38ae <SD_Init+0x152>
    388c:	79fb      	ldrb	r3, [r7, #7]
    388e:	2b01      	cmp	r3, #1
    3890:	d10d      	bne.n	38ae <SD_Init+0x152>
    3892:	79bb      	ldrb	r3, [r7, #6]
    3894:	2b00      	cmp	r3, #0
    3896:	d10a      	bne.n	38ae <SD_Init+0x152>
    3898:	797b      	ldrb	r3, [r7, #5]
    389a:	2b00      	cmp	r3, #0
    389c:	d107      	bne.n	38ae <SD_Init+0x152>
			flag =  1;
    389e:	f241 434a 	movw	r3, #5194	; 0x144a
    38a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38a6:	f04f 0201 	mov.w	r2, #1
    38aa:	701a      	strb	r2, [r3, #0]
			break;
    38ac:	e002      	b.n	38b4 <SD_Init+0x158>
		}

	} while( i < 255);
    38ae:	68fb      	ldr	r3, [r7, #12]
    38b0:	2bfe      	cmp	r3, #254	; 0xfe
    38b2:	d9b3      	bls.n	381c <SD_Init+0xc0>
	if(i >= 255) {
    38b4:	68fb      	ldr	r3, [r7, #12]
    38b6:	2bfe      	cmp	r3, #254	; 0xfe
    38b8:	d90a      	bls.n	38d0 <SD_Init+0x174>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    38ba:	f241 40d4 	movw	r0, #5332	; 0x14d4
    38be:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38c2:	f04f 0100 	mov.w	r1, #0
    38c6:	f003 f85f 	bl	6988 <MSS_SPI_clear_slave_select>
		return 1;
    38ca:	f04f 0301 	mov.w	r3, #1
    38ce:	e17e      	b.n	3bce <SD_Init+0x472>
	}


	rx_buffer[0] = 0x00;
    38d0:	f04f 0300 	mov.w	r3, #0
    38d4:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    38d6:	f04f 0300 	mov.w	r3, #0
    38da:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    38dc:	f04f 0300 	mov.w	r3, #0
    38e0:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    38e2:	f04f 0300 	mov.w	r3, #0
    38e6:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    38e8:	f04f 0300 	mov.w	r3, #0
    38ec:	723b      	strb	r3, [r7, #8]
	i = 0;
    38ee:	f04f 0300 	mov.w	r3, #0
    38f2:	60fb      	str	r3, [r7, #12]
	flag = 0;
    38f4:	f241 434a 	movw	r3, #5194	; 0x144a
    38f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38fc:	f04f 0200 	mov.w	r2, #0
    3900:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3902:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3906:	f2c2 0000 	movt	r0, #8192	; 0x2000
    390a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    390e:	f003 f883 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3912:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3916:	f2c2 0000 	movt	r0, #8192	; 0x2000
    391a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    391e:	f003 f87b 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
    3922:	f107 0304 	add.w	r3, r7, #4
    3926:	f04f 0205 	mov.w	r2, #5
    392a:	9200      	str	r2, [sp, #0]
    392c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3930:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3934:	f240 0114 	movw	r1, #20
    3938:	f2c2 0100 	movt	r1, #8192	; 0x2000
    393c:	f04f 0207 	mov.w	r2, #7
    3940:	f003 f8ca 	bl	6ad8 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3944:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3948:	f2c2 0000 	movt	r0, #8192	; 0x2000
    394c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3950:	f003 f862 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3954:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3958:	f2c2 0000 	movt	r0, #8192	; 0x2000
    395c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3960:	f003 f85a 	bl	6a18 <MSS_SPI_transfer_frame>

		i++;
    3964:	68fb      	ldr	r3, [r7, #12]
    3966:	f103 0301 	add.w	r3, r3, #1
    396a:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
    396c:	79fb      	ldrb	r3, [r7, #7]
    396e:	2b80      	cmp	r3, #128	; 0x80
    3970:	d10a      	bne.n	3988 <SD_Init+0x22c>
    3972:	79bb      	ldrb	r3, [r7, #6]
    3974:	2bff      	cmp	r3, #255	; 0xff
    3976:	d107      	bne.n	3988 <SD_Init+0x22c>
			flag = 1;
    3978:	f241 434a 	movw	r3, #5194	; 0x144a
    397c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3980:	f04f 0201 	mov.w	r2, #1
    3984:	701a      	strb	r2, [r3, #0]
			break;
    3986:	e002      	b.n	398e <SD_Init+0x232>
		}

	} while( i < 255);
    3988:	68fb      	ldr	r3, [r7, #12]
    398a:	2bfe      	cmp	r3, #254	; 0xfe
    398c:	d9b9      	bls.n	3902 <SD_Init+0x1a6>
	if(i >= 255) {
    398e:	68fb      	ldr	r3, [r7, #12]
    3990:	2bfe      	cmp	r3, #254	; 0xfe
    3992:	d90a      	bls.n	39aa <SD_Init+0x24e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3994:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3998:	f2c2 0000 	movt	r0, #8192	; 0x2000
    399c:	f04f 0100 	mov.w	r1, #0
    39a0:	f002 fff2 	bl	6988 <MSS_SPI_clear_slave_select>
		return 1;
    39a4:	f04f 0301 	mov.w	r3, #1
    39a8:	e111      	b.n	3bce <SD_Init+0x472>
	}



	rx_buffer[0] = 0x00;
    39aa:	f04f 0300 	mov.w	r3, #0
    39ae:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    39b0:	f04f 0300 	mov.w	r3, #0
    39b4:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    39b6:	f04f 0300 	mov.w	r3, #0
    39ba:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    39bc:	f04f 0300 	mov.w	r3, #0
    39c0:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    39c2:	f04f 0300 	mov.w	r3, #0
    39c6:	723b      	strb	r3, [r7, #8]
	i = 0;
    39c8:	f04f 0300 	mov.w	r3, #0
    39cc:	60fb      	str	r3, [r7, #12]
	flag = 0;
    39ce:	f241 434a 	movw	r3, #5194	; 0x144a
    39d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39d6:	f04f 0200 	mov.w	r2, #0
    39da:	701a      	strb	r2, [r3, #0]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    39dc:	f241 40d4 	movw	r0, #5332	; 0x14d4
    39e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39e4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    39e8:	f003 f816 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    39ec:	f241 40d4 	movw	r0, #5332	; 0x14d4
    39f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    39f4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    39f8:	f003 f80e 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD55, 7, rx_buffer, 1);
    39fc:	f107 0304 	add.w	r3, r7, #4
    3a00:	f04f 0201 	mov.w	r2, #1
    3a04:	9200      	str	r2, [sp, #0]
    3a06:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3a0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3a0e:	f240 011c 	movw	r1, #28
    3a12:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3a16:	f04f 0207 	mov.w	r2, #7
    3a1a:	f003 f85d 	bl	6ad8 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3a1e:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3a22:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3a26:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3a2a:	f002 fff5 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, ACMD41, 7, rx_buffer, 1);
    3a2e:	f107 0304 	add.w	r3, r7, #4
    3a32:	f04f 0201 	mov.w	r2, #1
    3a36:	9200      	str	r2, [sp, #0]
    3a38:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3a3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3a40:	f240 0124 	movw	r1, #36	; 0x24
    3a44:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3a48:	f04f 0207 	mov.w	r2, #7
    3a4c:	f003 f844 	bl	6ad8 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3a50:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3a54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3a58:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3a5c:	f002 ffdc 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3a60:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3a64:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3a68:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3a6c:	f002 ffd4 	bl	6a18 <MSS_SPI_transfer_frame>

		i++;
    3a70:	68fb      	ldr	r3, [r7, #12]
    3a72:	f103 0301 	add.w	r3, r3, #1
    3a76:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[0] == 0x00) {
    3a78:	793b      	ldrb	r3, [r7, #4]
    3a7a:	2b00      	cmp	r3, #0
    3a7c:	d107      	bne.n	3a8e <SD_Init+0x332>
			flag = 1;
    3a7e:	f241 434a 	movw	r3, #5194	; 0x144a
    3a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a86:	f04f 0201 	mov.w	r2, #1
    3a8a:	701a      	strb	r2, [r3, #0]
			break;
    3a8c:	e004      	b.n	3a98 <SD_Init+0x33c>
		}


	} while( i <2550);
    3a8e:	68fa      	ldr	r2, [r7, #12]
    3a90:	f640 13f5 	movw	r3, #2549	; 0x9f5
    3a94:	429a      	cmp	r2, r3
    3a96:	d9a1      	bls.n	39dc <SD_Init+0x280>
	if(flag == 0) {
    3a98:	f241 434a 	movw	r3, #5194	; 0x144a
    3a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3aa0:	781b      	ldrb	r3, [r3, #0]
    3aa2:	2b00      	cmp	r3, #0
    3aa4:	d10a      	bne.n	3abc <SD_Init+0x360>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3aa6:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3aaa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3aae:	f04f 0100 	mov.w	r1, #0
    3ab2:	f002 ff69 	bl	6988 <MSS_SPI_clear_slave_select>
		return 1;
    3ab6:	f04f 0301 	mov.w	r3, #1
    3aba:	e088      	b.n	3bce <SD_Init+0x472>
	}

	rx_buffer[0] = 0x00;
    3abc:	f04f 0300 	mov.w	r3, #0
    3ac0:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
    3ac2:	f04f 0300 	mov.w	r3, #0
    3ac6:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
    3ac8:	f04f 0300 	mov.w	r3, #0
    3acc:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
    3ace:	f04f 0300 	mov.w	r3, #0
    3ad2:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
    3ad4:	f04f 0300 	mov.w	r3, #0
    3ad8:	723b      	strb	r3, [r7, #8]
	i = 0;
    3ada:	f04f 0300 	mov.w	r3, #0
    3ade:	60fb      	str	r3, [r7, #12]
	flag = 0;
    3ae0:	f241 434a 	movw	r3, #5194	; 0x144a
    3ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ae8:	f04f 0200 	mov.w	r2, #0
    3aec:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3aee:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3af2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3af6:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3afa:	f002 ff8d 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3afe:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3b02:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b06:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3b0a:	f002 ff85 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
    3b0e:	f107 0304 	add.w	r3, r7, #4
    3b12:	f04f 0205 	mov.w	r2, #5
    3b16:	9200      	str	r2, [sp, #0]
    3b18:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3b1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b20:	f240 0114 	movw	r1, #20
    3b24:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3b28:	f04f 0207 	mov.w	r2, #7
    3b2c:	f002 ffd4 	bl	6ad8 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3b30:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3b34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b38:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3b3c:	f002 ff6c 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3b40:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3b44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b48:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3b4c:	f002 ff64 	bl	6a18 <MSS_SPI_transfer_frame>

		i++;
    3b50:	68fb      	ldr	r3, [r7, #12]
    3b52:	f103 0301 	add.w	r3, r3, #1
    3b56:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
    3b58:	79fb      	ldrb	r3, [r7, #7]
    3b5a:	2b80      	cmp	r3, #128	; 0x80
    3b5c:	d10a      	bne.n	3b74 <SD_Init+0x418>
    3b5e:	79bb      	ldrb	r3, [r7, #6]
    3b60:	2bff      	cmp	r3, #255	; 0xff
    3b62:	d107      	bne.n	3b74 <SD_Init+0x418>
			flag = 1;
    3b64:	f241 434a 	movw	r3, #5194	; 0x144a
    3b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b6c:	f04f 0201 	mov.w	r2, #1
    3b70:	701a      	strb	r2, [r3, #0]
			break;
    3b72:	e002      	b.n	3b7a <SD_Init+0x41e>
		}

	} while( i < 255);
    3b74:	68fb      	ldr	r3, [r7, #12]
    3b76:	2bfe      	cmp	r3, #254	; 0xfe
    3b78:	d9b9      	bls.n	3aee <SD_Init+0x392>

	if(i >= 255) {
    3b7a:	68fb      	ldr	r3, [r7, #12]
    3b7c:	2bfe      	cmp	r3, #254	; 0xfe
    3b7e:	d90a      	bls.n	3b96 <SD_Init+0x43a>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3b80:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3b84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b88:	f04f 0100 	mov.w	r1, #0
    3b8c:	f002 fefc 	bl	6988 <MSS_SPI_clear_slave_select>
		return 1;
    3b90:	f04f 0301 	mov.w	r3, #1
    3b94:	e01b      	b.n	3bce <SD_Init+0x472>
	}

	if(flag == 1) {
    3b96:	f241 434a 	movw	r3, #5194	; 0x144a
    3b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b9e:	781b      	ldrb	r3, [r3, #0]
    3ba0:	2b01      	cmp	r3, #1
    3ba2:	d10a      	bne.n	3bba <SD_Init+0x45e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3ba4:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3ba8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3bac:	f04f 0100 	mov.w	r1, #0
    3bb0:	f002 feea 	bl	6988 <MSS_SPI_clear_slave_select>
		return 0;
    3bb4:	f04f 0300 	mov.w	r3, #0
    3bb8:	e009      	b.n	3bce <SD_Init+0x472>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3bba:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3bbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3bc2:	f04f 0100 	mov.w	r1, #0
    3bc6:	f002 fedf 	bl	6988 <MSS_SPI_clear_slave_select>
	return 1;
    3bca:	f04f 0301 	mov.w	r3, #1
}
    3bce:	4618      	mov	r0, r3
    3bd0:	f107 0710 	add.w	r7, r7, #16
    3bd4:	46bd      	mov	sp, r7
    3bd6:	bd80      	pop	{r7, pc}

00003bd8 <SD_Write>:

uint8_t SD_Write(uint32_t addr,uint8_t *buff) {
    3bd8:	b580      	push	{r7, lr}
    3bda:	b08c      	sub	sp, #48	; 0x30
    3bdc:	af02      	add	r7, sp, #8
    3bde:	6078      	str	r0, [r7, #4]
    3be0:	6039      	str	r1, [r7, #0]
	uint8_t CMD24[] = {0x58,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
    3be2:	687b      	ldr	r3, [r7, #4]
    3be4:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3be8:	b2d8      	uxtb	r0, r3
    3bea:	687b      	ldr	r3, [r7, #4]
    3bec:	ea4f 4313 	mov.w	r3, r3, lsr #16
    3bf0:	b2d9      	uxtb	r1, r3
    3bf2:	687b      	ldr	r3, [r7, #4]
    3bf4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3bf8:	b2da      	uxtb	r2, r3
    3bfa:	687b      	ldr	r3, [r7, #4]
    3bfc:	b2db      	uxtb	r3, r3
    3bfe:	f04f 0c58 	mov.w	ip, #88	; 0x58
    3c02:	f887 c018 	strb.w	ip, [r7, #24]
    3c06:	7678      	strb	r0, [r7, #25]
    3c08:	76b9      	strb	r1, [r7, #26]
    3c0a:	76fa      	strb	r2, [r7, #27]
    3c0c:	773b      	strb	r3, [r7, #28]
    3c0e:	f04f 33ff 	mov.w	r3, #4294967295
    3c12:	777b      	strb	r3, [r7, #29]
    3c14:	f04f 33ff 	mov.w	r3, #4294967295
    3c18:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    3c1a:	f04f 0300 	mov.w	r3, #0
    3c1e:	743b      	strb	r3, [r7, #16]
    3c20:	f04f 0300 	mov.w	r3, #0
    3c24:	747b      	strb	r3, [r7, #17]
    3c26:	f04f 0300 	mov.w	r3, #0
    3c2a:	74bb      	strb	r3, [r7, #18]
    3c2c:	f04f 0300 	mov.w	r3, #0
    3c30:	74fb      	strb	r3, [r7, #19]
    3c32:	f04f 0300 	mov.w	r3, #0
    3c36:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
    3c38:	f04f 0300 	mov.w	r3, #0
    3c3c:	77fb      	strb	r3, [r7, #31]
	uint8_t start_flag = 0xFE;
    3c3e:	f06f 0301 	mvn.w	r3, #1
    3c42:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0,j = 0;
    3c44:	f04f 0300 	mov.w	r3, #0
    3c48:	623b      	str	r3, [r7, #32]
    3c4a:	f04f 0300 	mov.w	r3, #0
    3c4e:	627b      	str	r3, [r7, #36]	; 0x24

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3c50:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3c54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3c58:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3c5c:	f002 fedc 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3c60:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3c64:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3c68:	f04f 0100 	mov.w	r1, #0
    3c6c:	f002 fe08 	bl	6880 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3c70:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3c74:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3c78:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3c7c:	f002 fecc 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD24, 7, rx_buffer, 1);
    3c80:	f107 0218 	add.w	r2, r7, #24
    3c84:	f107 0310 	add.w	r3, r7, #16
    3c88:	f04f 0101 	mov.w	r1, #1
    3c8c:	9100      	str	r1, [sp, #0]
    3c8e:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3c92:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3c96:	4611      	mov	r1, r2
    3c98:	f04f 0207 	mov.w	r2, #7
    3c9c:	f002 ff1c 	bl	6ad8 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3ca0:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3ca4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ca8:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3cac:	f002 feb4 	bl	6a18 <MSS_SPI_transfer_frame>

		i++;
    3cb0:	6a3b      	ldr	r3, [r7, #32]
    3cb2:	f103 0301 	add.w	r3, r3, #1
    3cb6:	623b      	str	r3, [r7, #32]

		if(rx_buffer[0] == 0x00) {
    3cb8:	7c3b      	ldrb	r3, [r7, #16]
    3cba:	2b00      	cmp	r3, #0
    3cbc:	d177      	bne.n	3dae <SD_Write+0x1d6>
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
    3cbe:	f107 020f 	add.w	r2, r7, #15
    3cc2:	f107 0310 	add.w	r3, r7, #16
    3cc6:	f04f 0101 	mov.w	r1, #1
    3cca:	9100      	str	r1, [sp, #0]
    3ccc:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3cd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3cd4:	4611      	mov	r1, r2
    3cd6:	f04f 0201 	mov.w	r2, #1
    3cda:	f002 fefd 	bl	6ad8 <MSS_SPI_transfer_block>
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
    3cde:	f107 0310 	add.w	r3, r7, #16
    3ce2:	f04f 0200 	mov.w	r2, #0
    3ce6:	9200      	str	r2, [sp, #0]
    3ce8:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3cec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3cf0:	6839      	ldr	r1, [r7, #0]
    3cf2:	f44f 7200 	mov.w	r2, #512	; 0x200
    3cf6:	f002 feef 	bl	6ad8 <MSS_SPI_transfer_block>
			while(j<100){
    3cfa:	e017      	b.n	3d2c <SD_Write+0x154>
				rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3cfc:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3d00:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d04:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3d08:	f002 fe86 	bl	6a18 <MSS_SPI_transfer_frame>
    3d0c:	4603      	mov	r3, r0
    3d0e:	b2db      	uxtb	r3, r3
    3d10:	743b      	strb	r3, [r7, #16]
				if((rx_buffer[0]&0x1F) == 0x05) {
    3d12:	7c3b      	ldrb	r3, [r7, #16]
    3d14:	f003 031f 	and.w	r3, r3, #31
    3d18:	2b05      	cmp	r3, #5
    3d1a:	d103      	bne.n	3d24 <SD_Write+0x14c>
					flag = 1;
    3d1c:	f04f 0301 	mov.w	r3, #1
    3d20:	77fb      	strb	r3, [r7, #31]
					break;
    3d22:	e006      	b.n	3d32 <SD_Write+0x15a>
				}
				j++;
    3d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3d26:	f103 0301 	add.w	r3, r3, #1
    3d2a:	627b      	str	r3, [r7, #36]	; 0x24
		i++;

		if(rx_buffer[0] == 0x00) {
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
			while(j<100){
    3d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3d2e:	2b63      	cmp	r3, #99	; 0x63
    3d30:	d9e4      	bls.n	3cfc <SD_Write+0x124>
					flag = 1;
					break;
				}
				j++;
			}
			if(flag == 1) {
    3d32:	7ffb      	ldrb	r3, [r7, #31]
    3d34:	2b01      	cmp	r3, #1
    3d36:	d13f      	bne.n	3db8 <SD_Write+0x1e0>
				flag = 0;
    3d38:	f04f 0300 	mov.w	r3, #0
    3d3c:	77fb      	strb	r3, [r7, #31]
				j = 0;
    3d3e:	f04f 0300 	mov.w	r3, #0
    3d42:	627b      	str	r3, [r7, #36]	; 0x24
				while(j<100) {
    3d44:	e02f      	b.n	3da6 <SD_Write+0x1ce>
					rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3d46:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3d4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d4e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3d52:	f002 fe61 	bl	6a18 <MSS_SPI_transfer_frame>
    3d56:	4603      	mov	r3, r0
    3d58:	b2db      	uxtb	r3, r3
    3d5a:	743b      	strb	r3, [r7, #16]
					if(rx_buffer[0]!=0x00) {
    3d5c:	7c3b      	ldrb	r3, [r7, #16]
    3d5e:	2b00      	cmp	r3, #0
    3d60:	d01d      	beq.n	3d9e <SD_Write+0x1c6>
						flag = 1;
    3d62:	f04f 0301 	mov.w	r3, #1
    3d66:	77fb      	strb	r3, [r7, #31]
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3d68:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3d6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d70:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3d74:	f002 fe50 	bl	6a18 <MSS_SPI_transfer_frame>
						MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3d78:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3d7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d80:	f04f 0100 	mov.w	r1, #0
    3d84:	f002 fe00 	bl	6988 <MSS_SPI_clear_slave_select>
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3d88:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3d8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d90:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3d94:	f002 fe40 	bl	6a18 <MSS_SPI_transfer_frame>
						return 0;
    3d98:	f04f 0300 	mov.w	r3, #0
    3d9c:	e035      	b.n	3e0a <SD_Write+0x232>
					}
					j++;
    3d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3da0:	f103 0301 	add.w	r3, r3, #1
    3da4:	627b      	str	r3, [r7, #36]	; 0x24
				j++;
			}
			if(flag == 1) {
				flag = 0;
				j = 0;
				while(j<100) {
    3da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3da8:	2b63      	cmp	r3, #99	; 0x63
    3daa:	d9cc      	bls.n	3d46 <SD_Write+0x16e>
						return 0;
					}
					j++;
				}
			}
			break;
    3dac:	e005      	b.n	3dba <SD_Write+0x1e2>
		}

	} while( i < 255);
    3dae:	6a3b      	ldr	r3, [r7, #32]
    3db0:	2bfe      	cmp	r3, #254	; 0xfe
    3db2:	f67f af4d 	bls.w	3c50 <SD_Write+0x78>
    3db6:	e000      	b.n	3dba <SD_Write+0x1e2>
						return 0;
					}
					j++;
				}
			}
			break;
    3db8:	bf00      	nop
		}

	} while( i < 255);

	if(i >= 255) {
    3dba:	6a3b      	ldr	r3, [r7, #32]
    3dbc:	2bfe      	cmp	r3, #254	; 0xfe
    3dbe:	d912      	bls.n	3de6 <SD_Write+0x20e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3dc0:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3dc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3dc8:	f04f 0100 	mov.w	r1, #0
    3dcc:	f002 fddc 	bl	6988 <MSS_SPI_clear_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3dd0:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3dd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3dd8:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3ddc:	f002 fe1c 	bl	6a18 <MSS_SPI_transfer_frame>
		return 1;
    3de0:	f04f 0301 	mov.w	r3, #1
    3de4:	e011      	b.n	3e0a <SD_Write+0x232>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3de6:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3dea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3dee:	f04f 0100 	mov.w	r1, #0
    3df2:	f002 fdc9 	bl	6988 <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3df6:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3dfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3dfe:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3e02:	f002 fe09 	bl	6a18 <MSS_SPI_transfer_frame>
	return 1;
    3e06:	f04f 0301 	mov.w	r3, #1
}
    3e0a:	4618      	mov	r0, r3
    3e0c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3e10:	46bd      	mov	sp, r7
    3e12:	bd80      	pop	{r7, pc}

00003e14 <SD_Read>:

uint8_t SD_Read(const uint32_t addr,uint8_t *buff) {
    3e14:	b580      	push	{r7, lr}
    3e16:	b08c      	sub	sp, #48	; 0x30
    3e18:	af02      	add	r7, sp, #8
    3e1a:	6078      	str	r0, [r7, #4]
    3e1c:	6039      	str	r1, [r7, #0]
	uint8_t CMD17[] = {0x51,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
    3e1e:	687b      	ldr	r3, [r7, #4]
    3e20:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3e24:	b2d8      	uxtb	r0, r3
    3e26:	687b      	ldr	r3, [r7, #4]
    3e28:	ea4f 4313 	mov.w	r3, r3, lsr #16
    3e2c:	b2d9      	uxtb	r1, r3
    3e2e:	687b      	ldr	r3, [r7, #4]
    3e30:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3e34:	b2da      	uxtb	r2, r3
    3e36:	687b      	ldr	r3, [r7, #4]
    3e38:	b2db      	uxtb	r3, r3
    3e3a:	f04f 0c51 	mov.w	ip, #81	; 0x51
    3e3e:	f887 c018 	strb.w	ip, [r7, #24]
    3e42:	7678      	strb	r0, [r7, #25]
    3e44:	76b9      	strb	r1, [r7, #26]
    3e46:	76fa      	strb	r2, [r7, #27]
    3e48:	773b      	strb	r3, [r7, #28]
    3e4a:	f04f 33ff 	mov.w	r3, #4294967295
    3e4e:	777b      	strb	r3, [r7, #29]
    3e50:	f04f 33ff 	mov.w	r3, #4294967295
    3e54:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
    3e56:	f04f 0300 	mov.w	r3, #0
    3e5a:	743b      	strb	r3, [r7, #16]
    3e5c:	f04f 0300 	mov.w	r3, #0
    3e60:	747b      	strb	r3, [r7, #17]
    3e62:	f04f 0300 	mov.w	r3, #0
    3e66:	74bb      	strb	r3, [r7, #18]
    3e68:	f04f 0300 	mov.w	r3, #0
    3e6c:	74fb      	strb	r3, [r7, #19]
    3e6e:	f04f 0300 	mov.w	r3, #0
    3e72:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
    3e74:	f04f 0300 	mov.w	r3, #0
    3e78:	77fb      	strb	r3, [r7, #31]
	uint8_t dummy_data = 0xff;
    3e7a:	f04f 33ff 	mov.w	r3, #4294967295
    3e7e:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0;
    3e80:	f04f 0300 	mov.w	r3, #0
    3e84:	623b      	str	r3, [r7, #32]
	uint16_t c = 0;
    3e86:	f04f 0300 	mov.w	r3, #0
    3e8a:	84fb      	strh	r3, [r7, #38]	; 0x26

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3e8c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3e90:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3e94:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3e98:	f002 fdbe 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3e9c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3ea0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ea4:	f04f 0100 	mov.w	r1, #0
    3ea8:	f002 fcea 	bl	6880 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3eac:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3eb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3eb4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3eb8:	f002 fdae 	bl	6a18 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
    3ebc:	f107 0218 	add.w	r2, r7, #24
    3ec0:	f107 0310 	add.w	r3, r7, #16
    3ec4:	f04f 0101 	mov.w	r1, #1
    3ec8:	9100      	str	r1, [sp, #0]
    3eca:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3ece:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ed2:	4611      	mov	r1, r2
    3ed4:	f04f 0207 	mov.w	r2, #7
    3ed8:	f002 fdfe 	bl	6ad8 <MSS_SPI_transfer_block>
		while(c<250) {
    3edc:	e056      	b.n	3f8c <SD_Read+0x178>
			rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3ede:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3ee2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3ee6:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3eea:	f002 fd95 	bl	6a18 <MSS_SPI_transfer_frame>
    3eee:	4603      	mov	r3, r0
    3ef0:	b2db      	uxtb	r3, r3
    3ef2:	743b      	strb	r3, [r7, #16]
			c++;
    3ef4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    3ef6:	f103 0301 	add.w	r3, r3, #1
    3efa:	84fb      	strh	r3, [r7, #38]	; 0x26
			if(rx_buffer[0] == 0xFE) {
    3efc:	7c3b      	ldrb	r3, [r7, #16]
    3efe:	2bfe      	cmp	r3, #254	; 0xfe
    3f00:	d144      	bne.n	3f8c <SD_Read+0x178>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3f02:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f06:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f0a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3f0e:	f002 fd83 	bl	6a18 <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_block(&g_mss_spi1,&dummy_data,0,buff,512);
    3f12:	f107 030f 	add.w	r3, r7, #15
    3f16:	f44f 7200 	mov.w	r2, #512	; 0x200
    3f1a:	9200      	str	r2, [sp, #0]
    3f1c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f20:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f24:	4619      	mov	r1, r3
    3f26:	f04f 0200 	mov.w	r2, #0
    3f2a:	683b      	ldr	r3, [r7, #0]
    3f2c:	f002 fdd4 	bl	6ad8 <MSS_SPI_transfer_block>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3f30:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f38:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3f3c:	f002 fd6c 	bl	6a18 <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3f40:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f48:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3f4c:	f002 fd64 	bl	6a18 <MSS_SPI_transfer_frame>
				flag = 1;
    3f50:	f04f 0301 	mov.w	r3, #1
    3f54:	77fb      	strb	r3, [r7, #31]
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3f56:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f5e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3f62:	f002 fd59 	bl	6a18 <MSS_SPI_transfer_frame>
				MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3f66:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f6e:	f04f 0100 	mov.w	r1, #0
    3f72:	f002 fd09 	bl	6988 <MSS_SPI_clear_slave_select>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3f76:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3f7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f7e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3f82:	f002 fd49 	bl	6a18 <MSS_SPI_transfer_frame>
				return 0;
    3f86:	f04f 0300 	mov.w	r3, #0
    3f8a:	e01c      	b.n	3fc6 <SD_Read+0x1b2>
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
		while(c<250) {
    3f8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    3f8e:	2bf9      	cmp	r3, #249	; 0xf9
    3f90:	d9a5      	bls.n	3ede <SD_Read+0xca>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
				return 0;
				break;
			}
		}
		i++;
    3f92:	6a3b      	ldr	r3, [r7, #32]
    3f94:	f103 0301 	add.w	r3, r3, #1
    3f98:	623b      	str	r3, [r7, #32]
	}while(i<100);
    3f9a:	6a3b      	ldr	r3, [r7, #32]
    3f9c:	2b63      	cmp	r3, #99	; 0x63
    3f9e:	f67f af75 	bls.w	3e8c <SD_Read+0x78>

	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    3fa2:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3fa6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3faa:	f04f 0100 	mov.w	r1, #0
    3fae:	f002 fceb 	bl	6988 <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
    3fb2:	f241 40d4 	movw	r0, #5332	; 0x14d4
    3fb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3fba:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3fbe:	f002 fd2b 	bl	6a18 <MSS_SPI_transfer_frame>
	return 1;
    3fc2:	f04f 0301 	mov.w	r3, #1
}
    3fc6:	4618      	mov	r0, r3
    3fc8:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3fcc:	46bd      	mov	sp, r7
    3fce:	bd80      	pop	{r7, pc}

00003fd0 <initialise_partition>:
 * 
 */

#include "memory.h"

void initialise_partition(partition_t *partition, uint32_t start_b,uint32_t end_b) {
    3fd0:	b480      	push	{r7}
    3fd2:	b085      	sub	sp, #20
    3fd4:	af00      	add	r7, sp, #0
    3fd6:	60f8      	str	r0, [r7, #12]
    3fd8:	60b9      	str	r1, [r7, #8]
    3fda:	607a      	str	r2, [r7, #4]
	partition->start_block = start_b;
    3fdc:	68fb      	ldr	r3, [r7, #12]
    3fde:	68ba      	ldr	r2, [r7, #8]
    3fe0:	601a      	str	r2, [r3, #0]
	partition->end_block = end_b;
    3fe2:	68fb      	ldr	r3, [r7, #12]
    3fe4:	687a      	ldr	r2, [r7, #4]
    3fe6:	605a      	str	r2, [r3, #4]
	partition->read_pointer = start_b;
    3fe8:	68fb      	ldr	r3, [r7, #12]
    3fea:	68ba      	ldr	r2, [r7, #8]
    3fec:	609a      	str	r2, [r3, #8]
	partition->write_pointer = start_b;
    3fee:	68fb      	ldr	r3, [r7, #12]
    3ff0:	68ba      	ldr	r2, [r7, #8]
    3ff2:	60da      	str	r2, [r3, #12]
}
    3ff4:	f107 0714 	add.w	r7, r7, #20
    3ff8:	46bd      	mov	sp, r7
    3ffa:	bc80      	pop	{r7}
    3ffc:	4770      	bx	lr
    3ffe:	bf00      	nop

00004000 <store_data>:

uint8_t store_data(partition_t *partition,uint8_t *data) {
    4000:	b580      	push	{r7, lr}
    4002:	b082      	sub	sp, #8
    4004:	af00      	add	r7, sp, #0
    4006:	6078      	str	r0, [r7, #4]
    4008:	6039      	str	r1, [r7, #0]
	if((partition->write_pointer >= partition->end_block) || (partition->write_pointer < partition->start_block)) {
    400a:	687b      	ldr	r3, [r7, #4]
    400c:	68da      	ldr	r2, [r3, #12]
    400e:	687b      	ldr	r3, [r7, #4]
    4010:	685b      	ldr	r3, [r3, #4]
    4012:	429a      	cmp	r2, r3
    4014:	d205      	bcs.n	4022 <store_data+0x22>
    4016:	687b      	ldr	r3, [r7, #4]
    4018:	68da      	ldr	r2, [r3, #12]
    401a:	687b      	ldr	r3, [r7, #4]
    401c:	681b      	ldr	r3, [r3, #0]
    401e:	429a      	cmp	r2, r3
    4020:	d202      	bcs.n	4028 <store_data+0x28>
		return 2;
    4022:	f04f 0302 	mov.w	r3, #2
    4026:	e013      	b.n	4050 <store_data+0x50>
	}

	if(SD_Write(partition->write_pointer,data) == 0) {
    4028:	687b      	ldr	r3, [r7, #4]
    402a:	68db      	ldr	r3, [r3, #12]
    402c:	4618      	mov	r0, r3
    402e:	6839      	ldr	r1, [r7, #0]
    4030:	f7ff fdd2 	bl	3bd8 <SD_Write>
    4034:	4603      	mov	r3, r0
    4036:	2b00      	cmp	r3, #0
    4038:	d108      	bne.n	404c <store_data+0x4c>
		partition->write_pointer++;
    403a:	687b      	ldr	r3, [r7, #4]
    403c:	68db      	ldr	r3, [r3, #12]
    403e:	f103 0201 	add.w	r2, r3, #1
    4042:	687b      	ldr	r3, [r7, #4]
    4044:	60da      	str	r2, [r3, #12]
		return 0;
    4046:	f04f 0300 	mov.w	r3, #0
    404a:	e001      	b.n	4050 <store_data+0x50>
	}

	return 1;
    404c:	f04f 0301 	mov.w	r3, #1
}
    4050:	4618      	mov	r0, r3
    4052:	f107 0708 	add.w	r7, r7, #8
    4056:	46bd      	mov	sp, r7
    4058:	bd80      	pop	{r7, pc}
    405a:	bf00      	nop

0000405c <read_data>:

uint8_t read_data(partition_t *partition,uint8_t *data) {
    405c:	b580      	push	{r7, lr}
    405e:	b082      	sub	sp, #8
    4060:	af00      	add	r7, sp, #0
    4062:	6078      	str	r0, [r7, #4]
    4064:	6039      	str	r1, [r7, #0]
	if((partition->read_pointer >= partition->write_pointer) || (partition->read_pointer < partition->start_block)) {
    4066:	687b      	ldr	r3, [r7, #4]
    4068:	689a      	ldr	r2, [r3, #8]
    406a:	687b      	ldr	r3, [r7, #4]
    406c:	68db      	ldr	r3, [r3, #12]
    406e:	429a      	cmp	r2, r3
    4070:	d205      	bcs.n	407e <read_data+0x22>
    4072:	687b      	ldr	r3, [r7, #4]
    4074:	689a      	ldr	r2, [r3, #8]
    4076:	687b      	ldr	r3, [r7, #4]
    4078:	681b      	ldr	r3, [r3, #0]
    407a:	429a      	cmp	r2, r3
    407c:	d202      	bcs.n	4084 <read_data+0x28>
		return 2;
    407e:	f04f 0302 	mov.w	r3, #2
    4082:	e013      	b.n	40ac <read_data+0x50>
	}

	if(SD_Read(partition->read_pointer,data) == 0) {
    4084:	687b      	ldr	r3, [r7, #4]
    4086:	689b      	ldr	r3, [r3, #8]
    4088:	4618      	mov	r0, r3
    408a:	6839      	ldr	r1, [r7, #0]
    408c:	f7ff fec2 	bl	3e14 <SD_Read>
    4090:	4603      	mov	r3, r0
    4092:	2b00      	cmp	r3, #0
    4094:	d108      	bne.n	40a8 <read_data+0x4c>
		partition->read_pointer++;
    4096:	687b      	ldr	r3, [r7, #4]
    4098:	689b      	ldr	r3, [r3, #8]
    409a:	f103 0201 	add.w	r2, r3, #1
    409e:	687b      	ldr	r3, [r7, #4]
    40a0:	609a      	str	r2, [r3, #8]
		return 0;
    40a2:	f04f 0300 	mov.w	r3, #0
    40a6:	e001      	b.n	40ac <read_data+0x50>
	}

	return 1;
    40a8:	f04f 0301 	mov.w	r3, #1
}
    40ac:	4618      	mov	r0, r3
    40ae:	f107 0708 	add.w	r7, r7, #8
    40b2:	46bd      	mov	sp, r7
    40b4:	bd80      	pop	{r7, pc}
    40b6:	bf00      	nop

000040b8 <counter_init>:
uint8_t rx_size = 3u;
i2c_status_t status;
uint8_t flag;
uint8_t gmc_voltage_flags;

i2c_status_t counter_init(i2c_instance_t *i2c_GMC_counter){
    40b8:	b580      	push	{r7, lr}
    40ba:	b082      	sub	sp, #8
    40bc:	af00      	add	r7, sp, #0
    40be:	6078      	str	r0, [r7, #4]
    MSS_GPIO_config(RESET_GMC_GPIO, MSS_GPIO_OUTPUT_MODE);
    40c0:	f04f 0006 	mov.w	r0, #6
    40c4:	f04f 0105 	mov.w	r1, #5
    40c8:	f003 f90a 	bl	72e0 <MSS_GPIO_config>
    MSS_GPIO_set_output(RESET_GMC_GPIO, 1);
    40cc:	f04f 0006 	mov.w	r0, #6
    40d0:	f04f 0101 	mov.w	r1, #1
    40d4:	f003 f922 	bl	731c <MSS_GPIO_set_output>
	I2C_init(
    40d8:	6878      	ldr	r0, [r7, #4]
    40da:	f242 0100 	movw	r1, #8192	; 0x2000
    40de:	f2c5 0100 	movt	r1, #20480	; 0x5000
    40e2:	f04f 0210 	mov.w	r2, #16
    40e6:	f04f 0300 	mov.w	r3, #0
    40ea:	f003 fdeb 	bl	7cc4 <I2C_init>
				i2c_GMC_counter,
				base_addr,
				DUMMY_SLAVE_ADDRESS,
				I2C_PCLK_DIV_256
				);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    40ee:	6878      	ldr	r0, [r7, #4]
    40f0:	f04f 0100 	mov.w	r1, #0
    40f4:	f003 ffd8 	bl	80a8 <I2C_wait_complete>
    40f8:	4603      	mov	r3, r0
    40fa:	461a      	mov	r2, r3
    40fc:	f241 1374 	movw	r3, #4468	; 0x1174
    4100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4104:	701a      	strb	r2, [r3, #0]
	return status;
    4106:	f241 1374 	movw	r3, #4468	; 0x1174
    410a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    410e:	781b      	ldrb	r3, [r3, #0]
}
    4110:	4618      	mov	r0, r3
    4112:	f107 0708 	add.w	r7, r7, #8
    4116:	46bd      	mov	sp, r7
    4118:	bd80      	pop	{r7, pc}
    411a:	bf00      	nop

0000411c <get_count>:
	I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
	return status;
}

i2c_status_t get_count(i2c_instance_t *i2c_GMC_counter, uint8_t* count){
    411c:	b580      	push	{r7, lr}
    411e:	b084      	sub	sp, #16
    4120:	af02      	add	r7, sp, #8
    4122:	6078      	str	r0, [r7, #4]
    4124:	6039      	str	r1, [r7, #0]
	I2C_read(i2c_GMC_counter, counter_addr, count, rx_size, I2C_RELEASE_BUS);
    4126:	f240 032c 	movw	r3, #44	; 0x2c
    412a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    412e:	781b      	ldrb	r3, [r3, #0]
    4130:	f04f 0200 	mov.w	r2, #0
    4134:	9200      	str	r2, [sp, #0]
    4136:	6878      	ldr	r0, [r7, #4]
    4138:	f04f 0132 	mov.w	r1, #50	; 0x32
    413c:	683a      	ldr	r2, [r7, #0]
    413e:	f003 fea9 	bl	7e94 <I2C_read>
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    4142:	6878      	ldr	r0, [r7, #4]
    4144:	f04f 0100 	mov.w	r1, #0
    4148:	f003 ffae 	bl	80a8 <I2C_wait_complete>
    414c:	4603      	mov	r3, r0
    414e:	461a      	mov	r2, r3
    4150:	f241 1374 	movw	r3, #4468	; 0x1174
    4154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4158:	701a      	strb	r2, [r3, #0]
	return status;
    415a:	f241 1374 	movw	r3, #4468	; 0x1174
    415e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4162:	781b      	ldrb	r3, [r3, #0]
}
    4164:	4618      	mov	r0, r3
    4166:	f107 0708 	add.w	r7, r7, #8
    416a:	46bd      	mov	sp, r7
    416c:	bd80      	pop	{r7, pc}
    416e:	bf00      	nop

00004170 <get_free_res>:
    I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_RELEASE_BUS);
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    return status;
}

i2c_status_t get_free_res(i2c_instance_t *i2c_GMC_counter, uint8_t* free_res){
    4170:	b580      	push	{r7, lr}
    4172:	b086      	sub	sp, #24
    4174:	af02      	add	r7, sp, #8
    4176:	6078      	str	r0, [r7, #4]
    4178:	6039      	str	r1, [r7, #0]
    uint8_t tx_size = 1;
    417a:	f04f 0301 	mov.w	r3, #1
    417e:	73fb      	strb	r3, [r7, #15]
    uint8_t tx_buffer[1];
    tx_buffer[0] = 0x01;  //1xxxxxx1 address pointer and test bit(why sending this byte after slave address?)
    4180:	f04f 0301 	mov.w	r3, #1
    4184:	733b      	strb	r3, [r7, #12]

    I2C_write(i2c_GMC_counter, counter_addr, tx_buffer, tx_size, I2C_HOLD_BUS);
    4186:	7bfb      	ldrb	r3, [r7, #15]
    4188:	f107 020c 	add.w	r2, r7, #12
    418c:	f04f 0101 	mov.w	r1, #1
    4190:	9100      	str	r1, [sp, #0]
    4192:	6878      	ldr	r0, [r7, #4]
    4194:	f04f 0132 	mov.w	r1, #50	; 0x32
    4198:	f003 fe0a 	bl	7db0 <I2C_write>
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    419c:	6878      	ldr	r0, [r7, #4]
    419e:	f04f 0100 	mov.w	r1, #0
    41a2:	f003 ff81 	bl	80a8 <I2C_wait_complete>
    41a6:	4603      	mov	r3, r0
    41a8:	461a      	mov	r2, r3
    41aa:	f241 1374 	movw	r3, #4468	; 0x1174
    41ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41b2:	701a      	strb	r2, [r3, #0]


    I2C_read(i2c_GMC_counter, counter_addr, free_res, rx_size, I2C_RELEASE_BUS);
    41b4:	f240 032c 	movw	r3, #44	; 0x2c
    41b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41bc:	781b      	ldrb	r3, [r3, #0]
    41be:	f04f 0200 	mov.w	r2, #0
    41c2:	9200      	str	r2, [sp, #0]
    41c4:	6878      	ldr	r0, [r7, #4]
    41c6:	f04f 0132 	mov.w	r1, #50	; 0x32
    41ca:	683a      	ldr	r2, [r7, #0]
    41cc:	f003 fe62 	bl	7e94 <I2C_read>
    status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
    41d0:	6878      	ldr	r0, [r7, #4]
    41d2:	f04f 0100 	mov.w	r1, #0
    41d6:	f003 ff67 	bl	80a8 <I2C_wait_complete>
    41da:	4603      	mov	r3, r0
    41dc:	461a      	mov	r2, r3
    41de:	f241 1374 	movw	r3, #4468	; 0x1174
    41e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41e6:	701a      	strb	r2, [r3, #0]
    return status;
    41e8:	f241 1374 	movw	r3, #4468	; 0x1174
    41ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41f0:	781b      	ldrb	r3, [r3, #0]
}
    41f2:	4618      	mov	r0, r3
    41f4:	f107 0710 	add.w	r7, r7, #16
    41f8:	46bd      	mov	sp, r7
    41fa:	bd80      	pop	{r7, pc}

000041fc <get_gmc_voltages>:

i2c_status_t get_gmc_voltages(i2c_instance_t *i2c_GMC_ADC, uint8_t* ADC_voltages){
    41fc:	b590      	push	{r4, r7, lr}
    41fe:	b085      	sub	sp, #20
    4200:	af00      	add	r7, sp, #0
    4202:	6078      	str	r0, [r7, #4]
    4204:	6039      	str	r1, [r7, #0]
	uint8_t channel;
	for (channel=0; channel<8; channel++){
    4206:	f04f 0300 	mov.w	r3, #0
    420a:	73fb      	strb	r3, [r7, #15]
    420c:	e02e      	b.n	426c <get_gmc_voltages+0x70>
		ADC_voltages[channel] = get_ADC_value(&counter_i2c, GMC_ADC_address, channel, &flag);
    420e:	7bfa      	ldrb	r2, [r7, #15]
    4210:	683b      	ldr	r3, [r7, #0]
    4212:	eb02 0403 	add.w	r4, r2, r3
    4216:	7bfb      	ldrb	r3, [r7, #15]
    4218:	f241 0044 	movw	r0, #4164	; 0x1044
    421c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4220:	f04f 0121 	mov.w	r1, #33	; 0x21
    4224:	461a      	mov	r2, r3
    4226:	f241 434a 	movw	r3, #5194	; 0x144a
    422a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    422e:	f7fe fee7 	bl	3000 <get_ADC_value>
    4232:	4603      	mov	r3, r0
    4234:	b2db      	uxtb	r3, r3
    4236:	7023      	strb	r3, [r4, #0]
		gmc_voltage_flags = gmc_voltage_flags << 1 | flag;
    4238:	f241 434b 	movw	r3, #5195	; 0x144b
    423c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4240:	781b      	ldrb	r3, [r3, #0]
    4242:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4246:	b2da      	uxtb	r2, r3
    4248:	f241 434a 	movw	r3, #5194	; 0x144a
    424c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4250:	781b      	ldrb	r3, [r3, #0]
    4252:	ea42 0303 	orr.w	r3, r2, r3
    4256:	b2db      	uxtb	r3, r3
    4258:	b2da      	uxtb	r2, r3
    425a:	f241 434b 	movw	r3, #5195	; 0x144b
    425e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4262:	701a      	strb	r2, [r3, #0]
    return status;
}

i2c_status_t get_gmc_voltages(i2c_instance_t *i2c_GMC_ADC, uint8_t* ADC_voltages){
	uint8_t channel;
	for (channel=0; channel<8; channel++){
    4264:	7bfb      	ldrb	r3, [r7, #15]
    4266:	f103 0301 	add.w	r3, r3, #1
    426a:	73fb      	strb	r3, [r7, #15]
    426c:	7bfb      	ldrb	r3, [r7, #15]
    426e:	2b07      	cmp	r3, #7
    4270:	d9cd      	bls.n	420e <get_gmc_voltages+0x12>
		ADC_voltages[channel] = get_ADC_value(&counter_i2c, GMC_ADC_address, channel, &flag);
		gmc_voltage_flags = gmc_voltage_flags << 1 | flag;
	}
}
    4272:	f107 0714 	add.w	r7, r7, #20
    4276:	46bd      	mov	sp, r7
    4278:	bd90      	pop	{r4, r7, pc}
    427a:	bf00      	nop

0000427c <set_adf_spi_instance>:
#include "adf7030.h"

ADF_SPI_INSTANCE_t *adf_spi;
extern cmd_t cmd_list[NUM_CMDS];

void set_adf_spi_instance(ADF_SPI_INSTANCE_t *instance) {
    427c:	b480      	push	{r7}
    427e:	b083      	sub	sp, #12
    4280:	af00      	add	r7, sp, #0
    4282:	6078      	str	r0, [r7, #4]
    adf_spi = instance;
    4284:	f241 434c 	movw	r3, #5196	; 0x144c
    4288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    428c:	687a      	ldr	r2, [r7, #4]
    428e:	601a      	str	r2, [r3, #0]
}
    4290:	f107 070c 	add.w	r7, r7, #12
    4294:	46bd      	mov	sp, r7
    4296:	bc80      	pop	{r7}
    4298:	4770      	bx	lr
    429a:	bf00      	nop

0000429c <adf_init>:
static uint32_t config_length_header;

//Pointer to store the beginning of the SPI commands in radio_memory_configuration
uint8_t *radio_memory_configuration_start_spi_command;

uint8_t adf_init(){
    429c:	b580      	push	{r7, lr}
    429e:	b08a      	sub	sp, #40	; 0x28
    42a0:	af02      	add	r7, sp, #8
	uint32_t before = 0xFFFFFFFF,current,limit;
    42a2:	f04f 33ff 	mov.w	r3, #4294967295
    42a6:	60fb      	str	r3, [r7, #12]
	uint8_t buf=0xFF, count=0;
    42a8:	f04f 33ff 	mov.w	r3, #4294967295
    42ac:	72fb      	strb	r3, [r7, #11]
    42ae:	f04f 0300 	mov.w	r3, #0
    42b2:	76bb      	strb	r3, [r7, #26]
	uint8_t flag = 1,rx_data =0;
    42b4:	f04f 0301 	mov.w	r3, #1
    42b8:	76fb      	strb	r3, [r7, #27]
    42ba:	f04f 0300 	mov.w	r3, #0
    42be:	72bb      	strb	r3, [r7, #10]
	uint8_t enable_intr[4];
	enable_intr[0] = 0x00;
    42c0:	f04f 0300 	mov.w	r3, #0
    42c4:	713b      	strb	r3, [r7, #4]
	enable_intr[1] = 0xFF;
    42c6:	f04f 33ff 	mov.w	r3, #4294967295
    42ca:	717b      	strb	r3, [r7, #5]
	enable_intr[2] = 0x10;
    42cc:	f04f 0310 	mov.w	r3, #16
    42d0:	71bb      	strb	r3, [r7, #6]
	enable_intr[3] = 0x17;
    42d2:	f04f 0317 	mov.w	r3, #23
    42d6:	71fb      	strb	r3, [r7, #7]
	//Timer to check if MISO is reacting on time. Typical delay bw #CS Low and MISO high is 92us from datasheet. Here
//	TMR_init(&timer,CORETIMER_0_0,TMR_ONE_SHOT_MODE,PRESCALER_DIV_2,before);

	//Set the adf spi as g_core_spi0

	SPI_init(&g_core_spi0, CORESPI_C0_0, 8);
    42d8:	f240 500c 	movw	r0, #1292	; 0x50c
    42dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    42e0:	f244 0100 	movw	r1, #16384	; 0x4000
    42e4:	f2c5 0100 	movt	r1, #20480	; 0x5000
    42e8:	f04f 0208 	mov.w	r2, #8
    42ec:	f003 f95c 	bl	75a8 <SPI_init>
	SPI_configure_master_mode(&g_core_spi0);
    42f0:	f240 500c 	movw	r0, #1292	; 0x50c
    42f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    42f8:	f003 f9c8 	bl	768c <SPI_configure_master_mode>

	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    42fc:	f04f 0005 	mov.w	r0, #5
    4300:	f04f 0105 	mov.w	r1, #5
    4304:	f002 ffec 	bl	72e0 <MSS_GPIO_config>

	set_adf_spi_instance(&g_core_spi0);
    4308:	f240 500c 	movw	r0, #1292	; 0x50c
    430c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4310:	f7ff ffb4 	bl	427c <set_adf_spi_instance>

	//Doing ADF_RESET

	MSS_GPIO_set_output(ADF_RST,0);
    4314:	f04f 0005 	mov.w	r0, #5
    4318:	f04f 0100 	mov.w	r1, #0
    431c:	f002 fffe 	bl	731c <MSS_GPIO_set_output>
	uint16_t i = 0;
    4320:	f04f 0300 	mov.w	r3, #0
    4324:	83bb      	strh	r3, [r7, #28]
	for(i=0;i<1000;i++){
    4326:	f04f 0300 	mov.w	r3, #0
    432a:	83bb      	strh	r3, [r7, #28]
    432c:	e003      	b.n	4336 <adf_init+0x9a>
    432e:	8bbb      	ldrh	r3, [r7, #28]
    4330:	f103 0301 	add.w	r3, r3, #1
    4334:	83bb      	strh	r3, [r7, #28]
    4336:	8bba      	ldrh	r2, [r7, #28]
    4338:	f240 33e7 	movw	r3, #999	; 0x3e7
    433c:	429a      	cmp	r2, r3
    433e:	d9f6      	bls.n	432e <adf_init+0x92>

	}
	MSS_GPIO_set_output(ADF_RST,1);
    4340:	f04f 0005 	mov.w	r0, #5
    4344:	f04f 0101 	mov.w	r1, #1
    4348:	f002 ffe8 	bl	731c <MSS_GPIO_set_output>
	//Start timer
//	TMR_start(&timer);

	//Bring #CS Low by selecting the slave
//	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
	i = 0;
    434c:	f04f 0300 	mov.w	r3, #0
    4350:	83bb      	strh	r3, [r7, #28]

//		ADF_SPI_BLOCK_READ(adf_spi, &rx_data ,1, &rx_data, 1);
		//Older version
		//MSS_GPIO_set_output(MSS_GPIO_3, 0);
		//New Version
		ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    4352:	f241 434c 	movw	r3, #5196	; 0x144c
    4356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    435a:	681b      	ldr	r3, [r3, #0]
    435c:	4618      	mov	r0, r3
    435e:	f04f 0100 	mov.w	r1, #0
    4362:	f003 f9d5 	bl	7710 <SPI_set_slave_select>
		for(i=0;i<350;i++){
    4366:	f04f 0300 	mov.w	r3, #0
    436a:	83bb      	strh	r3, [r7, #28]
    436c:	e003      	b.n	4376 <adf_init+0xda>
    436e:	8bbb      	ldrh	r3, [r7, #28]
    4370:	f103 0301 	add.w	r3, r3, #1
    4374:	83bb      	strh	r3, [r7, #28]
    4376:	8bba      	ldrh	r2, [r7, #28]
    4378:	f240 135d 	movw	r3, #349	; 0x15d
    437c:	429a      	cmp	r2, r3
    437e:	d9f6      	bls.n	436e <adf_init+0xd2>

		}
		ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
    4380:	f241 434c 	movw	r3, #5196	; 0x144c
    4384:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4388:	6819      	ldr	r1, [r3, #0]
    438a:	f107 020b 	add.w	r2, r7, #11
    438e:	f107 030a 	add.w	r3, r7, #10
    4392:	f04f 0001 	mov.w	r0, #1
    4396:	9000      	str	r0, [sp, #0]
    4398:	4608      	mov	r0, r1
    439a:	4611      	mov	r1, r2
    439c:	f04f 0201 	mov.w	r2, #1
    43a0:	f000 fb26 	bl	49f0 <adf_spi_trans_read>

//		for(i=0;i<350;i++){
//
//		}

		if(rx_data) {
    43a4:	7abb      	ldrb	r3, [r7, #10]
    43a6:	2b00      	cmp	r3, #0
    43a8:	d01a      	beq.n	43e0 <adf_init+0x144>
			flag = 0;
    43aa:	f04f 0300 	mov.w	r3, #0
    43ae:	76fb      	strb	r3, [r7, #27]
			//Older version
//			MSS_GPIO_set_output(MSS_GPIO_3, 1);
			//New version
			ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    43b0:	f241 434c 	movw	r3, #5196	; 0x144c
    43b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43b8:	681b      	ldr	r3, [r3, #0]
    43ba:	4618      	mov	r0, r3
    43bc:	f04f 0100 	mov.w	r1, #0
    43c0:	f003 f9fa 	bl	77b8 <SPI_clear_slave_select>
			for(i=0;i<1000;i++){
    43c4:	f04f 0300 	mov.w	r3, #0
    43c8:	83bb      	strh	r3, [r7, #28]
    43ca:	e003      	b.n	43d4 <adf_init+0x138>
    43cc:	8bbb      	ldrh	r3, [r7, #28]
    43ce:	f103 0301 	add.w	r3, r3, #1
    43d2:	83bb      	strh	r3, [r7, #28]
    43d4:	8bba      	ldrh	r2, [r7, #28]
    43d6:	f240 33e7 	movw	r3, #999	; 0x3e7
    43da:	429a      	cmp	r2, r3
    43dc:	d9f6      	bls.n	43cc <adf_init+0x130>

			}
			break;
    43de:	e006      	b.n	43ee <adf_init+0x152>
		}
		// current = TMR_current_value(&timer);
		// if((before - current) > limit) {
		// 	flag = 1;
		// 	break;
		count++;
    43e0:	7ebb      	ldrb	r3, [r7, #26]
    43e2:	f103 0301 	add.w	r3, r3, #1
    43e6:	76bb      	strb	r3, [r7, #26]
		// }
	}while(count<10);
    43e8:	7ebb      	ldrb	r3, [r7, #26]
    43ea:	2b09      	cmp	r3, #9
    43ec:	d9b1      	bls.n	4352 <adf_init+0xb6>


	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
    43ee:	f241 434c 	movw	r3, #5196	; 0x144c
    43f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43f6:	681b      	ldr	r3, [r3, #0]
    43f8:	4618      	mov	r0, r3
    43fa:	f04f 0100 	mov.w	r1, #0
    43fe:	f003 f987 	bl	7710 <SPI_set_slave_select>
	ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
    4402:	f241 434c 	movw	r3, #5196	; 0x144c
    4406:	f2c2 0300 	movt	r3, #8192	; 0x2000
    440a:	6819      	ldr	r1, [r3, #0]
    440c:	f107 020b 	add.w	r2, r7, #11
    4410:	f107 030a 	add.w	r3, r7, #10
    4414:	f04f 0001 	mov.w	r0, #1
    4418:	9000      	str	r0, [sp, #0]
    441a:	4608      	mov	r0, r1
    441c:	4611      	mov	r1, r2
    441e:	f04f 0201 	mov.w	r2, #1
    4422:	f000 fae5 	bl	49f0 <adf_spi_trans_read>
	uint8_t check_val = 0,nop = ADF_NOP;
    4426:	f04f 0300 	mov.w	r3, #0
    442a:	70fb      	strb	r3, [r7, #3]
    442c:	f04f 33ff 	mov.w	r3, #4294967295
    4430:	70bb      	strb	r3, [r7, #2]
	uint8_t tries = 0;
    4432:	f04f 0300 	mov.w	r3, #0
    4436:	77bb      	strb	r3, [r7, #30]
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    4438:	f241 434c 	movw	r3, #5196	; 0x144c
    443c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4440:	6819      	ldr	r1, [r3, #0]
    4442:	f107 0202 	add.w	r2, r7, #2
    4446:	f107 0303 	add.w	r3, r7, #3
    444a:	f04f 0001 	mov.w	r0, #1
    444e:	9000      	str	r0, [sp, #0]
    4450:	4608      	mov	r0, r1
    4452:	4611      	mov	r1, r2
    4454:	f04f 0201 	mov.w	r2, #1
    4458:	f000 faca 	bl	49f0 <adf_spi_trans_read>
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
    445c:	78fb      	ldrb	r3, [r7, #3]
    445e:	f003 0320 	and.w	r3, r3, #32
    4462:	2b00      	cmp	r3, #0
    4464:	d004      	beq.n	4470 <adf_init+0x1d4>
    4466:	78fb      	ldrb	r3, [r7, #3]
    4468:	f003 0304 	and.w	r3, r3, #4
    446c:	2b00      	cmp	r3, #0
    446e:	d10c      	bne.n	448a <adf_init+0x1ee>
			break;
		}
	}while(tries++ < 100);
    4470:	7fbb      	ldrb	r3, [r7, #30]
    4472:	2b63      	cmp	r3, #99	; 0x63
    4474:	bf8c      	ite	hi
    4476:	2300      	movhi	r3, #0
    4478:	2301      	movls	r3, #1
    447a:	b2db      	uxtb	r3, r3
    447c:	7fba      	ldrb	r2, [r7, #30]
    447e:	f102 0201 	add.w	r2, r2, #1
    4482:	77ba      	strb	r2, [r7, #30]
    4484:	2b00      	cmp	r3, #0
    4486:	d1d7      	bne.n	4438 <adf_init+0x19c>
    4488:	e000      	b.n	448c <adf_init+0x1f0>
	uint8_t tries = 0;
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
			break;
    448a:	bf00      	nop

	//Pull #CS high again
	//Old version
//	ADF_SPI_SLAVE_SELECT(adf_spi, 0);
	//New version
	ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    448c:	f241 434c 	movw	r3, #5196	; 0x144c
    4490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4494:	681b      	ldr	r3, [r3, #0]
    4496:	4618      	mov	r0, r3
    4498:	f04f 0100 	mov.w	r1, #0
    449c:	f003 f98c 	bl	77b8 <SPI_clear_slave_select>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
    44a0:	f04f 0300 	mov.w	r3, #0
    44a4:	77bb      	strb	r3, [r7, #30]
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
    44a6:	e006      	b.n	44b6 <adf_init+0x21a>
	   ret_val = adf_get_state();
    44a8:	f000 fb50 	bl	4b4c <adf_get_state>
    44ac:	4603      	mov	r3, r0
    44ae:	77fb      	strb	r3, [r7, #31]
	   if(ret_val == PHY_OFF) {
    44b0:	7ffb      	ldrb	r3, [r7, #31]
    44b2:	2b01      	cmp	r3, #1
    44b4:	d00c      	beq.n	44d0 <adf_init+0x234>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
    44b6:	7fbb      	ldrb	r3, [r7, #30]
    44b8:	2b63      	cmp	r3, #99	; 0x63
    44ba:	bf8c      	ite	hi
    44bc:	2300      	movhi	r3, #0
    44be:	2301      	movls	r3, #1
    44c0:	b2db      	uxtb	r3, r3
    44c2:	7fba      	ldrb	r2, [r7, #30]
    44c4:	f102 0201 	add.w	r2, r2, #1
    44c8:	77ba      	strb	r2, [r7, #30]
    44ca:	2b00      	cmp	r3, #0
    44cc:	d1ec      	bne.n	44a8 <adf_init+0x20c>
    44ce:	e000      	b.n	44d2 <adf_init+0x236>
	   ret_val = adf_get_state();
	   if(ret_val == PHY_OFF) {
		   break;
    44d0:	bf00      	nop

	if(tries >= 100) {
//		return ERR_FAIL_TO_SET_PHY_OFF;
	}

	count = config_adf7030();
    44d2:	f000 f895 	bl	4600 <config_adf7030>
    44d6:	4603      	mov	r3, r0
    44d8:	76bb      	strb	r3, [r7, #26]

	if(count == 0){
    44da:	7ebb      	ldrb	r3, [r7, #26]
    44dc:	2b00      	cmp	r3, #0
    44de:	d107      	bne.n	44f0 <adf_init+0x254>
		count = cmd_ready_set();
    44e0:	f000 fa0a 	bl	48f8 <cmd_ready_set>
    44e4:	4603      	mov	r3, r0
    44e6:	76bb      	strb	r3, [r7, #26]
	} else {
		return ERR_CONFIG_FILE_FAILED;
	}

	if(count == 0){
    44e8:	7ebb      	ldrb	r3, [r7, #26]
    44ea:	2b00      	cmp	r3, #0
    44ec:	d003      	beq.n	44f6 <adf_init+0x25a>
    44ee:	e00a      	b.n	4506 <adf_init+0x26a>
	count = config_adf7030();

	if(count == 0){
		count = cmd_ready_set();
	} else {
		return ERR_CONFIG_FILE_FAILED;
    44f0:	f04f 0303 	mov.w	r3, #3
    44f4:	e018      	b.n	4528 <adf_init+0x28c>
	}

	if(count == 0){
		count = adf_in_idle();
    44f6:	f000 fa3d 	bl	4974 <adf_in_idle>
    44fa:	4603      	mov	r3, r0
    44fc:	76bb      	strb	r3, [r7, #26]
	} else {
		return ERR_CMD_FAILED;
	}

	if(count == 0){
    44fe:	7ebb      	ldrb	r3, [r7, #26]
    4500:	2b00      	cmp	r3, #0
    4502:	d003      	beq.n	450c <adf_init+0x270>
    4504:	e00f      	b.n	4526 <adf_init+0x28a>
	}

	if(count == 0){
		count = adf_in_idle();
	} else {
		return ERR_CMD_FAILED;
    4506:	f04f 0302 	mov.w	r3, #2
    450a:	e00d      	b.n	4528 <adf_init+0x28c>
	}

	if(count == 0){
		adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, enable_intr, 4);
    450c:	f107 0304 	add.w	r3, r7, #4
    4510:	f04f 0038 	mov.w	r0, #56	; 0x38
    4514:	f240 5100 	movw	r1, #1280	; 0x500
    4518:	f2c2 0100 	movt	r1, #8192	; 0x2000
    451c:	461a      	mov	r2, r3
    451e:	f04f 0304 	mov.w	r3, #4
    4522:	f000 f8ed 	bl	4700 <adf_write_to_memory>
    4526:	e7ff      	b.n	4528 <adf_init+0x28c>
	} else {
//		return ERR_IN_IDLE_FAILED;
	}

}
    4528:	4618      	mov	r0, r3
    452a:	f107 0720 	add.w	r7, r7, #32
    452e:	46bd      	mov	sp, r7
    4530:	bd80      	pop	{r7, pc}
    4532:	bf00      	nop

00004534 <apply_file>:

uint8_t apply_file(uint8_t *file, uint16_t size) {
    4534:	b580      	push	{r7, lr}
    4536:	b088      	sub	sp, #32
    4538:	af02      	add	r7, sp, #8
    453a:	6078      	str	r0, [r7, #4]
    453c:	460b      	mov	r3, r1
    453e:	807b      	strh	r3, [r7, #2]
//    uint32_t size = sizeof(file);
	//uint32_t size = 728;
    uint32_t array_position = 0;
    4540:	f04f 0300 	mov.w	r3, #0
    4544:	60fb      	str	r3, [r7, #12]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    4546:	f241 434c 	movw	r3, #5196	; 0x144c
    454a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	4618      	mov	r0, r3
    4552:	f04f 0100 	mov.w	r1, #0
    4556:	f003 f8db 	bl	7710 <SPI_set_slave_select>
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
    455a:	687a      	ldr	r2, [r7, #4]
    455c:	68fb      	ldr	r3, [r7, #12]
    455e:	4413      	add	r3, r2
    4560:	781b      	ldrb	r3, [r3, #0]
    4562:	ea4f 4203 	mov.w	r2, r3, lsl #16
                         (*(file + array_position + 1) << 8) |
    4566:	68fb      	ldr	r3, [r7, #12]
    4568:	f103 0101 	add.w	r1, r3, #1
    456c:	687b      	ldr	r3, [r7, #4]
    456e:	440b      	add	r3, r1
    4570:	781b      	ldrb	r3, [r3, #0]
    4572:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4576:	ea42 0203 	orr.w	r2, r2, r3
                         (*(file + array_position + 2));
    457a:	68fb      	ldr	r3, [r7, #12]
    457c:	f103 0102 	add.w	r1, r3, #2
    4580:	687b      	ldr	r3, [r7, #4]
    4582:	440b      	add	r3, r1
    4584:	781b      	ldrb	r3, [r3, #0]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
    4586:	ea42 0303 	orr.w	r3, r2, r3
                         (*(file + array_position + 1) << 8) |
                         (*(file + array_position + 2));
    458a:	617b      	str	r3, [r7, #20]
      
      if(length > 0xFFFF)
    458c:	697a      	ldr	r2, [r7, #20]
    458e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4592:	429a      	cmp	r2, r3
    4594:	d902      	bls.n	459c <apply_file+0x68>
      {
         return ERR_LENGTH_OVERFLOW;
    4596:	f04f 0301 	mov.w	r3, #1
    459a:	e02b      	b.n	45f4 <apply_file+0xc0>
      } 
      
      // Write the SPI data pointed to location (MEMORY_FILE + array_position) with specified length (length)
      pSeqData = (file + array_position + 3);
    459c:	68fb      	ldr	r3, [r7, #12]
    459e:	f103 0303 	add.w	r3, r3, #3
    45a2:	687a      	ldr	r2, [r7, #4]
    45a4:	4413      	add	r3, r2
    45a6:	613b      	str	r3, [r7, #16]
      
      // Transfer the Configuration sequence
      ADF_SPI_BLOCK_WRITE(adf_spi,pSeqData,1,(pSeqData+1),(length-4));
    45a8:	f241 434c 	movw	r3, #5196	; 0x144c
    45ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45b0:	681a      	ldr	r2, [r3, #0]
    45b2:	693b      	ldr	r3, [r7, #16]
    45b4:	f103 0301 	add.w	r3, r3, #1
    45b8:	6979      	ldr	r1, [r7, #20]
    45ba:	f1a1 0104 	sub.w	r1, r1, #4
    45be:	9100      	str	r1, [sp, #0]
    45c0:	4610      	mov	r0, r2
    45c2:	6939      	ldr	r1, [r7, #16]
    45c4:	f04f 0201 	mov.w	r2, #1
    45c8:	f000 fa46 	bl	4a58 <adf_spi_trans_write>

      // Update the array position to point to the next block
      array_position += length;
    45cc:	68fa      	ldr	r2, [r7, #12]
    45ce:	697b      	ldr	r3, [r7, #20]
    45d0:	4413      	add	r3, r2
    45d2:	60fb      	str	r3, [r7, #12]
    
    }while(array_position < size); // Continue operation until full data file has been written
    45d4:	887a      	ldrh	r2, [r7, #2]
    45d6:	68fb      	ldr	r3, [r7, #12]
    45d8:	429a      	cmp	r2, r3
    45da:	d8be      	bhi.n	455a <apply_file+0x26>
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    45dc:	f241 434c 	movw	r3, #5196	; 0x144c
    45e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45e4:	681b      	ldr	r3, [r3, #0]
    45e6:	4618      	mov	r0, r3
    45e8:	f04f 0100 	mov.w	r1, #0
    45ec:	f003 f8e4 	bl	77b8 <SPI_clear_slave_select>

    return 0;
    45f0:	f04f 0300 	mov.w	r3, #0

}
    45f4:	4618      	mov	r0, r3
    45f6:	f107 0718 	add.w	r7, r7, #24
    45fa:	46bd      	mov	sp, r7
    45fc:	bd80      	pop	{r7, pc}
    45fe:	bf00      	nop

00004600 <config_adf7030>:

uint8_t config_adf7030() {
    4600:	b580      	push	{r7, lr}
    4602:	b088      	sub	sp, #32
    4604:	af00      	add	r7, sp, #0
    //   array_position += length;
    
    // }while(array_position < size); // Continue operation until full data file has been written

    uint8_t ret_val;
    uint8_t en_calib_array[] = {EN_CALIB >> 24,(EN_CALIB >> 16) & 0xFF, (EN_CALIB >> 8) & 0xFF, EN_CALIB & 0xFF};
    4606:	f649 43cc 	movw	r3, #40140	; 0x9ccc
    460a:	f2c0 0300 	movt	r3, #0
    460e:	681b      	ldr	r3, [r3, #0]
    4610:	61bb      	str	r3, [r7, #24]
    uint8_t en_calib_ar[] = {EN_CALIB & 0xFF, (EN_CALIB >> 8) & 0xFF, (EN_CALIB >> 16) & 0xFF, EN_CALIB >> 24 };
    4612:	f649 43d0 	movw	r3, #40144	; 0x9cd0
    4616:	f2c0 0300 	movt	r3, #0
    461a:	681b      	ldr	r3, [r3, #0]
    461c:	617b      	str	r3, [r7, #20]
    uint8_t dis_calib_array[] = {DIS_CALIB >> 24,(DIS_CALIB >> 16) & 0xFF, (DIS_CALIB >> 8) & 0xFF, DIS_CALIB & 0xFF};
    461e:	f649 43d4 	movw	r3, #40148	; 0x9cd4
    4622:	f2c0 0300 	movt	r3, #0
    4626:	681b      	ldr	r3, [r3, #0]
    4628:	613b      	str	r3, [r7, #16]
    uint8_t dis_calib_ar[] = {DIS_CALIB & 0xFF, (DIS_CALIB >> 8) & 0xFF, (DIS_CALIB >> 16) & 0xFF, DIS_CALIB >> 24};
    462a:	f649 43d8 	movw	r3, #40152	; 0x9cd8
    462e:	f2c0 0300 	movt	r3, #0
    4632:	681b      	ldr	r3, [r3, #0]
    4634:	60fb      	str	r3, [r7, #12]
    uint8_t read_reg[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    4636:	f04f 0300 	mov.w	r3, #0
    463a:	713b      	strb	r3, [r7, #4]
    463c:	f04f 0300 	mov.w	r3, #0
    4640:	717b      	strb	r3, [r7, #5]
    4642:	f04f 0300 	mov.w	r3, #0
    4646:	71bb      	strb	r3, [r7, #6]
    4648:	f04f 0300 	mov.w	r3, #0
    464c:	71fb      	strb	r3, [r7, #7]
    464e:	f04f 0300 	mov.w	r3, #0
    4652:	723b      	strb	r3, [r7, #8]
    4654:	f04f 0300 	mov.w	r3, #0
    4658:	727b      	strb	r3, [r7, #9]
	uint8_t tries = 0;
    465a:	f04f 0300 	mov.w	r3, #0
    465e:	77fb      	strb	r3, [r7, #31]

    //Apply the configuration file
    ret_val = apply_file(radio_memory_configuration, SIZEOFCONFIG);
    4660:	f240 0030 	movw	r0, #48	; 0x30
    4664:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4668:	f44f 7136 	mov.w	r1, #728	; 0x2d8
    466c:	f7ff ff62 	bl	4534 <apply_file>
    4670:	4603      	mov	r3, r0
    4672:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
    4674:	7fbb      	ldrb	r3, [r7, #30]
    4676:	2b00      	cmp	r3, #0
    4678:	d002      	beq.n	4680 <config_adf7030+0x80>
        return ERR_CONFIG_FILE_FAILED;
    467a:	f04f 0303 	mov.w	r3, #3
    467e:	e03a      	b.n	46f6 <config_adf7030+0xf6>
    //Enable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,en_calib_ar,4);

//    Issue CMD_CONFIG_DEV command
//    return 0;
    ret_val = adf_send_cmd(CMD_CFG_DEV);
    4680:	f04f 0085 	mov.w	r0, #133	; 0x85
    4684:	f000 f8d2 	bl	482c <adf_send_cmd>
    4688:	4603      	mov	r3, r0
    468a:	77bb      	strb	r3, [r7, #30]

	if(ret_val != 0) {
    468c:	7fbb      	ldrb	r3, [r7, #30]
    468e:	2b00      	cmp	r3, #0
    4690:	d002      	beq.n	4698 <config_adf7030+0x98>
		return 1;
    4692:	f04f 0301 	mov.w	r3, #1
    4696:	e02e      	b.n	46f6 <config_adf7030+0xf6>
//	   }
//   }

//    adf_in_idle();
    //Issue CMD_PHY_ON
    ret_val = adf_send_cmd(CMD_PHY_ON);
    4698:	f04f 0082 	mov.w	r0, #130	; 0x82
    469c:	f000 f8c6 	bl	482c <adf_send_cmd>
    46a0:	4603      	mov	r3, r0
    46a2:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
    46a4:	7fbb      	ldrb	r3, [r7, #30]
    46a6:	2b00      	cmp	r3, #0
    46a8:	d00e      	beq.n	46c8 <config_adf7030+0xc8>
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    46aa:	7fbb      	ldrb	r3, [r7, #30]
    46ac:	ea6f 6383 	mvn.w	r3, r3, lsl #26
    46b0:	ea6f 6393 	mvn.w	r3, r3, lsr #26
    46b4:	b2db      	uxtb	r3, r3
    46b6:	e01e      	b.n	46f6 <config_adf7030+0xf6>
    }
    while(tries++ < 100) {
    	ret_val = adf_get_state();
    46b8:	f000 fa48 	bl	4b4c <adf_get_state>
    46bc:	4603      	mov	r3, r0
    46be:	77bb      	strb	r3, [r7, #30]
	   if(ret_val == PHY_ON) {
    46c0:	7fbb      	ldrb	r3, [r7, #30]
    46c2:	2b02      	cmp	r3, #2
    46c4:	d00e      	beq.n	46e4 <config_adf7030+0xe4>
    46c6:	e000      	b.n	46ca <config_adf7030+0xca>
    ret_val = adf_send_cmd(CMD_PHY_ON);
    if(ret_val) {
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    }
    while(tries++ < 100) {
    46c8:	bf00      	nop
    46ca:	7ffb      	ldrb	r3, [r7, #31]
    46cc:	2b63      	cmp	r3, #99	; 0x63
    46ce:	bf8c      	ite	hi
    46d0:	2300      	movhi	r3, #0
    46d2:	2301      	movls	r3, #1
    46d4:	b2db      	uxtb	r3, r3
    46d6:	7ffa      	ldrb	r2, [r7, #31]
    46d8:	f102 0201 	add.w	r2, r2, #1
    46dc:	77fa      	strb	r2, [r7, #31]
    46de:	2b00      	cmp	r3, #0
    46e0:	d1ea      	bne.n	46b8 <config_adf7030+0xb8>
    46e2:	e000      	b.n	46e6 <config_adf7030+0xe6>
    	ret_val = adf_get_state();
	   if(ret_val == PHY_ON) {
		   break;
    46e4:	bf00      	nop
	   }
   }

	if(tries >= 100) {
    46e6:	7ffb      	ldrb	r3, [r7, #31]
    46e8:	2b63      	cmp	r3, #99	; 0x63
    46ea:	d902      	bls.n	46f2 <config_adf7030+0xf2>
		return 1;
    46ec:	f04f 0301 	mov.w	r3, #1
    46f0:	e001      	b.n	46f6 <config_adf7030+0xf6>
//    }

    //Disable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);

    return 0;
    46f2:	f04f 0300 	mov.w	r3, #0

#else

#endif
}
    46f6:	4618      	mov	r0, r3
    46f8:	f107 0720 	add.w	r7, r7, #32
    46fc:	46bd      	mov	sp, r7
    46fe:	bd80      	pop	{r7, pc}

00004700 <adf_write_to_memory>:


uint8_t adf_write_to_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
    4700:	b580      	push	{r7, lr}
    4702:	b088      	sub	sp, #32
    4704:	af02      	add	r7, sp, #8
    4706:	60b9      	str	r1, [r7, #8]
    4708:	607a      	str	r2, [r7, #4]
    470a:	603b      	str	r3, [r7, #0]
    470c:	4603      	mov	r3, r0
    470e:	73fb      	strb	r3, [r7, #15]
    //Currently implementing mode1 for testing. Need to implement other modes
    if((mode & WMODE_1) == WMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
    4710:	68bb      	ldr	r3, [r7, #8]
    4712:	ea4f 6313 	mov.w	r3, r3, lsr #24
    4716:	b2d8      	uxtb	r0, r3
    4718:	68bb      	ldr	r3, [r7, #8]
    471a:	ea4f 4313 	mov.w	r3, r3, lsr #16
    471e:	b2d9      	uxtb	r1, r3
    4720:	68bb      	ldr	r3, [r7, #8]
    4722:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4726:	b2da      	uxtb	r2, r3
    4728:	68bb      	ldr	r3, [r7, #8]
    472a:	b2db      	uxtb	r3, r3
    472c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4730:	f887 c010 	strb.w	ip, [r7, #16]
    4734:	7478      	strb	r0, [r7, #17]
    4736:	74b9      	strb	r1, [r7, #18]
    4738:	74fa      	strb	r2, [r7, #19]
    473a:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    473c:	f241 434c 	movw	r3, #5196	; 0x144c
    4740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4744:	681b      	ldr	r3, [r3, #0]
    4746:	4618      	mov	r0, r3
    4748:	f04f 0100 	mov.w	r1, #0
    474c:	f002 ffe0 	bl	7710 <SPI_set_slave_select>
        ADF_SPI_BLOCK_WRITE(adf_spi,cmd_data,5,data,size);
    4750:	f241 434c 	movw	r3, #5196	; 0x144c
    4754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4758:	681a      	ldr	r2, [r3, #0]
    475a:	f107 0310 	add.w	r3, r7, #16
    475e:	6839      	ldr	r1, [r7, #0]
    4760:	9100      	str	r1, [sp, #0]
    4762:	4610      	mov	r0, r2
    4764:	4619      	mov	r1, r3
    4766:	f04f 0205 	mov.w	r2, #5
    476a:	687b      	ldr	r3, [r7, #4]
    476c:	f000 f974 	bl	4a58 <adf_spi_trans_write>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
    4770:	f241 434c 	movw	r3, #5196	; 0x144c
    4774:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4778:	681b      	ldr	r3, [r3, #0]
    477a:	4618      	mov	r0, r3
    477c:	f04f 0100 	mov.w	r1, #0
    4780:	f003 f81a 	bl	77b8 <SPI_clear_slave_select>
    }

    return 0;
    4784:	f04f 0300 	mov.w	r3, #0
    

}
    4788:	4618      	mov	r0, r3
    478a:	f107 0718 	add.w	r7, r7, #24
    478e:	46bd      	mov	sp, r7
    4790:	bd80      	pop	{r7, pc}
    4792:	bf00      	nop

00004794 <adf_read_from_memory>:

uint8_t* adf_read_from_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
    4794:	b580      	push	{r7, lr}
    4796:	b088      	sub	sp, #32
    4798:	af02      	add	r7, sp, #8
    479a:	60b9      	str	r1, [r7, #8]
    479c:	607a      	str	r2, [r7, #4]
    479e:	603b      	str	r3, [r7, #0]
    47a0:	4603      	mov	r3, r0
    47a2:	73fb      	strb	r3, [r7, #15]
    if((mode & RMODE_1) == RMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
    47a4:	68bb      	ldr	r3, [r7, #8]
    47a6:	ea4f 6313 	mov.w	r3, r3, lsr #24
    47aa:	b2d8      	uxtb	r0, r3
    47ac:	68bb      	ldr	r3, [r7, #8]
    47ae:	ea4f 4313 	mov.w	r3, r3, lsr #16
    47b2:	b2d9      	uxtb	r1, r3
    47b4:	68bb      	ldr	r3, [r7, #8]
    47b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    47ba:	b2da      	uxtb	r2, r3
    47bc:	68bb      	ldr	r3, [r7, #8]
    47be:	b2db      	uxtb	r3, r3
    47c0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    47c4:	f887 c010 	strb.w	ip, [r7, #16]
    47c8:	7478      	strb	r0, [r7, #17]
    47ca:	74b9      	strb	r1, [r7, #18]
    47cc:	74fa      	strb	r2, [r7, #19]
    47ce:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    47d0:	f241 434c 	movw	r3, #5196	; 0x144c
    47d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    47d8:	681b      	ldr	r3, [r3, #0]
    47da:	4618      	mov	r0, r3
    47dc:	f04f 0100 	mov.w	r1, #0
    47e0:	f002 ff96 	bl	7710 <SPI_set_slave_select>
        ADF_SPI_BLOCK_READ(adf_spi,cmd_data,5,data,size+RMODE1_OFFSET);
    47e4:	f241 434c 	movw	r3, #5196	; 0x144c
    47e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    47ec:	681a      	ldr	r2, [r3, #0]
    47ee:	683b      	ldr	r3, [r7, #0]
    47f0:	f103 0102 	add.w	r1, r3, #2
    47f4:	f107 0310 	add.w	r3, r7, #16
    47f8:	9100      	str	r1, [sp, #0]
    47fa:	4610      	mov	r0, r2
    47fc:	4619      	mov	r1, r3
    47fe:	f04f 0205 	mov.w	r2, #5
    4802:	687b      	ldr	r3, [r7, #4]
    4804:	f000 f8f4 	bl	49f0 <adf_spi_trans_read>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
    4808:	f241 434c 	movw	r3, #5196	; 0x144c
    480c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4810:	681b      	ldr	r3, [r3, #0]
    4812:	4618      	mov	r0, r3
    4814:	f04f 0100 	mov.w	r1, #0
    4818:	f002 ffce 	bl	77b8 <SPI_clear_slave_select>
    }
    return (data+RMODE1_OFFSET);
    481c:	687b      	ldr	r3, [r7, #4]
    481e:	f103 0302 	add.w	r3, r3, #2
}
    4822:	4618      	mov	r0, r3
    4824:	f107 0718 	add.w	r7, r7, #24
    4828:	46bd      	mov	sp, r7
    482a:	bd80      	pop	{r7, pc}

0000482c <adf_send_cmd>:

uint8_t adf_send_cmd(uint8_t command) {
    482c:	b580      	push	{r7, lr}
    482e:	b086      	sub	sp, #24
    4830:	af02      	add	r7, sp, #8
    4832:	4603      	mov	r3, r0
    4834:	71fb      	strb	r3, [r7, #7]
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    4836:	f241 434c 	movw	r3, #5196	; 0x144c
    483a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    483e:	681b      	ldr	r3, [r3, #0]
    4840:	4618      	mov	r0, r3
    4842:	f04f 0100 	mov.w	r1, #0
    4846:	f002 ff63 	bl	7710 <SPI_set_slave_select>
    uint8_t check_val = 0,nop = ADF_NOP;
    484a:	f04f 0300 	mov.w	r3, #0
    484e:	73bb      	strb	r3, [r7, #14]
    4850:	f04f 33ff 	mov.w	r3, #4294967295
    4854:	737b      	strb	r3, [r7, #13]
    uint8_t tries = 0;
    4856:	f04f 0300 	mov.w	r3, #0
    485a:	73fb      	strb	r3, [r7, #15]
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    485c:	f241 434c 	movw	r3, #5196	; 0x144c
    4860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4864:	6819      	ldr	r1, [r3, #0]
    4866:	f107 020d 	add.w	r2, r7, #13
    486a:	f107 030e 	add.w	r3, r7, #14
    486e:	f04f 0001 	mov.w	r0, #1
    4872:	9000      	str	r0, [sp, #0]
    4874:	4608      	mov	r0, r1
    4876:	4611      	mov	r1, r2
    4878:	f04f 0201 	mov.w	r2, #1
    487c:	f000 f8b8 	bl	49f0 <adf_spi_trans_read>
       if((check_val & CMD_READY) != 0) {
    4880:	7bbb      	ldrb	r3, [r7, #14]
    4882:	f003 0320 	and.w	r3, r3, #32
    4886:	2b00      	cmp	r3, #0
    4888:	d10c      	bne.n	48a4 <adf_send_cmd+0x78>
           break;
       }
   }while(tries++ < 100);
    488a:	7bfb      	ldrb	r3, [r7, #15]
    488c:	2b63      	cmp	r3, #99	; 0x63
    488e:	bf8c      	ite	hi
    4890:	2300      	movhi	r3, #0
    4892:	2301      	movls	r3, #1
    4894:	b2db      	uxtb	r3, r3
    4896:	7bfa      	ldrb	r2, [r7, #15]
    4898:	f102 0201 	add.w	r2, r2, #1
    489c:	73fa      	strb	r2, [r7, #15]
    489e:	2b00      	cmp	r3, #0
    48a0:	d1dc      	bne.n	485c <adf_send_cmd+0x30>
    48a2:	e000      	b.n	48a6 <adf_send_cmd+0x7a>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
       if((check_val & CMD_READY) != 0) {
           break;
    48a4:	bf00      	nop
       }
   }while(tries++ < 100);
   if(tries >= 100) {
    48a6:	7bfb      	ldrb	r3, [r7, #15]
    48a8:	2b63      	cmp	r3, #99	; 0x63
    48aa:	d902      	bls.n	48b2 <adf_send_cmd+0x86>
       return ERR_CMD_FAILED;
    48ac:	f04f 0302 	mov.w	r3, #2
    48b0:	e01d      	b.n	48ee <adf_send_cmd+0xc2>
   }

    //Send the command
    ADF_SPI_BLOCK_WRITE(adf_spi,&command, 1, &check_val, 1);
    48b2:	f241 434c 	movw	r3, #5196	; 0x144c
    48b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48ba:	6819      	ldr	r1, [r3, #0]
    48bc:	f107 0207 	add.w	r2, r7, #7
    48c0:	f107 030e 	add.w	r3, r7, #14
    48c4:	f04f 0001 	mov.w	r0, #1
    48c8:	9000      	str	r0, [sp, #0]
    48ca:	4608      	mov	r0, r1
    48cc:	4611      	mov	r1, r2
    48ce:	f04f 0201 	mov.w	r2, #1
    48d2:	f000 f8c1 	bl	4a58 <adf_spi_trans_write>
    //Using old drivers
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //Using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
    48d6:	f241 434c 	movw	r3, #5196	; 0x144c
    48da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48de:	681b      	ldr	r3, [r3, #0]
    48e0:	4618      	mov	r0, r3
    48e2:	f04f 0100 	mov.w	r1, #0
    48e6:	f002 ff67 	bl	77b8 <SPI_clear_slave_select>

    return 0;
    48ea:	f04f 0300 	mov.w	r3, #0

}
    48ee:	4618      	mov	r0, r3
    48f0:	f107 0710 	add.w	r7, r7, #16
    48f4:	46bd      	mov	sp, r7
    48f6:	bd80      	pop	{r7, pc}

000048f8 <cmd_ready_set>:

    return 0;

}

uint8_t cmd_ready_set() {
    48f8:	b580      	push	{r7, lr}
    48fa:	b084      	sub	sp, #16
    48fc:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
    48fe:	f04f 0300 	mov.w	r3, #0
    4902:	71bb      	strb	r3, [r7, #6]
    4904:	f04f 33ff 	mov.w	r3, #4294967295
    4908:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
    490a:	f04f 0300 	mov.w	r3, #0
    490e:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    4910:	f241 434c 	movw	r3, #5196	; 0x144c
    4914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4918:	6819      	ldr	r1, [r3, #0]
    491a:	f107 0205 	add.w	r2, r7, #5
    491e:	f107 0306 	add.w	r3, r7, #6
    4922:	f04f 0001 	mov.w	r0, #1
    4926:	9000      	str	r0, [sp, #0]
    4928:	4608      	mov	r0, r1
    492a:	4611      	mov	r1, r2
    492c:	f04f 0201 	mov.w	r2, #1
    4930:	f000 f85e 	bl	49f0 <adf_spi_trans_read>
        if((check_val & CMD_READY) != 0) {
    4934:	79bb      	ldrb	r3, [r7, #6]
    4936:	f003 0320 	and.w	r3, r3, #32
    493a:	2b00      	cmp	r3, #0
    493c:	d10c      	bne.n	4958 <cmd_ready_set+0x60>
            break;
        }
    }while(tries++ < 100);
    493e:	79fb      	ldrb	r3, [r7, #7]
    4940:	2b63      	cmp	r3, #99	; 0x63
    4942:	bf8c      	ite	hi
    4944:	2300      	movhi	r3, #0
    4946:	2301      	movls	r3, #1
    4948:	b2db      	uxtb	r3, r3
    494a:	79fa      	ldrb	r2, [r7, #7]
    494c:	f102 0201 	add.w	r2, r2, #1
    4950:	71fa      	strb	r2, [r7, #7]
    4952:	2b00      	cmp	r3, #0
    4954:	d1dc      	bne.n	4910 <cmd_ready_set+0x18>
    4956:	e000      	b.n	495a <cmd_ready_set+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & CMD_READY) != 0) {
            break;
    4958:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
    495a:	79fb      	ldrb	r3, [r7, #7]
    495c:	2b63      	cmp	r3, #99	; 0x63
    495e:	d902      	bls.n	4966 <cmd_ready_set+0x6e>
        return 1;
    4960:	f04f 0301 	mov.w	r3, #1
    4964:	e001      	b.n	496a <cmd_ready_set+0x72>
    }
    return 0;
    4966:	f04f 0300 	mov.w	r3, #0
}
    496a:	4618      	mov	r0, r3
    496c:	f107 0708 	add.w	r7, r7, #8
    4970:	46bd      	mov	sp, r7
    4972:	bd80      	pop	{r7, pc}

00004974 <adf_in_idle>:

uint8_t adf_in_idle() {
    4974:	b580      	push	{r7, lr}
    4976:	b084      	sub	sp, #16
    4978:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
    497a:	f04f 0300 	mov.w	r3, #0
    497e:	71bb      	strb	r3, [r7, #6]
    4980:	f04f 33ff 	mov.w	r3, #4294967295
    4984:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
    4986:	f04f 0300 	mov.w	r3, #0
    498a:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
    498c:	f241 434c 	movw	r3, #5196	; 0x144c
    4990:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4994:	6819      	ldr	r1, [r3, #0]
    4996:	f107 0205 	add.w	r2, r7, #5
    499a:	f107 0306 	add.w	r3, r7, #6
    499e:	f04f 0001 	mov.w	r0, #1
    49a2:	9000      	str	r0, [sp, #0]
    49a4:	4608      	mov	r0, r1
    49a6:	4611      	mov	r1, r2
    49a8:	f04f 0201 	mov.w	r2, #1
    49ac:	f000 f820 	bl	49f0 <adf_spi_trans_read>
        if((check_val & 0x04) != 0) {
    49b0:	79bb      	ldrb	r3, [r7, #6]
    49b2:	f003 0304 	and.w	r3, r3, #4
    49b6:	2b00      	cmp	r3, #0
    49b8:	d10c      	bne.n	49d4 <adf_in_idle+0x60>
            break;
        }
    }while(tries++ < 100);
    49ba:	79fb      	ldrb	r3, [r7, #7]
    49bc:	2b63      	cmp	r3, #99	; 0x63
    49be:	bf8c      	ite	hi
    49c0:	2300      	movhi	r3, #0
    49c2:	2301      	movls	r3, #1
    49c4:	b2db      	uxtb	r3, r3
    49c6:	79fa      	ldrb	r2, [r7, #7]
    49c8:	f102 0201 	add.w	r2, r2, #1
    49cc:	71fa      	strb	r2, [r7, #7]
    49ce:	2b00      	cmp	r3, #0
    49d0:	d1dc      	bne.n	498c <adf_in_idle+0x18>
    49d2:	e000      	b.n	49d6 <adf_in_idle+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & 0x04) != 0) {
            break;
    49d4:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
    49d6:	79fb      	ldrb	r3, [r7, #7]
    49d8:	2b63      	cmp	r3, #99	; 0x63
    49da:	d902      	bls.n	49e2 <adf_in_idle+0x6e>
        return 1;
    49dc:	f04f 0301 	mov.w	r3, #1
    49e0:	e001      	b.n	49e6 <adf_in_idle+0x72>
    }
    return 0;
    49e2:	f04f 0300 	mov.w	r3, #0
}
    49e6:	4618      	mov	r0, r3
    49e8:	f107 0708 	add.w	r7, r7, #8
    49ec:	46bd      	mov	sp, r7
    49ee:	bd80      	pop	{r7, pc}

000049f0 <adf_spi_trans_read>:

void adf_spi_trans_read( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * rd_buffer,
    size_t rd_byte_size){
    49f0:	b580      	push	{r7, lr}
    49f2:	b088      	sub	sp, #32
    49f4:	af02      	add	r7, sp, #8
    49f6:	60f8      	str	r0, [r7, #12]
    49f8:	60b9      	str	r1, [r7, #8]
    49fa:	607a      	str	r2, [r7, #4]
    49fc:	603b      	str	r3, [r7, #0]

	uint16_t i;
	uint8_t r_buf[6];
	r_buf[0] = 0x00;
    49fe:	f04f 0300 	mov.w	r3, #0
    4a02:	743b      	strb	r3, [r7, #16]
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);


		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);
    4a04:	687b      	ldr	r3, [r7, #4]
    4a06:	b29a      	uxth	r2, r3
    4a08:	6a3b      	ldr	r3, [r7, #32]
    4a0a:	b299      	uxth	r1, r3
    4a0c:	f107 0310 	add.w	r3, r7, #16
    4a10:	9100      	str	r1, [sp, #0]
    4a12:	68f8      	ldr	r0, [r7, #12]
    4a14:	68b9      	ldr	r1, [r7, #8]
    4a16:	f002 ff25 	bl	7864 <SPI_transfer_block>

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    4a1a:	f04f 0300 	mov.w	r3, #0
    4a1e:	82fb      	strh	r3, [r7, #22]
    4a20:	e011      	b.n	4a46 <adf_spi_trans_read+0x56>
		if(i<rd_byte_size){
    4a22:	8afa      	ldrh	r2, [r7, #22]
    4a24:	6a3b      	ldr	r3, [r7, #32]
    4a26:	429a      	cmp	r2, r3
    4a28:	d209      	bcs.n	4a3e <adf_spi_trans_read+0x4e>
			rd_buffer[i] = r_buf[i];
    4a2a:	8afa      	ldrh	r2, [r7, #22]
    4a2c:	683b      	ldr	r3, [r7, #0]
    4a2e:	4413      	add	r3, r2
    4a30:	8afa      	ldrh	r2, [r7, #22]
    4a32:	f107 0118 	add.w	r1, r7, #24
    4a36:	440a      	add	r2, r1
    4a38:	f812 2c08 	ldrb.w	r2, [r2, #-8]
    4a3c:	701a      	strb	r2, [r3, #0]

		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    4a3e:	8afb      	ldrh	r3, [r7, #22]
    4a40:	f103 0301 	add.w	r3, r3, #1
    4a44:	82fb      	strh	r3, [r7, #22]
    4a46:	8afa      	ldrh	r2, [r7, #22]
    4a48:	f240 33e7 	movw	r3, #999	; 0x3e7
    4a4c:	429a      	cmp	r2, r3
    4a4e:	d9e8      	bls.n	4a22 <adf_spi_trans_read+0x32>
		if(i<rd_byte_size){
			rd_buffer[i] = r_buf[i];
		}
	}
}
    4a50:	f107 0718 	add.w	r7, r7, #24
    4a54:	46bd      	mov	sp, r7
    4a56:	bd80      	pop	{r7, pc}

00004a58 <adf_spi_trans_write>:

void adf_spi_trans_write( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * wr_buffer,
    size_t wr_byte_size){
    4a58:	b580      	push	{r7, lr}
    4a5a:	b0d2      	sub	sp, #328	; 0x148
    4a5c:	af02      	add	r7, sp, #8
    4a5e:	f107 0c0c 	add.w	ip, r7, #12
    4a62:	f8cc 0000 	str.w	r0, [ip]
    4a66:	f107 0008 	add.w	r0, r7, #8
    4a6a:	6001      	str	r1, [r0, #0]
    4a6c:	f107 0104 	add.w	r1, r7, #4
    4a70:	600a      	str	r2, [r1, #0]
    4a72:	463a      	mov	r2, r7
    4a74:	6013      	str	r3, [r2, #0]

	uint8_t data[300];
	uint16_t i = 0;
    4a76:	f04f 0300 	mov.w	r3, #0
    4a7a:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e

	for(;i<cmd_byte_size;i++){
    4a7e:	e011      	b.n	4aa4 <adf_spi_trans_write+0x4c>
		data[i] = cmd_buffer[i];
    4a80:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    4a84:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
    4a88:	f107 0208 	add.w	r2, r7, #8
    4a8c:	6812      	ldr	r2, [r2, #0]
    4a8e:	440a      	add	r2, r1
    4a90:	7811      	ldrb	r1, [r2, #0]
    4a92:	f107 0210 	add.w	r2, r7, #16
    4a96:	54d1      	strb	r1, [r2, r3]
    size_t wr_byte_size){

	uint8_t data[300];
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
    4a98:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    4a9c:	f103 0301 	add.w	r3, r3, #1
    4aa0:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    4aa4:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    4aa8:	f107 0304 	add.w	r3, r7, #4
    4aac:	681b      	ldr	r3, [r3, #0]
    4aae:	429a      	cmp	r2, r3
    4ab0:	d3e6      	bcc.n	4a80 <adf_spi_trans_write+0x28>
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
    4ab2:	e015      	b.n	4ae0 <adf_spi_trans_write+0x88>
		data[i] = wr_buffer[i-cmd_byte_size];
    4ab4:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    4ab8:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
    4abc:	f107 0204 	add.w	r2, r7, #4
    4ac0:	6812      	ldr	r2, [r2, #0]
    4ac2:	ebc2 0101 	rsb	r1, r2, r1
    4ac6:	463a      	mov	r2, r7
    4ac8:	6812      	ldr	r2, [r2, #0]
    4aca:	440a      	add	r2, r1
    4acc:	7811      	ldrb	r1, [r2, #0]
    4ace:	f107 0210 	add.w	r2, r7, #16
    4ad2:	54d1      	strb	r1, [r2, r3]
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
    4ad4:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    4ad8:	f103 0301 	add.w	r3, r3, #1
    4adc:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    4ae0:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    4ae4:	f107 0304 	add.w	r3, r7, #4
    4ae8:	6819      	ldr	r1, [r3, #0]
    4aea:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
    4aee:	440b      	add	r3, r1
    4af0:	429a      	cmp	r2, r3
    4af2:	d3df      	bcc.n	4ab4 <adf_spi_trans_write+0x5c>
//	MSS_GPIO_set_output(MSS_GPIO_3, 0);
//	SPI_block_write(this_spi, cmd_buffer, cmd_byte_size, wr_buffer, wr_byte_size);
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);
	SPI_transfer_block(this_spi,data,cmd_byte_size + wr_byte_size,0,0);
    4af4:	f107 0304 	add.w	r3, r7, #4
    4af8:	681b      	ldr	r3, [r3, #0]
    4afa:	b29a      	uxth	r2, r3
    4afc:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
    4b00:	b29b      	uxth	r3, r3
    4b02:	4413      	add	r3, r2
    4b04:	b29b      	uxth	r3, r3
    4b06:	f107 010c 	add.w	r1, r7, #12
    4b0a:	f107 0210 	add.w	r2, r7, #16
    4b0e:	f04f 0000 	mov.w	r0, #0
    4b12:	9000      	str	r0, [sp, #0]
    4b14:	6808      	ldr	r0, [r1, #0]
    4b16:	4611      	mov	r1, r2
    4b18:	461a      	mov	r2, r3
    4b1a:	f04f 0300 	mov.w	r3, #0
    4b1e:	f002 fea1 	bl	7864 <SPI_transfer_block>
//	SPI_transfer_block(this_spi,wr_buffer,wr_byte_size,0,0);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
    4b22:	f04f 0300 	mov.w	r3, #0
    4b26:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    4b2a:	e005      	b.n	4b38 <adf_spi_trans_write+0xe0>
    4b2c:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
    4b30:	f103 0301 	add.w	r3, r3, #1
    4b34:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
    4b38:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
    4b3c:	f240 33e7 	movw	r3, #999	; 0x3e7
    4b40:	429a      	cmp	r2, r3
    4b42:	d9f3      	bls.n	4b2c <adf_spi_trans_write+0xd4>

	}
}
    4b44:	f507 77a0 	add.w	r7, r7, #320	; 0x140
    4b48:	46bd      	mov	sp, r7
    4b4a:	bd80      	pop	{r7, pc}

00004b4c <adf_get_state>:

uint8_t adf_get_state() {
    4b4c:	b580      	push	{r7, lr}
    4b4e:	b082      	sub	sp, #8
    4b50:	af00      	add	r7, sp, #0
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    4b52:	f04f 0300 	mov.w	r3, #0
    4b56:	703b      	strb	r3, [r7, #0]
    4b58:	f04f 0300 	mov.w	r3, #0
    4b5c:	707b      	strb	r3, [r7, #1]
    4b5e:	f04f 0300 	mov.w	r3, #0
    4b62:	70bb      	strb	r3, [r7, #2]
    4b64:	f04f 0300 	mov.w	r3, #0
    4b68:	70fb      	strb	r3, [r7, #3]
    4b6a:	f04f 0300 	mov.w	r3, #0
    4b6e:	713b      	strb	r3, [r7, #4]
    4b70:	f04f 0300 	mov.w	r3, #0
    4b74:	717b      	strb	r3, [r7, #5]
    uint8_t curr_mode = 0;
    4b76:	f04f 0300 	mov.w	r3, #0
    4b7a:	71bb      	strb	r3, [r7, #6]
	uint8_t tries = 0;
    4b7c:	f04f 0300 	mov.w	r3, #0
    4b80:	71fb      	strb	r3, [r7, #7]
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
    4b82:	e011      	b.n	4ba8 <adf_get_state+0x5c>
    	adf_read_from_memory(RMODE_1,MISC_FW,misc_fw,4);
    4b84:	463b      	mov	r3, r7
    4b86:	f04f 0078 	mov.w	r0, #120	; 0x78
    4b8a:	f244 21b4 	movw	r1, #17076	; 0x42b4
    4b8e:	f2c4 0100 	movt	r1, #16384	; 0x4000
    4b92:	461a      	mov	r2, r3
    4b94:	f04f 0304 	mov.w	r3, #4
    4b98:	f7ff fdfc 	bl	4794 <adf_read_from_memory>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2){
    4b9c:	783b      	ldrb	r3, [r7, #0]
    4b9e:	2be2      	cmp	r3, #226	; 0xe2
    4ba0:	d014      	beq.n	4bcc <adf_get_state+0x80>
    4ba2:	783b      	ldrb	r3, [r7, #0]
    4ba4:	2ba2      	cmp	r3, #162	; 0xa2
    4ba6:	d011      	beq.n	4bcc <adf_get_state+0x80>

uint8_t adf_get_state() {
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    uint8_t curr_mode = 0;
	uint8_t tries = 0;
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
    4ba8:	783b      	ldrb	r3, [r7, #0]
    4baa:	2be4      	cmp	r3, #228	; 0xe4
    4bac:	d00e      	beq.n	4bcc <adf_get_state+0x80>
    4bae:	783b      	ldrb	r3, [r7, #0]
    4bb0:	2ba4      	cmp	r3, #164	; 0xa4
    4bb2:	d00b      	beq.n	4bcc <adf_get_state+0x80>
    4bb4:	79fb      	ldrb	r3, [r7, #7]
    4bb6:	2b63      	cmp	r3, #99	; 0x63
    4bb8:	bf8c      	ite	hi
    4bba:	2300      	movhi	r3, #0
    4bbc:	2301      	movls	r3, #1
    4bbe:	b2db      	uxtb	r3, r3
    4bc0:	79fa      	ldrb	r2, [r7, #7]
    4bc2:	f102 0201 	add.w	r2, r2, #1
    4bc6:	71fa      	strb	r2, [r7, #7]
    4bc8:	2b00      	cmp	r3, #0
    4bca:	d1db      	bne.n	4b84 <adf_get_state+0x38>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2){
    		break;
    	}
    }
	//PHY SLEEP is zero. Need to discuss what to return when tries goes out of limits
    curr_mode = misc_fw[4] & 0x3F;
    4bcc:	793b      	ldrb	r3, [r7, #4]
    4bce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4bd2:	71bb      	strb	r3, [r7, #6]
    return curr_mode;
    4bd4:	79bb      	ldrb	r3, [r7, #6]
}
    4bd6:	4618      	mov	r0, r3
    4bd8:	f107 0708 	add.w	r7, r7, #8
    4bdc:	46bd      	mov	sp, r7
    4bde:	bd80      	pop	{r7, pc}

00004be0 <get_rssi_data>:
	while(cmd_buff[0] == 0x00){
		adf_read_from_memory(RMODE_1, RX_BUFFER, cmd_buff, 4);
	}
}

void get_rssi_data(uint16_t* rssi){
    4be0:	b580      	push	{r7, lr}
    4be2:	b084      	sub	sp, #16
    4be4:	af00      	add	r7, sp, #0
    4be6:	6078      	str	r0, [r7, #4]

	uint8_t rx_buf[6];
	rx_buf[0] = 0x00;
    4be8:	f04f 0300 	mov.w	r3, #0
    4bec:	723b      	strb	r3, [r7, #8]

	while(rx_buf[0] == 0x00){
    4bee:	e00c      	b.n	4c0a <get_rssi_data+0x2a>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
    4bf0:	f107 0308 	add.w	r3, r7, #8
    4bf4:	f04f 0078 	mov.w	r0, #120	; 0x78
    4bf8:	f240 5138 	movw	r1, #1336	; 0x538
    4bfc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4c00:	461a      	mov	r2, r3
    4c02:	f04f 0304 	mov.w	r3, #4
    4c06:	f7ff fdc5 	bl	4794 <adf_read_from_memory>
void get_rssi_data(uint16_t* rssi){

	uint8_t rx_buf[6];
	rx_buf[0] = 0x00;

	while(rx_buf[0] == 0x00){
    4c0a:	7a3b      	ldrb	r3, [r7, #8]
    4c0c:	2b00      	cmp	r3, #0
    4c0e:	d0ef      	beq.n	4bf0 <get_rssi_data+0x10>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[2] & 0x07) << 8) + rx_buf[3];
    4c10:	7abb      	ldrb	r3, [r7, #10]
    4c12:	f003 0307 	and.w	r3, r3, #7
    4c16:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4c1a:	b29a      	uxth	r2, r3
    4c1c:	7afb      	ldrb	r3, [r7, #11]
    4c1e:	4413      	add	r3, r2
    4c20:	b29a      	uxth	r2, r3
    4c22:	687b      	ldr	r3, [r7, #4]
    4c24:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
    4c26:	687b      	ldr	r3, [r7, #4]
    4c28:	881b      	ldrh	r3, [r3, #0]
    4c2a:	f1c3 0300 	rsb	r3, r3, #0
    4c2e:	b29b      	uxth	r3, r3
    4c30:	b29a      	uxth	r2, r3
    4c32:	687b      	ldr	r3, [r7, #4]
    4c34:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
    4c36:	687b      	ldr	r3, [r7, #4]
    4c38:	881b      	ldrh	r3, [r3, #0]
    4c3a:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4c3e:	ea4f 5313 	mov.w	r3, r3, lsr #20
    4c42:	687a      	ldr	r2, [r7, #4]
    4c44:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
    4c46:	687b      	ldr	r3, [r7, #4]
    4c48:	881b      	ldrh	r3, [r3, #0]
    4c4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4c4e:	d906      	bls.n	4c5e <get_rssi_data+0x7e>
		*rssi = *rssi - 2048;
    4c50:	687b      	ldr	r3, [r7, #4]
    4c52:	881b      	ldrh	r3, [r3, #0]
    4c54:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    4c58:	b29a      	uxth	r2, r3
    4c5a:	687b      	ldr	r3, [r7, #4]
    4c5c:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
    4c5e:	687b      	ldr	r3, [r7, #4]
    4c60:	881b      	ldrh	r3, [r3, #0]
    4c62:	ea4f 0393 	mov.w	r3, r3, lsr #2
    4c66:	b29a      	uxth	r2, r3
    4c68:	687b      	ldr	r3, [r7, #4]
    4c6a:	801a      	strh	r2, [r3, #0]

}
    4c6c:	f107 0710 	add.w	r7, r7, #16
    4c70:	46bd      	mov	sp, r7
    4c72:	bd80      	pop	{r7, pc}

00004c74 <get_rssi_cca_data>:
	temp[0] = rx_buf[5];
	temp[1] = rx_buf[4] & 0x0F;

}

void get_rssi_cca_data(uint16_t* rssi){
    4c74:	b580      	push	{r7, lr}
    4c76:	b084      	sub	sp, #16
    4c78:	af00      	add	r7, sp, #0
    4c7a:	6078      	str	r0, [r7, #4]
	uint8_t rx_buf[6];
	//uint16_t rssi;
	rx_buf[0] = 0x00;
    4c7c:	f04f 0300 	mov.w	r3, #0
    4c80:	723b      	strb	r3, [r7, #8]
	uint8_t state;

	adf_send_cmd(CMD_PHY_CCA);
    4c82:	f04f 0086 	mov.w	r0, #134	; 0x86
    4c86:	f7ff fdd1 	bl	482c <adf_send_cmd>

	state = adf_get_state();
    4c8a:	f7ff ff5f 	bl	4b4c <adf_get_state>
    4c8e:	4603      	mov	r3, r0
    4c90:	73fb      	strb	r3, [r7, #15]

	while(state != 2){
    4c92:	e003      	b.n	4c9c <get_rssi_cca_data+0x28>
		state = adf_get_state();
    4c94:	f7ff ff5a 	bl	4b4c <adf_get_state>
    4c98:	4603      	mov	r3, r0
    4c9a:	73fb      	strb	r3, [r7, #15]

	adf_send_cmd(CMD_PHY_CCA);

	state = adf_get_state();

	while(state != 2){
    4c9c:	7bfb      	ldrb	r3, [r7, #15]
    4c9e:	2b02      	cmp	r3, #2
    4ca0:	d1f8      	bne.n	4c94 <get_rssi_cca_data+0x20>
		state = adf_get_state();
	}

	while(rx_buf[0] == 0x00){
    4ca2:	e00c      	b.n	4cbe <get_rssi_cca_data+0x4a>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
    4ca4:	f107 0308 	add.w	r3, r7, #8
    4ca8:	f04f 0078 	mov.w	r0, #120	; 0x78
    4cac:	f240 317c 	movw	r1, #892	; 0x37c
    4cb0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4cb4:	461a      	mov	r2, r3
    4cb6:	f04f 0304 	mov.w	r3, #4
    4cba:	f7ff fd6b 	bl	4794 <adf_read_from_memory>

	while(state != 2){
		state = adf_get_state();
	}

	while(rx_buf[0] == 0x00){
    4cbe:	7a3b      	ldrb	r3, [r7, #8]
    4cc0:	2b00      	cmp	r3, #0
    4cc2:	d0ef      	beq.n	4ca4 <get_rssi_cca_data+0x30>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[4] & 0x07) << 8) + rx_buf[5];
    4cc4:	7b3b      	ldrb	r3, [r7, #12]
    4cc6:	f003 0307 	and.w	r3, r3, #7
    4cca:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4cce:	b29a      	uxth	r2, r3
    4cd0:	7b7b      	ldrb	r3, [r7, #13]
    4cd2:	4413      	add	r3, r2
    4cd4:	b29a      	uxth	r2, r3
    4cd6:	687b      	ldr	r3, [r7, #4]
    4cd8:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
    4cda:	687b      	ldr	r3, [r7, #4]
    4cdc:	881b      	ldrh	r3, [r3, #0]
    4cde:	f1c3 0300 	rsb	r3, r3, #0
    4ce2:	b29b      	uxth	r3, r3
    4ce4:	b29a      	uxth	r2, r3
    4ce6:	687b      	ldr	r3, [r7, #4]
    4ce8:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
    4cea:	687b      	ldr	r3, [r7, #4]
    4cec:	881b      	ldrh	r3, [r3, #0]
    4cee:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4cf2:	ea4f 5313 	mov.w	r3, r3, lsr #20
    4cf6:	687a      	ldr	r2, [r7, #4]
    4cf8:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	881b      	ldrh	r3, [r3, #0]
    4cfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4d02:	d906      	bls.n	4d12 <get_rssi_cca_data+0x9e>
		*rssi = *rssi - 2048;
    4d04:	687b      	ldr	r3, [r7, #4]
    4d06:	881b      	ldrh	r3, [r3, #0]
    4d08:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    4d0c:	b29a      	uxth	r2, r3
    4d0e:	687b      	ldr	r3, [r7, #4]
    4d10:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
    4d12:	687b      	ldr	r3, [r7, #4]
    4d14:	881b      	ldrh	r3, [r3, #0]
    4d16:	ea4f 0393 	mov.w	r3, r3, lsr #2
    4d1a:	b29a      	uxth	r2, r3
    4d1c:	687b      	ldr	r3, [r7, #4]
    4d1e:	801a      	strh	r2, [r3, #0]

}
    4d20:	f107 0710 	add.w	r7, r7, #16
    4d24:	46bd      	mov	sp, r7
    4d26:	bd80      	pop	{r7, pc}

00004d28 <get_preamble_pkt>:


	return 0;
}

uint8_t get_preamble_pkt(){
    4d28:	b580      	push	{r7, lr}
    4d2a:	b082      	sub	sp, #8
    4d2c:	af00      	add	r7, sp, #0
	uint8_t pre[6];
	uint8_t preamble;

	adf_read_from_memory(RMODE_1, PREAMBLE_READ_REG, pre, 4);
    4d2e:	463b      	mov	r3, r7
    4d30:	f04f 0078 	mov.w	r0, #120	; 0x78
    4d34:	f240 5104 	movw	r1, #1284	; 0x504
    4d38:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4d3c:	461a      	mov	r2, r3
    4d3e:	f04f 0304 	mov.w	r3, #4
    4d42:	f7ff fd27 	bl	4794 <adf_read_from_memory>
	preamble = pre[3];
    4d46:	78fb      	ldrb	r3, [r7, #3]
    4d48:	71fb      	strb	r3, [r7, #7]

	return preamble;
    4d4a:	79fb      	ldrb	r3, [r7, #7]
}
    4d4c:	4618      	mov	r0, r3
    4d4e:	f107 0708 	add.w	r7, r7, #8
    4d52:	46bd      	mov	sp, r7
    4d54:	bd80      	pop	{r7, pc}
    4d56:	bf00      	nop

00004d58 <get_sync_word>:

uint32_t get_sync_word(){
    4d58:	b580      	push	{r7, lr}
    4d5a:	b084      	sub	sp, #16
    4d5c:	af00      	add	r7, sp, #0
	uint8_t sw[6];
	uint32_t sync_word;

	adf_read_from_memory(RMODE_1, SYNC_WORD_READ_REG, sw, 4);
    4d5e:	f107 0304 	add.w	r3, r7, #4
    4d62:	f04f 0078 	mov.w	r0, #120	; 0x78
    4d66:	f240 5114 	movw	r1, #1300	; 0x514
    4d6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4d6e:	461a      	mov	r2, r3
    4d70:	f04f 0304 	mov.w	r3, #4
    4d74:	f7ff fd0e 	bl	4794 <adf_read_from_memory>
	sync_word = (sw[2] << 24) | (sw[3] << 16) | (sw[4] << 8) | (sw[5]);
    4d78:	79bb      	ldrb	r3, [r7, #6]
    4d7a:	ea4f 6203 	mov.w	r2, r3, lsl #24
    4d7e:	79fb      	ldrb	r3, [r7, #7]
    4d80:	ea4f 4303 	mov.w	r3, r3, lsl #16
    4d84:	ea42 0203 	orr.w	r2, r2, r3
    4d88:	7a3b      	ldrb	r3, [r7, #8]
    4d8a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4d8e:	ea42 0203 	orr.w	r2, r2, r3
    4d92:	7a7b      	ldrb	r3, [r7, #9]
    4d94:	ea42 0303 	orr.w	r3, r2, r3
    4d98:	60fb      	str	r3, [r7, #12]

	return sync_word;
    4d9a:	68fb      	ldr	r3, [r7, #12]
}
    4d9c:	4618      	mov	r0, r3
    4d9e:	f107 0710 	add.w	r7, r7, #16
    4da2:	46bd      	mov	sp, r7
    4da4:	bd80      	pop	{r7, pc}
    4da6:	bf00      	nop

00004da8 <get_freq>:

uint32_t get_freq(){
    4da8:	b580      	push	{r7, lr}
    4daa:	b084      	sub	sp, #16
    4dac:	af00      	add	r7, sp, #0
	uint8_t fre[6];
	uint32_t frequency;

	adf_read_from_memory(RMODE_1, PROFILE_CH_FREQ, fre, 4);
    4dae:	f107 0304 	add.w	r3, r7, #4
    4db2:	f04f 0078 	mov.w	r0, #120	; 0x78
    4db6:	f240 21ec 	movw	r1, #748	; 0x2ec
    4dba:	f2c2 0100 	movt	r1, #8192	; 0x2000
    4dbe:	461a      	mov	r2, r3
    4dc0:	f04f 0304 	mov.w	r3, #4
    4dc4:	f7ff fce6 	bl	4794 <adf_read_from_memory>
	frequency = (fre[2] << 24) | (fre[3] << 16) | (fre[4] << 8) | (fre[5]);
    4dc8:	79bb      	ldrb	r3, [r7, #6]
    4dca:	ea4f 6203 	mov.w	r2, r3, lsl #24
    4dce:	79fb      	ldrb	r3, [r7, #7]
    4dd0:	ea4f 4303 	mov.w	r3, r3, lsl #16
    4dd4:	ea42 0203 	orr.w	r2, r2, r3
    4dd8:	7a3b      	ldrb	r3, [r7, #8]
    4dda:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4dde:	ea42 0203 	orr.w	r2, r2, r3
    4de2:	7a7b      	ldrb	r3, [r7, #9]
    4de4:	ea42 0303 	orr.w	r3, r2, r3
    4de8:	60fb      	str	r3, [r7, #12]

	return frequency;
    4dea:	68fb      	ldr	r3, [r7, #12]
}
    4dec:	4618      	mov	r0, r3
    4dee:	f107 0710 	add.w	r7, r7, #16
    4df2:	46bd      	mov	sp, r7
    4df4:	bd80      	pop	{r7, pc}
    4df6:	bf00      	nop

00004df8 <HW_set_32bit_reg>:
    4df8:	6001      	str	r1, [r0, #0]
    4dfa:	4770      	bx	lr

00004dfc <HW_get_32bit_reg>:
    4dfc:	6800      	ldr	r0, [r0, #0]
    4dfe:	4770      	bx	lr

00004e00 <HW_set_32bit_reg_field>:
    4e00:	b50e      	push	{r1, r2, r3, lr}
    4e02:	fa03 f301 	lsl.w	r3, r3, r1
    4e06:	ea03 0302 	and.w	r3, r3, r2
    4e0a:	6801      	ldr	r1, [r0, #0]
    4e0c:	ea6f 0202 	mvn.w	r2, r2
    4e10:	ea01 0102 	and.w	r1, r1, r2
    4e14:	ea41 0103 	orr.w	r1, r1, r3
    4e18:	6001      	str	r1, [r0, #0]
    4e1a:	bd0e      	pop	{r1, r2, r3, pc}

00004e1c <HW_get_32bit_reg_field>:
    4e1c:	6800      	ldr	r0, [r0, #0]
    4e1e:	ea00 0002 	and.w	r0, r0, r2
    4e22:	fa20 f001 	lsr.w	r0, r0, r1
    4e26:	4770      	bx	lr

00004e28 <HW_set_16bit_reg>:
    4e28:	8001      	strh	r1, [r0, #0]
    4e2a:	4770      	bx	lr

00004e2c <HW_get_16bit_reg>:
    4e2c:	8800      	ldrh	r0, [r0, #0]
    4e2e:	4770      	bx	lr

00004e30 <HW_set_16bit_reg_field>:
    4e30:	b50e      	push	{r1, r2, r3, lr}
    4e32:	fa03 f301 	lsl.w	r3, r3, r1
    4e36:	ea03 0302 	and.w	r3, r3, r2
    4e3a:	8801      	ldrh	r1, [r0, #0]
    4e3c:	ea6f 0202 	mvn.w	r2, r2
    4e40:	ea01 0102 	and.w	r1, r1, r2
    4e44:	ea41 0103 	orr.w	r1, r1, r3
    4e48:	8001      	strh	r1, [r0, #0]
    4e4a:	bd0e      	pop	{r1, r2, r3, pc}

00004e4c <HW_get_16bit_reg_field>:
    4e4c:	8800      	ldrh	r0, [r0, #0]
    4e4e:	ea00 0002 	and.w	r0, r0, r2
    4e52:	fa20 f001 	lsr.w	r0, r0, r1
    4e56:	4770      	bx	lr

00004e58 <HW_set_8bit_reg>:
    4e58:	7001      	strb	r1, [r0, #0]
    4e5a:	4770      	bx	lr

00004e5c <HW_get_8bit_reg>:
    4e5c:	7800      	ldrb	r0, [r0, #0]
    4e5e:	4770      	bx	lr

00004e60 <HW_set_8bit_reg_field>:
    4e60:	b50e      	push	{r1, r2, r3, lr}
    4e62:	fa03 f301 	lsl.w	r3, r3, r1
    4e66:	ea03 0302 	and.w	r3, r3, r2
    4e6a:	7801      	ldrb	r1, [r0, #0]
    4e6c:	ea6f 0202 	mvn.w	r2, r2
    4e70:	ea01 0102 	and.w	r1, r1, r2
    4e74:	ea41 0103 	orr.w	r1, r1, r3
    4e78:	7001      	strb	r1, [r0, #0]
    4e7a:	bd0e      	pop	{r1, r2, r3, pc}

00004e7c <HW_get_8bit_reg_field>:
    4e7c:	7800      	ldrb	r0, [r0, #0]
    4e7e:	ea00 0002 	and.w	r0, r0, r2
    4e82:	fa20 f001 	lsr.w	r0, r0, r1
    4e86:	4770      	bx	lr

00004e88 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4e88:	b480      	push	{r7}
    4e8a:	b083      	sub	sp, #12
    4e8c:	af00      	add	r7, sp, #0
    4e8e:	4603      	mov	r3, r0
    4e90:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    4e92:	f24e 1300 	movw	r3, #57600	; 0xe100
    4e96:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4e9a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    4e9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4ea2:	79f9      	ldrb	r1, [r7, #7]
    4ea4:	f001 011f 	and.w	r1, r1, #31
    4ea8:	f04f 0001 	mov.w	r0, #1
    4eac:	fa00 f101 	lsl.w	r1, r0, r1
    4eb0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    4eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4eb8:	f107 070c 	add.w	r7, r7, #12
    4ebc:	46bd      	mov	sp, r7
    4ebe:	bc80      	pop	{r7}
    4ec0:	4770      	bx	lr
    4ec2:	bf00      	nop

00004ec4 <set_bit_reg8>:
static __INLINE void set_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    4ec4:	b480      	push	{r7}
    4ec6:	b083      	sub	sp, #12
    4ec8:	af00      	add	r7, sp, #0
    4eca:	6078      	str	r0, [r7, #4]
    4ecc:	460b      	mov	r3, r1
    4ece:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x1;
    4ed0:	687b      	ldr	r3, [r7, #4]
    4ed2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    4ed6:	687b      	ldr	r3, [r7, #4]
    4ed8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    4edc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    4ee0:	ea4f 1343 	mov.w	r3, r3, lsl #5
    4ee4:	441a      	add	r2, r3
    4ee6:	78fb      	ldrb	r3, [r7, #3]
    4ee8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4eec:	4413      	add	r3, r2
    4eee:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    4ef2:	f04f 0201 	mov.w	r2, #1
    4ef6:	601a      	str	r2, [r3, #0]
}
    4ef8:	f107 070c 	add.w	r7, r7, #12
    4efc:	46bd      	mov	sp, r7
    4efe:	bc80      	pop	{r7}
    4f00:	4770      	bx	lr
    4f02:	bf00      	nop

00004f04 <clear_bit_reg8>:
static __INLINE void clear_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    4f04:	b480      	push	{r7}
    4f06:	b083      	sub	sp, #12
    4f08:	af00      	add	r7, sp, #0
    4f0a:	6078      	str	r0, [r7, #4]
    4f0c:	460b      	mov	r3, r1
    4f0e:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x0;
    4f10:	687b      	ldr	r3, [r7, #4]
    4f12:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    4f16:	687b      	ldr	r3, [r7, #4]
    4f18:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    4f1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    4f20:	ea4f 1343 	mov.w	r3, r3, lsl #5
    4f24:	441a      	add	r2, r3
    4f26:	78fb      	ldrb	r3, [r7, #3]
    4f28:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4f2c:	4413      	add	r3, r2
    4f2e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    4f32:	f04f 0200 	mov.w	r2, #0
    4f36:	601a      	str	r2, [r3, #0]
}
    4f38:	f107 070c 	add.w	r7, r7, #12
    4f3c:	46bd      	mov	sp, r7
    4f3e:	bc80      	pop	{r7}
    4f40:	4770      	bx	lr
    4f42:	bf00      	nop

00004f44 <read_bit_reg8>:
static __INLINE uint8_t read_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    4f44:	b480      	push	{r7}
    4f46:	b083      	sub	sp, #12
    4f48:	af00      	add	r7, sp, #0
    4f4a:	6078      	str	r0, [r7, #4]
    4f4c:	460b      	mov	r3, r1
    4f4e:	70fb      	strb	r3, [r7, #3]
    return (HW_REG_BIT(reg,bit));
    4f50:	687b      	ldr	r3, [r7, #4]
    4f52:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    4f56:	687b      	ldr	r3, [r7, #4]
    4f58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    4f5c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    4f60:	ea4f 1343 	mov.w	r3, r3, lsl #5
    4f64:	441a      	add	r2, r3
    4f66:	78fb      	ldrb	r3, [r7, #3]
    4f68:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4f6c:	4413      	add	r3, r2
    4f6e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    4f72:	681b      	ldr	r3, [r3, #0]
    4f74:	b2db      	uxtb	r3, r3
}
    4f76:	4618      	mov	r0, r3
    4f78:	f107 070c 	add.w	r7, r7, #12
    4f7c:	46bd      	mov	sp, r7
    4f7e:	bc80      	pop	{r7}
    4f80:	4770      	bx	lr
    4f82:	bf00      	nop

00004f84 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
    4f84:	b580      	push	{r7, lr}
    4f86:	b084      	sub	sp, #16
    4f88:	af00      	add	r7, sp, #0
    4f8a:	60f8      	str	r0, [r7, #12]
    4f8c:	60b9      	str	r1, [r7, #8]
    4f8e:	4613      	mov	r3, r2
    4f90:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    4f92:	68fa      	ldr	r2, [r7, #12]
    4f94:	f241 4394 	movw	r3, #5268	; 0x1494
    4f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f9c:	429a      	cmp	r2, r3
    4f9e:	d007      	beq.n	4fb0 <MSS_UART_init+0x2c>
    4fa0:	68fa      	ldr	r2, [r7, #12]
    4fa2:	f241 4354 	movw	r3, #5204	; 0x1454
    4fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4faa:	429a      	cmp	r2, r3
    4fac:	d000      	beq.n	4fb0 <MSS_UART_init+0x2c>
    4fae:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
    4fb0:	79fb      	ldrb	r3, [r7, #7]
    4fb2:	68f8      	ldr	r0, [r7, #12]
    4fb4:	68b9      	ldr	r1, [r7, #8]
    4fb6:	461a      	mov	r2, r3
    4fb8:	f000 f988 	bl	52cc <global_init>

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
    4fbc:	68fb      	ldr	r3, [r7, #12]
    4fbe:	681b      	ldr	r3, [r3, #0]
    4fc0:	f103 0330 	add.w	r3, r3, #48	; 0x30
    4fc4:	4618      	mov	r0, r3
    4fc6:	f04f 0103 	mov.w	r1, #3
    4fca:	f7ff ff9b 	bl	4f04 <clear_bit_reg8>

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
    4fce:	68fb      	ldr	r3, [r7, #12]
    4fd0:	681b      	ldr	r3, [r3, #0]
    4fd2:	f103 0334 	add.w	r3, r3, #52	; 0x34
    4fd6:	4618      	mov	r0, r3
    4fd8:	f04f 0102 	mov.w	r1, #2
    4fdc:	f7ff ff92 	bl	4f04 <clear_bit_reg8>

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
    4fe0:	68fb      	ldr	r3, [r7, #12]
    4fe2:	681b      	ldr	r3, [r3, #0]
    4fe4:	f103 0338 	add.w	r3, r3, #56	; 0x38
    4fe8:	4618      	mov	r0, r3
    4fea:	f04f 0100 	mov.w	r1, #0
    4fee:	f7ff ff89 	bl	4f04 <clear_bit_reg8>

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
    4ff2:	68fa      	ldr	r2, [r7, #12]
    4ff4:	f245 7365 	movw	r3, #22373	; 0x5765
    4ff8:	f2c0 0300 	movt	r3, #0
    4ffc:	6253      	str	r3, [r2, #36]	; 0x24
}
    4ffe:	f107 0710 	add.w	r7, r7, #16
    5002:	46bd      	mov	sp, r7
    5004:	bd80      	pop	{r7, pc}
    5006:	bf00      	nop

00005008 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    5008:	b480      	push	{r7}
    500a:	b089      	sub	sp, #36	; 0x24
    500c:	af00      	add	r7, sp, #0
    500e:	60f8      	str	r0, [r7, #12]
    5010:	60b9      	str	r1, [r7, #8]
    5012:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0u;
    5014:	f04f 0300 	mov.w	r3, #0
    5018:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    501a:	68fa      	ldr	r2, [r7, #12]
    501c:	f241 4394 	movw	r3, #5268	; 0x1494
    5020:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5024:	429a      	cmp	r2, r3
    5026:	d007      	beq.n	5038 <MSS_UART_polled_tx+0x30>
    5028:	68fa      	ldr	r2, [r7, #12]
    502a:	f241 4354 	movw	r3, #5204	; 0x1454
    502e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5032:	429a      	cmp	r2, r3
    5034:	d000      	beq.n	5038 <MSS_UART_polled_tx+0x30>
    5036:	be00      	bkpt	0x0000
    ASSERT(pbuff != ( (uint8_t *)0));
    5038:	68bb      	ldr	r3, [r7, #8]
    503a:	2b00      	cmp	r3, #0
    503c:	d100      	bne.n	5040 <MSS_UART_polled_tx+0x38>
    503e:	be00      	bkpt	0x0000
    ASSERT(tx_size > 0u);
    5040:	687b      	ldr	r3, [r7, #4]
    5042:	2b00      	cmp	r3, #0
    5044:	d100      	bne.n	5048 <MSS_UART_polled_tx+0x40>
    5046:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    5048:	68fa      	ldr	r2, [r7, #12]
    504a:	f241 4394 	movw	r3, #5268	; 0x1494
    504e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5052:	429a      	cmp	r2, r3
    5054:	d006      	beq.n	5064 <MSS_UART_polled_tx+0x5c>
    5056:	68fa      	ldr	r2, [r7, #12]
    5058:	f241 4354 	movw	r3, #5204	; 0x1454
    505c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5060:	429a      	cmp	r2, r3
    5062:	d13d      	bne.n	50e0 <MSS_UART_polled_tx+0xd8>
    5064:	68bb      	ldr	r3, [r7, #8]
    5066:	2b00      	cmp	r3, #0
    5068:	d03a      	beq.n	50e0 <MSS_UART_polled_tx+0xd8>
    506a:	687b      	ldr	r3, [r7, #4]
    506c:	2b00      	cmp	r3, #0
    506e:	d037      	beq.n	50e0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    5070:	68fb      	ldr	r3, [r7, #12]
    5072:	681b      	ldr	r3, [r3, #0]
    5074:	7d1b      	ldrb	r3, [r3, #20]
    5076:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    5078:	68fb      	ldr	r3, [r7, #12]
    507a:	7b5a      	ldrb	r2, [r3, #13]
    507c:	7efb      	ldrb	r3, [r7, #27]
    507e:	ea42 0303 	orr.w	r3, r2, r3
    5082:	b2da      	uxtb	r2, r3
    5084:	68fb      	ldr	r3, [r7, #12]
    5086:	735a      	strb	r2, [r3, #13]

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
    5088:	7efb      	ldrb	r3, [r7, #27]
    508a:	f003 0320 	and.w	r3, r3, #32
    508e:	2b00      	cmp	r3, #0
    5090:	d023      	beq.n	50da <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    5092:	f04f 0310 	mov.w	r3, #16
    5096:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
    5098:	687b      	ldr	r3, [r7, #4]
    509a:	2b0f      	cmp	r3, #15
    509c:	d801      	bhi.n	50a2 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    509e:	687b      	ldr	r3, [r7, #4]
    50a0:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    50a2:	f04f 0300 	mov.w	r3, #0
    50a6:	617b      	str	r3, [r7, #20]
    50a8:	e00e      	b.n	50c8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
    50aa:	68fb      	ldr	r3, [r7, #12]
    50ac:	681b      	ldr	r3, [r3, #0]
    50ae:	68b9      	ldr	r1, [r7, #8]
    50b0:	693a      	ldr	r2, [r7, #16]
    50b2:	440a      	add	r2, r1
    50b4:	7812      	ldrb	r2, [r2, #0]
    50b6:	701a      	strb	r2, [r3, #0]
                    char_idx++;
    50b8:	693b      	ldr	r3, [r7, #16]
    50ba:	f103 0301 	add.w	r3, r3, #1
    50be:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    50c0:	697b      	ldr	r3, [r7, #20]
    50c2:	f103 0301 	add.w	r3, r3, #1
    50c6:	617b      	str	r3, [r7, #20]
    50c8:	697a      	ldr	r2, [r7, #20]
    50ca:	69fb      	ldr	r3, [r7, #28]
    50cc:	429a      	cmp	r2, r3
    50ce:	d3ec      	bcc.n	50aa <MSS_UART_polled_tx+0xa2>
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    50d0:	687a      	ldr	r2, [r7, #4]
    50d2:	697b      	ldr	r3, [r7, #20]
    50d4:	ebc3 0302 	rsb	r3, r3, r2
    50d8:	607b      	str	r3, [r7, #4]
            }
        } while(tx_size);
    50da:	687b      	ldr	r3, [r7, #4]
    50dc:	2b00      	cmp	r3, #0
    50de:	d1c7      	bne.n	5070 <MSS_UART_polled_tx+0x68>
    }
}
    50e0:	f107 0724 	add.w	r7, r7, #36	; 0x24
    50e4:	46bd      	mov	sp, r7
    50e6:	bc80      	pop	{r7}
    50e8:	4770      	bx	lr
    50ea:	bf00      	nop

000050ec <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
    50ec:	4668      	mov	r0, sp
    50ee:	f020 0107 	bic.w	r1, r0, #7
    50f2:	468d      	mov	sp, r1
    50f4:	b589      	push	{r0, r3, r7, lr}
    50f6:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart0);
    50f8:	f241 4094 	movw	r0, #5268	; 0x1494
    50fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5100:	f000 fa1a 	bl	5538 <MSS_UART_isr>
}
    5104:	46bd      	mov	sp, r7
    5106:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    510a:	4685      	mov	sp, r0
    510c:	4770      	bx	lr
    510e:	bf00      	nop

00005110 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
    5110:	4668      	mov	r0, sp
    5112:	f020 0107 	bic.w	r1, r0, #7
    5116:	468d      	mov	sp, r1
    5118:	b589      	push	{r0, r3, r7, lr}
    511a:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart1);
    511c:	f241 4054 	movw	r0, #5204	; 0x1454
    5120:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5124:	f000 fa08 	bl	5538 <MSS_UART_isr>
}
    5128:	46bd      	mov	sp, r7
    512a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    512e:	4685      	mov	sp, r0
    5130:	4770      	bx	lr
    5132:	bf00      	nop

00005134 <config_baud_divisors>:
config_baud_divisors
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    5134:	b580      	push	{r7, lr}
    5136:	b088      	sub	sp, #32
    5138:	af00      	add	r7, sp, #0
    513a:	6078      	str	r0, [r7, #4]
    513c:	6039      	str	r1, [r7, #0]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    513e:	687a      	ldr	r2, [r7, #4]
    5140:	f241 4394 	movw	r3, #5268	; 0x1494
    5144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5148:	429a      	cmp	r2, r3
    514a:	d007      	beq.n	515c <config_baud_divisors+0x28>
    514c:	687a      	ldr	r2, [r7, #4]
    514e:	f241 4354 	movw	r3, #5204	; 0x1454
    5152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5156:	429a      	cmp	r2, r3
    5158:	d000      	beq.n	515c <config_baud_divisors+0x28>
    515a:	be00      	bkpt	0x0000
    
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    515c:	687a      	ldr	r2, [r7, #4]
    515e:	f241 4394 	movw	r3, #5268	; 0x1494
    5162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5166:	429a      	cmp	r2, r3
    5168:	d007      	beq.n	517a <config_baud_divisors+0x46>
    516a:	687a      	ldr	r2, [r7, #4]
    516c:	f241 4354 	movw	r3, #5204	; 0x1454
    5170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5174:	429a      	cmp	r2, r3
    5176:	f040 80a4 	bne.w	52c2 <config_baud_divisors+0x18e>
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
    517a:	687b      	ldr	r3, [r7, #4]
    517c:	683a      	ldr	r2, [r7, #0]
    517e:	609a      	str	r2, [r3, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
    5180:	f003 fdf2 	bl	8d68 <SystemCoreClockUpdate>
        if(this_uart == &g_mss_uart0)
    5184:	687a      	ldr	r2, [r7, #4]
    5186:	f241 4394 	movw	r3, #5268	; 0x1494
    518a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    518e:	429a      	cmp	r2, r3
    5190:	d106      	bne.n	51a0 <config_baud_divisors+0x6c>
        {
            pclk_freq = g_FrequencyPCLK0;
    5192:	f240 332c 	movw	r3, #812	; 0x32c
    5196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    519a:	681b      	ldr	r3, [r3, #0]
    519c:	61fb      	str	r3, [r7, #28]
    519e:	e005      	b.n	51ac <config_baud_divisors+0x78>
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
    51a0:	f240 3330 	movw	r3, #816	; 0x330
    51a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51a8:	681b      	ldr	r3, [r3, #0]
    51aa:	61fb      	str	r3, [r7, #28]
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
    51ac:	69fb      	ldr	r3, [r7, #28]
    51ae:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    51b2:	683b      	ldr	r3, [r7, #0]
    51b4:	fbb2 f3f3 	udiv	r3, r2, r3
    51b8:	617b      	str	r3, [r7, #20]
        baud_value_by_64 = baud_value_by_128 / 2u;
    51ba:	697b      	ldr	r3, [r7, #20]
    51bc:	ea4f 0353 	mov.w	r3, r3, lsr #1
    51c0:	613b      	str	r3, [r7, #16]
        baud_value = baud_value_by_64 / 64u;
    51c2:	693b      	ldr	r3, [r7, #16]
    51c4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    51c8:	60fb      	str	r3, [r7, #12]
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
    51ca:	68fb      	ldr	r3, [r7, #12]
    51cc:	ea4f 1383 	mov.w	r3, r3, lsl #6
    51d0:	693a      	ldr	r2, [r7, #16]
    51d2:	ebc3 0302 	rsb	r3, r3, r2
    51d6:	61bb      	str	r3, [r7, #24]
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
    51d8:	68fb      	ldr	r3, [r7, #12]
    51da:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    51de:	697a      	ldr	r2, [r7, #20]
    51e0:	ebc3 0202 	rsb	r2, r3, r2
    51e4:	69bb      	ldr	r3, [r7, #24]
    51e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    51ea:	ebc3 0302 	rsb	r3, r3, r2
    51ee:	69ba      	ldr	r2, [r7, #24]
    51f0:	4413      	add	r3, r2
    51f2:	61bb      	str	r3, [r7, #24]
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
    51f4:	68fa      	ldr	r2, [r7, #12]
    51f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    51fa:	429a      	cmp	r2, r3
    51fc:	d900      	bls.n	5200 <config_baud_divisors+0xcc>
    51fe:	be00      	bkpt	0x0000
    
        if(baud_value <= (uint32_t)UINT16_MAX)
    5200:	68fa      	ldr	r2, [r7, #12]
    5202:	f64f 73ff 	movw	r3, #65535	; 0xffff
    5206:	429a      	cmp	r2, r3
    5208:	d85b      	bhi.n	52c2 <config_baud_divisors+0x18e>
        {
            if(baud_value > 1u)
    520a:	68fb      	ldr	r3, [r7, #12]
    520c:	2b01      	cmp	r3, #1
    520e:	d931      	bls.n	5274 <config_baud_divisors+0x140>
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    5210:	687b      	ldr	r3, [r7, #4]
    5212:	681b      	ldr	r3, [r3, #0]
    5214:	f103 030c 	add.w	r3, r3, #12
    5218:	4618      	mov	r0, r3
    521a:	f04f 0107 	mov.w	r1, #7
    521e:	f7ff fe51 	bl	4ec4 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    5222:	687b      	ldr	r3, [r7, #4]
    5224:	681b      	ldr	r3, [r3, #0]
    5226:	68fa      	ldr	r2, [r7, #12]
    5228:	ea4f 2212 	mov.w	r2, r2, lsr #8
    522c:	b2d2      	uxtb	r2, r2
    522e:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    5230:	687b      	ldr	r3, [r7, #4]
    5232:	681b      	ldr	r3, [r3, #0]
    5234:	68fa      	ldr	r2, [r7, #12]
    5236:	b2d2      	uxtb	r2, r2
    5238:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    523a:	687b      	ldr	r3, [r7, #4]
    523c:	681b      	ldr	r3, [r3, #0]
    523e:	f103 030c 	add.w	r3, r3, #12
    5242:	4618      	mov	r0, r3
    5244:	f04f 0107 	mov.w	r1, #7
    5248:	f7ff fe5c 	bl	4f04 <clear_bit_reg8>
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    524c:	687b      	ldr	r3, [r7, #4]
    524e:	681b      	ldr	r3, [r3, #0]
    5250:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5254:	4618      	mov	r0, r3
    5256:	f04f 0107 	mov.w	r1, #7
    525a:	f7ff fe33 	bl	4ec4 <set_bit_reg8>
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
    525e:	69bb      	ldr	r3, [r7, #24]
    5260:	2bff      	cmp	r3, #255	; 0xff
    5262:	d900      	bls.n	5266 <config_baud_divisors+0x132>
    5264:	be00      	bkpt	0x0000
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
    5266:	687b      	ldr	r3, [r7, #4]
    5268:	681b      	ldr	r3, [r3, #0]
    526a:	69ba      	ldr	r2, [r7, #24]
    526c:	b2d2      	uxtb	r2, r2
    526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    5272:	e026      	b.n	52c2 <config_baud_divisors+0x18e>
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    5274:	687b      	ldr	r3, [r7, #4]
    5276:	681b      	ldr	r3, [r3, #0]
    5278:	f103 030c 	add.w	r3, r3, #12
    527c:	4618      	mov	r0, r3
    527e:	f04f 0107 	mov.w	r1, #7
    5282:	f7ff fe1f 	bl	4ec4 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
    5286:	687b      	ldr	r3, [r7, #4]
    5288:	681b      	ldr	r3, [r3, #0]
    528a:	68fa      	ldr	r2, [r7, #12]
    528c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5290:	b2d2      	uxtb	r2, r2
    5292:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
    5294:	687b      	ldr	r3, [r7, #4]
    5296:	681b      	ldr	r3, [r3, #0]
    5298:	68fa      	ldr	r2, [r7, #12]
    529a:	b2d2      	uxtb	r2, r2
    529c:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
    529e:	687b      	ldr	r3, [r7, #4]
    52a0:	681b      	ldr	r3, [r3, #0]
    52a2:	f103 030c 	add.w	r3, r3, #12
    52a6:	4618      	mov	r0, r3
    52a8:	f04f 0107 	mov.w	r1, #7
    52ac:	f7ff fe2a 	bl	4f04 <clear_bit_reg8>
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
    52b0:	687b      	ldr	r3, [r7, #4]
    52b2:	681b      	ldr	r3, [r3, #0]
    52b4:	f103 0330 	add.w	r3, r3, #48	; 0x30
    52b8:	4618      	mov	r0, r3
    52ba:	f04f 0107 	mov.w	r1, #7
    52be:	f7ff fe21 	bl	4f04 <clear_bit_reg8>
            }
        }
    }
}
    52c2:	f107 0720 	add.w	r7, r7, #32
    52c6:	46bd      	mov	sp, r7
    52c8:	bd80      	pop	{r7, pc}
    52ca:	bf00      	nop

000052cc <global_init>:
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    52cc:	b580      	push	{r7, lr}
    52ce:	b084      	sub	sp, #16
    52d0:	af00      	add	r7, sp, #0
    52d2:	60f8      	str	r0, [r7, #12]
    52d4:	60b9      	str	r1, [r7, #8]
    52d6:	4613      	mov	r3, r2
    52d8:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    52da:	68fa      	ldr	r2, [r7, #12]
    52dc:	f241 4394 	movw	r3, #5268	; 0x1494
    52e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52e4:	429a      	cmp	r2, r3
    52e6:	d007      	beq.n	52f8 <global_init+0x2c>
    52e8:	68fa      	ldr	r2, [r7, #12]
    52ea:	f241 4354 	movw	r3, #5204	; 0x1454
    52ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52f2:	429a      	cmp	r2, r3
    52f4:	d000      	beq.n	52f8 <global_init+0x2c>
    52f6:	be00      	bkpt	0x0000

    if(this_uart == &g_mss_uart0)
    52f8:	68fa      	ldr	r2, [r7, #12]
    52fa:	f241 4394 	movw	r3, #5268	; 0x1494
    52fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5302:	429a      	cmp	r2, r3
    5304:	d124      	bne.n	5350 <global_init+0x84>
    {
        this_uart->hw_reg = UART0;
    5306:	68fb      	ldr	r3, [r7, #12]
    5308:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    530c:	601a      	str	r2, [r3, #0]
        this_uart->irqn = UART0_IRQn;
    530e:	68fb      	ldr	r3, [r7, #12]
    5310:	f04f 020a 	mov.w	r2, #10
    5314:	711a      	strb	r2, [r3, #4]
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
    5316:	f248 0300 	movw	r3, #32768	; 0x8000
    531a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    531e:	f248 0200 	movw	r2, #32768	; 0x8000
    5322:	f2c4 0203 	movt	r2, #16387	; 0x4003
    5326:	6c92      	ldr	r2, [r2, #72]	; 0x48
    5328:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    532c:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
    532e:	f04f 000a 	mov.w	r0, #10
    5332:	f7ff fda9 	bl	4e88 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    5336:	f248 0300 	movw	r3, #32768	; 0x8000
    533a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    533e:	f248 0200 	movw	r2, #32768	; 0x8000
    5342:	f2c4 0203 	movt	r2, #16387	; 0x4003
    5346:	6c92      	ldr	r2, [r2, #72]	; 0x48
    5348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    534c:	649a      	str	r2, [r3, #72]	; 0x48
    534e:	e025      	b.n	539c <global_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    5350:	68fa      	ldr	r2, [r7, #12]
    5352:	f240 0300 	movw	r3, #0
    5356:	f2c4 0301 	movt	r3, #16385	; 0x4001
    535a:	6013      	str	r3, [r2, #0]
        this_uart->irqn = UART1_IRQn;
    535c:	68fb      	ldr	r3, [r7, #12]
    535e:	f04f 020b 	mov.w	r2, #11
    5362:	711a      	strb	r2, [r3, #4]
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
    5364:	f248 0300 	movw	r3, #32768	; 0x8000
    5368:	f2c4 0303 	movt	r3, #16387	; 0x4003
    536c:	f248 0200 	movw	r2, #32768	; 0x8000
    5370:	f2c4 0203 	movt	r2, #16387	; 0x4003
    5374:	6c92      	ldr	r2, [r2, #72]	; 0x48
    5376:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    537a:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
    537c:	f04f 000b 	mov.w	r0, #11
    5380:	f7ff fd82 	bl	4e88 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
    5384:	f248 0300 	movw	r3, #32768	; 0x8000
    5388:	f2c4 0303 	movt	r3, #16387	; 0x4003
    538c:	f248 0200 	movw	r2, #32768	; 0x8000
    5390:	f2c4 0203 	movt	r2, #16387	; 0x4003
    5394:	6c92      	ldr	r2, [r2, #72]	; 0x48
    5396:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    539a:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
    539c:	68fb      	ldr	r3, [r7, #12]
    539e:	681b      	ldr	r3, [r3, #0]
    53a0:	f04f 0200 	mov.w	r2, #0
    53a4:	711a      	strb	r2, [r3, #4]

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
    53a6:	68fb      	ldr	r3, [r7, #12]
    53a8:	681b      	ldr	r3, [r3, #0]
    53aa:	f04f 0200 	mov.w	r2, #0
    53ae:	721a      	strb	r2, [r3, #8]
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
    53b0:	68fb      	ldr	r3, [r7, #12]
    53b2:	681b      	ldr	r3, [r3, #0]
    53b4:	f103 0308 	add.w	r3, r3, #8
    53b8:	4618      	mov	r0, r3
    53ba:	f04f 0101 	mov.w	r1, #1
    53be:	f7ff fd81 	bl	4ec4 <set_bit_reg8>
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
    53c2:	68fb      	ldr	r3, [r7, #12]
    53c4:	681b      	ldr	r3, [r3, #0]
    53c6:	f103 0308 	add.w	r3, r3, #8
    53ca:	4618      	mov	r0, r3
    53cc:	f04f 0102 	mov.w	r1, #2
    53d0:	f7ff fd78 	bl	4ec4 <set_bit_reg8>

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
    53d4:	68fb      	ldr	r3, [r7, #12]
    53d6:	681b      	ldr	r3, [r3, #0]
    53d8:	f103 0308 	add.w	r3, r3, #8
    53dc:	4618      	mov	r0, r3
    53de:	f04f 0100 	mov.w	r1, #0
    53e2:	f7ff fd6f 	bl	4ec4 <set_bit_reg8>

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
    53e6:	68fb      	ldr	r3, [r7, #12]
    53e8:	681b      	ldr	r3, [r3, #0]
    53ea:	f103 0310 	add.w	r3, r3, #16
    53ee:	4618      	mov	r0, r3
    53f0:	f04f 0104 	mov.w	r1, #4
    53f4:	f7ff fd86 	bl	4f04 <clear_bit_reg8>
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
    53f8:	68fb      	ldr	r3, [r7, #12]
    53fa:	681b      	ldr	r3, [r3, #0]
    53fc:	f103 0310 	add.w	r3, r3, #16
    5400:	4618      	mov	r0, r3
    5402:	f04f 0105 	mov.w	r1, #5
    5406:	f7ff fd7d 	bl	4f04 <clear_bit_reg8>

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
    540a:	68fb      	ldr	r3, [r7, #12]
    540c:	681b      	ldr	r3, [r3, #0]
    540e:	f103 0334 	add.w	r3, r3, #52	; 0x34
    5412:	4618      	mov	r0, r3
    5414:	f04f 0101 	mov.w	r1, #1
    5418:	f7ff fd74 	bl	4f04 <clear_bit_reg8>
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
    541c:	68fb      	ldr	r3, [r7, #12]
    541e:	681b      	ldr	r3, [r3, #0]
    5420:	f103 0334 	add.w	r3, r3, #52	; 0x34
    5424:	4618      	mov	r0, r3
    5426:	f04f 0100 	mov.w	r1, #0
    542a:	f7ff fd6b 	bl	4f04 <clear_bit_reg8>

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
    542e:	68fb      	ldr	r3, [r7, #12]
    5430:	681b      	ldr	r3, [r3, #0]
    5432:	f103 0338 	add.w	r3, r3, #56	; 0x38
    5436:	4618      	mov	r0, r3
    5438:	f04f 0101 	mov.w	r1, #1
    543c:	f7ff fd62 	bl	4f04 <clear_bit_reg8>

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
    5440:	68fb      	ldr	r3, [r7, #12]
    5442:	681b      	ldr	r3, [r3, #0]
    5444:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5448:	4618      	mov	r0, r3
    544a:	f04f 0105 	mov.w	r1, #5
    544e:	f7ff fd59 	bl	4f04 <clear_bit_reg8>

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
    5452:	68fb      	ldr	r3, [r7, #12]
    5454:	681b      	ldr	r3, [r3, #0]
    5456:	f103 0330 	add.w	r3, r3, #48	; 0x30
    545a:	4618      	mov	r0, r3
    545c:	f04f 0106 	mov.w	r1, #6
    5460:	f7ff fd50 	bl	4f04 <clear_bit_reg8>

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
    5464:	68fb      	ldr	r3, [r7, #12]
    5466:	681b      	ldr	r3, [r3, #0]
    5468:	f103 0330 	add.w	r3, r3, #48	; 0x30
    546c:	4618      	mov	r0, r3
    546e:	f04f 0107 	mov.w	r1, #7
    5472:	f7ff fd47 	bl	4f04 <clear_bit_reg8>

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
    5476:	68fb      	ldr	r3, [r7, #12]
    5478:	681b      	ldr	r3, [r3, #0]
    547a:	f103 0338 	add.w	r3, r3, #56	; 0x38
    547e:	4618      	mov	r0, r3
    5480:	f04f 0103 	mov.w	r1, #3
    5484:	f7ff fd3e 	bl	4f04 <clear_bit_reg8>

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
    5488:	68fb      	ldr	r3, [r7, #12]
    548a:	681b      	ldr	r3, [r3, #0]
    548c:	f04f 0200 	mov.w	r2, #0
    5490:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
    5494:	68fb      	ldr	r3, [r7, #12]
    5496:	681b      	ldr	r3, [r3, #0]
    5498:	f04f 0200 	mov.w	r2, #0
    549c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
    54a0:	68fb      	ldr	r3, [r7, #12]
    54a2:	681b      	ldr	r3, [r3, #0]
    54a4:	f04f 0200 	mov.w	r2, #0
    54a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    
    /* 
     * Configure baud rate divisors. This uses the frational baud rate divisor
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);
    54ac:	68f8      	ldr	r0, [r7, #12]
    54ae:	68b9      	ldr	r1, [r7, #8]
    54b0:	f7ff fe40 	bl	5134 <config_baud_divisors>

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    54b4:	68fb      	ldr	r3, [r7, #12]
    54b6:	681b      	ldr	r3, [r3, #0]
    54b8:	79fa      	ldrb	r2, [r7, #7]
    54ba:	731a      	strb	r2, [r3, #12]

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    54bc:	68fb      	ldr	r3, [r7, #12]
    54be:	68ba      	ldr	r2, [r7, #8]
    54c0:	609a      	str	r2, [r3, #8]
    this_uart->lineconfig = line_config;
    54c2:	68fb      	ldr	r3, [r7, #12]
    54c4:	79fa      	ldrb	r2, [r7, #7]
    54c6:	731a      	strb	r2, [r3, #12]
    this_uart->tx_buff_size = TX_COMPLETE;
    54c8:	68fb      	ldr	r3, [r7, #12]
    54ca:	f04f 0200 	mov.w	r2, #0
    54ce:	615a      	str	r2, [r3, #20]
    this_uart->tx_buffer = (const uint8_t *)0;
    54d0:	68fb      	ldr	r3, [r7, #12]
    54d2:	f04f 0200 	mov.w	r2, #0
    54d6:	611a      	str	r2, [r3, #16]
    this_uart->tx_idx = 0u;
    54d8:	68fb      	ldr	r3, [r7, #12]
    54da:	f04f 0200 	mov.w	r2, #0
    54de:	619a      	str	r2, [r3, #24]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    54e0:	68fb      	ldr	r3, [r7, #12]
    54e2:	f04f 0200 	mov.w	r2, #0
    54e6:	621a      	str	r2, [r3, #32]
    this_uart->tx_handler       = NULL_HANDLER;
    54e8:	68fb      	ldr	r3, [r7, #12]
    54ea:	f04f 0200 	mov.w	r2, #0
    54ee:	625a      	str	r2, [r3, #36]	; 0x24
    this_uart->linests_handler  = NULL_HANDLER;
    54f0:	68fb      	ldr	r3, [r7, #12]
    54f2:	f04f 0200 	mov.w	r2, #0
    54f6:	61da      	str	r2, [r3, #28]
    this_uart->modemsts_handler = NULL_HANDLER;
    54f8:	68fb      	ldr	r3, [r7, #12]
    54fa:	f04f 0200 	mov.w	r2, #0
    54fe:	629a      	str	r2, [r3, #40]	; 0x28
    this_uart->rto_handler      = NULL_HANDLER;    
    5500:	68fb      	ldr	r3, [r7, #12]
    5502:	f04f 0200 	mov.w	r2, #0
    5506:	62da      	str	r2, [r3, #44]	; 0x2c
    this_uart->nack_handler     = NULL_HANDLER;   
    5508:	68fb      	ldr	r3, [r7, #12]
    550a:	f04f 0200 	mov.w	r2, #0
    550e:	631a      	str	r2, [r3, #48]	; 0x30
    this_uart->pid_pei_handler  = NULL_HANDLER;
    5510:	68fb      	ldr	r3, [r7, #12]
    5512:	f04f 0200 	mov.w	r2, #0
    5516:	635a      	str	r2, [r3, #52]	; 0x34
    this_uart->break_handler    = NULL_HANDLER;    
    5518:	68fb      	ldr	r3, [r7, #12]
    551a:	f04f 0200 	mov.w	r2, #0
    551e:	639a      	str	r2, [r3, #56]	; 0x38
    this_uart->sync_handler     = NULL_HANDLER;   
    5520:	68fb      	ldr	r3, [r7, #12]
    5522:	f04f 0200 	mov.w	r2, #0
    5526:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the sticky status */
    this_uart->status = 0u;
    5528:	68fb      	ldr	r3, [r7, #12]
    552a:	f04f 0200 	mov.w	r2, #0
    552e:	735a      	strb	r2, [r3, #13]
}
    5530:	f107 0710 	add.w	r7, r7, #16
    5534:	46bd      	mov	sp, r7
    5536:	bd80      	pop	{r7, pc}

00005538 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    5538:	b580      	push	{r7, lr}
    553a:	b084      	sub	sp, #16
    553c:	af00      	add	r7, sp, #0
    553e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    5540:	687a      	ldr	r2, [r7, #4]
    5542:	f241 4394 	movw	r3, #5268	; 0x1494
    5546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    554a:	429a      	cmp	r2, r3
    554c:	d007      	beq.n	555e <MSS_UART_isr+0x26>
    554e:	687a      	ldr	r2, [r7, #4]
    5550:	f241 4354 	movw	r3, #5204	; 0x1454
    5554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5558:	429a      	cmp	r2, r3
    555a:	d000      	beq.n	555e <MSS_UART_isr+0x26>
    555c:	be00      	bkpt	0x0000

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    555e:	687a      	ldr	r2, [r7, #4]
    5560:	f241 4394 	movw	r3, #5268	; 0x1494
    5564:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5568:	429a      	cmp	r2, r3
    556a:	d007      	beq.n	557c <MSS_UART_isr+0x44>
    556c:	687a      	ldr	r2, [r7, #4]
    556e:	f241 4354 	movw	r3, #5204	; 0x1454
    5572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5576:	429a      	cmp	r2, r3
    5578:	f040 80ef 	bne.w	575a <MSS_UART_isr+0x222>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    557c:	687b      	ldr	r3, [r7, #4]
    557e:	681b      	ldr	r3, [r3, #0]
    5580:	7a1b      	ldrb	r3, [r3, #8]
    5582:	b2db      	uxtb	r3, r3
    5584:	f003 030f 	and.w	r3, r3, #15
    5588:	73fb      	strb	r3, [r7, #15]

        switch (iirf)
    558a:	7bfb      	ldrb	r3, [r7, #15]
    558c:	2b0c      	cmp	r3, #12
    558e:	f200 80d7 	bhi.w	5740 <MSS_UART_isr+0x208>
    5592:	a201      	add	r2, pc, #4	; (adr r2, 5598 <MSS_UART_isr+0x60>)
    5594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5598:	000055cd 	.word	0x000055cd
    559c:	00005741 	.word	0x00005741
    55a0:	000055eb 	.word	0x000055eb
    55a4:	00005645 	.word	0x00005645
    55a8:	00005609 	.word	0x00005609
    55ac:	00005741 	.word	0x00005741
    55b0:	00005627 	.word	0x00005627
    55b4:	00005741 	.word	0x00005741
    55b8:	00005741 	.word	0x00005741
    55bc:	00005741 	.word	0x00005741
    55c0:	00005741 	.word	0x00005741
    55c4:	00005741 	.word	0x00005741
    55c8:	00005609 	.word	0x00005609
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
    55cc:	687b      	ldr	r3, [r7, #4]
    55ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    55d0:	2b00      	cmp	r3, #0
    55d2:	d100      	bne.n	55d6 <MSS_UART_isr+0x9e>
    55d4:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->modemsts_handler)
    55d6:	687b      	ldr	r3, [r7, #4]
    55d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    55da:	2b00      	cmp	r3, #0
    55dc:	f000 80b2 	beq.w	5744 <MSS_UART_isr+0x20c>
                {
                   (*(this_uart->modemsts_handler))(this_uart);
    55e0:	687b      	ldr	r3, [r7, #4]
    55e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    55e4:	6878      	ldr	r0, [r7, #4]
    55e6:	4798      	blx	r3
                }
            }
            break;
    55e8:	e0b7      	b.n	575a <MSS_UART_isr+0x222>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
    55ea:	687b      	ldr	r3, [r7, #4]
    55ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    55ee:	2b00      	cmp	r3, #0
    55f0:	d100      	bne.n	55f4 <MSS_UART_isr+0xbc>
    55f2:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->tx_handler)
    55f4:	687b      	ldr	r3, [r7, #4]
    55f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    55f8:	2b00      	cmp	r3, #0
    55fa:	f000 80a5 	beq.w	5748 <MSS_UART_isr+0x210>
                {
                    (*(this_uart->tx_handler))(this_uart);
    55fe:	687b      	ldr	r3, [r7, #4]
    5600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5602:	6878      	ldr	r0, [r7, #4]
    5604:	4798      	blx	r3
                }
            }
            break;
    5606:	e0a8      	b.n	575a <MSS_UART_isr+0x222>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
    5608:	687b      	ldr	r3, [r7, #4]
    560a:	6a1b      	ldr	r3, [r3, #32]
    560c:	2b00      	cmp	r3, #0
    560e:	d100      	bne.n	5612 <MSS_UART_isr+0xda>
    5610:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->rx_handler)
    5612:	687b      	ldr	r3, [r7, #4]
    5614:	6a1b      	ldr	r3, [r3, #32]
    5616:	2b00      	cmp	r3, #0
    5618:	f000 8098 	beq.w	574c <MSS_UART_isr+0x214>
                {
                    (*(this_uart->rx_handler))(this_uart);
    561c:	687b      	ldr	r3, [r7, #4]
    561e:	6a1b      	ldr	r3, [r3, #32]
    5620:	6878      	ldr	r0, [r7, #4]
    5622:	4798      	blx	r3
                }
            }
            break;
    5624:	e099      	b.n	575a <MSS_UART_isr+0x222>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
    5626:	687b      	ldr	r3, [r7, #4]
    5628:	69db      	ldr	r3, [r3, #28]
    562a:	2b00      	cmp	r3, #0
    562c:	d100      	bne.n	5630 <MSS_UART_isr+0xf8>
    562e:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->linests_handler)
    5630:	687b      	ldr	r3, [r7, #4]
    5632:	69db      	ldr	r3, [r3, #28]
    5634:	2b00      	cmp	r3, #0
    5636:	f000 808b 	beq.w	5750 <MSS_UART_isr+0x218>
                {
                   (*(this_uart->linests_handler))(this_uart);
    563a:	687b      	ldr	r3, [r7, #4]
    563c:	69db      	ldr	r3, [r3, #28]
    563e:	6878      	ldr	r0, [r7, #4]
    5640:	4798      	blx	r3
                }
            }
            break;
    5642:	e08a      	b.n	575a <MSS_UART_isr+0x222>
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
    5644:	687b      	ldr	r3, [r7, #4]
    5646:	681b      	ldr	r3, [r3, #0]
    5648:	f103 0328 	add.w	r3, r3, #40	; 0x28
    564c:	4618      	mov	r0, r3
    564e:	f04f 0100 	mov.w	r1, #0
    5652:	f7ff fc77 	bl	4f44 <read_bit_reg8>
    5656:	4603      	mov	r3, r0
    5658:	2b00      	cmp	r3, #0
    565a:	d00c      	beq.n	5676 <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
    565c:	687b      	ldr	r3, [r7, #4]
    565e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5660:	2b00      	cmp	r3, #0
    5662:	d100      	bne.n	5666 <MSS_UART_isr+0x12e>
    5664:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->rto_handler)
    5666:	687b      	ldr	r3, [r7, #4]
    5668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    566a:	2b00      	cmp	r3, #0
    566c:	d003      	beq.n	5676 <MSS_UART_isr+0x13e>
                    {
                        (*(this_uart->rto_handler))(this_uart);
    566e:	687b      	ldr	r3, [r7, #4]
    5670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5672:	6878      	ldr	r0, [r7, #4]
    5674:	4798      	blx	r3
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
    5676:	687b      	ldr	r3, [r7, #4]
    5678:	681b      	ldr	r3, [r3, #0]
    567a:	f103 0328 	add.w	r3, r3, #40	; 0x28
    567e:	4618      	mov	r0, r3
    5680:	f04f 0101 	mov.w	r1, #1
    5684:	f7ff fc5e 	bl	4f44 <read_bit_reg8>
    5688:	4603      	mov	r3, r0
    568a:	2b00      	cmp	r3, #0
    568c:	d00c      	beq.n	56a8 <MSS_UART_isr+0x170>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
    568e:	687b      	ldr	r3, [r7, #4]
    5690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    5692:	2b00      	cmp	r3, #0
    5694:	d100      	bne.n	5698 <MSS_UART_isr+0x160>
    5696:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->nack_handler)
    5698:	687b      	ldr	r3, [r7, #4]
    569a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    569c:	2b00      	cmp	r3, #0
    569e:	d003      	beq.n	56a8 <MSS_UART_isr+0x170>
                    {
                        (*(this_uart->nack_handler))(this_uart);
    56a0:	687b      	ldr	r3, [r7, #4]
    56a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    56a4:	6878      	ldr	r0, [r7, #4]
    56a6:	4798      	blx	r3
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
    56a8:	687b      	ldr	r3, [r7, #4]
    56aa:	681b      	ldr	r3, [r3, #0]
    56ac:	f103 0328 	add.w	r3, r3, #40	; 0x28
    56b0:	4618      	mov	r0, r3
    56b2:	f04f 0102 	mov.w	r1, #2
    56b6:	f7ff fc45 	bl	4f44 <read_bit_reg8>
    56ba:	4603      	mov	r3, r0
    56bc:	2b00      	cmp	r3, #0
    56be:	d00c      	beq.n	56da <MSS_UART_isr+0x1a2>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
    56c0:	687b      	ldr	r3, [r7, #4]
    56c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    56c4:	2b00      	cmp	r3, #0
    56c6:	d100      	bne.n	56ca <MSS_UART_isr+0x192>
    56c8:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
    56ca:	687b      	ldr	r3, [r7, #4]
    56cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    56ce:	2b00      	cmp	r3, #0
    56d0:	d003      	beq.n	56da <MSS_UART_isr+0x1a2>
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
    56d2:	687b      	ldr	r3, [r7, #4]
    56d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    56d6:	6878      	ldr	r0, [r7, #4]
    56d8:	4798      	blx	r3
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
    56da:	687b      	ldr	r3, [r7, #4]
    56dc:	681b      	ldr	r3, [r3, #0]
    56de:	f103 0328 	add.w	r3, r3, #40	; 0x28
    56e2:	4618      	mov	r0, r3
    56e4:	f04f 0103 	mov.w	r1, #3
    56e8:	f7ff fc2c 	bl	4f44 <read_bit_reg8>
    56ec:	4603      	mov	r3, r0
    56ee:	2b00      	cmp	r3, #0
    56f0:	d00c      	beq.n	570c <MSS_UART_isr+0x1d4>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
    56f2:	687b      	ldr	r3, [r7, #4]
    56f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    56f6:	2b00      	cmp	r3, #0
    56f8:	d100      	bne.n	56fc <MSS_UART_isr+0x1c4>
    56fa:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->break_handler)
    56fc:	687b      	ldr	r3, [r7, #4]
    56fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5700:	2b00      	cmp	r3, #0
    5702:	d003      	beq.n	570c <MSS_UART_isr+0x1d4>
                    {
                        (*(this_uart->break_handler))(this_uart);
    5704:	687b      	ldr	r3, [r7, #4]
    5706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    5708:	6878      	ldr	r0, [r7, #4]
    570a:	4798      	blx	r3
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
    570c:	687b      	ldr	r3, [r7, #4]
    570e:	681b      	ldr	r3, [r3, #0]
    5710:	f103 0328 	add.w	r3, r3, #40	; 0x28
    5714:	4618      	mov	r0, r3
    5716:	f04f 0104 	mov.w	r1, #4
    571a:	f7ff fc13 	bl	4f44 <read_bit_reg8>
    571e:	4603      	mov	r3, r0
    5720:	2b00      	cmp	r3, #0
    5722:	d017      	beq.n	5754 <MSS_UART_isr+0x21c>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
    5724:	687b      	ldr	r3, [r7, #4]
    5726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5728:	2b00      	cmp	r3, #0
    572a:	d100      	bne.n	572e <MSS_UART_isr+0x1f6>
    572c:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->sync_handler)
    572e:	687b      	ldr	r3, [r7, #4]
    5730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    5732:	2b00      	cmp	r3, #0
    5734:	d010      	beq.n	5758 <MSS_UART_isr+0x220>
                    {
                        (*(this_uart->sync_handler))(this_uart);
    5736:	687b      	ldr	r3, [r7, #4]
    5738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    573a:	6878      	ldr	r0, [r7, #4]
    573c:	4798      	blx	r3
                    }
                }
                break;
    573e:	e00c      	b.n	575a <MSS_UART_isr+0x222>
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
    5740:	be00      	bkpt	0x0000
    5742:	e00a      	b.n	575a <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->modemsts_handler)
                {
                   (*(this_uart->modemsts_handler))(this_uart);
                }
            }
            break;
    5744:	bf00      	nop
    5746:	e008      	b.n	575a <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->tx_handler)
                {
                    (*(this_uart->tx_handler))(this_uart);
                }
            }
            break;
    5748:	bf00      	nop
    574a:	e006      	b.n	575a <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->rx_handler)
                {
                    (*(this_uart->rx_handler))(this_uart);
                }
            }
            break;
    574c:	bf00      	nop
    574e:	e004      	b.n	575a <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->linests_handler)
                {
                   (*(this_uart->linests_handler))(this_uart);
                }
            }
            break;
    5750:	bf00      	nop
    5752:	e002      	b.n	575a <MSS_UART_isr+0x222>
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
                    }
                }
                break;
    5754:	bf00      	nop
    5756:	e000      	b.n	575a <MSS_UART_isr+0x222>
    5758:	bf00      	nop
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
    575a:	f107 0710 	add.w	r7, r7, #16
    575e:	46bd      	mov	sp, r7
    5760:	bd80      	pop	{r7, pc}
    5762:	bf00      	nop

00005764 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    5764:	b580      	push	{r7, lr}
    5766:	b086      	sub	sp, #24
    5768:	af00      	add	r7, sp, #0
    576a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    576c:	687a      	ldr	r2, [r7, #4]
    576e:	f241 4394 	movw	r3, #5268	; 0x1494
    5772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5776:	429a      	cmp	r2, r3
    5778:	d007      	beq.n	578a <default_tx_handler+0x26>
    577a:	687a      	ldr	r2, [r7, #4]
    577c:	f241 4354 	movw	r3, #5204	; 0x1454
    5780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5784:	429a      	cmp	r2, r3
    5786:	d000      	beq.n	578a <default_tx_handler+0x26>
    5788:	be00      	bkpt	0x0000
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    578a:	687b      	ldr	r3, [r7, #4]
    578c:	691b      	ldr	r3, [r3, #16]
    578e:	2b00      	cmp	r3, #0
    5790:	d100      	bne.n	5794 <default_tx_handler+0x30>
    5792:	be00      	bkpt	0x0000
    ASSERT(0u < this_uart->tx_buff_size);
    5794:	687b      	ldr	r3, [r7, #4]
    5796:	695b      	ldr	r3, [r3, #20]
    5798:	2b00      	cmp	r3, #0
    579a:	d100      	bne.n	579e <default_tx_handler+0x3a>
    579c:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    579e:	687a      	ldr	r2, [r7, #4]
    57a0:	f241 4394 	movw	r3, #5268	; 0x1494
    57a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57a8:	429a      	cmp	r2, r3
    57aa:	d006      	beq.n	57ba <default_tx_handler+0x56>
    57ac:	687a      	ldr	r2, [r7, #4]
    57ae:	f241 4354 	movw	r3, #5204	; 0x1454
    57b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57b6:	429a      	cmp	r2, r3
    57b8:	d155      	bne.n	5866 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
    57ba:	687b      	ldr	r3, [r7, #4]
    57bc:	691b      	ldr	r3, [r3, #16]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    57be:	2b00      	cmp	r3, #0
    57c0:	d051      	beq.n	5866 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    57c2:	687b      	ldr	r3, [r7, #4]
    57c4:	695b      	ldr	r3, [r3, #20]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    57c6:	2b00      	cmp	r3, #0
    57c8:	d04d      	beq.n	5866 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    57ca:	687b      	ldr	r3, [r7, #4]
    57cc:	681b      	ldr	r3, [r3, #0]
    57ce:	7d1b      	ldrb	r3, [r3, #20]
    57d0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    57d2:	687b      	ldr	r3, [r7, #4]
    57d4:	7b5a      	ldrb	r2, [r3, #13]
    57d6:	7afb      	ldrb	r3, [r7, #11]
    57d8:	ea42 0303 	orr.w	r3, r2, r3
    57dc:	b2da      	uxtb	r2, r3
    57de:	687b      	ldr	r3, [r7, #4]
    57e0:	735a      	strb	r2, [r3, #13]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
    57e2:	7afb      	ldrb	r3, [r7, #11]
    57e4:	f003 0320 	and.w	r3, r3, #32
    57e8:	2b00      	cmp	r3, #0
    57ea:	d029      	beq.n	5840 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    57ec:	f04f 0310 	mov.w	r3, #16
    57f0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    57f2:	687b      	ldr	r3, [r7, #4]
    57f4:	695a      	ldr	r2, [r3, #20]
    57f6:	687b      	ldr	r3, [r7, #4]
    57f8:	699b      	ldr	r3, [r3, #24]
    57fa:	ebc3 0302 	rsb	r3, r3, r2
    57fe:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if(tx_remain < TX_FIFO_SIZE)
    5800:	697b      	ldr	r3, [r7, #20]
    5802:	2b0f      	cmp	r3, #15
    5804:	d801      	bhi.n	580a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    5806:	697b      	ldr	r3, [r7, #20]
    5808:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
    580a:	f04f 0300 	mov.w	r3, #0
    580e:	60fb      	str	r3, [r7, #12]
    5810:	e012      	b.n	5838 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    5812:	687b      	ldr	r3, [r7, #4]
    5814:	681b      	ldr	r3, [r3, #0]
    5816:	687a      	ldr	r2, [r7, #4]
    5818:	6911      	ldr	r1, [r2, #16]
    581a:	687a      	ldr	r2, [r7, #4]
    581c:	6992      	ldr	r2, [r2, #24]
    581e:	440a      	add	r2, r1
    5820:	7812      	ldrb	r2, [r2, #0]
    5822:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    5824:	687b      	ldr	r3, [r7, #4]
    5826:	699b      	ldr	r3, [r3, #24]
    5828:	f103 0201 	add.w	r2, r3, #1
    582c:	687b      	ldr	r3, [r7, #4]
    582e:	619a      	str	r2, [r3, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
    5830:	68fb      	ldr	r3, [r7, #12]
    5832:	f103 0301 	add.w	r3, r3, #1
    5836:	60fb      	str	r3, [r7, #12]
    5838:	68fa      	ldr	r2, [r7, #12]
    583a:	693b      	ldr	r3, [r7, #16]
    583c:	429a      	cmp	r2, r3
    583e:	d3e8      	bcc.n	5812 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
    5840:	687b      	ldr	r3, [r7, #4]
    5842:	699a      	ldr	r2, [r3, #24]
    5844:	687b      	ldr	r3, [r7, #4]
    5846:	695b      	ldr	r3, [r3, #20]
    5848:	429a      	cmp	r2, r3
    584a:	d10c      	bne.n	5866 <default_tx_handler+0x102>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    584c:	687b      	ldr	r3, [r7, #4]
    584e:	f04f 0200 	mov.w	r2, #0
    5852:	615a      	str	r2, [r3, #20]
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
    5854:	687b      	ldr	r3, [r7, #4]
    5856:	681b      	ldr	r3, [r3, #0]
    5858:	f103 0304 	add.w	r3, r3, #4
    585c:	4618      	mov	r0, r3
    585e:	f04f 0101 	mov.w	r1, #1
    5862:	f7ff fb4f 	bl	4f04 <clear_bit_reg8>
        }
    }
}
    5866:	f107 0718 	add.w	r7, r7, #24
    586a:	46bd      	mov	sp, r7
    586c:	bd80      	pop	{r7, pc}
    586e:	bf00      	nop

00005870 <MSS_SYS_init>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    5870:	b580      	push	{r7, lr}
    5872:	b082      	sub	sp, #8
    5874:	af00      	add	r7, sp, #0
    5876:	6078      	str	r0, [r7, #4]
    g_event_handler = event_handler;
    5878:	f240 3374 	movw	r3, #884	; 0x374
    587c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5880:	687a      	ldr	r2, [r7, #4]
    5882:	601a      	str	r2, [r3, #0]
    g_last_response_length = 0u;
    5884:	f240 3372 	movw	r3, #882	; 0x372
    5888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    588c:	f04f 0200 	mov.w	r2, #0
    5890:	801a      	strh	r2, [r3, #0]
    g_request_in_progress = 0u;
    5892:	f240 3370 	movw	r3, #880	; 0x370
    5896:	f2c2 0300 	movt	r3, #8192	; 0x2000
    589a:	f04f 0200 	mov.w	r2, #0
    589e:	701a      	strb	r2, [r3, #0]
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
    58a0:	f248 0300 	movw	r3, #32768	; 0x8000
    58a4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    58a8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    58ac:	f240 337c 	movw	r3, #892	; 0x37c
    58b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58b4:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize the COMBLK used to communicate with the System Controller.
     */
    MSS_COMBLK_init(asynchronous_event_handler, g_response);
    58b6:	f645 00d5 	movw	r0, #22741	; 0x58d5
    58ba:	f2c0 0000 	movt	r0, #0
    58be:	f240 3178 	movw	r1, #888	; 0x378
    58c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    58c6:	f003 fc07 	bl	90d8 <MSS_COMBLK_init>
}
    58ca:	f107 0708 	add.w	r7, r7, #8
    58ce:	46bd      	mov	sp, r7
    58d0:	bd80      	pop	{r7, pc}
    58d2:	bf00      	nop

000058d4 <asynchronous_event_handler>:
#define TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MAX   0xB7u

#define FACC_GLMUX_SEL_MASK         0x00001000u
#define DELAY_MORE_THAN_10US        5000U
static void asynchronous_event_handler(uint8_t event_opcode)
{
    58d4:	b580      	push	{r7, lr}
    58d6:	b086      	sub	sp, #24
    58d8:	af00      	add	r7, sp, #0
    58da:	4603      	mov	r3, r0
    58dc:	71fb      	strb	r3, [r7, #7]
    if (event_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE)
    58de:	79fb      	ldrb	r3, [r7, #7]
    58e0:	2be0      	cmp	r3, #224	; 0xe0
    58e2:	d12b      	bne.n	593c <asynchronous_event_handler+0x68>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the main clock to the  standby clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
    58e4:	f241 3388 	movw	r3, #5000	; 0x1388
    58e8:	60fb      	str	r3, [r7, #12]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    58ea:	f248 0300 	movw	r3, #32768	; 0x8000
    58ee:	f2c4 0303 	movt	r3, #16387	; 0x4003
    58f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    58f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    58fa:	613b      	str	r3, [r7, #16]
            --timeout;
    58fc:	68fb      	ldr	r3, [r7, #12]
    58fe:	f103 33ff 	add.w	r3, r3, #4294967295
    5902:	60fb      	str	r3, [r7, #12]
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
    5904:	693b      	ldr	r3, [r7, #16]
    5906:	2b00      	cmp	r3, #0
    5908:	d102      	bne.n	5910 <asynchronous_event_handler+0x3c>
    590a:	68fb      	ldr	r3, [r7, #12]
    590c:	2b00      	cmp	r3, #0
    590e:	d1ec      	bne.n	58ea <asynchronous_event_handler+0x16>

        /* Call the user's event handler. */
        if(g_event_handler != 0)
    5910:	f240 3374 	movw	r3, #884	; 0x374
    5914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5918:	681b      	ldr	r3, [r3, #0]
    591a:	2b00      	cmp	r3, #0
    591c:	d068      	beq.n	59f0 <asynchronous_event_handler+0x11c>
        {
            g_event_handler(event_opcode, g_response[1]);
    591e:	f240 3374 	movw	r3, #884	; 0x374
    5922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5926:	681a      	ldr	r2, [r3, #0]
    5928:	f240 3378 	movw	r3, #888	; 0x378
    592c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5930:	785b      	ldrb	r3, [r3, #1]
    5932:	79f9      	ldrb	r1, [r7, #7]
    5934:	4608      	mov	r0, r1
    5936:	4619      	mov	r1, r3
    5938:	4790      	blx	r2
    593a:	e05c      	b.n	59f6 <asynchronous_event_handler+0x122>
        }
    }
    else if (event_opcode == FLASH_FREEZE_EXIT_OPCODE)
    593c:	79fb      	ldrb	r3, [r7, #7]
    593e:	2be1      	cmp	r3, #225	; 0xe1
    5940:	d12d      	bne.n	599e <asynchronous_event_handler+0xca>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the standby clock to the main clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
    5942:	f241 3388 	movw	r3, #5000	; 0x1388
    5946:	60bb      	str	r3, [r7, #8]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    5948:	f248 0300 	movw	r3, #32768	; 0x8000
    594c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5950:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5954:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    5958:	617b      	str	r3, [r7, #20]
            --timeout;
    595a:	68bb      	ldr	r3, [r7, #8]
    595c:	f103 33ff 	add.w	r3, r3, #4294967295
    5960:	60bb      	str	r3, [r7, #8]
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
    5962:	697b      	ldr	r3, [r7, #20]
    5964:	2b00      	cmp	r3, #0
    5966:	d002      	beq.n	596e <asynchronous_event_handler+0x9a>
    5968:	68bb      	ldr	r3, [r7, #8]
    596a:	2b00      	cmp	r3, #0
    596c:	d1ec      	bne.n	5948 <asynchronous_event_handler+0x74>
        
        /* Restore the clock dividers values of FACC1 register. */
        revert_clk_config();
    596e:	f000 fa7b 	bl	5e68 <revert_clk_config>
        
        if(g_event_handler != 0)
    5972:	f240 3374 	movw	r3, #884	; 0x374
    5976:	f2c2 0300 	movt	r3, #8192	; 0x2000
    597a:	681b      	ldr	r3, [r3, #0]
    597c:	2b00      	cmp	r3, #0
    597e:	d039      	beq.n	59f4 <asynchronous_event_handler+0x120>
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
    5980:	f240 3374 	movw	r3, #884	; 0x374
    5984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5988:	681a      	ldr	r2, [r3, #0]
    598a:	f240 3378 	movw	r3, #888	; 0x378
    598e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5992:	785b      	ldrb	r3, [r3, #1]
    5994:	79f9      	ldrb	r1, [r7, #7]
    5996:	4608      	mov	r0, r1
    5998:	4619      	mov	r1, r3
    599a:	4790      	blx	r2
    599c:	e02b      	b.n	59f6 <asynchronous_event_handler+0x122>
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
    599e:	79fb      	ldrb	r3, [r7, #7]
    59a0:	2bf1      	cmp	r3, #241	; 0xf1
    59a2:	d00f      	beq.n	59c4 <asynchronous_event_handler+0xf0>
            ((event_opcode >= TAMPER_ATTEMPT_DETECT_OPCODE_RANGE_MIN) && \
    59a4:	79fb      	ldrb	r3, [r7, #7]
            g_event_handler(event_opcode, g_response[1]);
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
    59a6:	b25b      	sxtb	r3, r3
    59a8:	2b00      	cmp	r3, #0
    59aa:	da02      	bge.n	59b2 <asynchronous_event_handler+0xde>
    59ac:	79fb      	ldrb	r3, [r7, #7]
    59ae:	2b9f      	cmp	r3, #159	; 0x9f
    59b0:	d908      	bls.n	59c4 <asynchronous_event_handler+0xf0>
    59b2:	79fb      	ldrb	r3, [r7, #7]
    59b4:	2ba0      	cmp	r3, #160	; 0xa0
    59b6:	d005      	beq.n	59c4 <asynchronous_event_handler+0xf0>
    59b8:	79fb      	ldrb	r3, [r7, #7]
    59ba:	2bb0      	cmp	r3, #176	; 0xb0
    59bc:	d91b      	bls.n	59f6 <asynchronous_event_handler+0x122>
    59be:	79fb      	ldrb	r3, [r7, #7]
    59c0:	2bb7      	cmp	r3, #183	; 0xb7
    59c2:	d818      	bhi.n	59f6 <asynchronous_event_handler+0x122>
            /* 
             * Inform to the application that new asynchronous message is received, 
             * only if application call-back function is registered during 
             * initialization. 
             */
            if(g_event_handler != 0)
    59c4:	f240 3374 	movw	r3, #884	; 0x374
    59c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59cc:	681b      	ldr	r3, [r3, #0]
    59ce:	2b00      	cmp	r3, #0
    59d0:	d011      	beq.n	59f6 <asynchronous_event_handler+0x122>
            {
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
    59d2:	f240 3374 	movw	r3, #884	; 0x374
    59d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59da:	681a      	ldr	r2, [r3, #0]
    59dc:	f240 3378 	movw	r3, #888	; 0x378
    59e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59e4:	785b      	ldrb	r3, [r3, #1]
    59e6:	79f9      	ldrb	r1, [r7, #7]
    59e8:	4608      	mov	r0, r1
    59ea:	4619      	mov	r1, r3
    59ec:	4790      	blx	r2
    59ee:	e002      	b.n	59f6 <asynchronous_event_handler+0x122>
        while ((running_on_standby_clock == 0U) && (timeout != 0U));

        /* Call the user's event handler. */
        if(g_event_handler != 0)
        {
            g_event_handler(event_opcode, g_response[1]);
    59f0:	bf00      	nop
    59f2:	e000      	b.n	59f6 <asynchronous_event_handler+0x122>
        revert_clk_config();
        
        if(g_event_handler != 0)
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
    59f4:	bf00      	nop
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
            }
        }
    }
}
    59f6:	f107 0718 	add.w	r7, r7, #24
    59fa:	46bd      	mov	sp, r7
    59fc:	bd80      	pop	{r7, pc}
    59fe:	bf00      	nop

00005a00 <determine_seq>:
 */
uint32_t divisor[4] = {0x00};
volatile uint8_t ind = 0;

static uint8_t* determine_seq(uint8_t val, uint8_t* len)
{
    5a00:	b480      	push	{r7}
    5a02:	b085      	sub	sp, #20
    5a04:	af00      	add	r7, sp, #0
    5a06:	4603      	mov	r3, r0
    5a08:	6039      	str	r1, [r7, #0]
    5a0a:	71fb      	strb	r3, [r7, #7]
    uint8_t*seq;
    
    switch(val)
    5a0c:	79fb      	ldrb	r3, [r7, #7]
    5a0e:	2b06      	cmp	r3, #6
    5a10:	d84c      	bhi.n	5aac <determine_seq+0xac>
    5a12:	a201      	add	r2, pc, #4	; (adr r2, 5a18 <determine_seq+0x18>)
    5a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5a18:	00005a35 	.word	0x00005a35
    5a1c:	00005a49 	.word	0x00005a49
    5a20:	00005a5d 	.word	0x00005a5d
    5a24:	00005aad 	.word	0x00005aad
    5a28:	00005a71 	.word	0x00005a71
    5a2c:	00005a85 	.word	0x00005a85
    5a30:	00005a99 	.word	0x00005a99
    {
        case 0:
                seq = &div1_seq[0];
    5a34:	f240 3308 	movw	r3, #776	; 0x308
    5a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a3c:	60fb      	str	r3, [r7, #12]
                *len = 4;
    5a3e:	683b      	ldr	r3, [r7, #0]
    5a40:	f04f 0204 	mov.w	r2, #4
    5a44:	701a      	strb	r2, [r3, #0]
            break;
    5a46:	e038      	b.n	5aba <determine_seq+0xba>

        case 1:
                seq = &div2_seq[0];
    5a48:	f240 330c 	movw	r3, #780	; 0x30c
    5a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a50:	60fb      	str	r3, [r7, #12]
                *len = 3;
    5a52:	683b      	ldr	r3, [r7, #0]
    5a54:	f04f 0203 	mov.w	r2, #3
    5a58:	701a      	strb	r2, [r3, #0]
            break;
    5a5a:	e02e      	b.n	5aba <determine_seq+0xba>

        case 2:
                seq = &div4_seq[0];
    5a5c:	f240 3310 	movw	r3, #784	; 0x310
    5a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a64:	60fb      	str	r3, [r7, #12]
                *len = 5;
    5a66:	683b      	ldr	r3, [r7, #0]
    5a68:	f04f 0205 	mov.w	r2, #5
    5a6c:	701a      	strb	r2, [r3, #0]
            break;
    5a6e:	e024      	b.n	5aba <determine_seq+0xba>

        case 4:
                seq = &div8_seq[0];
    5a70:	f240 3318 	movw	r3, #792	; 0x318
    5a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a78:	60fb      	str	r3, [r7, #12]
                *len = 3;
    5a7a:	683b      	ldr	r3, [r7, #0]
    5a7c:	f04f 0203 	mov.w	r2, #3
    5a80:	701a      	strb	r2, [r3, #0]
            break;
    5a82:	e01a      	b.n	5aba <determine_seq+0xba>

        case 5:
                seq = &div16_seq[0];
    5a84:	f240 331c 	movw	r3, #796	; 0x31c
    5a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a8c:	60fb      	str	r3, [r7, #12]
                *len = 2;
    5a8e:	683b      	ldr	r3, [r7, #0]
    5a90:	f04f 0202 	mov.w	r2, #2
    5a94:	701a      	strb	r2, [r3, #0]
            break;
    5a96:	e010      	b.n	5aba <determine_seq+0xba>

        case 6:
                seq = &div32_seq[0];
    5a98:	f240 3320 	movw	r3, #800	; 0x320
    5a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5aa0:	60fb      	str	r3, [r7, #12]
                *len = 2;
    5aa2:	683b      	ldr	r3, [r7, #0]
    5aa4:	f04f 0202 	mov.w	r2, #2
    5aa8:	701a      	strb	r2, [r3, #0]
            break;
    5aaa:	e006      	b.n	5aba <determine_seq+0xba>

        default:
                *len = 0;
    5aac:	683b      	ldr	r3, [r7, #0]
    5aae:	f04f 0200 	mov.w	r2, #0
    5ab2:	701a      	strb	r2, [r3, #0]
                seq = NULL;
    5ab4:	f04f 0300 	mov.w	r3, #0
    5ab8:	60fb      	str	r3, [r7, #12]
            break;
    }
    
    return seq;
    5aba:	68fb      	ldr	r3, [r7, #12]
}
    5abc:	4618      	mov	r0, r3
    5abe:	f107 0714 	add.w	r7, r7, #20
    5ac2:	46bd      	mov	sp, r7
    5ac4:	bc80      	pop	{r7}
    5ac6:	4770      	bx	lr

00005ac8 <clk_switching_fix>:
 * divisor values of fclk, pclk0, pclk1 and clk_fic64, and if the divisor 
 * values are equal to each other, then firmware will send requested command to 
 * system controller otherwise return CLOCK_SWITCHING_ERROR error.
 */
static uint8_t clk_switching_fix(void)
{
    5ac8:	b580      	push	{r7, lr}
    5aca:	b088      	sub	sp, #32
    5acc:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    volatile uint32_t g_mssddr_facc1_cr =  SYSREG->MSSDDR_FACC1_CR;
    5ace:	f248 0300 	movw	r3, #32768	; 0x8000
    5ad2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5ada:	607b      	str	r3, [r7, #4]
    uint32_t var = 0;
    5adc:	f04f 0300 	mov.w	r3, #0
    5ae0:	613b      	str	r3, [r7, #16]
    uint32_t temp = 0;
    5ae2:	f04f 0300 	mov.w	r3, #0
    5ae6:	617b      	str	r3, [r7, #20]
    uint32_t device_version;
    uint8_t status = CLOCK_SWITCHING_SUCCESS;
    5ae8:	f04f 0300 	mov.w	r3, #0
    5aec:	77fb      	strb	r3, [r7, #31]
    
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    5aee:	f248 0300 	movw	r3, #32768	; 0x8000
    5af2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5af6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    5afa:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5afe:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5b02:	61bb      	str	r3, [r7, #24]

    /* For 10/25/50/90/150 devices */
    if((0xF802u == device_version) || \
    5b04:	69ba      	ldr	r2, [r7, #24]
    5b06:	f64f 0302 	movw	r3, #63490	; 0xf802
    5b0a:	429a      	cmp	r2, r3
    5b0c:	d013      	beq.n	5b36 <clk_switching_fix+0x6e>
    5b0e:	69ba      	ldr	r2, [r7, #24]
    5b10:	f64f 0303 	movw	r3, #63491	; 0xf803
    5b14:	429a      	cmp	r2, r3
    5b16:	d00e      	beq.n	5b36 <clk_switching_fix+0x6e>
    5b18:	69ba      	ldr	r2, [r7, #24]
    5b1a:	f64f 0304 	movw	r3, #63492	; 0xf804
    5b1e:	429a      	cmp	r2, r3
    5b20:	d009      	beq.n	5b36 <clk_switching_fix+0x6e>
    5b22:	69ba      	ldr	r2, [r7, #24]
    5b24:	f64f 0307 	movw	r3, #63495	; 0xf807
    5b28:	429a      	cmp	r2, r3
    5b2a:	d004      	beq.n	5b36 <clk_switching_fix+0x6e>
    5b2c:	69ba      	ldr	r2, [r7, #24]
    5b2e:	f64f 0306 	movw	r3, #63494	; 0xf806
    5b32:	429a      	cmp	r2, r3
    5b34:	d11b      	bne.n	5b6e <clk_switching_fix+0xa6>
    {
        /* Dynamically divides down fclk, pclk0, pclk1 and clk_fic64
         * to the divided by 32 versions and M3_CLK, PCLK0, PCLK1, 
         * CLK_FIC64 all driven from CLK_STANDBY clock.
         */
        SYSREG->MSSDDR_FACC1_CR = (SYSREG->MSSDDR_FACC1_CR & CONFIG_CLOCK_DIV_MASK) | \
    5b36:	f248 0100 	movw	r1, #32768	; 0x8000
    5b3a:	f2c4 0103 	movt	r1, #16387	; 0x4003
    5b3e:	f248 0300 	movw	r3, #32768	; 0x8000
    5b42:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5b46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5b4a:	f24e 1203 	movw	r2, #57603	; 0xe103
    5b4e:	f6cf 72c7 	movt	r2, #65479	; 0xffc7
    5b52:	ea03 0202 	and.w	r2, r3, r2
    5b56:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    5b5a:	f2c0 0330 	movt	r3, #48	; 0x30
    5b5e:	ea42 0303 	orr.w	r3, r2, r3
    5b62:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
                                   CONFIG_CLOCK_DIV_32_RATIO;
        status = CLOCK_SWITCHING_SUCCESS;
    5b66:	f04f 0300 	mov.w	r3, #0
    5b6a:	77fb      	strb	r3, [r7, #31]
    uint8_t status = CLOCK_SWITCHING_SUCCESS;
    
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* For 10/25/50/90/150 devices */
    if((0xF802u == device_version) || \
    5b6c:	e175      	b.n	5e5a <clk_switching_fix+0x392>
    
    /* For 05 devices
     * When modifying clock divisor settings on M2S005, it is necessary to 
     * sequence them, depending on the starting configuration.
     */
    else if(0xF805u == device_version)
    5b6e:	69ba      	ldr	r2, [r7, #24]
    5b70:	f64f 0305 	movw	r3, #63493	; 0xf805
    5b74:	429a      	cmp	r2, r3
    5b76:	f040 8116 	bne.w	5da6 <clk_switching_fix+0x2de>
    {
        /* For APB0_DIVISOR setting */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
    5b7a:	687b      	ldr	r3, [r7, #4]
    5b7c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5b80:	f003 0207 	and.w	r2, r3, #7
    5b84:	f240 3380 	movw	r3, #896	; 0x380
    5b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b8c:	601a      	str	r2, [r3, #0]
        sequence = determine_seq(divisor[0], &len);
    5b8e:	f240 3380 	movw	r3, #896	; 0x380
    5b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b96:	681b      	ldr	r3, [r3, #0]
    5b98:	b2da      	uxtb	r2, r3
    5b9a:	f107 030b 	add.w	r3, r7, #11
    5b9e:	4610      	mov	r0, r2
    5ba0:	4619      	mov	r1, r3
    5ba2:	f7ff ff2d 	bl	5a00 <determine_seq>
    5ba6:	4603      	mov	r3, r0
    5ba8:	60fb      	str	r3, [r7, #12]

        for(var = 1; var < len; var++)
    5baa:	f04f 0301 	mov.w	r3, #1
    5bae:	613b      	str	r3, [r7, #16]
    5bb0:	e01f      	b.n	5bf2 <clk_switching_fix+0x12a>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5bb2:	f248 0300 	movw	r3, #32768	; 0x8000
    5bb6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5bba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5bbe:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFFFE3u;
    5bc0:	697b      	ldr	r3, [r7, #20]
    5bc2:	f023 031c 	bic.w	r3, r3, #28
    5bc6:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 2);
    5bc8:	68fa      	ldr	r2, [r7, #12]
    5bca:	693b      	ldr	r3, [r7, #16]
    5bcc:	4413      	add	r3, r2
    5bce:	781b      	ldrb	r3, [r3, #0]
    5bd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5bd4:	697a      	ldr	r2, [r7, #20]
    5bd6:	ea42 0303 	orr.w	r3, r2, r3
    5bda:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    5bdc:	f248 0300 	movw	r3, #32768	; 0x8000
    5be0:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5be4:	697a      	ldr	r2, [r7, #20]
    5be6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    {
        /* For APB0_DIVISOR setting */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        sequence = determine_seq(divisor[0], &len);

        for(var = 1; var < len; var++)
    5bea:	693b      	ldr	r3, [r7, #16]
    5bec:	f103 0301 	add.w	r3, r3, #1
    5bf0:	613b      	str	r3, [r7, #16]
    5bf2:	7afb      	ldrb	r3, [r7, #11]
    5bf4:	461a      	mov	r2, r3
    5bf6:	693b      	ldr	r3, [r7, #16]
    5bf8:	429a      	cmp	r2, r3
    5bfa:	d8da      	bhi.n	5bb2 <clk_switching_fix+0xea>
            temp |= ((uint32_t)(sequence[var]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
    5bfc:	687b      	ldr	r3, [r7, #4]
    5bfe:	ea4f 1353 	mov.w	r3, r3, lsr #5
    5c02:	f003 0207 	and.w	r2, r3, #7
    5c06:	f240 3380 	movw	r3, #896	; 0x380
    5c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c0e:	605a      	str	r2, [r3, #4]
        sequence = determine_seq(divisor[1], &len);
    5c10:	f240 3380 	movw	r3, #896	; 0x380
    5c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c18:	685b      	ldr	r3, [r3, #4]
    5c1a:	b2da      	uxtb	r2, r3
    5c1c:	f107 030b 	add.w	r3, r7, #11
    5c20:	4610      	mov	r0, r2
    5c22:	4619      	mov	r1, r3
    5c24:	f7ff feec 	bl	5a00 <determine_seq>
    5c28:	4603      	mov	r3, r0
    5c2a:	60fb      	str	r3, [r7, #12]

        for(var = 1; var < len; var++)
    5c2c:	f04f 0301 	mov.w	r3, #1
    5c30:	613b      	str	r3, [r7, #16]
    5c32:	e01f      	b.n	5c74 <clk_switching_fix+0x1ac>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5c34:	f248 0300 	movw	r3, #32768	; 0x8000
    5c38:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5c3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5c40:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFFF1Fu;
    5c42:	697b      	ldr	r3, [r7, #20]
    5c44:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    5c48:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 5);
    5c4a:	68fa      	ldr	r2, [r7, #12]
    5c4c:	693b      	ldr	r3, [r7, #16]
    5c4e:	4413      	add	r3, r2
    5c50:	781b      	ldrb	r3, [r3, #0]
    5c52:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5c56:	697a      	ldr	r2, [r7, #20]
    5c58:	ea42 0303 	orr.w	r3, r2, r3
    5c5c:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    5c5e:	f248 0300 	movw	r3, #32768	; 0x8000
    5c62:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5c66:	697a      	ldr	r2, [r7, #20]
    5c68:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

        /* For APB1_DIVISOR setting */
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        sequence = determine_seq(divisor[1], &len);

        for(var = 1; var < len; var++)
    5c6c:	693b      	ldr	r3, [r7, #16]
    5c6e:	f103 0301 	add.w	r3, r3, #1
    5c72:	613b      	str	r3, [r7, #16]
    5c74:	7afb      	ldrb	r3, [r7, #11]
    5c76:	461a      	mov	r2, r3
    5c78:	693b      	ldr	r3, [r7, #16]
    5c7a:	429a      	cmp	r2, r3
    5c7c:	d8da      	bhi.n	5c34 <clk_switching_fix+0x16c>
            temp |= ((uint32_t)(sequence[var]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
    5c7e:	687b      	ldr	r3, [r7, #4]
    5c80:	ea4f 2353 	mov.w	r3, r3, lsr #9
    5c84:	f003 0207 	and.w	r2, r3, #7
    5c88:	f240 3380 	movw	r3, #896	; 0x380
    5c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c90:	609a      	str	r2, [r3, #8]
        sequence = determine_seq(divisor[2], &len);
    5c92:	f240 3380 	movw	r3, #896	; 0x380
    5c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c9a:	689b      	ldr	r3, [r3, #8]
    5c9c:	b2da      	uxtb	r2, r3
    5c9e:	f107 030b 	add.w	r3, r7, #11
    5ca2:	4610      	mov	r0, r2
    5ca4:	4619      	mov	r1, r3
    5ca6:	f7ff feab 	bl	5a00 <determine_seq>
    5caa:	4603      	mov	r3, r0
    5cac:	60fb      	str	r3, [r7, #12]
        
        for(var = 1; var < len; var++)
    5cae:	f04f 0301 	mov.w	r3, #1
    5cb2:	613b      	str	r3, [r7, #16]
    5cb4:	e01f      	b.n	5cf6 <clk_switching_fix+0x22e>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5cb6:	f248 0300 	movw	r3, #32768	; 0x8000
    5cba:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5cbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5cc2:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFF1FFu;
    5cc4:	697b      	ldr	r3, [r7, #20]
    5cc6:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
    5cca:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 9);
    5ccc:	68fa      	ldr	r2, [r7, #12]
    5cce:	693b      	ldr	r3, [r7, #16]
    5cd0:	4413      	add	r3, r2
    5cd2:	781b      	ldrb	r3, [r3, #0]
    5cd4:	ea4f 2343 	mov.w	r3, r3, lsl #9
    5cd8:	697a      	ldr	r2, [r7, #20]
    5cda:	ea42 0303 	orr.w	r3, r2, r3
    5cde:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    5ce0:	f248 0300 	movw	r3, #32768	; 0x8000
    5ce4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5ce8:	697a      	ldr	r2, [r7, #20]
    5cea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

        /* For M3_CLK_DIVISOR setting */
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        sequence = determine_seq(divisor[2], &len);
        
        for(var = 1; var < len; var++)
    5cee:	693b      	ldr	r3, [r7, #16]
    5cf0:	f103 0301 	add.w	r3, r3, #1
    5cf4:	613b      	str	r3, [r7, #16]
    5cf6:	7afb      	ldrb	r3, [r7, #11]
    5cf8:	461a      	mov	r2, r3
    5cfa:	693b      	ldr	r3, [r7, #16]
    5cfc:	429a      	cmp	r2, r3
    5cfe:	d8da      	bhi.n	5cb6 <clk_switching_fix+0x1ee>
            temp |= ((uint32_t)(sequence[var]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
    5d00:	687b      	ldr	r3, [r7, #4]
    5d02:	ea4f 43d3 	mov.w	r3, r3, lsr #19
    5d06:	f003 0207 	and.w	r2, r3, #7
    5d0a:	f240 3380 	movw	r3, #896	; 0x380
    5d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d12:	60da      	str	r2, [r3, #12]
        sequence = determine_seq(divisor[3], &len);
    5d14:	f240 3380 	movw	r3, #896	; 0x380
    5d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d1c:	68db      	ldr	r3, [r3, #12]
    5d1e:	b2da      	uxtb	r2, r3
    5d20:	f107 030b 	add.w	r3, r7, #11
    5d24:	4610      	mov	r0, r2
    5d26:	4619      	mov	r1, r3
    5d28:	f7ff fe6a 	bl	5a00 <determine_seq>
    5d2c:	4603      	mov	r3, r0
    5d2e:	60fb      	str	r3, [r7, #12]
        for(var = 1; var < len; var++)
    5d30:	f04f 0301 	mov.w	r3, #1
    5d34:	613b      	str	r3, [r7, #16]
    5d36:	e01f      	b.n	5d78 <clk_switching_fix+0x2b0>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5d38:	f248 0300 	movw	r3, #32768	; 0x8000
    5d3c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5d40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5d44:	617b      	str	r3, [r7, #20]
            temp &= 0xFFC7FFFFu;
    5d46:	697b      	ldr	r3, [r7, #20]
    5d48:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
    5d4c:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 19);
    5d4e:	68fa      	ldr	r2, [r7, #12]
    5d50:	693b      	ldr	r3, [r7, #16]
    5d52:	4413      	add	r3, r2
    5d54:	781b      	ldrb	r3, [r3, #0]
    5d56:	ea4f 43c3 	mov.w	r3, r3, lsl #19
    5d5a:	697a      	ldr	r2, [r7, #20]
    5d5c:	ea42 0303 	orr.w	r3, r2, r3
    5d60:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
    5d62:	f248 0300 	movw	r3, #32768	; 0x8000
    5d66:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5d6a:	697a      	ldr	r2, [r7, #20]
    5d6c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        }

        /* For FIC64_DIVISOR setting */
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
        sequence = determine_seq(divisor[3], &len);
        for(var = 1; var < len; var++)
    5d70:	693b      	ldr	r3, [r7, #16]
    5d72:	f103 0301 	add.w	r3, r3, #1
    5d76:	613b      	str	r3, [r7, #16]
    5d78:	7afb      	ldrb	r3, [r7, #11]
    5d7a:	461a      	mov	r2, r3
    5d7c:	693b      	ldr	r3, [r7, #16]
    5d7e:	429a      	cmp	r2, r3
    5d80:	d8da      	bhi.n	5d38 <clk_switching_fix+0x270>

        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 1 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from CLK_STANDBY
         * clock.
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR | 0x00001000u;
    5d82:	f248 0300 	movw	r3, #32768	; 0x8000
    5d86:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5d8a:	f248 0200 	movw	r2, #32768	; 0x8000
    5d8e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    5d92:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    5d96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    5d9a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        
        status = CLOCK_SWITCHING_SUCCESS;
    5d9e:	f04f 0300 	mov.w	r3, #0
    5da2:	77fb      	strb	r3, [r7, #31]
    5da4:	e059      	b.n	5e5a <clk_switching_fix+0x392>
    }
    /* For 060 devices */
    else if(0xF808u == device_version)
    5da6:	69ba      	ldr	r2, [r7, #24]
    5da8:	f64f 0308 	movw	r3, #63496	; 0xf808
    5dac:	429a      	cmp	r2, r3
    5dae:	d154      	bne.n	5e5a <clk_switching_fix+0x392>
    {
        /* The divisor setting should be such that all the divisor should be 
         * equal to each other and set to divide by 1,2,4,8, and 16 (but not 32)
         */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
    5db0:	687b      	ldr	r3, [r7, #4]
    5db2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5db6:	f003 0207 	and.w	r2, r3, #7
    5dba:	f240 3380 	movw	r3, #896	; 0x380
    5dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dc2:	601a      	str	r2, [r3, #0]
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
    5dc4:	687b      	ldr	r3, [r7, #4]
    5dc6:	ea4f 1353 	mov.w	r3, r3, lsr #5
    5dca:	f003 0207 	and.w	r2, r3, #7
    5dce:	f240 3380 	movw	r3, #896	; 0x380
    5dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dd6:	605a      	str	r2, [r3, #4]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
    5dd8:	687b      	ldr	r3, [r7, #4]
    5dda:	ea4f 2353 	mov.w	r3, r3, lsr #9
    5dde:	f003 0207 	and.w	r2, r3, #7
    5de2:	f240 3380 	movw	r3, #896	; 0x380
    5de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dea:	609a      	str	r2, [r3, #8]
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
    5dec:	687b      	ldr	r3, [r7, #4]
    5dee:	ea4f 43d3 	mov.w	r3, r3, lsr #19
    5df2:	f003 0207 	and.w	r2, r3, #7
    5df6:	f240 3380 	movw	r3, #896	; 0x380
    5dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dfe:	60da      	str	r2, [r3, #12]
       
        for(var = 1; var < 4; var++)
    5e00:	f04f 0301 	mov.w	r3, #1
    5e04:	613b      	str	r3, [r7, #16]
    5e06:	e025      	b.n	5e54 <clk_switching_fix+0x38c>
        {
            if((divisor[var] != divisor[0]) || \
    5e08:	693a      	ldr	r2, [r7, #16]
    5e0a:	f240 3380 	movw	r3, #896	; 0x380
    5e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5e16:	f240 3380 	movw	r3, #896	; 0x380
    5e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e1e:	681b      	ldr	r3, [r3, #0]
    5e20:	429a      	cmp	r2, r3
    5e22:	d10f      	bne.n	5e44 <clk_switching_fix+0x37c>
               (divisor[0] > 5) || (divisor[var] > 5))
    5e24:	f240 3380 	movw	r3, #896	; 0x380
    5e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e2c:	681b      	ldr	r3, [r3, #0]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
    5e2e:	2b05      	cmp	r3, #5
    5e30:	d808      	bhi.n	5e44 <clk_switching_fix+0x37c>
               (divisor[0] > 5) || (divisor[var] > 5))
    5e32:	693a      	ldr	r2, [r7, #16]
    5e34:	f240 3380 	movw	r3, #896	; 0x380
    5e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
    5e40:	2b05      	cmp	r3, #5
    5e42:	d903      	bls.n	5e4c <clk_switching_fix+0x384>
               (divisor[0] > 5) || (divisor[var] > 5))
            {
                /* If the divisor value does meet the criteria, log the clock 
                 * switching error.
                 */
                status = CLOCK_SWITCHING_ERROR;
    5e44:	f04f 0301 	mov.w	r3, #1
    5e48:	77fb      	strb	r3, [r7, #31]
                break;
    5e4a:	e006      	b.n	5e5a <clk_switching_fix+0x392>
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
    5e4c:	693b      	ldr	r3, [r7, #16]
    5e4e:	f103 0301 	add.w	r3, r3, #1
    5e52:	613b      	str	r3, [r7, #16]
    5e54:	693b      	ldr	r3, [r7, #16]
    5e56:	2b03      	cmp	r3, #3
    5e58:	d9d6      	bls.n	5e08 <clk_switching_fix+0x340>
    else
    {
         /* Do Nothing. */
    }
    
    return status;
    5e5a:	7ffb      	ldrb	r3, [r7, #31]
}
    5e5c:	4618      	mov	r0, r3
    5e5e:	f107 0720 	add.w	r7, r7, #32
    5e62:	46bd      	mov	sp, r7
    5e64:	bd80      	pop	{r7, pc}
    5e66:	bf00      	nop

00005e68 <revert_clk_config>:
/* SAR 80563 - Workaround for Glitchless Clock Multiplexer Switching Issue
 * Revert back original values of various divisor in FACC1 register after 
 * completing the fabric digest check/IAP/Flash Freeze service. 
 */
static void revert_clk_config(void)
{
    5e68:	b580      	push	{r7, lr}
    5e6a:	b086      	sub	sp, #24
    5e6c:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    uint8_t var = 0;
    5e6e:	f04f 0300 	mov.w	r3, #0
    5e72:	73fb      	strb	r3, [r7, #15]
    uint32_t temp = 0;
    5e74:	f04f 0300 	mov.w	r3, #0
    5e78:	613b      	str	r3, [r7, #16]
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
    5e7a:	f248 0300 	movw	r3, #32768	; 0x8000
    5e7e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5e82:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    5e86:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5e8a:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5e8e:	617b      	str	r3, [r7, #20]

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
    5e90:	697a      	ldr	r2, [r7, #20]
    5e92:	f64f 0302 	movw	r3, #63490	; 0xf802
    5e96:	429a      	cmp	r2, r3
    5e98:	d013      	beq.n	5ec2 <revert_clk_config+0x5a>
    5e9a:	697a      	ldr	r2, [r7, #20]
    5e9c:	f64f 0303 	movw	r3, #63491	; 0xf803
    5ea0:	429a      	cmp	r2, r3
    5ea2:	d00e      	beq.n	5ec2 <revert_clk_config+0x5a>
    5ea4:	697a      	ldr	r2, [r7, #20]
    5ea6:	f64f 0304 	movw	r3, #63492	; 0xf804
    5eaa:	429a      	cmp	r2, r3
    5eac:	d009      	beq.n	5ec2 <revert_clk_config+0x5a>
    5eae:	697a      	ldr	r2, [r7, #20]
    5eb0:	f64f 0307 	movw	r3, #63495	; 0xf807
    5eb4:	429a      	cmp	r2, r3
    5eb6:	d004      	beq.n	5ec2 <revert_clk_config+0x5a>
    5eb8:	697a      	ldr	r2, [r7, #20]
    5eba:	f64f 0306 	movw	r3, #63494	; 0xf806
    5ebe:	429a      	cmp	r2, r3
    5ec0:	d10b      	bne.n	5eda <revert_clk_config+0x72>
       (0xF804u == device_version)||(0xF807u == device_version) ||   \
       (0xF806u == device_version))
    {
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    5ec2:	f248 0300 	movw	r3, #32768	; 0x8000
    5ec6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5eca:	f240 327c 	movw	r2, #892	; 0x37c
    5ece:	f2c2 0200 	movt	r2, #8192	; 0x2000
    5ed2:	6812      	ldr	r2, [r2, #0]
    5ed4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
    5ed8:	e0eb      	b.n	60b2 <revert_clk_config+0x24a>
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    }

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    5eda:	697a      	ldr	r2, [r7, #20]
    5edc:	f64f 0305 	movw	r3, #63493	; 0xf805
    5ee0:	429a      	cmp	r2, r3
    5ee2:	f040 80e6 	bne.w	60b2 <revert_clk_config+0x24a>
    {
        sequence = determine_seq(divisor[0], &len);
    5ee6:	f240 3380 	movw	r3, #896	; 0x380
    5eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5eee:	681b      	ldr	r3, [r3, #0]
    5ef0:	b2da      	uxtb	r2, r3
    5ef2:	f107 0307 	add.w	r3, r7, #7
    5ef6:	4610      	mov	r0, r2
    5ef8:	4619      	mov	r1, r3
    5efa:	f7ff fd81 	bl	5a00 <determine_seq>
    5efe:	4603      	mov	r3, r0
    5f00:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    5f02:	79fb      	ldrb	r3, [r7, #7]
    5f04:	73fb      	strb	r3, [r7, #15]
    5f06:	e021      	b.n	5f4c <revert_clk_config+0xe4>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5f08:	f248 0300 	movw	r3, #32768	; 0x8000
    5f0c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5f10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5f14:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFFE3u;
    5f16:	693b      	ldr	r3, [r7, #16]
    5f18:	f023 031c 	bic.w	r3, r3, #28
    5f1c:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
    5f1e:	7bfb      	ldrb	r3, [r7, #15]
    5f20:	f103 32ff 	add.w	r2, r3, #4294967295
    5f24:	68bb      	ldr	r3, [r7, #8]
    5f26:	4413      	add	r3, r2
    5f28:	781b      	ldrb	r3, [r3, #0]
    5f2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5f2e:	693a      	ldr	r2, [r7, #16]
    5f30:	ea42 0303 	orr.w	r3, r2, r3
    5f34:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    5f36:	f248 0300 	movw	r3, #32768	; 0x8000
    5f3a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5f3e:	693a      	ldr	r2, [r7, #16]
    5f40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    {
        sequence = determine_seq(divisor[0], &len);
        for(var = len; var > 0; var--)
    5f44:	7bfb      	ldrb	r3, [r7, #15]
    5f46:	f103 33ff 	add.w	r3, r3, #4294967295
    5f4a:	73fb      	strb	r3, [r7, #15]
    5f4c:	7bfb      	ldrb	r3, [r7, #15]
    5f4e:	2b00      	cmp	r3, #0
    5f50:	d1da      	bne.n	5f08 <revert_clk_config+0xa0>
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
    5f52:	f240 3380 	movw	r3, #896	; 0x380
    5f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f5a:	685b      	ldr	r3, [r3, #4]
    5f5c:	b2da      	uxtb	r2, r3
    5f5e:	f107 0307 	add.w	r3, r7, #7
    5f62:	4610      	mov	r0, r2
    5f64:	4619      	mov	r1, r3
    5f66:	f7ff fd4b 	bl	5a00 <determine_seq>
    5f6a:	4603      	mov	r3, r0
    5f6c:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    5f6e:	79fb      	ldrb	r3, [r7, #7]
    5f70:	73fb      	strb	r3, [r7, #15]
    5f72:	e021      	b.n	5fb8 <revert_clk_config+0x150>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5f74:	f248 0300 	movw	r3, #32768	; 0x8000
    5f78:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5f7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5f80:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFF1Fu;
    5f82:	693b      	ldr	r3, [r7, #16]
    5f84:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    5f88:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
    5f8a:	7bfb      	ldrb	r3, [r7, #15]
    5f8c:	f103 32ff 	add.w	r2, r3, #4294967295
    5f90:	68bb      	ldr	r3, [r7, #8]
    5f92:	4413      	add	r3, r2
    5f94:	781b      	ldrb	r3, [r3, #0]
    5f96:	ea4f 1343 	mov.w	r3, r3, lsl #5
    5f9a:	693a      	ldr	r2, [r7, #16]
    5f9c:	ea42 0303 	orr.w	r3, r2, r3
    5fa0:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    5fa2:	f248 0300 	movw	r3, #32768	; 0x8000
    5fa6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5faa:	693a      	ldr	r2, [r7, #16]
    5fac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
        for(var = len; var > 0; var--)
    5fb0:	7bfb      	ldrb	r3, [r7, #15]
    5fb2:	f103 33ff 	add.w	r3, r3, #4294967295
    5fb6:	73fb      	strb	r3, [r7, #15]
    5fb8:	7bfb      	ldrb	r3, [r7, #15]
    5fba:	2b00      	cmp	r3, #0
    5fbc:	d1da      	bne.n	5f74 <revert_clk_config+0x10c>
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
    5fbe:	f240 3380 	movw	r3, #896	; 0x380
    5fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fc6:	689b      	ldr	r3, [r3, #8]
    5fc8:	b2da      	uxtb	r2, r3
    5fca:	f107 0307 	add.w	r3, r7, #7
    5fce:	4610      	mov	r0, r2
    5fd0:	4619      	mov	r1, r3
    5fd2:	f7ff fd15 	bl	5a00 <determine_seq>
    5fd6:	4603      	mov	r3, r0
    5fd8:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    5fda:	79fb      	ldrb	r3, [r7, #7]
    5fdc:	73fb      	strb	r3, [r7, #15]
    5fde:	e021      	b.n	6024 <revert_clk_config+0x1bc>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    5fe0:	f248 0300 	movw	r3, #32768	; 0x8000
    5fe4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    5fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5fec:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFF1FFu;
    5fee:	693b      	ldr	r3, [r7, #16]
    5ff0:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
    5ff4:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
    5ff6:	7bfb      	ldrb	r3, [r7, #15]
    5ff8:	f103 32ff 	add.w	r2, r3, #4294967295
    5ffc:	68bb      	ldr	r3, [r7, #8]
    5ffe:	4413      	add	r3, r2
    6000:	781b      	ldrb	r3, [r3, #0]
    6002:	ea4f 2343 	mov.w	r3, r3, lsl #9
    6006:	693a      	ldr	r2, [r7, #16]
    6008:	ea42 0303 	orr.w	r3, r2, r3
    600c:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    600e:	f248 0300 	movw	r3, #32768	; 0x8000
    6012:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6016:	693a      	ldr	r2, [r7, #16]
    6018:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
        for(var = len; var > 0; var--)
    601c:	7bfb      	ldrb	r3, [r7, #15]
    601e:	f103 33ff 	add.w	r3, r3, #4294967295
    6022:	73fb      	strb	r3, [r7, #15]
    6024:	7bfb      	ldrb	r3, [r7, #15]
    6026:	2b00      	cmp	r3, #0
    6028:	d1da      	bne.n	5fe0 <revert_clk_config+0x178>
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
    602a:	f240 3380 	movw	r3, #896	; 0x380
    602e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6032:	68db      	ldr	r3, [r3, #12]
    6034:	b2da      	uxtb	r2, r3
    6036:	f107 0307 	add.w	r3, r7, #7
    603a:	4610      	mov	r0, r2
    603c:	4619      	mov	r1, r3
    603e:	f7ff fcdf 	bl	5a00 <determine_seq>
    6042:	4603      	mov	r3, r0
    6044:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
    6046:	79fb      	ldrb	r3, [r7, #7]
    6048:	73fb      	strb	r3, [r7, #15]
    604a:	e021      	b.n	6090 <revert_clk_config+0x228>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
    604c:	f248 0300 	movw	r3, #32768	; 0x8000
    6050:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6054:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    6058:	613b      	str	r3, [r7, #16]
            temp &= 0xFFC7FFFFu;
    605a:	693b      	ldr	r3, [r7, #16]
    605c:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
    6060:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 19);
    6062:	7bfb      	ldrb	r3, [r7, #15]
    6064:	f103 32ff 	add.w	r2, r3, #4294967295
    6068:	68bb      	ldr	r3, [r7, #8]
    606a:	4413      	add	r3, r2
    606c:	781b      	ldrb	r3, [r3, #0]
    606e:	ea4f 43c3 	mov.w	r3, r3, lsl #19
    6072:	693a      	ldr	r2, [r7, #16]
    6074:	ea42 0303 	orr.w	r3, r2, r3
    6078:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
    607a:	f248 0300 	movw	r3, #32768	; 0x8000
    607e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6082:	693a      	ldr	r2, [r7, #16]
    6084:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
        for(var = len; var > 0; var--)
    6088:	7bfb      	ldrb	r3, [r7, #15]
    608a:	f103 33ff 	add.w	r3, r3, #4294967295
    608e:	73fb      	strb	r3, [r7, #15]
    6090:	7bfb      	ldrb	r3, [r7, #15]
    6092:	2b00      	cmp	r3, #0
    6094:	d1da      	bne.n	604c <revert_clk_config+0x1e4>
        
        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 0 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from stage 2 
         * dividers (from CLK_SRC).
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & 0xFFFFEFFFu;
    6096:	f248 0300 	movw	r3, #32768	; 0x8000
    609a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    609e:	f248 0200 	movw	r2, #32768	; 0x8000
    60a2:	f2c4 0203 	movt	r2, #16387	; 0x4003
    60a6:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    60aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    60ae:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
    else
    {
        /* Do Nothing. */
    }
}
    60b2:	f107 0718 	add.w	r7, r7, #24
    60b6:	46bd      	mov	sp, r7
    60b8:	bd80      	pop	{r7, pc}
    60ba:	bf00      	nop

000060bc <MSS_SYS_initiate_iap>:
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
    60bc:	b580      	push	{r7, lr}
    60be:	b08a      	sub	sp, #40	; 0x28
    60c0:	af04      	add	r7, sp, #16
    60c2:	4603      	mov	r3, r0
    60c4:	6039      	str	r1, [r7, #0]
    60c6:	71fb      	strb	r3, [r7, #7]
    uint8_t status = MSS_SYS_SUCCESS;
    60c8:	f04f 0300 	mov.w	r3, #0
    60cc:	753b      	strb	r3, [r7, #20]
    uint8_t clk_switch_status = CLOCK_SWITCHING_SUCCESS;
    60ce:	f04f 0300 	mov.w	r3, #0
    60d2:	757b      	strb	r3, [r7, #21]
    uint16_t actual_response_length;
    uint8_t iap_prog_req[6];
    uint8_t response[IAP_PROG_SERV_RESP_LENGTH];
    
    if(mode == MSS_SYS_PROG_VERIFY)
    60d4:	79fb      	ldrb	r3, [r7, #7]
    60d6:	2b02      	cmp	r3, #2
    60d8:	d103      	bne.n	60e2 <MSS_SYS_initiate_iap+0x26>
    {
        /*
         * Check fabric digest before performing IAP verify
         */
        MSS_SYS_check_digest(MSS_SYS_DIGEST_CHECK_FABRIC);
    60da:	f04f 0001 	mov.w	r0, #1
    60de:	f000 f8b9 	bl	6254 <MSS_SYS_check_digest>
    }
    
    if(mode != MSS_SYS_PROG_AUTHENTICATE)
    60e2:	79fb      	ldrb	r3, [r7, #7]
    60e4:	2b00      	cmp	r3, #0
    60e6:	d04e      	beq.n	6186 <MSS_SYS_initiate_iap+0xca>
        /*
         * Keep a copy of the initial eNVM configuration used before IAP was
         * initiated. The eNVM configuration will be restored, as part of the IAP
         * completion handler, when IAP completes.
         */
        g_initial_envm_cr = SYSREG->ENVM_CR;
    60e8:	f248 0300 	movw	r3, #32768	; 0x8000
    60ec:	f2c4 0303 	movt	r3, #16387	; 0x4003
    60f0:	68da      	ldr	r2, [r3, #12]
    60f2:	f240 3324 	movw	r3, #804	; 0x324
    60f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60fa:	601a      	str	r2, [r3, #0]
     
        /* Store the MSS DDR FACC 2 register value so that its can be restored back 
         * when the IAP operation is completed.asynchronous_event_handler. */
        g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
    60fc:	f248 0300 	movw	r3, #32768	; 0x8000
    6100:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6104:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    6108:	f240 3390 	movw	r3, #912	; 0x390
    610c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6110:	601a      	str	r2, [r3, #0]
        
        /*
         * Set the eNVM's frequency range to its maximum. This is required to ensure
         * successful eNVM programming on all devices.
         */
        SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;                
    6112:	f248 0300 	movw	r3, #32768	; 0x8000
    6116:	f2c4 0303 	movt	r3, #16387	; 0x4003
    611a:	f240 3224 	movw	r2, #804	; 0x324
    611e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6122:	6812      	ldr	r2, [r2, #0]
    6124:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
    6128:	60da      	str	r2, [r3, #12]

        /* Select output of MUX 0, MUX 1 and MUX 2 during standby */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR & ((uint32_t)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) | ~FACC_STANDBY_SEL_MASK);
    612a:	f248 0300 	movw	r3, #32768	; 0x8000
    612e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6132:	f248 0200 	movw	r2, #32768	; 0x8000
    6136:	f2c4 0203 	movt	r2, #16387	; 0x4003
    613a:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    613e:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
    6142:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* Enable the signal for the 50 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
    6146:	f248 0300 	movw	r3, #32768	; 0x8000
    614a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    614e:	f248 0200 	movw	r2, #32768	; 0x8000
    6152:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6156:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    615a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    615e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* Enable the signal for the 1 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
    6162:	f248 0300 	movw	r3, #32768	; 0x8000
    6166:	f2c4 0303 	movt	r3, #16387	; 0x4003
    616a:	f248 0200 	movw	r2, #32768	; 0x8000
    616e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6172:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    6176:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    617a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* SAR 80563
         * Cortex-M3 firmware dynamically divides down fclk, pclk0, pclk1 and
         * clk_fic64 to the divided by 32 versions based on device version.
         */
        clk_switch_status = clk_switching_fix();
    617e:	f7ff fca3 	bl	5ac8 <clk_switching_fix>
    6182:	4603      	mov	r3, r0
    6184:	757b      	strb	r3, [r7, #21]
    }
    
    if(clk_switch_status == CLOCK_SWITCHING_SUCCESS)
    6186:	7d7b      	ldrb	r3, [r7, #21]
    6188:	2b00      	cmp	r3, #0
    618a:	d157      	bne.n	623c <MSS_SYS_initiate_iap+0x180>
    {
        /*
         * There is no response for Program mode because the Cortex-M3 will
         * get reset on completion of the system service.
         */
        iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
    618c:	f04f 0314 	mov.w	r3, #20
    6190:	733b      	strb	r3, [r7, #12]
        iap_prog_req[1] = mode;
    6192:	79fb      	ldrb	r3, [r7, #7]
    6194:	737b      	strb	r3, [r7, #13]

        iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
    6196:	683b      	ldr	r3, [r7, #0]
    6198:	b2db      	uxtb	r3, r3
    619a:	73bb      	strb	r3, [r7, #14]
        iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
    619c:	683b      	ldr	r3, [r7, #0]
    619e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    61a2:	b2db      	uxtb	r3, r3
    61a4:	73fb      	strb	r3, [r7, #15]
        iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    61a6:	683b      	ldr	r3, [r7, #0]
    61a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
    61ac:	b2db      	uxtb	r3, r3
    61ae:	743b      	strb	r3, [r7, #16]
        iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);
    61b0:	683b      	ldr	r3, [r7, #0]
    61b2:	ea4f 6313 	mov.w	r3, r3, lsr #24
    61b6:	b2db      	uxtb	r3, r3
    61b8:	747b      	strb	r3, [r7, #17]

        signal_request_start();
    61ba:	f000 f8e7 	bl	638c <signal_request_start>
        
        MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
    61be:	f107 020c 	add.w	r2, r7, #12
    61c2:	f107 0308 	add.w	r3, r7, #8
    61c6:	9300      	str	r3, [sp, #0]
    61c8:	f04f 0302 	mov.w	r3, #2
    61cc:	9301      	str	r3, [sp, #4]
    61ce:	f246 335d 	movw	r3, #25437	; 0x635d
    61d2:	f2c0 0300 	movt	r3, #0
    61d6:	9302      	str	r3, [sp, #8]
    61d8:	4610      	mov	r0, r2
    61da:	f04f 0106 	mov.w	r1, #6
    61de:	f04f 0200 	mov.w	r2, #0
    61e2:	f04f 0300 	mov.w	r3, #0
    61e6:	f003 f815 	bl	9214 <MSS_COMBLK_send_cmd>
                            request_completion_handler);    /* completion_handler */
            
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
    61ea:	f000 f8eb 	bl	63c4 <wait_for_request_completion>
    61ee:	4603      	mov	r3, r0
    61f0:	82fb      	strh	r3, [r7, #22]
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
    61f2:	8afb      	ldrh	r3, [r7, #22]
    61f4:	2b02      	cmp	r3, #2
    61f6:	d105      	bne.n	6204 <MSS_SYS_initiate_iap+0x148>
           (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
    61f8:	7a3b      	ldrb	r3, [r7, #8]
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
    61fa:	2b14      	cmp	r3, #20
    61fc:	d102      	bne.n	6204 <MSS_SYS_initiate_iap+0x148>
           (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
        {
            status = response[1];
    61fe:	7a7b      	ldrb	r3, [r7, #9]
    6200:	753b      	strb	r3, [r7, #20]
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
    6202:	e002      	b.n	620a <MSS_SYS_initiate_iap+0x14e>
        {
            status = response[1];
        }
        else
        {
            status = MSS_SYS_UNEXPECTED_ERROR;
    6204:	f06f 0337 	mvn.w	r3, #55	; 0x37
    6208:	753b      	strb	r3, [r7, #20]
        }
        
        if(mode != MSS_SYS_PROG_AUTHENTICATE)
    620a:	79fb      	ldrb	r3, [r7, #7]
    620c:	2b00      	cmp	r3, #0
    620e:	d019      	beq.n	6244 <MSS_SYS_initiate_iap+0x188>
        {
            /* Restore back to original value. */
            SYSREG->ENVM_CR = g_initial_envm_cr;
    6210:	f248 0300 	movw	r3, #32768	; 0x8000
    6214:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6218:	f240 3224 	movw	r2, #804	; 0x324
    621c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6220:	6812      	ldr	r2, [r2, #0]
    6222:	60da      	str	r2, [r3, #12]
            SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
    6224:	f248 0300 	movw	r3, #32768	; 0x8000
    6228:	f2c4 0303 	movt	r3, #16387	; 0x4003
    622c:	f240 3290 	movw	r2, #912	; 0x390
    6230:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6234:	6812      	ldr	r2, [r2, #0]
    6236:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    623a:	e004      	b.n	6246 <MSS_SYS_initiate_iap+0x18a>
        /* SAR 80563
         * On 060 device. The user should make sure that the all divisor i.e 
         * fclk, pclk0, pclk1 and clk_fic64 divisor must be equal to each other 
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    623c:	f06f 0336 	mvn.w	r3, #54	; 0x36
    6240:	753b      	strb	r3, [r7, #20]
    6242:	e000      	b.n	6246 <MSS_SYS_initiate_iap+0x18a>
        
        if(mode != MSS_SYS_PROG_AUTHENTICATE)
        {
            /* Restore back to original value. */
            SYSREG->ENVM_CR = g_initial_envm_cr;
            SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
    6244:	bf00      	nop
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    }
    
    return status;
    6246:	7d3b      	ldrb	r3, [r7, #20]
}
    6248:	4618      	mov	r0, r3
    624a:	f107 0718 	add.w	r7, r7, #24
    624e:	46bd      	mov	sp, r7
    6250:	bd80      	pop	{r7, pc}
    6252:	bf00      	nop

00006254 <MSS_SYS_check_digest>:
 */
uint8_t MSS_SYS_check_digest
(
    uint8_t options
)
{
    6254:	b580      	push	{r7, lr}
    6256:	b08a      	sub	sp, #40	; 0x28
    6258:	af04      	add	r7, sp, #16
    625a:	4603      	mov	r3, r0
    625c:	71fb      	strb	r3, [r7, #7]
    uint8_t status;
    uint8_t clk_switch_status = CLOCK_SWITCHING_SUCCESS;
    625e:	f04f 0300 	mov.w	r3, #0
    6262:	757b      	strb	r3, [r7, #21]
    uint8_t response[DIGEST_CHECK_SERV_RESP_LENGTH];
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    6264:	f248 0300 	movw	r3, #32768	; 0x8000
    6268:	f2c4 0303 	movt	r3, #16387	; 0x4003
    626c:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    6270:	f64f 0302 	movw	r3, #63490	; 0xf802
    6274:	429a      	cmp	r2, r3
    6276:	d100      	bne.n	627a <MSS_SYS_check_digest+0x26>
    6278:	be00      	bkpt	0x0000
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    627a:	f248 0300 	movw	r3, #32768	; 0x8000
    627e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6282:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    6286:	f64f 0302 	movw	r3, #63490	; 0xf802
    628a:	f2c0 0301 	movt	r3, #1
    628e:	429a      	cmp	r2, r3
    6290:	d100      	bne.n	6294 <MSS_SYS_check_digest+0x40>
    6292:	be00      	bkpt	0x0000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    6294:	f248 0300 	movw	r3, #32768	; 0x8000
    6298:	f2c4 0303 	movt	r3, #16387	; 0x4003
    629c:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    62a0:	f64f 0302 	movw	r3, #63490	; 0xf802
    62a4:	f2c0 0302 	movt	r3, #2
    62a8:	429a      	cmp	r2, r3
    62aa:	d100      	bne.n	62ae <MSS_SYS_check_digest+0x5a>
    62ac:	be00      	bkpt	0x0000
    
    /* 
     * Private ENVM factory digest and user digest is available only on G4X 
     * devices
     */
    if((options & 0x30u) != 0x00)
    62ae:	79fb      	ldrb	r3, [r7, #7]
    62b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
    62b4:	2b00      	cmp	r3, #0
    62b6:	d00c      	beq.n	62d2 <MSS_SYS_check_digest+0x7e>
    {
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    62b8:	f248 0300 	movw	r3, #32768	; 0x8000
    62bc:	f2c4 0303 	movt	r3, #16387	; 0x4003
    62c0:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
    62c4:	f64f 0302 	movw	r3, #63490	; 0xf802
    62c8:	f2c0 0302 	movt	r3, #2
    62cc:	429a      	cmp	r2, r3
    62ce:	d100      	bne.n	62d2 <MSS_SYS_check_digest+0x7e>
    62d0:	be00      	bkpt	0x0000
    
    /* SAR 80563
     * Cortex-M3 firmware dynamically divides down fclk, pclk0, pclk1 and
     * clk_fic64 to the divided by 32 versions based on device version.
     */
    if(MSS_SYS_DIGEST_CHECK_FABRIC == (options & 0x01u))
    62d2:	79fb      	ldrb	r3, [r7, #7]
    62d4:	f003 0301 	and.w	r3, r3, #1
    62d8:	b2db      	uxtb	r3, r3
    62da:	2b00      	cmp	r3, #0
    62dc:	d003      	beq.n	62e6 <MSS_SYS_check_digest+0x92>
    {
        clk_switch_status = clk_switching_fix();
    62de:	f7ff fbf3 	bl	5ac8 <clk_switching_fix>
    62e2:	4603      	mov	r3, r0
    62e4:	757b      	strb	r3, [r7, #21]
    }
    
    if(clk_switch_status == CLOCK_SWITCHING_SUCCESS)
    62e6:	7d7b      	ldrb	r3, [r7, #21]
    62e8:	2b00      	cmp	r3, #0
    62ea:	d12e      	bne.n	634a <MSS_SYS_check_digest+0xf6>
    {
      
        signal_request_start();
    62ec:	f000 f84e 	bl	638c <signal_request_start>

        digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
    62f0:	f04f 0317 	mov.w	r3, #23
    62f4:	743b      	strb	r3, [r7, #16]
        digest_check_req[1] = options;
    62f6:	79fb      	ldrb	r3, [r7, #7]
    62f8:	747b      	strb	r3, [r7, #17]

        MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
    62fa:	f107 0210 	add.w	r2, r7, #16
    62fe:	f107 030c 	add.w	r3, r7, #12
    6302:	9300      	str	r3, [sp, #0]
    6304:	f04f 0302 	mov.w	r3, #2
    6308:	9301      	str	r3, [sp, #4]
    630a:	f246 335d 	movw	r3, #25437	; 0x635d
    630e:	f2c0 0300 	movt	r3, #0
    6312:	9302      	str	r3, [sp, #8]
    6314:	4610      	mov	r0, r2
    6316:	f04f 0102 	mov.w	r1, #2
    631a:	f04f 0200 	mov.w	r2, #0
    631e:	f04f 0300 	mov.w	r3, #0
    6322:	f002 ff77 	bl	9214 <MSS_COMBLK_send_cmd>
                            0u,                             /* data_size */
                            response,                       /* p_response */
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();
    6326:	f000 f84d 	bl	63c4 <wait_for_request_completion>
    632a:	4603      	mov	r3, r0
    632c:	82fb      	strh	r3, [r7, #22]

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
    632e:	8afb      	ldrh	r3, [r7, #22]
    6330:	2b02      	cmp	r3, #2
    6332:	d106      	bne.n	6342 <MSS_SYS_check_digest+0xee>
           (DIGEST_CHECK_REQUEST_CMD == response[0]))
    6334:	7b3b      	ldrb	r3, [r7, #12]
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
    6336:	2b17      	cmp	r3, #23
    6338:	d103      	bne.n	6342 <MSS_SYS_check_digest+0xee>
           (DIGEST_CHECK_REQUEST_CMD == response[0]))
        {
            status = response[1];
    633a:	7b7b      	ldrb	r3, [r7, #13]
    633c:	753b      	strb	r3, [r7, #20]
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
    633e:	bf00      	nop
    6340:	e006      	b.n	6350 <MSS_SYS_check_digest+0xfc>
        {
            status = response[1];
        }
        else
        {
            status = MSS_SYS_UNEXPECTED_ERROR;
    6342:	f06f 0337 	mvn.w	r3, #55	; 0x37
    6346:	753b      	strb	r3, [r7, #20]
    6348:	e002      	b.n	6350 <MSS_SYS_check_digest+0xfc>
        /* SAR 80563
         * On 060 device. The user should make sure that the all divisor i.e 
         * fclk, pclk0, pclk1 and clk_fic64 divisor must be equal to each other 
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    634a:	f06f 0336 	mvn.w	r3, #54	; 0x36
    634e:	753b      	strb	r3, [r7, #20]
    }
    
    return status;
    6350:	7d3b      	ldrb	r3, [r7, #20]
}
    6352:	4618      	mov	r0, r3
    6354:	f107 0718 	add.w	r7, r7, #24
    6358:	46bd      	mov	sp, r7
    635a:	bd80      	pop	{r7, pc}

0000635c <request_completion_handler>:
static void request_completion_handler
(
    uint8_t * p_response,
    uint16_t response_size
)
{
    635c:	b480      	push	{r7}
    635e:	b083      	sub	sp, #12
    6360:	af00      	add	r7, sp, #0
    6362:	6078      	str	r0, [r7, #4]
    6364:	460b      	mov	r3, r1
    6366:	807b      	strh	r3, [r7, #2]
    g_request_in_progress = 0u;
    6368:	f240 3370 	movw	r3, #880	; 0x370
    636c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6370:	f04f 0200 	mov.w	r2, #0
    6374:	701a      	strb	r2, [r3, #0]
    g_last_response_length = response_size;
    6376:	f240 3372 	movw	r3, #882	; 0x372
    637a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    637e:	887a      	ldrh	r2, [r7, #2]
    6380:	801a      	strh	r2, [r3, #0]
}
    6382:	f107 070c 	add.w	r7, r7, #12
    6386:	46bd      	mov	sp, r7
    6388:	bc80      	pop	{r7}
    638a:	4770      	bx	lr

0000638c <signal_request_start>:

/*==============================================================================
 *
 */
static void signal_request_start(void)
{
    638c:	b480      	push	{r7}
    638e:	af00      	add	r7, sp, #0
    /* Wait for current request to complete. */
    while(g_request_in_progress)
    6390:	f240 3370 	movw	r3, #880	; 0x370
    6394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6398:	781b      	ldrb	r3, [r3, #0]
    639a:	b2db      	uxtb	r3, r3
    639c:	2b00      	cmp	r3, #0
    639e:	d1f7      	bne.n	6390 <signal_request_start+0x4>
    {
        ;
    }
    
    g_request_in_progress = 1u;
    63a0:	f240 3370 	movw	r3, #880	; 0x370
    63a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63a8:	f04f 0201 	mov.w	r2, #1
    63ac:	701a      	strb	r2, [r3, #0]
    g_last_response_length = 0u;
    63ae:	f240 3372 	movw	r3, #882	; 0x372
    63b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63b6:	f04f 0200 	mov.w	r2, #0
    63ba:	801a      	strh	r2, [r3, #0]
}
    63bc:	46bd      	mov	sp, r7
    63be:	bc80      	pop	{r7}
    63c0:	4770      	bx	lr
    63c2:	bf00      	nop

000063c4 <wait_for_request_completion>:

/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    63c4:	b480      	push	{r7}
    63c6:	af00      	add	r7, sp, #0
    while(g_request_in_progress)
    63c8:	f240 3370 	movw	r3, #880	; 0x370
    63cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63d0:	781b      	ldrb	r3, [r3, #0]
    63d2:	b2db      	uxtb	r3, r3
    63d4:	2b00      	cmp	r3, #0
    63d6:	d1f7      	bne.n	63c8 <wait_for_request_completion+0x4>
    {
        ;
    }
    
    return g_last_response_length;
    63d8:	f240 3372 	movw	r3, #882	; 0x372
    63dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63e0:	881b      	ldrh	r3, [r3, #0]
    63e2:	b29b      	uxth	r3, r3
}
    63e4:	4618      	mov	r0, r3
    63e6:	46bd      	mov	sp, r7
    63e8:	bc80      	pop	{r7}
    63ea:	4770      	bx	lr

000063ec <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    63ec:	b480      	push	{r7}
    63ee:	b083      	sub	sp, #12
    63f0:	af00      	add	r7, sp, #0
    63f2:	4603      	mov	r3, r0
    63f4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    63f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    63fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    63fe:	f997 2007 	ldrsb.w	r2, [r7, #7]
    6402:	ea4f 1252 	mov.w	r2, r2, lsr #5
    6406:	79f9      	ldrb	r1, [r7, #7]
    6408:	f001 011f 	and.w	r1, r1, #31
    640c:	f04f 0001 	mov.w	r0, #1
    6410:	fa00 f101 	lsl.w	r1, r0, r1
    6414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6418:	f107 070c 	add.w	r7, r7, #12
    641c:	46bd      	mov	sp, r7
    641e:	bc80      	pop	{r7}
    6420:	4770      	bx	lr
    6422:	bf00      	nop

00006424 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    6424:	b480      	push	{r7}
    6426:	b083      	sub	sp, #12
    6428:	af00      	add	r7, sp, #0
    642a:	4603      	mov	r3, r0
    642c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    642e:	f24e 1300 	movw	r3, #57600	; 0xe100
    6432:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6436:	f997 2007 	ldrsb.w	r2, [r7, #7]
    643a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    643e:	79f9      	ldrb	r1, [r7, #7]
    6440:	f001 011f 	and.w	r1, r1, #31
    6444:	f04f 0001 	mov.w	r0, #1
    6448:	fa00 f101 	lsl.w	r1, r0, r1
    644c:	f102 0220 	add.w	r2, r2, #32
    6450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6454:	f107 070c 	add.w	r7, r7, #12
    6458:	46bd      	mov	sp, r7
    645a:	bc80      	pop	{r7}
    645c:	4770      	bx	lr
    645e:	bf00      	nop

00006460 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    6460:	b480      	push	{r7}
    6462:	b083      	sub	sp, #12
    6464:	af00      	add	r7, sp, #0
    6466:	4603      	mov	r3, r0
    6468:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    646a:	f24e 1300 	movw	r3, #57600	; 0xe100
    646e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6472:	f997 2007 	ldrsb.w	r2, [r7, #7]
    6476:	ea4f 1252 	mov.w	r2, r2, lsr #5
    647a:	79f9      	ldrb	r1, [r7, #7]
    647c:	f001 011f 	and.w	r1, r1, #31
    6480:	f04f 0001 	mov.w	r0, #1
    6484:	fa00 f101 	lsl.w	r1, r0, r1
    6488:	f102 0260 	add.w	r2, r2, #96	; 0x60
    648c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6490:	f107 070c 	add.w	r7, r7, #12
    6494:	46bd      	mov	sp, r7
    6496:	bc80      	pop	{r7}
    6498:	4770      	bx	lr
    649a:	bf00      	nop

0000649c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    649c:	b580      	push	{r7, lr}
    649e:	b084      	sub	sp, #16
    64a0:	af00      	add	r7, sp, #0
    64a2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    64a4:	687a      	ldr	r2, [r7, #4]
    64a6:	f241 5358 	movw	r3, #5464	; 0x1558
    64aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64ae:	429a      	cmp	r2, r3
    64b0:	d007      	beq.n	64c2 <MSS_SPI_init+0x26>
    64b2:	687a      	ldr	r2, [r7, #4]
    64b4:	f241 43d4 	movw	r3, #5332	; 0x14d4
    64b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64bc:	429a      	cmp	r2, r3
    64be:	d000      	beq.n	64c2 <MSS_SPI_init+0x26>
    64c0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    64c2:	687b      	ldr	r3, [r7, #4]
    64c4:	791b      	ldrb	r3, [r3, #4]
    64c6:	b25b      	sxtb	r3, r3
    64c8:	4618      	mov	r0, r3
    64ca:	f7ff ffab 	bl	6424 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    64ce:	6878      	ldr	r0, [r7, #4]
    64d0:	f04f 0100 	mov.w	r1, #0
    64d4:	f04f 0284 	mov.w	r2, #132	; 0x84
    64d8:	f003 fb7e 	bl	9bd8 <memset>
    
    this_spi->cmd_done = 1u;
    64dc:	687b      	ldr	r3, [r7, #4]
    64de:	f04f 0201 	mov.w	r2, #1
    64e2:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    64e4:	f04f 0300 	mov.w	r3, #0
    64e8:	81fb      	strh	r3, [r7, #14]
    64ea:	e00d      	b.n	6508 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    64ec:	89fb      	ldrh	r3, [r7, #14]
    64ee:	687a      	ldr	r2, [r7, #4]
    64f0:	f103 0306 	add.w	r3, r3, #6
    64f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    64f8:	4413      	add	r3, r2
    64fa:	f04f 32ff 	mov.w	r2, #4294967295
    64fe:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    6500:	89fb      	ldrh	r3, [r7, #14]
    6502:	f103 0301 	add.w	r3, r3, #1
    6506:	81fb      	strh	r3, [r7, #14]
    6508:	89fb      	ldrh	r3, [r7, #14]
    650a:	2b07      	cmp	r3, #7
    650c:	d9ee      	bls.n	64ec <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    650e:	687a      	ldr	r2, [r7, #4]
    6510:	f241 5358 	movw	r3, #5464	; 0x1558
    6514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6518:	429a      	cmp	r2, r3
    651a:	d126      	bne.n	656a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    651c:	687a      	ldr	r2, [r7, #4]
    651e:	f241 0300 	movw	r3, #4096	; 0x1000
    6522:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6526:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    6528:	687b      	ldr	r3, [r7, #4]
    652a:	f04f 0202 	mov.w	r2, #2
    652e:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    6530:	f248 0300 	movw	r3, #32768	; 0x8000
    6534:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6538:	f248 0200 	movw	r2, #32768	; 0x8000
    653c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6540:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    6546:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    6548:	f04f 0002 	mov.w	r0, #2
    654c:	f7ff ff88 	bl	6460 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    6550:	f248 0300 	movw	r3, #32768	; 0x8000
    6554:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6558:	f248 0200 	movw	r2, #32768	; 0x8000
    655c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6560:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6562:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    6566:	649a      	str	r2, [r3, #72]	; 0x48
    6568:	e025      	b.n	65b6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    656a:	687a      	ldr	r2, [r7, #4]
    656c:	f241 0300 	movw	r3, #4096	; 0x1000
    6570:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6574:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    6576:	687b      	ldr	r3, [r7, #4]
    6578:	f04f 0203 	mov.w	r2, #3
    657c:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    657e:	f248 0300 	movw	r3, #32768	; 0x8000
    6582:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6586:	f248 0200 	movw	r2, #32768	; 0x8000
    658a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    658e:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6590:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    6594:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    6596:	f04f 0003 	mov.w	r0, #3
    659a:	f7ff ff61 	bl	6460 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    659e:	f248 0300 	movw	r3, #32768	; 0x8000
    65a2:	f2c4 0303 	movt	r3, #16387	; 0x4003
    65a6:	f248 0200 	movw	r2, #32768	; 0x8000
    65aa:	f2c4 0203 	movt	r2, #16387	; 0x4003
    65ae:	6c92      	ldr	r2, [r2, #72]	; 0x48
    65b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    65b4:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    65b6:	687b      	ldr	r3, [r7, #4]
    65b8:	681b      	ldr	r3, [r3, #0]
    65ba:	687a      	ldr	r2, [r7, #4]
    65bc:	6812      	ldr	r2, [r2, #0]
    65be:	6812      	ldr	r2, [r2, #0]
    65c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    65c4:	601a      	str	r2, [r3, #0]
}
    65c6:	f107 0710 	add.w	r7, r7, #16
    65ca:	46bd      	mov	sp, r7
    65cc:	bd80      	pop	{r7, pc}
    65ce:	bf00      	nop

000065d0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    65d0:	b580      	push	{r7, lr}
    65d2:	b08a      	sub	sp, #40	; 0x28
    65d4:	af00      	add	r7, sp, #0
    65d6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    65d8:	687b      	ldr	r3, [r7, #4]
    65da:	681b      	ldr	r3, [r3, #0]
    65dc:	681b      	ldr	r3, [r3, #0]
    65de:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    65e0:	687b      	ldr	r3, [r7, #4]
    65e2:	681b      	ldr	r3, [r3, #0]
    65e4:	699b      	ldr	r3, [r3, #24]
    65e6:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    65e8:	687b      	ldr	r3, [r7, #4]
    65ea:	681b      	ldr	r3, [r3, #0]
    65ec:	685b      	ldr	r3, [r3, #4]
    65ee:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    65f0:	687b      	ldr	r3, [r7, #4]
    65f2:	681b      	ldr	r3, [r3, #0]
    65f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    65f6:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    65f8:	687b      	ldr	r3, [r7, #4]
    65fa:	681b      	ldr	r3, [r3, #0]
    65fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    65fe:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    6600:	687b      	ldr	r3, [r7, #4]
    6602:	681b      	ldr	r3, [r3, #0]
    6604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    6606:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    6608:	687b      	ldr	r3, [r7, #4]
    660a:	681b      	ldr	r3, [r3, #0]
    660c:	69db      	ldr	r3, [r3, #28]
    660e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    6610:	687a      	ldr	r2, [r7, #4]
    6612:	f241 5358 	movw	r3, #5464	; 0x1558
    6616:	f2c2 0300 	movt	r3, #8192	; 0x2000
    661a:	429a      	cmp	r2, r3
    661c:	d12e      	bne.n	667c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    661e:	687a      	ldr	r2, [r7, #4]
    6620:	f241 0300 	movw	r3, #4096	; 0x1000
    6624:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6628:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    662a:	687b      	ldr	r3, [r7, #4]
    662c:	f04f 0202 	mov.w	r2, #2
    6630:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    6632:	f248 0300 	movw	r3, #32768	; 0x8000
    6636:	f2c4 0303 	movt	r3, #16387	; 0x4003
    663a:	f248 0200 	movw	r2, #32768	; 0x8000
    663e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6642:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    6648:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    664a:	f04f 0002 	mov.w	r0, #2
    664e:	f7ff ff07 	bl	6460 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    6652:	f248 0300 	movw	r3, #32768	; 0x8000
    6656:	f2c4 0303 	movt	r3, #16387	; 0x4003
    665a:	f248 0200 	movw	r2, #32768	; 0x8000
    665e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6662:	6c92      	ldr	r2, [r2, #72]	; 0x48
    6664:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    6668:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    666a:	687b      	ldr	r3, [r7, #4]
    666c:	681b      	ldr	r3, [r3, #0]
    666e:	687a      	ldr	r2, [r7, #4]
    6670:	6812      	ldr	r2, [r2, #0]
    6672:	6812      	ldr	r2, [r2, #0]
    6674:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    6678:	601a      	str	r2, [r3, #0]
    667a:	e02d      	b.n	66d8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    667c:	687a      	ldr	r2, [r7, #4]
    667e:	f241 0300 	movw	r3, #4096	; 0x1000
    6682:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6686:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    6688:	687b      	ldr	r3, [r7, #4]
    668a:	f04f 0203 	mov.w	r2, #3
    668e:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    6690:	f248 0300 	movw	r3, #32768	; 0x8000
    6694:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6698:	f248 0200 	movw	r2, #32768	; 0x8000
    669c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    66a0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    66a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    66a6:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    66a8:	f04f 0003 	mov.w	r0, #3
    66ac:	f7ff fed8 	bl	6460 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    66b0:	f248 0300 	movw	r3, #32768	; 0x8000
    66b4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    66b8:	f248 0200 	movw	r2, #32768	; 0x8000
    66bc:	f2c4 0203 	movt	r2, #16387	; 0x4003
    66c0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    66c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    66c6:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    66c8:	687b      	ldr	r3, [r7, #4]
    66ca:	681b      	ldr	r3, [r3, #0]
    66cc:	687a      	ldr	r2, [r7, #4]
    66ce:	6812      	ldr	r2, [r2, #0]
    66d0:	6812      	ldr	r2, [r2, #0]
    66d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    66d6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    66d8:	68fb      	ldr	r3, [r7, #12]
    66da:	f023 0301 	bic.w	r3, r3, #1
    66de:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    66e0:	687b      	ldr	r3, [r7, #4]
    66e2:	681b      	ldr	r3, [r3, #0]
    66e4:	68fa      	ldr	r2, [r7, #12]
    66e6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    66e8:	687b      	ldr	r3, [r7, #4]
    66ea:	681b      	ldr	r3, [r3, #0]
    66ec:	693a      	ldr	r2, [r7, #16]
    66ee:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    66f0:	687b      	ldr	r3, [r7, #4]
    66f2:	681b      	ldr	r3, [r3, #0]
    66f4:	697a      	ldr	r2, [r7, #20]
    66f6:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    66f8:	687b      	ldr	r3, [r7, #4]
    66fa:	681b      	ldr	r3, [r3, #0]
    66fc:	687a      	ldr	r2, [r7, #4]
    66fe:	6812      	ldr	r2, [r2, #0]
    6700:	6812      	ldr	r2, [r2, #0]
    6702:	f042 0201 	orr.w	r2, r2, #1
    6706:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    6708:	687b      	ldr	r3, [r7, #4]
    670a:	681b      	ldr	r3, [r3, #0]
    670c:	69ba      	ldr	r2, [r7, #24]
    670e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    6710:	687b      	ldr	r3, [r7, #4]
    6712:	681b      	ldr	r3, [r3, #0]
    6714:	69fa      	ldr	r2, [r7, #28]
    6716:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    6718:	687b      	ldr	r3, [r7, #4]
    671a:	681b      	ldr	r3, [r3, #0]
    671c:	6a3a      	ldr	r2, [r7, #32]
    671e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    6720:	687b      	ldr	r3, [r7, #4]
    6722:	681b      	ldr	r3, [r3, #0]
    6724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6726:	61da      	str	r2, [r3, #28]
}
    6728:	f107 0728 	add.w	r7, r7, #40	; 0x28
    672c:	46bd      	mov	sp, r7
    672e:	bd80      	pop	{r7, pc}

00006730 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
    6730:	b580      	push	{r7, lr}
    6732:	b086      	sub	sp, #24
    6734:	af00      	add	r7, sp, #0
    6736:	60f8      	str	r0, [r7, #12]
    6738:	607a      	str	r2, [r7, #4]
    673a:	603b      	str	r3, [r7, #0]
    673c:	460b      	mov	r3, r1
    673e:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6740:	68fa      	ldr	r2, [r7, #12]
    6742:	f241 5358 	movw	r3, #5464	; 0x1558
    6746:	f2c2 0300 	movt	r3, #8192	; 0x2000
    674a:	429a      	cmp	r2, r3
    674c:	d007      	beq.n	675e <MSS_SPI_configure_master_mode+0x2e>
    674e:	68fa      	ldr	r2, [r7, #12]
    6750:	f241 43d4 	movw	r3, #5332	; 0x14d4
    6754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6758:	429a      	cmp	r2, r3
    675a:	d000      	beq.n	675e <MSS_SPI_configure_master_mode+0x2e>
    675c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    675e:	7afb      	ldrb	r3, [r7, #11]
    6760:	2b07      	cmp	r3, #7
    6762:	d900      	bls.n	6766 <MSS_SPI_configure_master_mode+0x36>
    6764:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    6766:	f897 3020 	ldrb.w	r3, [r7, #32]
    676a:	2b20      	cmp	r3, #32
    676c:	d900      	bls.n	6770 <MSS_SPI_configure_master_mode+0x40>
    676e:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
    6770:	683b      	ldr	r3, [r7, #0]
    6772:	2b01      	cmp	r3, #1
    6774:	d800      	bhi.n	6778 <MSS_SPI_configure_master_mode+0x48>
    6776:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
    6778:	683b      	ldr	r3, [r7, #0]
    677a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    677e:	d900      	bls.n	6782 <MSS_SPI_configure_master_mode+0x52>
    6780:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
    6782:	683b      	ldr	r3, [r7, #0]
    6784:	f003 0301 	and.w	r3, r3, #1
    6788:	2b00      	cmp	r3, #0
    678a:	d000      	beq.n	678e <MSS_SPI_configure_master_mode+0x5e>
    678c:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    678e:	68fb      	ldr	r3, [r7, #12]
    6790:	791b      	ldrb	r3, [r3, #4]
    6792:	b25b      	sxtb	r3, r3
    6794:	4618      	mov	r0, r3
    6796:	f7ff fe45 	bl	6424 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    679a:	68fb      	ldr	r3, [r7, #12]
    679c:	f04f 0200 	mov.w	r2, #0
    67a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    67a4:	68fb      	ldr	r3, [r7, #12]
    67a6:	681b      	ldr	r3, [r3, #0]
    67a8:	68fa      	ldr	r2, [r7, #12]
    67aa:	6812      	ldr	r2, [r2, #0]
    67ac:	6812      	ldr	r2, [r2, #0]
    67ae:	f022 0201 	bic.w	r2, r2, #1
    67b2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    67b4:	68fb      	ldr	r3, [r7, #12]
    67b6:	681b      	ldr	r3, [r3, #0]
    67b8:	68fa      	ldr	r2, [r7, #12]
    67ba:	6812      	ldr	r2, [r2, #0]
    67bc:	6812      	ldr	r2, [r2, #0]
    67be:	f042 0202 	orr.w	r2, r2, #2
    67c2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    67c4:	68fb      	ldr	r3, [r7, #12]
    67c6:	681b      	ldr	r3, [r3, #0]
    67c8:	68fa      	ldr	r2, [r7, #12]
    67ca:	6812      	ldr	r2, [r2, #0]
    67cc:	6812      	ldr	r2, [r2, #0]
    67ce:	f042 0201 	orr.w	r2, r2, #1
    67d2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    67d4:	7afb      	ldrb	r3, [r7, #11]
    67d6:	2b07      	cmp	r3, #7
    67d8:	d847      	bhi.n	686a <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    67da:	687b      	ldr	r3, [r7, #4]
    67dc:	2b00      	cmp	r3, #0
    67de:	d00b      	beq.n	67f8 <MSS_SPI_configure_master_mode+0xc8>
    67e0:	687b      	ldr	r3, [r7, #4]
    67e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    67e6:	d007      	beq.n	67f8 <MSS_SPI_configure_master_mode+0xc8>
    67e8:	687b      	ldr	r3, [r7, #4]
    67ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    67ee:	d003      	beq.n	67f8 <MSS_SPI_configure_master_mode+0xc8>
    67f0:	687b      	ldr	r3, [r7, #4]
    67f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    67f6:	d10f      	bne.n	6818 <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    67f8:	7afa      	ldrb	r2, [r7, #11]
    67fa:	6879      	ldr	r1, [r7, #4]
    67fc:	f240 1302 	movw	r3, #258	; 0x102
    6800:	f2c3 4300 	movt	r3, #13312	; 0x3400
    6804:	ea41 0303 	orr.w	r3, r1, r3
    6808:	68f9      	ldr	r1, [r7, #12]
    680a:	f102 0206 	add.w	r2, r2, #6
    680e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6812:	440a      	add	r2, r1
    6814:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    6816:	e00e      	b.n	6836 <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    6818:	7afa      	ldrb	r2, [r7, #11]
    681a:	6879      	ldr	r1, [r7, #4]
    681c:	f240 1302 	movw	r3, #258	; 0x102
    6820:	f2c3 0300 	movt	r3, #12288	; 0x3000
    6824:	ea41 0303 	orr.w	r3, r1, r3
    6828:	68f9      	ldr	r1, [r7, #12]
    682a:	f102 0206 	add.w	r2, r2, #6
    682e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6832:	440a      	add	r2, r1
    6834:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    6836:	7afb      	ldrb	r3, [r7, #11]
    6838:	68fa      	ldr	r2, [r7, #12]
    683a:	f103 0306 	add.w	r3, r3, #6
    683e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6842:	4413      	add	r3, r2
    6844:	f897 2020 	ldrb.w	r2, [r7, #32]
    6848:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
    684a:	683b      	ldr	r3, [r7, #0]
    684c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6850:	f103 33ff 	add.w	r3, r3, #4294967295
    6854:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
    6856:	7afb      	ldrb	r3, [r7, #11]
    6858:	697a      	ldr	r2, [r7, #20]
    685a:	b2d2      	uxtb	r2, r2
    685c:	68f9      	ldr	r1, [r7, #12]
    685e:	f103 0306 	add.w	r3, r3, #6
    6862:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6866:	440b      	add	r3, r1
    6868:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    686a:	68fb      	ldr	r3, [r7, #12]
    686c:	791b      	ldrb	r3, [r3, #4]
    686e:	b25b      	sxtb	r3, r3
    6870:	4618      	mov	r0, r3
    6872:	f7ff fdbb 	bl	63ec <NVIC_EnableIRQ>
}
    6876:	f107 0718 	add.w	r7, r7, #24
    687a:	46bd      	mov	sp, r7
    687c:	bd80      	pop	{r7, pc}
    687e:	bf00      	nop

00006880 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    6880:	b580      	push	{r7, lr}
    6882:	b084      	sub	sp, #16
    6884:	af00      	add	r7, sp, #0
    6886:	6078      	str	r0, [r7, #4]
    6888:	460b      	mov	r3, r1
    688a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    688c:	687a      	ldr	r2, [r7, #4]
    688e:	f241 5358 	movw	r3, #5464	; 0x1558
    6892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6896:	429a      	cmp	r2, r3
    6898:	d007      	beq.n	68aa <MSS_SPI_set_slave_select+0x2a>
    689a:	687a      	ldr	r2, [r7, #4]
    689c:	f241 43d4 	movw	r3, #5332	; 0x14d4
    68a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68a4:	429a      	cmp	r2, r3
    68a6:	d000      	beq.n	68aa <MSS_SPI_set_slave_select+0x2a>
    68a8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    68aa:	687b      	ldr	r3, [r7, #4]
    68ac:	681b      	ldr	r3, [r3, #0]
    68ae:	681b      	ldr	r3, [r3, #0]
    68b0:	f003 0302 	and.w	r3, r3, #2
    68b4:	2b00      	cmp	r3, #0
    68b6:	d100      	bne.n	68ba <MSS_SPI_set_slave_select+0x3a>
    68b8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    68ba:	78fb      	ldrb	r3, [r7, #3]
    68bc:	687a      	ldr	r2, [r7, #4]
    68be:	f103 0306 	add.w	r3, r3, #6
    68c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    68c6:	4413      	add	r3, r2
    68c8:	685b      	ldr	r3, [r3, #4]
    68ca:	f1b3 3fff 	cmp.w	r3, #4294967295
    68ce:	d100      	bne.n	68d2 <MSS_SPI_set_slave_select+0x52>
    68d0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    68d2:	687b      	ldr	r3, [r7, #4]
    68d4:	791b      	ldrb	r3, [r3, #4]
    68d6:	b25b      	sxtb	r3, r3
    68d8:	4618      	mov	r0, r3
    68da:	f7ff fda3 	bl	6424 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    68de:	687b      	ldr	r3, [r7, #4]
    68e0:	681b      	ldr	r3, [r3, #0]
    68e2:	689b      	ldr	r3, [r3, #8]
    68e4:	f003 0304 	and.w	r3, r3, #4
    68e8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    68ea:	68fb      	ldr	r3, [r7, #12]
    68ec:	2b00      	cmp	r3, #0
    68ee:	d002      	beq.n	68f6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    68f0:	6878      	ldr	r0, [r7, #4]
    68f2:	f7ff fe6d 	bl	65d0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    68f6:	687b      	ldr	r3, [r7, #4]
    68f8:	681b      	ldr	r3, [r3, #0]
    68fa:	687a      	ldr	r2, [r7, #4]
    68fc:	6812      	ldr	r2, [r2, #0]
    68fe:	6812      	ldr	r2, [r2, #0]
    6900:	f022 0201 	bic.w	r2, r2, #1
    6904:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    6906:	687b      	ldr	r3, [r7, #4]
    6908:	681a      	ldr	r2, [r3, #0]
    690a:	78fb      	ldrb	r3, [r7, #3]
    690c:	6879      	ldr	r1, [r7, #4]
    690e:	f103 0306 	add.w	r3, r3, #6
    6912:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6916:	440b      	add	r3, r1
    6918:	685b      	ldr	r3, [r3, #4]
    691a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    691c:	687b      	ldr	r3, [r7, #4]
    691e:	681a      	ldr	r2, [r3, #0]
    6920:	78fb      	ldrb	r3, [r7, #3]
    6922:	6879      	ldr	r1, [r7, #4]
    6924:	f103 0306 	add.w	r3, r3, #6
    6928:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    692c:	440b      	add	r3, r1
    692e:	7a5b      	ldrb	r3, [r3, #9]
    6930:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    6932:	687b      	ldr	r3, [r7, #4]
    6934:	681a      	ldr	r2, [r3, #0]
    6936:	78fb      	ldrb	r3, [r7, #3]
    6938:	6879      	ldr	r1, [r7, #4]
    693a:	f103 0306 	add.w	r3, r3, #6
    693e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6942:	440b      	add	r3, r1
    6944:	7a1b      	ldrb	r3, [r3, #8]
    6946:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    6948:	687b      	ldr	r3, [r7, #4]
    694a:	681b      	ldr	r3, [r3, #0]
    694c:	687a      	ldr	r2, [r7, #4]
    694e:	6812      	ldr	r2, [r2, #0]
    6950:	6812      	ldr	r2, [r2, #0]
    6952:	f042 0201 	orr.w	r2, r2, #1
    6956:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    6958:	687b      	ldr	r3, [r7, #4]
    695a:	681b      	ldr	r3, [r3, #0]
    695c:	687a      	ldr	r2, [r7, #4]
    695e:	6812      	ldr	r2, [r2, #0]
    6960:	69d1      	ldr	r1, [r2, #28]
    6962:	78fa      	ldrb	r2, [r7, #3]
    6964:	f04f 0001 	mov.w	r0, #1
    6968:	fa00 f202 	lsl.w	r2, r0, r2
    696c:	ea41 0202 	orr.w	r2, r1, r2
    6970:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    6972:	687b      	ldr	r3, [r7, #4]
    6974:	791b      	ldrb	r3, [r3, #4]
    6976:	b25b      	sxtb	r3, r3
    6978:	4618      	mov	r0, r3
    697a:	f7ff fd37 	bl	63ec <NVIC_EnableIRQ>
}
    697e:	f107 0710 	add.w	r7, r7, #16
    6982:	46bd      	mov	sp, r7
    6984:	bd80      	pop	{r7, pc}
    6986:	bf00      	nop

00006988 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    6988:	b580      	push	{r7, lr}
    698a:	b084      	sub	sp, #16
    698c:	af00      	add	r7, sp, #0
    698e:	6078      	str	r0, [r7, #4]
    6990:	460b      	mov	r3, r1
    6992:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6994:	687a      	ldr	r2, [r7, #4]
    6996:	f241 5358 	movw	r3, #5464	; 0x1558
    699a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    699e:	429a      	cmp	r2, r3
    69a0:	d007      	beq.n	69b2 <MSS_SPI_clear_slave_select+0x2a>
    69a2:	687a      	ldr	r2, [r7, #4]
    69a4:	f241 43d4 	movw	r3, #5332	; 0x14d4
    69a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69ac:	429a      	cmp	r2, r3
    69ae:	d000      	beq.n	69b2 <MSS_SPI_clear_slave_select+0x2a>
    69b0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    69b2:	687b      	ldr	r3, [r7, #4]
    69b4:	681b      	ldr	r3, [r3, #0]
    69b6:	681b      	ldr	r3, [r3, #0]
    69b8:	f003 0302 	and.w	r3, r3, #2
    69bc:	2b00      	cmp	r3, #0
    69be:	d100      	bne.n	69c2 <MSS_SPI_clear_slave_select+0x3a>
    69c0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    69c2:	687b      	ldr	r3, [r7, #4]
    69c4:	791b      	ldrb	r3, [r3, #4]
    69c6:	b25b      	sxtb	r3, r3
    69c8:	4618      	mov	r0, r3
    69ca:	f7ff fd2b 	bl	6424 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    69ce:	687b      	ldr	r3, [r7, #4]
    69d0:	681b      	ldr	r3, [r3, #0]
    69d2:	689b      	ldr	r3, [r3, #8]
    69d4:	f003 0304 	and.w	r3, r3, #4
    69d8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    69da:	68fb      	ldr	r3, [r7, #12]
    69dc:	2b00      	cmp	r3, #0
    69de:	d002      	beq.n	69e6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    69e0:	6878      	ldr	r0, [r7, #4]
    69e2:	f7ff fdf5 	bl	65d0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    69e6:	687b      	ldr	r3, [r7, #4]
    69e8:	681b      	ldr	r3, [r3, #0]
    69ea:	687a      	ldr	r2, [r7, #4]
    69ec:	6812      	ldr	r2, [r2, #0]
    69ee:	69d1      	ldr	r1, [r2, #28]
    69f0:	78fa      	ldrb	r2, [r7, #3]
    69f2:	f04f 0001 	mov.w	r0, #1
    69f6:	fa00 f202 	lsl.w	r2, r0, r2
    69fa:	ea6f 0202 	mvn.w	r2, r2
    69fe:	ea01 0202 	and.w	r2, r1, r2
    6a02:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    6a04:	687b      	ldr	r3, [r7, #4]
    6a06:	791b      	ldrb	r3, [r3, #4]
    6a08:	b25b      	sxtb	r3, r3
    6a0a:	4618      	mov	r0, r3
    6a0c:	f7ff fcee 	bl	63ec <NVIC_EnableIRQ>
}
    6a10:	f107 0710 	add.w	r7, r7, #16
    6a14:	46bd      	mov	sp, r7
    6a16:	bd80      	pop	{r7, pc}

00006a18 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    6a18:	b480      	push	{r7}
    6a1a:	b085      	sub	sp, #20
    6a1c:	af00      	add	r7, sp, #0
    6a1e:	6078      	str	r0, [r7, #4]
    6a20:	6039      	str	r1, [r7, #0]
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6a22:	687a      	ldr	r2, [r7, #4]
    6a24:	f241 5358 	movw	r3, #5464	; 0x1558
    6a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a2c:	429a      	cmp	r2, r3
    6a2e:	d007      	beq.n	6a40 <MSS_SPI_transfer_frame+0x28>
    6a30:	687a      	ldr	r2, [r7, #4]
    6a32:	f241 43d4 	movw	r3, #5332	; 0x14d4
    6a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a3a:	429a      	cmp	r2, r3
    6a3c:	d000      	beq.n	6a40 <MSS_SPI_transfer_frame+0x28>
    6a3e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    6a40:	687b      	ldr	r3, [r7, #4]
    6a42:	681b      	ldr	r3, [r3, #0]
    6a44:	681b      	ldr	r3, [r3, #0]
    6a46:	f003 0302 	and.w	r3, r3, #2
    6a4a:	2b00      	cmp	r3, #0
    6a4c:	d100      	bne.n	6a50 <MSS_SPI_transfer_frame+0x38>
    6a4e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    6a50:	687b      	ldr	r3, [r7, #4]
    6a52:	681a      	ldr	r2, [r3, #0]
    6a54:	687b      	ldr	r3, [r7, #4]
    6a56:	681b      	ldr	r3, [r3, #0]
    6a58:	6819      	ldr	r1, [r3, #0]
    6a5a:	f240 03ff 	movw	r3, #255	; 0xff
    6a5e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    6a62:	ea01 0303 	and.w	r3, r1, r3
    6a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    6a6a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    6a6c:	687b      	ldr	r3, [r7, #4]
    6a6e:	681b      	ldr	r3, [r3, #0]
    6a70:	687a      	ldr	r2, [r7, #4]
    6a72:	6812      	ldr	r2, [r2, #0]
    6a74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    6a76:	f042 020c 	orr.w	r2, r2, #12
    6a7a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    6a7c:	687b      	ldr	r3, [r7, #4]
    6a7e:	681b      	ldr	r3, [r3, #0]
    6a80:	683a      	ldr	r2, [r7, #0]
    6a82:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    6a84:	687b      	ldr	r3, [r7, #4]
    6a86:	681b      	ldr	r3, [r3, #0]
    6a88:	689b      	ldr	r3, [r3, #8]
    6a8a:	f003 0301 	and.w	r3, r3, #1
    6a8e:	60fb      	str	r3, [r7, #12]
    while(0u == tx_done)
    6a90:	e005      	b.n	6a9e <MSS_SPI_transfer_frame+0x86>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    6a92:	687b      	ldr	r3, [r7, #4]
    6a94:	681b      	ldr	r3, [r3, #0]
    6a96:	689b      	ldr	r3, [r3, #8]
    6a98:	f003 0301 	and.w	r3, r3, #1
    6a9c:	60fb      	str	r3, [r7, #12]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    6a9e:	68fb      	ldr	r3, [r7, #12]
    6aa0:	2b00      	cmp	r3, #0
    6aa2:	d0f6      	beq.n	6a92 <MSS_SPI_transfer_frame+0x7a>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    6aa4:	687b      	ldr	r3, [r7, #4]
    6aa6:	681b      	ldr	r3, [r3, #0]
    6aa8:	689b      	ldr	r3, [r3, #8]
    6aaa:	f003 0302 	and.w	r3, r3, #2
    6aae:	60bb      	str	r3, [r7, #8]
    while(0u == rx_ready)
    6ab0:	e005      	b.n	6abe <MSS_SPI_transfer_frame+0xa6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    6ab2:	687b      	ldr	r3, [r7, #4]
    6ab4:	681b      	ldr	r3, [r3, #0]
    6ab6:	689b      	ldr	r3, [r3, #8]
    6ab8:	f003 0302 	and.w	r3, r3, #2
    6abc:	60bb      	str	r3, [r7, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    6abe:	68bb      	ldr	r3, [r7, #8]
    6ac0:	2b00      	cmp	r3, #0
    6ac2:	d0f6      	beq.n	6ab2 <MSS_SPI_transfer_frame+0x9a>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    6ac4:	687b      	ldr	r3, [r7, #4]
    6ac6:	681b      	ldr	r3, [r3, #0]
    6ac8:	691b      	ldr	r3, [r3, #16]
}
    6aca:	4618      	mov	r0, r3
    6acc:	f107 0714 	add.w	r7, r7, #20
    6ad0:	46bd      	mov	sp, r7
    6ad2:	bc80      	pop	{r7}
    6ad4:	4770      	bx	lr
    6ad6:	bf00      	nop

00006ad8 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    6ad8:	b580      	push	{r7, lr}
    6ada:	b08e      	sub	sp, #56	; 0x38
    6adc:	af00      	add	r7, sp, #0
    6ade:	60f8      	str	r0, [r7, #12]
    6ae0:	60b9      	str	r1, [r7, #8]
    6ae2:	603b      	str	r3, [r7, #0]
    6ae4:	4613      	mov	r3, r2
    6ae6:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    6ae8:	f04f 0300 	mov.w	r3, #0
    6aec:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    6aee:	f04f 0300 	mov.w	r3, #0
    6af2:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6af4:	68fa      	ldr	r2, [r7, #12]
    6af6:	f241 5358 	movw	r3, #5464	; 0x1558
    6afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6afe:	429a      	cmp	r2, r3
    6b00:	d007      	beq.n	6b12 <MSS_SPI_transfer_block+0x3a>
    6b02:	68fa      	ldr	r2, [r7, #12]
    6b04:	f241 43d4 	movw	r3, #5332	; 0x14d4
    6b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b0c:	429a      	cmp	r2, r3
    6b0e:	d000      	beq.n	6b12 <MSS_SPI_transfer_block+0x3a>
    6b10:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    6b12:	68fb      	ldr	r3, [r7, #12]
    6b14:	681b      	ldr	r3, [r3, #0]
    6b16:	681b      	ldr	r3, [r3, #0]
    6b18:	f003 0302 	and.w	r3, r3, #2
    6b1c:	2b00      	cmp	r3, #0
    6b1e:	d100      	bne.n	6b22 <MSS_SPI_transfer_block+0x4a>
    6b20:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    6b22:	88fa      	ldrh	r2, [r7, #6]
    6b24:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    6b28:	4413      	add	r3, r2
    6b2a:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    6b2c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    6b2e:	2b00      	cmp	r3, #0
    6b30:	d103      	bne.n	6b3a <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    6b32:	f04f 0301 	mov.w	r3, #1
    6b36:	623b      	str	r3, [r7, #32]
    6b38:	e001      	b.n	6b3e <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    6b3a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    6b3c:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    6b3e:	68fb      	ldr	r3, [r7, #12]
    6b40:	681b      	ldr	r3, [r3, #0]
    6b42:	68fa      	ldr	r2, [r7, #12]
    6b44:	6812      	ldr	r2, [r2, #0]
    6b46:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    6b48:	f042 020c 	orr.w	r2, r2, #12
    6b4c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    6b4e:	68fb      	ldr	r3, [r7, #12]
    6b50:	681b      	ldr	r3, [r3, #0]
    6b52:	689b      	ldr	r3, [r3, #8]
    6b54:	f003 0304 	and.w	r3, r3, #4
    6b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    6b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6b5c:	2b00      	cmp	r3, #0
    6b5e:	d002      	beq.n	6b66 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    6b60:	68f8      	ldr	r0, [r7, #12]
    6b62:	f7ff fd35 	bl	65d0 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    6b66:	68fb      	ldr	r3, [r7, #12]
    6b68:	681b      	ldr	r3, [r3, #0]
    6b6a:	68fa      	ldr	r2, [r7, #12]
    6b6c:	6812      	ldr	r2, [r2, #0]
    6b6e:	6812      	ldr	r2, [r2, #0]
    6b70:	f022 0201 	bic.w	r2, r2, #1
    6b74:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    6b76:	68fb      	ldr	r3, [r7, #12]
    6b78:	6819      	ldr	r1, [r3, #0]
    6b7a:	68fb      	ldr	r3, [r7, #12]
    6b7c:	681b      	ldr	r3, [r3, #0]
    6b7e:	681b      	ldr	r3, [r3, #0]
    6b80:	f240 02ff 	movw	r2, #255	; 0xff
    6b84:	f6cf 7200 	movt	r2, #65280	; 0xff00
    6b88:	ea03 0202 	and.w	r2, r3, r2
    6b8c:	6a3b      	ldr	r3, [r7, #32]
    6b8e:	ea4f 2003 	mov.w	r0, r3, lsl #8
    6b92:	f64f 7300 	movw	r3, #65280	; 0xff00
    6b96:	f2c0 03ff 	movt	r3, #255	; 0xff
    6b9a:	ea00 0303 	and.w	r3, r0, r3
    6b9e:	ea42 0303 	orr.w	r3, r2, r3
    6ba2:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    6ba4:	68fb      	ldr	r3, [r7, #12]
    6ba6:	681b      	ldr	r3, [r3, #0]
    6ba8:	f04f 0208 	mov.w	r2, #8
    6bac:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    6bae:	68fb      	ldr	r3, [r7, #12]
    6bb0:	681b      	ldr	r3, [r3, #0]
    6bb2:	68fa      	ldr	r2, [r7, #12]
    6bb4:	6812      	ldr	r2, [r2, #0]
    6bb6:	6812      	ldr	r2, [r2, #0]
    6bb8:	f042 0201 	orr.w	r2, r2, #1
    6bbc:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    6bbe:	68fb      	ldr	r3, [r7, #12]
    6bc0:	681b      	ldr	r3, [r3, #0]
    6bc2:	689b      	ldr	r3, [r3, #8]
    6bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6bc8:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    6bca:	e009      	b.n	6be0 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    6bcc:	68fb      	ldr	r3, [r7, #12]
    6bce:	681b      	ldr	r3, [r3, #0]
    6bd0:	691b      	ldr	r3, [r3, #16]
    6bd2:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    6bd4:	68fb      	ldr	r3, [r7, #12]
    6bd6:	681b      	ldr	r3, [r3, #0]
    6bd8:	689b      	ldr	r3, [r3, #8]
    6bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6bde:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    6be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6be2:	2b00      	cmp	r3, #0
    6be4:	d0f2      	beq.n	6bcc <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    6be6:	f04f 0300 	mov.w	r3, #0
    6bea:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    6bec:	f04f 0300 	mov.w	r3, #0
    6bf0:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    6bf2:	8bba      	ldrh	r2, [r7, #28]
    6bf4:	88fb      	ldrh	r3, [r7, #6]
    6bf6:	429a      	cmp	r2, r3
    6bf8:	d20f      	bcs.n	6c1a <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    6bfa:	68fb      	ldr	r3, [r7, #12]
    6bfc:	681b      	ldr	r3, [r3, #0]
    6bfe:	8bb9      	ldrh	r1, [r7, #28]
    6c00:	68ba      	ldr	r2, [r7, #8]
    6c02:	440a      	add	r2, r1
    6c04:	7812      	ldrb	r2, [r2, #0]
    6c06:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    6c08:	8bbb      	ldrh	r3, [r7, #28]
    6c0a:	f103 0301 	add.w	r3, r3, #1
    6c0e:	83bb      	strh	r3, [r7, #28]
        ++transit;
    6c10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6c12:	f103 0301 	add.w	r3, r3, #1
    6c16:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    6c18:	e06a      	b.n	6cf0 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    6c1a:	8bba      	ldrh	r2, [r7, #28]
    6c1c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    6c1e:	429a      	cmp	r2, r3
    6c20:	d266      	bcs.n	6cf0 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    6c22:	68fb      	ldr	r3, [r7, #12]
    6c24:	681b      	ldr	r3, [r3, #0]
    6c26:	f04f 0200 	mov.w	r2, #0
    6c2a:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    6c2c:	8bbb      	ldrh	r3, [r7, #28]
    6c2e:	f103 0301 	add.w	r3, r3, #1
    6c32:	83bb      	strh	r3, [r7, #28]
            ++transit;
    6c34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6c36:	f103 0301 	add.w	r3, r3, #1
    6c3a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    6c3c:	e058      	b.n	6cf0 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    6c3e:	68fb      	ldr	r3, [r7, #12]
    6c40:	681b      	ldr	r3, [r3, #0]
    6c42:	689b      	ldr	r3, [r3, #8]
    6c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6c48:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    6c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6c4c:	2b00      	cmp	r3, #0
    6c4e:	d11e      	bne.n	6c8e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    6c50:	68fb      	ldr	r3, [r7, #12]
    6c52:	681b      	ldr	r3, [r3, #0]
    6c54:	691b      	ldr	r3, [r3, #16]
    6c56:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    6c58:	8b7a      	ldrh	r2, [r7, #26]
    6c5a:	88fb      	ldrh	r3, [r7, #6]
    6c5c:	429a      	cmp	r2, r3
    6c5e:	d30e      	bcc.n	6c7e <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    6c60:	8bfa      	ldrh	r2, [r7, #30]
    6c62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    6c66:	429a      	cmp	r2, r3
    6c68:	d205      	bcs.n	6c76 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    6c6a:	8bfa      	ldrh	r2, [r7, #30]
    6c6c:	683b      	ldr	r3, [r7, #0]
    6c6e:	4413      	add	r3, r2
    6c70:	697a      	ldr	r2, [r7, #20]
    6c72:	b2d2      	uxtb	r2, r2
    6c74:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    6c76:	8bfb      	ldrh	r3, [r7, #30]
    6c78:	f103 0301 	add.w	r3, r3, #1
    6c7c:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    6c7e:	8b7b      	ldrh	r3, [r7, #26]
    6c80:	f103 0301 	add.w	r3, r3, #1
    6c84:	837b      	strh	r3, [r7, #26]
            --transit;
    6c86:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6c88:	f103 33ff 	add.w	r3, r3, #4294967295
    6c8c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    6c8e:	68fb      	ldr	r3, [r7, #12]
    6c90:	681b      	ldr	r3, [r3, #0]
    6c92:	689b      	ldr	r3, [r3, #8]
    6c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
    6c98:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    6c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6c9c:	2b00      	cmp	r3, #0
    6c9e:	d127      	bne.n	6cf0 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    6ca0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6ca2:	2b03      	cmp	r3, #3
    6ca4:	d824      	bhi.n	6cf0 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    6ca6:	8bba      	ldrh	r2, [r7, #28]
    6ca8:	88fb      	ldrh	r3, [r7, #6]
    6caa:	429a      	cmp	r2, r3
    6cac:	d20f      	bcs.n	6cce <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    6cae:	68fb      	ldr	r3, [r7, #12]
    6cb0:	681b      	ldr	r3, [r3, #0]
    6cb2:	8bb9      	ldrh	r1, [r7, #28]
    6cb4:	68ba      	ldr	r2, [r7, #8]
    6cb6:	440a      	add	r2, r1
    6cb8:	7812      	ldrb	r2, [r2, #0]
    6cba:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    6cbc:	8bbb      	ldrh	r3, [r7, #28]
    6cbe:	f103 0301 	add.w	r3, r3, #1
    6cc2:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    6cc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6cc6:	f103 0301 	add.w	r3, r3, #1
    6cca:	84fb      	strh	r3, [r7, #38]	; 0x26
    6ccc:	e010      	b.n	6cf0 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    6cce:	8bba      	ldrh	r2, [r7, #28]
    6cd0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    6cd2:	429a      	cmp	r2, r3
    6cd4:	d20c      	bcs.n	6cf0 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    6cd6:	68fb      	ldr	r3, [r7, #12]
    6cd8:	681b      	ldr	r3, [r3, #0]
    6cda:	f04f 0200 	mov.w	r2, #0
    6cde:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    6ce0:	8bbb      	ldrh	r3, [r7, #28]
    6ce2:	f103 0301 	add.w	r3, r3, #1
    6ce6:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    6ce8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6cea:	f103 0301 	add.w	r3, r3, #1
    6cee:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    6cf0:	8b7a      	ldrh	r2, [r7, #26]
    6cf2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    6cf4:	429a      	cmp	r2, r3
    6cf6:	d3a2      	bcc.n	6c3e <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    6cf8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    6cfc:	46bd      	mov	sp, r7
    6cfe:	bd80      	pop	{r7, pc}

00006d00 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    6d00:	b480      	push	{r7}
    6d02:	b085      	sub	sp, #20
    6d04:	af00      	add	r7, sp, #0
    6d06:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    6d08:	f04f 0300 	mov.w	r3, #0
    6d0c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6d0e:	e00e      	b.n	6d2e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    6d10:	687b      	ldr	r3, [r7, #4]
    6d12:	681b      	ldr	r3, [r3, #0]
    6d14:	687a      	ldr	r2, [r7, #4]
    6d16:	6891      	ldr	r1, [r2, #8]
    6d18:	687a      	ldr	r2, [r7, #4]
    6d1a:	6912      	ldr	r2, [r2, #16]
    6d1c:	440a      	add	r2, r1
    6d1e:	7812      	ldrb	r2, [r2, #0]
    6d20:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    6d22:	687b      	ldr	r3, [r7, #4]
    6d24:	691b      	ldr	r3, [r3, #16]
    6d26:	f103 0201 	add.w	r2, r3, #1
    6d2a:	687b      	ldr	r3, [r7, #4]
    6d2c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6d2e:	687b      	ldr	r3, [r7, #4]
    6d30:	681b      	ldr	r3, [r3, #0]
    6d32:	689b      	ldr	r3, [r3, #8]
    6d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
    6d38:	2b00      	cmp	r3, #0
    6d3a:	d105      	bne.n	6d48 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    6d3c:	687b      	ldr	r3, [r7, #4]
    6d3e:	691a      	ldr	r2, [r3, #16]
    6d40:	687b      	ldr	r3, [r7, #4]
    6d42:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6d44:	429a      	cmp	r2, r3
    6d46:	d3e3      	bcc.n	6d10 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    6d48:	687b      	ldr	r3, [r7, #4]
    6d4a:	691a      	ldr	r2, [r3, #16]
    6d4c:	687b      	ldr	r3, [r7, #4]
    6d4e:	68db      	ldr	r3, [r3, #12]
    6d50:	429a      	cmp	r2, r3
    6d52:	d31c      	bcc.n	6d8e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6d54:	e00e      	b.n	6d74 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    6d56:	687b      	ldr	r3, [r7, #4]
    6d58:	681b      	ldr	r3, [r3, #0]
    6d5a:	687a      	ldr	r2, [r7, #4]
    6d5c:	6951      	ldr	r1, [r2, #20]
    6d5e:	687a      	ldr	r2, [r7, #4]
    6d60:	69d2      	ldr	r2, [r2, #28]
    6d62:	440a      	add	r2, r1
    6d64:	7812      	ldrb	r2, [r2, #0]
    6d66:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    6d68:	687b      	ldr	r3, [r7, #4]
    6d6a:	69db      	ldr	r3, [r3, #28]
    6d6c:	f103 0201 	add.w	r2, r3, #1
    6d70:	687b      	ldr	r3, [r7, #4]
    6d72:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6d74:	687b      	ldr	r3, [r7, #4]
    6d76:	681b      	ldr	r3, [r3, #0]
    6d78:	689b      	ldr	r3, [r3, #8]
    6d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    6d7e:	2b00      	cmp	r3, #0
    6d80:	d105      	bne.n	6d8e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    6d82:	687b      	ldr	r3, [r7, #4]
    6d84:	69da      	ldr	r2, [r3, #28]
    6d86:	687b      	ldr	r3, [r7, #4]
    6d88:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6d8a:	429a      	cmp	r2, r3
    6d8c:	d3e3      	bcc.n	6d56 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    6d8e:	687b      	ldr	r3, [r7, #4]
    6d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6d92:	2b00      	cmp	r3, #0
    6d94:	d01f      	beq.n	6dd6 <fill_slave_tx_fifo+0xd6>
    6d96:	687b      	ldr	r3, [r7, #4]
    6d98:	691a      	ldr	r2, [r3, #16]
    6d9a:	687b      	ldr	r3, [r7, #4]
    6d9c:	68db      	ldr	r3, [r3, #12]
    6d9e:	429a      	cmp	r2, r3
    6da0:	d319      	bcc.n	6dd6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    6da2:	687b      	ldr	r3, [r7, #4]
    6da4:	69da      	ldr	r2, [r3, #28]
    6da6:	687b      	ldr	r3, [r7, #4]
    6da8:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    6daa:	429a      	cmp	r2, r3
    6dac:	d313      	bcc.n	6dd6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6dae:	e008      	b.n	6dc2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    6db0:	687b      	ldr	r3, [r7, #4]
    6db2:	681b      	ldr	r3, [r3, #0]
    6db4:	f04f 0200 	mov.w	r2, #0
    6db8:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    6dba:	68fb      	ldr	r3, [r7, #12]
    6dbc:	f103 0301 	add.w	r3, r3, #1
    6dc0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    6dc2:	687b      	ldr	r3, [r7, #4]
    6dc4:	681b      	ldr	r3, [r3, #0]
    6dc6:	689b      	ldr	r3, [r3, #8]
    6dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
    6dcc:	2b00      	cmp	r3, #0
    6dce:	d102      	bne.n	6dd6 <fill_slave_tx_fifo+0xd6>
    6dd0:	68fb      	ldr	r3, [r7, #12]
    6dd2:	2b1f      	cmp	r3, #31
    6dd4:	d9ec      	bls.n	6db0 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    6dd6:	f107 0714 	add.w	r7, r7, #20
    6dda:	46bd      	mov	sp, r7
    6ddc:	bc80      	pop	{r7}
    6dde:	4770      	bx	lr

00006de0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    6de0:	b580      	push	{r7, lr}
    6de2:	b084      	sub	sp, #16
    6de4:	af00      	add	r7, sp, #0
    6de6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    6de8:	687b      	ldr	r3, [r7, #4]
    6dea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    6dee:	2b02      	cmp	r3, #2
    6df0:	d115      	bne.n	6e1e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    6df2:	e00c      	b.n	6e0e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    6df4:	687b      	ldr	r3, [r7, #4]
    6df6:	681b      	ldr	r3, [r3, #0]
    6df8:	691b      	ldr	r3, [r3, #16]
    6dfa:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    6dfc:	687b      	ldr	r3, [r7, #4]
    6dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6e00:	2b00      	cmp	r3, #0
    6e02:	d004      	beq.n	6e0e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    6e04:	687b      	ldr	r3, [r7, #4]
    6e06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6e08:	68fa      	ldr	r2, [r7, #12]
    6e0a:	4610      	mov	r0, r2
    6e0c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    6e0e:	687b      	ldr	r3, [r7, #4]
    6e10:	681b      	ldr	r3, [r3, #0]
    6e12:	689b      	ldr	r3, [r3, #8]
    6e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6e18:	2b00      	cmp	r3, #0
    6e1a:	d0eb      	beq.n	6df4 <read_slave_rx_fifo+0x14>
    6e1c:	e032      	b.n	6e84 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    6e1e:	687b      	ldr	r3, [r7, #4]
    6e20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    6e24:	2b01      	cmp	r3, #1
    6e26:	d125      	bne.n	6e74 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    6e28:	e017      	b.n	6e5a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    6e2a:	687b      	ldr	r3, [r7, #4]
    6e2c:	681b      	ldr	r3, [r3, #0]
    6e2e:	691b      	ldr	r3, [r3, #16]
    6e30:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    6e32:	687b      	ldr	r3, [r7, #4]
    6e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    6e36:	687b      	ldr	r3, [r7, #4]
    6e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6e3a:	429a      	cmp	r2, r3
    6e3c:	d207      	bcs.n	6e4e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    6e3e:	687b      	ldr	r3, [r7, #4]
    6e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e42:	687b      	ldr	r3, [r7, #4]
    6e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6e46:	4413      	add	r3, r2
    6e48:	68fa      	ldr	r2, [r7, #12]
    6e4a:	b2d2      	uxtb	r2, r2
    6e4c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    6e4e:	687b      	ldr	r3, [r7, #4]
    6e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6e52:	f103 0201 	add.w	r2, r3, #1
    6e56:	687b      	ldr	r3, [r7, #4]
    6e58:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    6e5a:	687b      	ldr	r3, [r7, #4]
    6e5c:	681b      	ldr	r3, [r3, #0]
    6e5e:	689b      	ldr	r3, [r3, #8]
    6e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6e64:	2b00      	cmp	r3, #0
    6e66:	d0e0      	beq.n	6e2a <read_slave_rx_fifo+0x4a>
    6e68:	e00c      	b.n	6e84 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    6e6a:	687b      	ldr	r3, [r7, #4]
    6e6c:	681b      	ldr	r3, [r3, #0]
    6e6e:	691b      	ldr	r3, [r3, #16]
    6e70:	60fb      	str	r3, [r7, #12]
    6e72:	e000      	b.n	6e76 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    6e74:	bf00      	nop
    6e76:	687b      	ldr	r3, [r7, #4]
    6e78:	681b      	ldr	r3, [r3, #0]
    6e7a:	689b      	ldr	r3, [r3, #8]
    6e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6e80:	2b00      	cmp	r3, #0
    6e82:	d0f2      	beq.n	6e6a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    6e84:	f107 0710 	add.w	r7, r7, #16
    6e88:	46bd      	mov	sp, r7
    6e8a:	bd80      	pop	{r7, pc}

00006e8c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    6e8c:	b580      	push	{r7, lr}
    6e8e:	b086      	sub	sp, #24
    6e90:	af00      	add	r7, sp, #0
    6e92:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    6e94:	687b      	ldr	r3, [r7, #4]
    6e96:	681b      	ldr	r3, [r3, #0]
    6e98:	f103 0320 	add.w	r3, r3, #32
    6e9c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    6e9e:	687a      	ldr	r2, [r7, #4]
    6ea0:	f241 5358 	movw	r3, #5464	; 0x1558
    6ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ea8:	429a      	cmp	r2, r3
    6eaa:	d007      	beq.n	6ebc <mss_spi_isr+0x30>
    6eac:	687a      	ldr	r2, [r7, #4]
    6eae:	f241 43d4 	movw	r3, #5332	; 0x14d4
    6eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6eb6:	429a      	cmp	r2, r3
    6eb8:	d000      	beq.n	6ebc <mss_spi_isr+0x30>
    6eba:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    6ebc:	693b      	ldr	r3, [r7, #16]
    6ebe:	681b      	ldr	r3, [r3, #0]
    6ec0:	f003 0302 	and.w	r3, r3, #2
    6ec4:	2b00      	cmp	r3, #0
    6ec6:	d052      	beq.n	6f6e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    6ec8:	687b      	ldr	r3, [r7, #4]
    6eca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    6ece:	2b02      	cmp	r3, #2
    6ed0:	d115      	bne.n	6efe <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    6ed2:	e00c      	b.n	6eee <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    6ed4:	687b      	ldr	r3, [r7, #4]
    6ed6:	681b      	ldr	r3, [r3, #0]
    6ed8:	691b      	ldr	r3, [r3, #16]
    6eda:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    6edc:	687b      	ldr	r3, [r7, #4]
    6ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6ee0:	2b00      	cmp	r3, #0
    6ee2:	d004      	beq.n	6eee <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    6ee4:	687b      	ldr	r3, [r7, #4]
    6ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6ee8:	68fa      	ldr	r2, [r7, #12]
    6eea:	4610      	mov	r0, r2
    6eec:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    6eee:	687b      	ldr	r3, [r7, #4]
    6ef0:	681b      	ldr	r3, [r3, #0]
    6ef2:	689b      	ldr	r3, [r3, #8]
    6ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6ef8:	2b00      	cmp	r3, #0
    6efa:	d0eb      	beq.n	6ed4 <mss_spi_isr+0x48>
    6efc:	e032      	b.n	6f64 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    6efe:	687b      	ldr	r3, [r7, #4]
    6f00:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    6f04:	2b01      	cmp	r3, #1
    6f06:	d125      	bne.n	6f54 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    6f08:	e017      	b.n	6f3a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    6f0a:	687b      	ldr	r3, [r7, #4]
    6f0c:	681b      	ldr	r3, [r3, #0]
    6f0e:	691b      	ldr	r3, [r3, #16]
    6f10:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    6f12:	687b      	ldr	r3, [r7, #4]
    6f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    6f16:	687b      	ldr	r3, [r7, #4]
    6f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6f1a:	429a      	cmp	r2, r3
    6f1c:	d207      	bcs.n	6f2e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    6f1e:	687b      	ldr	r3, [r7, #4]
    6f20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f22:	687b      	ldr	r3, [r7, #4]
    6f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6f26:	4413      	add	r3, r2
    6f28:	68fa      	ldr	r2, [r7, #12]
    6f2a:	b2d2      	uxtb	r2, r2
    6f2c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    6f2e:	687b      	ldr	r3, [r7, #4]
    6f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    6f32:	f103 0201 	add.w	r2, r3, #1
    6f36:	687b      	ldr	r3, [r7, #4]
    6f38:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    6f3a:	687b      	ldr	r3, [r7, #4]
    6f3c:	681b      	ldr	r3, [r3, #0]
    6f3e:	689b      	ldr	r3, [r3, #8]
    6f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6f44:	2b00      	cmp	r3, #0
    6f46:	d0e0      	beq.n	6f0a <mss_spi_isr+0x7e>
    6f48:	e00c      	b.n	6f64 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    6f4a:	687b      	ldr	r3, [r7, #4]
    6f4c:	681b      	ldr	r3, [r3, #0]
    6f4e:	691b      	ldr	r3, [r3, #16]
    6f50:	60fb      	str	r3, [r7, #12]
    6f52:	e000      	b.n	6f56 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    6f54:	bf00      	nop
    6f56:	687b      	ldr	r3, [r7, #4]
    6f58:	681b      	ldr	r3, [r3, #0]
    6f5a:	689b      	ldr	r3, [r3, #8]
    6f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6f60:	2b00      	cmp	r3, #0
    6f62:	d0f2      	beq.n	6f4a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    6f64:	687b      	ldr	r3, [r7, #4]
    6f66:	681b      	ldr	r3, [r3, #0]
    6f68:	f04f 0202 	mov.w	r2, #2
    6f6c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    6f6e:	693b      	ldr	r3, [r7, #16]
    6f70:	681b      	ldr	r3, [r3, #0]
    6f72:	f003 0301 	and.w	r3, r3, #1
    6f76:	b2db      	uxtb	r3, r3
    6f78:	2b00      	cmp	r3, #0
    6f7a:	d012      	beq.n	6fa2 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    6f7c:	687b      	ldr	r3, [r7, #4]
    6f7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    6f82:	2b02      	cmp	r3, #2
    6f84:	d105      	bne.n	6f92 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    6f86:	687b      	ldr	r3, [r7, #4]
    6f88:	681b      	ldr	r3, [r3, #0]
    6f8a:	687a      	ldr	r2, [r7, #4]
    6f8c:	6f92      	ldr	r2, [r2, #120]	; 0x78
    6f8e:	615a      	str	r2, [r3, #20]
    6f90:	e002      	b.n	6f98 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    6f92:	6878      	ldr	r0, [r7, #4]
    6f94:	f7ff feb4 	bl	6d00 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    6f98:	687b      	ldr	r3, [r7, #4]
    6f9a:	681b      	ldr	r3, [r3, #0]
    6f9c:	f04f 0201 	mov.w	r2, #1
    6fa0:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    6fa2:	693b      	ldr	r3, [r7, #16]
    6fa4:	681b      	ldr	r3, [r3, #0]
    6fa6:	f003 0310 	and.w	r3, r3, #16
    6faa:	2b00      	cmp	r3, #0
    6fac:	d023      	beq.n	6ff6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    6fae:	6878      	ldr	r0, [r7, #4]
    6fb0:	f7ff ff16 	bl	6de0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    6fb4:	687b      	ldr	r3, [r7, #4]
    6fb6:	6a1b      	ldr	r3, [r3, #32]
    6fb8:	2b00      	cmp	r3, #0
    6fba:	d00b      	beq.n	6fd4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    6fbc:	687b      	ldr	r3, [r7, #4]
    6fbe:	6a1b      	ldr	r3, [r3, #32]
    6fc0:	687a      	ldr	r2, [r7, #4]
    6fc2:	6a91      	ldr	r1, [r2, #40]	; 0x28
    6fc4:	687a      	ldr	r2, [r7, #4]
    6fc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    6fc8:	4608      	mov	r0, r1
    6fca:	4611      	mov	r1, r2
    6fcc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    6fce:	6878      	ldr	r0, [r7, #4]
    6fd0:	f7ff fe96 	bl	6d00 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    6fd4:	687b      	ldr	r3, [r7, #4]
    6fd6:	f04f 0201 	mov.w	r2, #1
    6fda:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    6fdc:	687b      	ldr	r3, [r7, #4]
    6fde:	681b      	ldr	r3, [r3, #0]
    6fe0:	687a      	ldr	r2, [r7, #4]
    6fe2:	6812      	ldr	r2, [r2, #0]
    6fe4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    6fe6:	f022 0210 	bic.w	r2, r2, #16
    6fea:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    6fec:	687b      	ldr	r3, [r7, #4]
    6fee:	681b      	ldr	r3, [r3, #0]
    6ff0:	f04f 0210 	mov.w	r2, #16
    6ff4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    6ff6:	693b      	ldr	r3, [r7, #16]
    6ff8:	681b      	ldr	r3, [r3, #0]
    6ffa:	f003 0304 	and.w	r3, r3, #4
    6ffe:	2b00      	cmp	r3, #0
    7000:	d00f      	beq.n	7022 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    7002:	687b      	ldr	r3, [r7, #4]
    7004:	681b      	ldr	r3, [r3, #0]
    7006:	687a      	ldr	r2, [r7, #4]
    7008:	6812      	ldr	r2, [r2, #0]
    700a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    700c:	f042 0204 	orr.w	r2, r2, #4
    7010:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    7012:	6878      	ldr	r0, [r7, #4]
    7014:	f7ff fadc 	bl	65d0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    7018:	687b      	ldr	r3, [r7, #4]
    701a:	681b      	ldr	r3, [r3, #0]
    701c:	f04f 0204 	mov.w	r2, #4
    7020:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    7022:	693b      	ldr	r3, [r7, #16]
    7024:	681b      	ldr	r3, [r3, #0]
    7026:	f003 0308 	and.w	r3, r3, #8
    702a:	2b00      	cmp	r3, #0
    702c:	d031      	beq.n	7092 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    702e:	687b      	ldr	r3, [r7, #4]
    7030:	681b      	ldr	r3, [r3, #0]
    7032:	687a      	ldr	r2, [r7, #4]
    7034:	6812      	ldr	r2, [r2, #0]
    7036:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    7038:	f042 0208 	orr.w	r2, r2, #8
    703c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    703e:	687b      	ldr	r3, [r7, #4]
    7040:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7044:	2b02      	cmp	r3, #2
    7046:	d113      	bne.n	7070 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    7048:	687b      	ldr	r3, [r7, #4]
    704a:	681a      	ldr	r2, [r3, #0]
    704c:	687b      	ldr	r3, [r7, #4]
    704e:	681b      	ldr	r3, [r3, #0]
    7050:	6819      	ldr	r1, [r3, #0]
    7052:	f240 03ff 	movw	r3, #255	; 0xff
    7056:	f6cf 7300 	movt	r3, #65280	; 0xff00
    705a:	ea01 0303 	and.w	r3, r1, r3
    705e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    7062:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    7064:	687b      	ldr	r3, [r7, #4]
    7066:	681b      	ldr	r3, [r3, #0]
    7068:	687a      	ldr	r2, [r7, #4]
    706a:	6f92      	ldr	r2, [r2, #120]	; 0x78
    706c:	615a      	str	r2, [r3, #20]
    706e:	e00b      	b.n	7088 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    7070:	687b      	ldr	r3, [r7, #4]
    7072:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    7076:	2b01      	cmp	r3, #1
    7078:	d106      	bne.n	7088 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    707a:	687b      	ldr	r3, [r7, #4]
    707c:	f04f 0200 	mov.w	r2, #0
    7080:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    7082:	6878      	ldr	r0, [r7, #4]
    7084:	f7ff fe3c 	bl	6d00 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    7088:	687b      	ldr	r3, [r7, #4]
    708a:	681b      	ldr	r3, [r3, #0]
    708c:	f04f 0208 	mov.w	r2, #8
    7090:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    7092:	693b      	ldr	r3, [r7, #16]
    7094:	681b      	ldr	r3, [r3, #0]
    7096:	f003 0320 	and.w	r3, r3, #32
    709a:	2b00      	cmp	r3, #0
    709c:	d049      	beq.n	7132 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    709e:	6878      	ldr	r0, [r7, #4]
    70a0:	f7ff fe9e 	bl	6de0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    70a4:	687b      	ldr	r3, [r7, #4]
    70a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    70a8:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
    70aa:	687b      	ldr	r3, [r7, #4]
    70ac:	6a1b      	ldr	r3, [r3, #32]
    70ae:	2b00      	cmp	r3, #0
    70b0:	d01c      	beq.n	70ec <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    70b2:	687b      	ldr	r3, [r7, #4]
    70b4:	f04f 0200 	mov.w	r2, #0
    70b8:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    70ba:	687b      	ldr	r3, [r7, #4]
    70bc:	f04f 0200 	mov.w	r2, #0
    70c0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    70c2:	687b      	ldr	r3, [r7, #4]
    70c4:	f04f 0200 	mov.w	r2, #0
    70c8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    70ca:	687b      	ldr	r3, [r7, #4]
    70cc:	f04f 0200 	mov.w	r2, #0
    70d0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    70d2:	687b      	ldr	r3, [r7, #4]
    70d4:	681b      	ldr	r3, [r3, #0]
    70d6:	f04f 0210 	mov.w	r2, #16
    70da:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    70dc:	687b      	ldr	r3, [r7, #4]
    70de:	681b      	ldr	r3, [r3, #0]
    70e0:	687a      	ldr	r2, [r7, #4]
    70e2:	6812      	ldr	r2, [r2, #0]
    70e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    70e6:	f042 0210 	orr.w	r2, r2, #16
    70ea:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    70ec:	687b      	ldr	r3, [r7, #4]
    70ee:	f04f 0200 	mov.w	r2, #0
    70f2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    70f4:	687b      	ldr	r3, [r7, #4]
    70f6:	681b      	ldr	r3, [r3, #0]
    70f8:	687a      	ldr	r2, [r7, #4]
    70fa:	6812      	ldr	r2, [r2, #0]
    70fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    70fe:	f042 020c 	orr.w	r2, r2, #12
    7102:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    7104:	6878      	ldr	r0, [r7, #4]
    7106:	f7ff fdfb 	bl	6d00 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    710a:	687b      	ldr	r3, [r7, #4]
    710c:	f04f 0200 	mov.w	r2, #0
    7110:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    7112:	687b      	ldr	r3, [r7, #4]
    7114:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    7116:	2b00      	cmp	r3, #0
    7118:	d006      	beq.n	7128 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    711a:	687b      	ldr	r3, [r7, #4]
    711c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    711e:	687a      	ldr	r2, [r7, #4]
    7120:	6a92      	ldr	r2, [r2, #40]	; 0x28
    7122:	4610      	mov	r0, r2
    7124:	6979      	ldr	r1, [r7, #20]
    7126:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    7128:	687b      	ldr	r3, [r7, #4]
    712a:	681b      	ldr	r3, [r3, #0]
    712c:	f04f 0220 	mov.w	r2, #32
    7130:	60da      	str	r2, [r3, #12]
    }
}
    7132:	f107 0718 	add.w	r7, r7, #24
    7136:	46bd      	mov	sp, r7
    7138:	bd80      	pop	{r7, pc}
    713a:	bf00      	nop

0000713c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    713c:	4668      	mov	r0, sp
    713e:	f020 0107 	bic.w	r1, r0, #7
    7142:	468d      	mov	sp, r1
    7144:	b589      	push	{r0, r3, r7, lr}
    7146:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    7148:	f241 5058 	movw	r0, #5464	; 0x1558
    714c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7150:	f7ff fe9c 	bl	6e8c <mss_spi_isr>
}
    7154:	46bd      	mov	sp, r7
    7156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    715a:	4685      	mov	sp, r0
    715c:	4770      	bx	lr
    715e:	bf00      	nop

00007160 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    7160:	4668      	mov	r0, sp
    7162:	f020 0107 	bic.w	r1, r0, #7
    7166:	468d      	mov	sp, r1
    7168:	b589      	push	{r0, r3, r7, lr}
    716a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    716c:	f241 40d4 	movw	r0, #5332	; 0x14d4
    7170:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7174:	f7ff fe8a 	bl	6e8c <mss_spi_isr>
}
    7178:	46bd      	mov	sp, r7
    717a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    717e:	4685      	mov	sp, r0
    7180:	4770      	bx	lr
    7182:	bf00      	nop

00007184 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    7184:	b480      	push	{r7}
    7186:	b083      	sub	sp, #12
    7188:	af00      	add	r7, sp, #0
    718a:	4603      	mov	r3, r0
    718c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    718e:	f24e 1300 	movw	r3, #57600	; 0xe100
    7192:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7196:	f997 2007 	ldrsb.w	r2, [r7, #7]
    719a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    719e:	79f9      	ldrb	r1, [r7, #7]
    71a0:	f001 011f 	and.w	r1, r1, #31
    71a4:	f04f 0001 	mov.w	r0, #1
    71a8:	fa00 f101 	lsl.w	r1, r0, r1
    71ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    71b0:	f107 070c 	add.w	r7, r7, #12
    71b4:	46bd      	mov	sp, r7
    71b6:	bc80      	pop	{r7}
    71b8:	4770      	bx	lr
    71ba:	bf00      	nop

000071bc <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    71bc:	b480      	push	{r7}
    71be:	b083      	sub	sp, #12
    71c0:	af00      	add	r7, sp, #0
    71c2:	4603      	mov	r3, r0
    71c4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    71c6:	f24e 1300 	movw	r3, #57600	; 0xe100
    71ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    71ce:	f997 2007 	ldrsb.w	r2, [r7, #7]
    71d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    71d6:	79f9      	ldrb	r1, [r7, #7]
    71d8:	f001 011f 	and.w	r1, r1, #31
    71dc:	f04f 0001 	mov.w	r0, #1
    71e0:	fa00 f101 	lsl.w	r1, r0, r1
    71e4:	f102 0220 	add.w	r2, r2, #32
    71e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    71ec:	f107 070c 	add.w	r7, r7, #12
    71f0:	46bd      	mov	sp, r7
    71f2:	bc80      	pop	{r7}
    71f4:	4770      	bx	lr
    71f6:	bf00      	nop

000071f8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    71f8:	b480      	push	{r7}
    71fa:	b083      	sub	sp, #12
    71fc:	af00      	add	r7, sp, #0
    71fe:	4603      	mov	r3, r0
    7200:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7202:	f24e 1300 	movw	r3, #57600	; 0xe100
    7206:	f2ce 0300 	movt	r3, #57344	; 0xe000
    720a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    720e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7212:	79f9      	ldrb	r1, [r7, #7]
    7214:	f001 011f 	and.w	r1, r1, #31
    7218:	f04f 0001 	mov.w	r0, #1
    721c:	fa00 f101 	lsl.w	r1, r0, r1
    7220:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7228:	f107 070c 	add.w	r7, r7, #12
    722c:	46bd      	mov	sp, r7
    722e:	bc80      	pop	{r7}
    7230:	4770      	bx	lr
    7232:	bf00      	nop

00007234 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    7234:	b580      	push	{r7, lr}
    7236:	b082      	sub	sp, #8
    7238:	af00      	add	r7, sp, #0
    uint32_t inc;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    723a:	f248 0300 	movw	r3, #32768	; 0x8000
    723e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    7242:	f248 0200 	movw	r2, #32768	; 0x8000
    7246:	f2c4 0203 	movt	r2, #16387	; 0x4003
    724a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    724c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    7250:	649a      	str	r2, [r3, #72]	; 0x48
    SYSREG->SOFT_RST_CR |= (SYSREG_GPIO_7_0_SOFTRESET_MASK |
    7252:	f248 0300 	movw	r3, #32768	; 0x8000
    7256:	f2c4 0303 	movt	r3, #16387	; 0x4003
    725a:	f248 0200 	movw	r2, #32768	; 0x8000
    725e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    7262:	6c92      	ldr	r2, [r2, #72]	; 0x48
    7264:	f042 72f0 	orr.w	r2, r2, #31457280	; 0x1e00000
    7268:	649a      	str	r2, [r3, #72]	; 0x48
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    726a:	f04f 0300 	mov.w	r3, #0
    726e:	607b      	str	r3, [r7, #4]
    7270:	e017      	b.n	72a2 <MSS_GPIO_init+0x6e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
    7272:	687a      	ldr	r2, [r7, #4]
    7274:	f649 535c 	movw	r3, #40284	; 0x9d5c
    7278:	f2c0 0300 	movt	r3, #0
    727c:	5c9b      	ldrb	r3, [r3, r2]
    727e:	b25b      	sxtb	r3, r3
    7280:	4618      	mov	r0, r3
    7282:	f7ff ff9b 	bl	71bc <NVIC_DisableIRQ>
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    7286:	687a      	ldr	r2, [r7, #4]
    7288:	f649 535c 	movw	r3, #40284	; 0x9d5c
    728c:	f2c0 0300 	movt	r3, #0
    7290:	5c9b      	ldrb	r3, [r3, r2]
    7292:	b25b      	sxtb	r3, r3
    7294:	4618      	mov	r0, r3
    7296:	f7ff ffaf 	bl	71f8 <NVIC_ClearPendingIRQ>
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    729a:	687b      	ldr	r3, [r7, #4]
    729c:	f103 0301 	add.w	r3, r3, #1
    72a0:	607b      	str	r3, [r7, #4]
    72a2:	687b      	ldr	r3, [r7, #4]
    72a4:	2b1f      	cmp	r3, #31
    72a6:	d9e4      	bls.n	7272 <MSS_GPIO_init+0x3e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~(SYSREG_GPIO_7_0_SOFTRESET_MASK |
    72a8:	f248 0300 	movw	r3, #32768	; 0x8000
    72ac:	f2c4 0303 	movt	r3, #16387	; 0x4003
    72b0:	f248 0200 	movw	r2, #32768	; 0x8000
    72b4:	f2c4 0203 	movt	r2, #16387	; 0x4003
    72b8:	6c92      	ldr	r2, [r2, #72]	; 0x48
    72ba:	f022 72f0 	bic.w	r2, r2, #31457280	; 0x1e00000
    72be:	649a      	str	r2, [r3, #72]	; 0x48
                             SYSREG_GPIO_15_8_SOFTRESET_MASK |
                             SYSREG_GPIO_23_16_SOFTRESET_MASK |
                             SYSREG_GPIO_31_24_SOFTRESET_MASK);
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    72c0:	f248 0300 	movw	r3, #32768	; 0x8000
    72c4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    72c8:	f248 0200 	movw	r2, #32768	; 0x8000
    72cc:	f2c4 0203 	movt	r2, #16387	; 0x4003
    72d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    72d2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    72d6:	649a      	str	r2, [r3, #72]	; 0x48
}
    72d8:	f107 0708 	add.w	r7, r7, #8
    72dc:	46bd      	mov	sp, r7
    72de:	bd80      	pop	{r7, pc}

000072e0 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    72e0:	b480      	push	{r7}
    72e2:	b085      	sub	sp, #20
    72e4:	af00      	add	r7, sp, #0
    72e6:	4603      	mov	r3, r0
    72e8:	6039      	str	r1, [r7, #0]
    72ea:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    72ec:	79fb      	ldrb	r3, [r7, #7]
    72ee:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    72f0:	68fb      	ldr	r3, [r7, #12]
    72f2:	2b1f      	cmp	r3, #31
    72f4:	d900      	bls.n	72f8 <MSS_GPIO_config+0x18>
    72f6:	be00      	bkpt	0x0000

    if(gpio_idx < NB_OF_GPIO)
    72f8:	68fb      	ldr	r3, [r7, #12]
    72fa:	2b1f      	cmp	r3, #31
    72fc:	d808      	bhi.n	7310 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    72fe:	68fa      	ldr	r2, [r7, #12]
    7300:	f649 43dc 	movw	r3, #40156	; 0x9cdc
    7304:	f2c0 0300 	movt	r3, #0
    7308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    730c:	683a      	ldr	r2, [r7, #0]
    730e:	601a      	str	r2, [r3, #0]
    }
}
    7310:	f107 0714 	add.w	r7, r7, #20
    7314:	46bd      	mov	sp, r7
    7316:	bc80      	pop	{r7}
    7318:	4770      	bx	lr
    731a:	bf00      	nop

0000731c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t port_id,
    uint8_t value
)
{
    731c:	b480      	push	{r7}
    731e:	b085      	sub	sp, #20
    7320:	af00      	add	r7, sp, #0
    7322:	4602      	mov	r2, r0
    7324:	460b      	mov	r3, r1
    7326:	71fa      	strb	r2, [r7, #7]
    7328:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_setting;
    uint32_t gpio_idx = (uint32_t)port_id;
    732a:	79fb      	ldrb	r3, [r7, #7]
    732c:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    732e:	68fb      	ldr	r3, [r7, #12]
    7330:	2b1f      	cmp	r3, #31
    7332:	d900      	bls.n	7336 <MSS_GPIO_set_output+0x1a>
    7334:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    7336:	68fb      	ldr	r3, [r7, #12]
    7338:	2b1f      	cmp	r3, #31
    733a:	d822      	bhi.n	7382 <MSS_GPIO_set_output+0x66>
    {
        gpio_setting = GPIO->GPIO_OUT;
    733c:	f243 0300 	movw	r3, #12288	; 0x3000
    7340:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    7348:	60bb      	str	r3, [r7, #8]
        gpio_setting &= ~((uint32_t)0x01u << gpio_idx);
    734a:	68fb      	ldr	r3, [r7, #12]
    734c:	f04f 0201 	mov.w	r2, #1
    7350:	fa02 f303 	lsl.w	r3, r2, r3
    7354:	ea6f 0303 	mvn.w	r3, r3
    7358:	68ba      	ldr	r2, [r7, #8]
    735a:	ea02 0303 	and.w	r3, r2, r3
    735e:	60bb      	str	r3, [r7, #8]
        gpio_setting |= ((uint32_t)value & 0x01u) << gpio_idx;
    7360:	79bb      	ldrb	r3, [r7, #6]
    7362:	f003 0201 	and.w	r2, r3, #1
    7366:	68fb      	ldr	r3, [r7, #12]
    7368:	fa02 f303 	lsl.w	r3, r2, r3
    736c:	68ba      	ldr	r2, [r7, #8]
    736e:	ea42 0303 	orr.w	r3, r2, r3
    7372:	60bb      	str	r3, [r7, #8]
        GPIO->GPIO_OUT = gpio_setting;
    7374:	f243 0300 	movw	r3, #12288	; 0x3000
    7378:	f2c4 0301 	movt	r3, #16385	; 0x4001
    737c:	68ba      	ldr	r2, [r7, #8]
    737e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }
}
    7382:	f107 0714 	add.w	r7, r7, #20
    7386:	46bd      	mov	sp, r7
    7388:	bc80      	pop	{r7}
    738a:	4770      	bx	lr

0000738c <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    738c:	b580      	push	{r7, lr}
    738e:	b084      	sub	sp, #16
    7390:	af00      	add	r7, sp, #0
    7392:	4603      	mov	r3, r0
    7394:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    7396:	79fb      	ldrb	r3, [r7, #7]
    7398:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    739a:	68fb      	ldr	r3, [r7, #12]
    739c:	2b1f      	cmp	r3, #31
    739e:	d900      	bls.n	73a2 <MSS_GPIO_enable_irq+0x16>
    73a0:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    73a2:	68fb      	ldr	r3, [r7, #12]
    73a4:	2b1f      	cmp	r3, #31
    73a6:	d81d      	bhi.n	73e4 <MSS_GPIO_enable_irq+0x58>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    73a8:	68fa      	ldr	r2, [r7, #12]
    73aa:	f649 43dc 	movw	r3, #40156	; 0x9cdc
    73ae:	f2c0 0300 	movt	r3, #0
    73b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    73b6:	681b      	ldr	r3, [r3, #0]
    73b8:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    73ba:	68fa      	ldr	r2, [r7, #12]
    73bc:	f649 43dc 	movw	r3, #40156	; 0x9cdc
    73c0:	f2c0 0300 	movt	r3, #0
    73c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    73c8:	68ba      	ldr	r2, [r7, #8]
    73ca:	f042 0208 	orr.w	r2, r2, #8
    73ce:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ(g_gpio_irqn_lut[gpio_idx]);
    73d0:	68fa      	ldr	r2, [r7, #12]
    73d2:	f649 535c 	movw	r3, #40284	; 0x9d5c
    73d6:	f2c0 0300 	movt	r3, #0
    73da:	5c9b      	ldrb	r3, [r3, r2]
    73dc:	b25b      	sxtb	r3, r3
    73de:	4618      	mov	r0, r3
    73e0:	f7ff fed0 	bl	7184 <NVIC_EnableIRQ>
    }
}
    73e4:	f107 0710 	add.w	r7, r7, #16
    73e8:	46bd      	mov	sp, r7
    73ea:	bd80      	pop	{r7, pc}

000073ec <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    73ec:	b480      	push	{r7}
    73ee:	b085      	sub	sp, #20
    73f0:	af00      	add	r7, sp, #0
    73f2:	4603      	mov	r3, r0
    73f4:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    73f6:	79fb      	ldrb	r3, [r7, #7]
    73f8:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    73fa:	68fb      	ldr	r3, [r7, #12]
    73fc:	2b1f      	cmp	r3, #31
    73fe:	d900      	bls.n	7402 <MSS_GPIO_clear_irq+0x16>
    7400:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    7402:	68fb      	ldr	r3, [r7, #12]
    7404:	2b1f      	cmp	r3, #31
    7406:	d80a      	bhi.n	741e <MSS_GPIO_clear_irq+0x32>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    7408:	f243 0300 	movw	r3, #12288	; 0x3000
    740c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7410:	68fa      	ldr	r2, [r7, #12]
    7412:	f04f 0101 	mov.w	r1, #1
    7416:	fa01 f202 	lsl.w	r2, r1, r2
    741a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
    __ASM volatile ("dsb");
    741e:	f3bf 8f4f 	dsb	sy

}
    7422:	f107 0714 	add.w	r7, r7, #20
    7426:	46bd      	mov	sp, r7
    7428:	bc80      	pop	{r7}
    742a:	4770      	bx	lr

0000742c <TMR_init>:
    addr_t address,
    uint8_t mode,
    uint32_t prescale,
    uint32_t load_value
)
{
    742c:	b580      	push	{r7, lr}
    742e:	b084      	sub	sp, #16
    7430:	af00      	add	r7, sp, #0
    7432:	60f8      	str	r0, [r7, #12]
    7434:	60b9      	str	r1, [r7, #8]
    7436:	603b      	str	r3, [r7, #0]
    7438:	4613      	mov	r3, r2
    743a:	71fb      	strb	r3, [r7, #7]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    743c:	f240 3394 	movw	r3, #916	; 0x394
    7440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7444:	681b      	ldr	r3, [r3, #0]
    7446:	68fa      	ldr	r2, [r7, #12]
    7448:	429a      	cmp	r2, r3
    744a:	d100      	bne.n	744e <TMR_init+0x22>
    744c:	be00      	bkpt	0x0000
    HAL_ASSERT( prescale <= PRESCALER_DIV_1024 )
    744e:	683b      	ldr	r3, [r7, #0]
    7450:	2b09      	cmp	r3, #9
    7452:	d900      	bls.n	7456 <TMR_init+0x2a>
    7454:	be00      	bkpt	0x0000
    HAL_ASSERT( load_value != 0 )
    7456:	69bb      	ldr	r3, [r7, #24]
    7458:	2b00      	cmp	r3, #0
    745a:	d100      	bne.n	745e <TMR_init+0x32>
    745c:	be00      	bkpt	0x0000
    
    this_timer->base_address = address;
    745e:	68fb      	ldr	r3, [r7, #12]
    7460:	68ba      	ldr	r2, [r7, #8]
    7462:	601a      	str	r2, [r3, #0]

    /* Disable interrupts. */
    HAL_set_32bit_reg_field( address, InterruptEnable,0 );
    7464:	68bb      	ldr	r3, [r7, #8]
    7466:	f103 0308 	add.w	r3, r3, #8
    746a:	4618      	mov	r0, r3
    746c:	f04f 0101 	mov.w	r1, #1
    7470:	f04f 0202 	mov.w	r2, #2
    7474:	f04f 0300 	mov.w	r3, #0
    7478:	f7fd fcc2 	bl	4e00 <HW_set_32bit_reg_field>

    /* Disable timer. */
    HAL_set_32bit_reg_field( address, TimerEnable, 0 );
    747c:	68bb      	ldr	r3, [r7, #8]
    747e:	f103 0308 	add.w	r3, r3, #8
    7482:	4618      	mov	r0, r3
    7484:	f04f 0100 	mov.w	r1, #0
    7488:	f04f 0201 	mov.w	r2, #1
    748c:	f04f 0300 	mov.w	r3, #0
    7490:	f7fd fcb6 	bl	4e00 <HW_set_32bit_reg_field>

    /* Clear pending interrupt. */
    HAL_set_32bit_reg( address, TimerIntClr, 1 );
    7494:	68bb      	ldr	r3, [r7, #8]
    7496:	f103 0310 	add.w	r3, r3, #16
    749a:	4618      	mov	r0, r3
    749c:	f04f 0101 	mov.w	r1, #1
    74a0:	f7fd fcaa 	bl	4df8 <HW_set_32bit_reg>

    /* Configure prescaler and load value. */    
    HAL_set_32bit_reg( address, TimerPrescale, prescale );
    74a4:	68bb      	ldr	r3, [r7, #8]
    74a6:	f103 030c 	add.w	r3, r3, #12
    74aa:	4618      	mov	r0, r3
    74ac:	6839      	ldr	r1, [r7, #0]
    74ae:	f7fd fca3 	bl	4df8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( address, TimerLoad, load_value );
    74b2:	68b8      	ldr	r0, [r7, #8]
    74b4:	69b9      	ldr	r1, [r7, #24]
    74b6:	f7fd fc9f 	bl	4df8 <HW_set_32bit_reg>

    /* Set the interrupt mode. */
    if ( mode == TMR_CONTINUOUS_MODE )
    74ba:	79fb      	ldrb	r3, [r7, #7]
    74bc:	2b00      	cmp	r3, #0
    74be:	d10c      	bne.n	74da <TMR_init+0xae>
    {
        HAL_set_32bit_reg_field( address, TimerMode, 0 );
    74c0:	68bb      	ldr	r3, [r7, #8]
    74c2:	f103 0308 	add.w	r3, r3, #8
    74c6:	4618      	mov	r0, r3
    74c8:	f04f 0102 	mov.w	r1, #2
    74cc:	f04f 0204 	mov.w	r2, #4
    74d0:	f04f 0300 	mov.w	r3, #0
    74d4:	f7fd fc94 	bl	4e00 <HW_set_32bit_reg_field>
    74d8:	e00b      	b.n	74f2 <TMR_init+0xc6>
    }
    else
    {
        /* TMR_ONE_SHOT_MODE */
        HAL_set_32bit_reg_field( address, TimerMode, 1 );
    74da:	68bb      	ldr	r3, [r7, #8]
    74dc:	f103 0308 	add.w	r3, r3, #8
    74e0:	4618      	mov	r0, r3
    74e2:	f04f 0102 	mov.w	r1, #2
    74e6:	f04f 0204 	mov.w	r2, #4
    74ea:	f04f 0301 	mov.w	r3, #1
    74ee:	f7fd fc87 	bl	4e00 <HW_set_32bit_reg_field>
    }
}
    74f2:	f107 0710 	add.w	r7, r7, #16
    74f6:	46bd      	mov	sp, r7
    74f8:	bd80      	pop	{r7, pc}
    74fa:	bf00      	nop

000074fc <TMR_start>:
void
TMR_start
(
    timer_instance_t * this_timer
)
{
    74fc:	b580      	push	{r7, lr}
    74fe:	b082      	sub	sp, #8
    7500:	af00      	add	r7, sp, #0
    7502:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    7504:	f240 3394 	movw	r3, #916	; 0x394
    7508:	f2c2 0300 	movt	r3, #8192	; 0x2000
    750c:	681b      	ldr	r3, [r3, #0]
    750e:	687a      	ldr	r2, [r7, #4]
    7510:	429a      	cmp	r2, r3
    7512:	d100      	bne.n	7516 <TMR_start+0x1a>
    7514:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 1 );
    7516:	687b      	ldr	r3, [r7, #4]
    7518:	681b      	ldr	r3, [r3, #0]
    751a:	f103 0308 	add.w	r3, r3, #8
    751e:	4618      	mov	r0, r3
    7520:	f04f 0100 	mov.w	r1, #0
    7524:	f04f 0201 	mov.w	r2, #1
    7528:	f04f 0301 	mov.w	r3, #1
    752c:	f7fd fc68 	bl	4e00 <HW_set_32bit_reg_field>
}
    7530:	f107 0708 	add.w	r7, r7, #8
    7534:	46bd      	mov	sp, r7
    7536:	bd80      	pop	{r7, pc}

00007538 <TMR_enable_int>:
void
TMR_enable_int
(
    timer_instance_t * this_timer
)
{
    7538:	b580      	push	{r7, lr}
    753a:	b082      	sub	sp, #8
    753c:	af00      	add	r7, sp, #0
    753e:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    7540:	f240 3394 	movw	r3, #916	; 0x394
    7544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7548:	681b      	ldr	r3, [r3, #0]
    754a:	687a      	ldr	r2, [r7, #4]
    754c:	429a      	cmp	r2, r3
    754e:	d100      	bne.n	7552 <TMR_enable_int+0x1a>
    7550:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, InterruptEnable, 1 );
    7552:	687b      	ldr	r3, [r7, #4]
    7554:	681b      	ldr	r3, [r3, #0]
    7556:	f103 0308 	add.w	r3, r3, #8
    755a:	4618      	mov	r0, r3
    755c:	f04f 0101 	mov.w	r1, #1
    7560:	f04f 0202 	mov.w	r2, #2
    7564:	f04f 0301 	mov.w	r3, #1
    7568:	f7fd fc4a 	bl	4e00 <HW_set_32bit_reg_field>
}
    756c:	f107 0708 	add.w	r7, r7, #8
    7570:	46bd      	mov	sp, r7
    7572:	bd80      	pop	{r7, pc}

00007574 <TMR_clear_int>:
void
TMR_clear_int
(
    timer_instance_t * this_timer
)
{
    7574:	b580      	push	{r7, lr}
    7576:	b082      	sub	sp, #8
    7578:	af00      	add	r7, sp, #0
    757a:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    757c:	f240 3394 	movw	r3, #916	; 0x394
    7580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7584:	681b      	ldr	r3, [r3, #0]
    7586:	687a      	ldr	r2, [r7, #4]
    7588:	429a      	cmp	r2, r3
    758a:	d100      	bne.n	758e <TMR_clear_int+0x1a>
    758c:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg( this_timer->base_address, TimerIntClr, 0x01 );
    758e:	687b      	ldr	r3, [r7, #4]
    7590:	681b      	ldr	r3, [r3, #0]
    7592:	f103 0310 	add.w	r3, r3, #16
    7596:	4618      	mov	r0, r3
    7598:	f04f 0101 	mov.w	r1, #1
    759c:	f7fd fc2c 	bl	4df8 <HW_set_32bit_reg>
}
    75a0:	f107 0708 	add.w	r7, r7, #8
    75a4:	46bd      	mov	sp, r7
    75a6:	bd80      	pop	{r7, pc}

000075a8 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    75a8:	b580      	push	{r7, lr}
    75aa:	b084      	sub	sp, #16
    75ac:	af00      	add	r7, sp, #0
    75ae:	60f8      	str	r0, [r7, #12]
    75b0:	60b9      	str	r1, [r7, #8]
    75b2:	4613      	mov	r3, r2
    75b4:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    75b6:	68fb      	ldr	r3, [r7, #12]
    75b8:	2b00      	cmp	r3, #0
    75ba:	d100      	bne.n	75be <SPI_init+0x16>
    75bc:	be00      	bkpt	0x0000
    HAL_ASSERT( NULL_ADDR != base_addr );
    75be:	68bb      	ldr	r3, [r7, #8]
    75c0:	2b00      	cmp	r3, #0
    75c2:	d100      	bne.n	75c6 <SPI_init+0x1e>
    75c4:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    75c6:	88fb      	ldrh	r3, [r7, #6]
    75c8:	2b20      	cmp	r3, #32
    75ca:	d900      	bls.n	75ce <SPI_init+0x26>
    75cc:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    75ce:	88fb      	ldrh	r3, [r7, #6]
    75d0:	2b00      	cmp	r3, #0
    75d2:	d100      	bne.n	75d6 <SPI_init+0x2e>
    75d4:	be00      	bkpt	0x0000

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    75d6:	68fb      	ldr	r3, [r7, #12]
    75d8:	2b00      	cmp	r3, #0
    75da:	d052      	beq.n	7682 <SPI_init+0xda>
    75dc:	68bb      	ldr	r3, [r7, #8]
    75de:	2b00      	cmp	r3, #0
    75e0:	d04f      	beq.n	7682 <SPI_init+0xda>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    75e2:	68f8      	ldr	r0, [r7, #12]
    75e4:	f04f 0100 	mov.w	r1, #0
    75e8:	f04f 0248 	mov.w	r2, #72	; 0x48
    75ec:	f002 faf4 	bl	9bd8 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    75f0:	68fb      	ldr	r3, [r7, #12]
    75f2:	68ba      	ldr	r2, [r7, #8]
    75f4:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    75f6:	88fb      	ldrh	r3, [r7, #6]
    75f8:	2b20      	cmp	r3, #32
    75fa:	d807      	bhi.n	760c <SPI_init+0x64>
    75fc:	88fb      	ldrh	r3, [r7, #6]
    75fe:	2b00      	cmp	r3, #0
    7600:	d004      	beq.n	760c <SPI_init+0x64>
        {
            this_spi->fifo_depth = fifo_depth;
    7602:	68fb      	ldr	r3, [r7, #12]
    7604:	88fa      	ldrh	r2, [r7, #6]
    7606:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    760a:	e004      	b.n	7616 <SPI_init+0x6e>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    760c:	68fb      	ldr	r3, [r7, #12]
    760e:	f04f 0201 	mov.w	r2, #1
    7612:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    7616:	68fb      	ldr	r3, [r7, #12]
    7618:	681b      	ldr	r3, [r3, #0]
    761a:	4618      	mov	r0, r3
    761c:	f04f 0100 	mov.w	r1, #0
    7620:	f04f 0201 	mov.w	r2, #1
    7624:	f04f 0300 	mov.w	r3, #0
    7628:	f7fd fc1a 	bl	4e60 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    762c:	68fb      	ldr	r3, [r7, #12]
    762e:	681b      	ldr	r3, [r3, #0]
    7630:	f103 0324 	add.w	r3, r3, #36	; 0x24
    7634:	4618      	mov	r0, r3
    7636:	f04f 0100 	mov.w	r1, #0
    763a:	f7fd fc0d 	bl	4e58 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    763e:	68fb      	ldr	r3, [r7, #12]
    7640:	681b      	ldr	r3, [r3, #0]
    7642:	f103 031c 	add.w	r3, r3, #28
    7646:	4618      	mov	r0, r3
    7648:	f04f 0103 	mov.w	r1, #3
    764c:	f7fd fc04 	bl	4e58 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    7650:	68fb      	ldr	r3, [r7, #12]
    7652:	681b      	ldr	r3, [r3, #0]
    7654:	f103 0304 	add.w	r3, r3, #4
    7658:	4618      	mov	r0, r3
    765a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    765e:	f7fd fbfb 	bl	4e58 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    7662:	68fb      	ldr	r3, [r7, #12]
    7664:	681b      	ldr	r3, [r3, #0]
    7666:	f103 0318 	add.w	r3, r3, #24
    766a:	4618      	mov	r0, r3
    766c:	f04f 0100 	mov.w	r1, #0
    7670:	f7fd fbf2 	bl	4e58 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    7674:	68fb      	ldr	r3, [r7, #12]
    7676:	681b      	ldr	r3, [r3, #0]
    7678:	4618      	mov	r0, r3
    767a:	f04f 0103 	mov.w	r1, #3
    767e:	f7fd fbeb 	bl	4e58 <HW_set_8bit_reg>
    }
}
    7682:	f107 0710 	add.w	r7, r7, #16
    7686:	46bd      	mov	sp, r7
    7688:	bd80      	pop	{r7, pc}
    768a:	bf00      	nop

0000768c <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    768c:	b580      	push	{r7, lr}
    768e:	b082      	sub	sp, #8
    7690:	af00      	add	r7, sp, #0
    7692:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    7694:	687b      	ldr	r3, [r7, #4]
    7696:	2b00      	cmp	r3, #0
    7698:	d100      	bne.n	769c <SPI_configure_master_mode+0x10>
    769a:	be00      	bkpt	0x0000
    
    if( NULL_INSTANCE != this_spi )
    769c:	687b      	ldr	r3, [r7, #4]
    769e:	2b00      	cmp	r3, #0
    76a0:	d031      	beq.n	7706 <SPI_configure_master_mode+0x7a>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    76a2:	687b      	ldr	r3, [r7, #4]
    76a4:	681b      	ldr	r3, [r3, #0]
    76a6:	4618      	mov	r0, r3
    76a8:	f04f 0100 	mov.w	r1, #0
    76ac:	f04f 0201 	mov.w	r2, #1
    76b0:	f04f 0300 	mov.w	r3, #0
    76b4:	f7fd fbd4 	bl	4e60 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    76b8:	687b      	ldr	r3, [r7, #4]
    76ba:	f04f 0200 	mov.w	r2, #0
    76be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    76c2:	687b      	ldr	r3, [r7, #4]
    76c4:	681b      	ldr	r3, [r3, #0]
    76c6:	f103 031c 	add.w	r3, r3, #28
    76ca:	4618      	mov	r0, r3
    76cc:	f04f 0103 	mov.w	r1, #3
    76d0:	f7fd fbc2 	bl	4e58 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    76d4:	687b      	ldr	r3, [r7, #4]
    76d6:	681b      	ldr	r3, [r3, #0]
    76d8:	f103 0304 	add.w	r3, r3, #4
    76dc:	4618      	mov	r0, r3
    76de:	f04f 01ff 	mov.w	r1, #255	; 0xff
    76e2:	f7fd fbb9 	bl	4e58 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    76e6:	687b      	ldr	r3, [r7, #4]
    76e8:	681b      	ldr	r3, [r3, #0]
    76ea:	f103 0318 	add.w	r3, r3, #24
    76ee:	4618      	mov	r0, r3
    76f0:	f04f 0100 	mov.w	r1, #0
    76f4:	f7fd fbb0 	bl	4e58 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    76f8:	687b      	ldr	r3, [r7, #4]
    76fa:	681b      	ldr	r3, [r3, #0]
    76fc:	4618      	mov	r0, r3
    76fe:	f04f 0103 	mov.w	r1, #3
    7702:	f7fd fba9 	bl	4e58 <HW_set_8bit_reg>
    }
}
    7706:	f107 0708 	add.w	r7, r7, #8
    770a:	46bd      	mov	sp, r7
    770c:	bd80      	pop	{r7, pc}
    770e:	bf00      	nop

00007710 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    7710:	b580      	push	{r7, lr}
    7712:	b084      	sub	sp, #16
    7714:	af00      	add	r7, sp, #0
    7716:	6078      	str	r0, [r7, #4]
    7718:	460b      	mov	r3, r1
    771a:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    771c:	f04f 0300 	mov.w	r3, #0
    7720:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    7722:	687b      	ldr	r3, [r7, #4]
    7724:	2b00      	cmp	r3, #0
    7726:	d100      	bne.n	772a <SPI_set_slave_select+0x1a>
    7728:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    772a:	78fb      	ldrb	r3, [r7, #3]
    772c:	2b07      	cmp	r3, #7
    772e:	d900      	bls.n	7732 <SPI_set_slave_select+0x22>
    7730:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    7732:	687b      	ldr	r3, [r7, #4]
    7734:	2b00      	cmp	r3, #0
    7736:	d03a      	beq.n	77ae <SPI_set_slave_select+0x9e>
    7738:	78fb      	ldrb	r3, [r7, #3]
    773a:	2b07      	cmp	r3, #7
    773c:	d837      	bhi.n	77ae <SPI_set_slave_select+0x9e>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    773e:	687b      	ldr	r3, [r7, #4]
    7740:	681b      	ldr	r3, [r3, #0]
    7742:	4618      	mov	r0, r3
    7744:	f04f 0101 	mov.w	r1, #1
    7748:	f04f 0202 	mov.w	r2, #2
    774c:	f7fd fb96 	bl	4e7c <HW_get_8bit_reg_field>
    7750:	4603      	mov	r3, r0
    7752:	2b00      	cmp	r3, #0
    7754:	d02b      	beq.n	77ae <SPI_set_slave_select+0x9e>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    7756:	687b      	ldr	r3, [r7, #4]
    7758:	681b      	ldr	r3, [r3, #0]
    775a:	f103 0320 	add.w	r3, r3, #32
    775e:	4618      	mov	r0, r3
    7760:	f04f 0104 	mov.w	r1, #4
    7764:	f04f 0210 	mov.w	r2, #16
    7768:	f7fd fb88 	bl	4e7c <HW_get_8bit_reg_field>
    776c:	4603      	mov	r3, r0
    776e:	2b01      	cmp	r3, #1
    7770:	d102      	bne.n	7778 <SPI_set_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    7772:	6878      	ldr	r0, [r7, #4]
    7774:	f000 fa76 	bl	7c64 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    7778:	687b      	ldr	r3, [r7, #4]
    777a:	681b      	ldr	r3, [r3, #0]
    777c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    7780:	4618      	mov	r0, r3
    7782:	f7fd fb6b 	bl	4e5c <HW_get_8bit_reg>
    7786:	4603      	mov	r3, r0
    7788:	461a      	mov	r2, r3
    778a:	78fb      	ldrb	r3, [r7, #3]
    778c:	f04f 0101 	mov.w	r1, #1
    7790:	fa01 f303 	lsl.w	r3, r1, r3
    7794:	b2db      	uxtb	r3, r3
    7796:	ea42 0303 	orr.w	r3, r2, r3
    779a:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    779c:	687b      	ldr	r3, [r7, #4]
    779e:	681b      	ldr	r3, [r3, #0]
    77a0:	f103 0224 	add.w	r2, r3, #36	; 0x24
    77a4:	7bfb      	ldrb	r3, [r7, #15]
    77a6:	4610      	mov	r0, r2
    77a8:	4619      	mov	r1, r3
    77aa:	f7fd fb55 	bl	4e58 <HW_set_8bit_reg>
        }
    }
}
    77ae:	f107 0710 	add.w	r7, r7, #16
    77b2:	46bd      	mov	sp, r7
    77b4:	bd80      	pop	{r7, pc}
    77b6:	bf00      	nop

000077b8 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    77b8:	b580      	push	{r7, lr}
    77ba:	b084      	sub	sp, #16
    77bc:	af00      	add	r7, sp, #0
    77be:	6078      	str	r0, [r7, #4]
    77c0:	460b      	mov	r3, r1
    77c2:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    77c4:	f04f 0300 	mov.w	r3, #0
    77c8:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    77ca:	687b      	ldr	r3, [r7, #4]
    77cc:	2b00      	cmp	r3, #0
    77ce:	d100      	bne.n	77d2 <SPI_clear_slave_select+0x1a>
    77d0:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    77d2:	78fb      	ldrb	r3, [r7, #3]
    77d4:	2b07      	cmp	r3, #7
    77d6:	d900      	bls.n	77da <SPI_clear_slave_select+0x22>
    77d8:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    77da:	687b      	ldr	r3, [r7, #4]
    77dc:	2b00      	cmp	r3, #0
    77de:	d03d      	beq.n	785c <SPI_clear_slave_select+0xa4>
    77e0:	78fb      	ldrb	r3, [r7, #3]
    77e2:	2b07      	cmp	r3, #7
    77e4:	d83a      	bhi.n	785c <SPI_clear_slave_select+0xa4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    77e6:	687b      	ldr	r3, [r7, #4]
    77e8:	681b      	ldr	r3, [r3, #0]
    77ea:	4618      	mov	r0, r3
    77ec:	f04f 0101 	mov.w	r1, #1
    77f0:	f04f 0202 	mov.w	r2, #2
    77f4:	f7fd fb42 	bl	4e7c <HW_get_8bit_reg_field>
    77f8:	4603      	mov	r3, r0
    77fa:	2b00      	cmp	r3, #0
    77fc:	d02e      	beq.n	785c <SPI_clear_slave_select+0xa4>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    77fe:	687b      	ldr	r3, [r7, #4]
    7800:	681b      	ldr	r3, [r3, #0]
    7802:	f103 0320 	add.w	r3, r3, #32
    7806:	4618      	mov	r0, r3
    7808:	f04f 0104 	mov.w	r1, #4
    780c:	f04f 0210 	mov.w	r2, #16
    7810:	f7fd fb34 	bl	4e7c <HW_get_8bit_reg_field>
    7814:	4603      	mov	r3, r0
    7816:	2b01      	cmp	r3, #1
    7818:	d102      	bne.n	7820 <SPI_clear_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    781a:	6878      	ldr	r0, [r7, #4]
    781c:	f000 fa22 	bl	7c64 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    7820:	687b      	ldr	r3, [r7, #4]
    7822:	681b      	ldr	r3, [r3, #0]
    7824:	f103 0324 	add.w	r3, r3, #36	; 0x24
    7828:	4618      	mov	r0, r3
    782a:	f7fd fb17 	bl	4e5c <HW_get_8bit_reg>
    782e:	4603      	mov	r3, r0
    7830:	461a      	mov	r2, r3
    7832:	78fb      	ldrb	r3, [r7, #3]
    7834:	f04f 0101 	mov.w	r1, #1
    7838:	fa01 f303 	lsl.w	r3, r1, r3
    783c:	b2db      	uxtb	r3, r3
    783e:	ea6f 0303 	mvn.w	r3, r3
    7842:	b2db      	uxtb	r3, r3
    7844:	ea02 0303 	and.w	r3, r2, r3
    7848:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    784a:	687b      	ldr	r3, [r7, #4]
    784c:	681b      	ldr	r3, [r3, #0]
    784e:	f103 0224 	add.w	r2, r3, #36	; 0x24
    7852:	7bfb      	ldrb	r3, [r7, #15]
    7854:	4610      	mov	r0, r2
    7856:	4619      	mov	r1, r3
    7858:	f7fd fafe 	bl	4e58 <HW_set_8bit_reg>
        }
    }
}
    785c:	f107 0710 	add.w	r7, r7, #16
    7860:	46bd      	mov	sp, r7
    7862:	bd80      	pop	{r7, pc}

00007864 <SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rx_buffer,
    uint16_t rx_byte_size
)
{
    7864:	b590      	push	{r4, r7, lr}
    7866:	b089      	sub	sp, #36	; 0x24
    7868:	af00      	add	r7, sp, #0
    786a:	60f8      	str	r0, [r7, #12]
    786c:	60b9      	str	r1, [r7, #8]
    786e:	603b      	str	r3, [r7, #0]
    7870:	4613      	mov	r3, r2
    7872:	80fb      	strh	r3, [r7, #6]
    uint32_t transfer_size = 0U;   /* Total number of bytes to  transfer. */
    7874:	f04f 0300 	mov.w	r3, #0
    7878:	617b      	str	r3, [r7, #20]
    uint16_t transfer_idx = 0U;    /* Number of bytes transferred so far */
    787a:	f04f 0300 	mov.w	r3, #0
    787e:	833b      	strh	r3, [r7, #24]
    uint16_t tx_idx = 0u;          /* Number of valid data bytes sent */
    7880:	f04f 0300 	mov.w	r3, #0
    7884:	837b      	strh	r3, [r7, #26]
    uint16_t rx_idx = 0u;          /* Number of valid response bytes received */
    7886:	f04f 0300 	mov.w	r3, #0
    788a:	83bb      	strh	r3, [r7, #28]
    uint16_t transit = 0U;         /* Number of bytes "in flight" to avoid FIFO errors */
    788c:	f04f 0300 	mov.w	r3, #0
    7890:	83fb      	strh	r3, [r7, #30]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    7892:	68fb      	ldr	r3, [r7, #12]
    7894:	2b00      	cmp	r3, #0
    7896:	d100      	bne.n	789a <SPI_transfer_block+0x36>
    7898:	be00      	bkpt	0x0000

    if( NULL_INSTANCE != this_spi )
    789a:	68fb      	ldr	r3, [r7, #12]
    789c:	2b00      	cmp	r3, #0
    789e:	f000 81dd 	beq.w	7c5c <SPI_transfer_block+0x3f8>
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    78a2:	68fb      	ldr	r3, [r7, #12]
    78a4:	681b      	ldr	r3, [r3, #0]
    78a6:	4618      	mov	r0, r3
    78a8:	f04f 0101 	mov.w	r1, #1
    78ac:	f04f 0202 	mov.w	r2, #2
    78b0:	f7fd fae4 	bl	4e7c <HW_get_8bit_reg_field>
    78b4:	4603      	mov	r3, r0
    78b6:	2b00      	cmp	r3, #0
    78b8:	f000 81d0 	beq.w	7c5c <SPI_transfer_block+0x3f8>
            /* Check for empty transfer as well */
            ( 0u != ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) ) )
    78bc:	88fa      	ldrh	r2, [r7, #6]
    78be:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    78c0:	4413      	add	r3, r2
    HAL_ASSERT( NULL_INSTANCE != this_spi );

    if( NULL_INSTANCE != this_spi )
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    78c2:	2b00      	cmp	r3, #0
    78c4:	f000 81ca 	beq.w	7c5c <SPI_transfer_block+0x3f8>
            /*
             * tansfer_size is one less than the real amount as we have to write
             * the last frame separately to trigger the slave deselect in case
             * the SPS option is in place.
             */
            transfer_size = ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) - 1u;
    78c8:	88fa      	ldrh	r2, [r7, #6]
    78ca:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    78cc:	4413      	add	r3, r2
    78ce:	f103 33ff 	add.w	r3, r3, #4294967295
    78d2:	617b      	str	r3, [r7, #20]
            /* Flush the receive and transmit FIFOs */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, (uint32_t)(CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK ));
    78d4:	68fb      	ldr	r3, [r7, #12]
    78d6:	681b      	ldr	r3, [r3, #0]
    78d8:	f103 031c 	add.w	r3, r3, #28
    78dc:	4618      	mov	r0, r3
    78de:	f04f 0103 	mov.w	r1, #3
    78e2:	f7fd fab9 	bl	4e58 <HW_set_8bit_reg>

            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    78e6:	68fb      	ldr	r3, [r7, #12]
    78e8:	681b      	ldr	r3, [r3, #0]
    78ea:	f103 0320 	add.w	r3, r3, #32
    78ee:	4618      	mov	r0, r3
    78f0:	f04f 0104 	mov.w	r1, #4
    78f4:	f04f 0210 	mov.w	r2, #16
    78f8:	f7fd fac0 	bl	4e7c <HW_get_8bit_reg_field>
    78fc:	4603      	mov	r3, r0
    78fe:	2b01      	cmp	r3, #1
    7900:	d102      	bne.n	7908 <SPI_transfer_block+0xa4>
            {
                 recover_from_rx_overflow( this_spi );
    7902:	68f8      	ldr	r0, [r7, #12]
    7904:	f000 f9ae 	bl	7c64 <recover_from_rx_overflow>
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    7908:	68fb      	ldr	r3, [r7, #12]
    790a:	681b      	ldr	r3, [r3, #0]
    790c:	4618      	mov	r0, r3
    790e:	f04f 0100 	mov.w	r1, #0
    7912:	f04f 0201 	mov.w	r2, #1
    7916:	f04f 0300 	mov.w	r3, #0
    791a:	f7fd faa1 	bl	4e60 <HW_set_8bit_reg_field>

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    791e:	e021      	b.n	7964 <SPI_transfer_block+0x100>
            {
                if( tx_idx < cmd_byte_size )
    7920:	8b7a      	ldrh	r2, [r7, #26]
    7922:	88fb      	ldrh	r3, [r7, #6]
    7924:	429a      	cmp	r2, r3
    7926:	d20c      	bcs.n	7942 <SPI_transfer_block+0xde>
                {
                    /* Push out valid data */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    7928:	68fb      	ldr	r3, [r7, #12]
    792a:	681b      	ldr	r3, [r3, #0]
    792c:	f103 020c 	add.w	r2, r3, #12
    7930:	8b79      	ldrh	r1, [r7, #26]
    7932:	68bb      	ldr	r3, [r7, #8]
    7934:	440b      	add	r3, r1
    7936:	781b      	ldrb	r3, [r3, #0]
    7938:	4610      	mov	r0, r2
    793a:	4619      	mov	r1, r3
    793c:	f7fd fa5c 	bl	4df8 <HW_set_32bit_reg>
    7940:	e008      	b.n	7954 <SPI_transfer_block+0xf0>
                }
                else
                {
                    /* Push out 0s to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    7942:	68fb      	ldr	r3, [r7, #12]
    7944:	681b      	ldr	r3, [r3, #0]
    7946:	f103 030c 	add.w	r3, r3, #12
    794a:	4618      	mov	r0, r3
    794c:	f04f 0100 	mov.w	r1, #0
    7950:	f7fd fa52 	bl	4df8 <HW_set_32bit_reg>
                }
                ++transit;
    7954:	8bfb      	ldrh	r3, [r7, #30]
    7956:	f103 0301 	add.w	r3, r3, #1
    795a:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    795c:	8b7b      	ldrh	r3, [r7, #26]
    795e:	f103 0301 	add.w	r3, r3, #1
    7962:	837b      	strh	r3, [r7, #26]
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    7964:	8b7a      	ldrh	r2, [r7, #26]
    7966:	697b      	ldr	r3, [r7, #20]
    7968:	429a      	cmp	r2, r3
    796a:	d205      	bcs.n	7978 <SPI_transfer_block+0x114>
    796c:	68fb      	ldr	r3, [r7, #12]
    796e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    7972:	8b7a      	ldrh	r2, [r7, #26]
    7974:	429a      	cmp	r2, r3
    7976:	d3d3      	bcc.n	7920 <SPI_transfer_block+0xbc>
                ++transit;
                ++tx_idx;
            }

            /* If room left to put last frame in before the off, then do it */
            if( ( tx_idx == transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    7978:	8b7a      	ldrh	r2, [r7, #26]
    797a:	697b      	ldr	r3, [r7, #20]
    797c:	429a      	cmp	r2, r3
    797e:	d127      	bne.n	79d0 <SPI_transfer_block+0x16c>
    7980:	68fb      	ldr	r3, [r7, #12]
    7982:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    7986:	8b7a      	ldrh	r2, [r7, #26]
    7988:	429a      	cmp	r2, r3
    798a:	d221      	bcs.n	79d0 <SPI_transfer_block+0x16c>
            {
                if( tx_idx < cmd_byte_size )
    798c:	8b7a      	ldrh	r2, [r7, #26]
    798e:	88fb      	ldrh	r3, [r7, #6]
    7990:	429a      	cmp	r2, r3
    7992:	d20c      	bcs.n	79ae <SPI_transfer_block+0x14a>
                {
                    /* Push out valid data, not expecting any reply this time */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    7994:	68fb      	ldr	r3, [r7, #12]
    7996:	681b      	ldr	r3, [r3, #0]
    7998:	f103 0228 	add.w	r2, r3, #40	; 0x28
    799c:	8b79      	ldrh	r1, [r7, #26]
    799e:	68bb      	ldr	r3, [r7, #8]
    79a0:	440b      	add	r3, r1
    79a2:	781b      	ldrb	r3, [r3, #0]
    79a4:	4610      	mov	r0, r2
    79a6:	4619      	mov	r1, r3
    79a8:	f7fd fa26 	bl	4df8 <HW_set_32bit_reg>
    79ac:	e008      	b.n	79c0 <SPI_transfer_block+0x15c>
                }
                else
                {
                    /* Push out last 0 to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    79ae:	68fb      	ldr	r3, [r7, #12]
    79b0:	681b      	ldr	r3, [r3, #0]
    79b2:	f103 0328 	add.w	r3, r3, #40	; 0x28
    79b6:	4618      	mov	r0, r3
    79b8:	f04f 0100 	mov.w	r1, #0
    79bc:	f7fd fa1c 	bl	4df8 <HW_set_32bit_reg>
                }

                ++transit;
    79c0:	8bfb      	ldrh	r3, [r7, #30]
    79c2:	f103 0301 	add.w	r3, r3, #1
    79c6:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    79c8:	8b7b      	ldrh	r3, [r7, #26]
    79ca:	f103 0301 	add.w	r3, r3, #1
    79ce:	837b      	strh	r3, [r7, #26]
            }

            /* FIFO is all loaded up so enable Core SPI to start transfer */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    79d0:	68fb      	ldr	r3, [r7, #12]
    79d2:	681b      	ldr	r3, [r3, #0]
    79d4:	4618      	mov	r0, r3
    79d6:	f04f 0100 	mov.w	r1, #0
    79da:	f04f 0201 	mov.w	r2, #1
    79de:	f04f 0301 	mov.w	r3, #1
    79e2:	f7fd fa3d 	bl	4e60 <HW_set_8bit_reg_field>
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    79e6:	e047      	b.n	7a78 <SPI_transfer_block+0x214>
            {
                if( transit < this_spi->fifo_depth )
    79e8:	68fb      	ldr	r3, [r7, #12]
    79ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    79ee:	8bfa      	ldrh	r2, [r7, #30]
    79f0:	429a      	cmp	r2, r3
    79f2:	d224      	bcs.n	7a3e <SPI_transfer_block+0x1da>
                {
                    /* Send another byte. */
                    if( tx_idx == transfer_size ) /* Last frame is special... */
    79f4:	8b7a      	ldrh	r2, [r7, #26]
    79f6:	697b      	ldr	r3, [r7, #20]
    79f8:	429a      	cmp	r2, r3
    79fa:	d10c      	bne.n	7a16 <SPI_transfer_block+0x1b2>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    79fc:	68fb      	ldr	r3, [r7, #12]
    79fe:	681b      	ldr	r3, [r3, #0]
    7a00:	f103 0228 	add.w	r2, r3, #40	; 0x28
    7a04:	8b79      	ldrh	r1, [r7, #26]
    7a06:	68bb      	ldr	r3, [r7, #8]
    7a08:	440b      	add	r3, r1
    7a0a:	781b      	ldrb	r3, [r3, #0]
    7a0c:	4610      	mov	r0, r2
    7a0e:	4619      	mov	r1, r3
    7a10:	f7fd f9f2 	bl	4df8 <HW_set_32bit_reg>
    7a14:	e00b      	b.n	7a2e <SPI_transfer_block+0x1ca>
                    }
                    else
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    7a16:	68fb      	ldr	r3, [r7, #12]
    7a18:	681b      	ldr	r3, [r3, #0]
    7a1a:	f103 020c 	add.w	r2, r3, #12
    7a1e:	8b79      	ldrh	r1, [r7, #26]
    7a20:	68bb      	ldr	r3, [r7, #8]
    7a22:	440b      	add	r3, r1
    7a24:	781b      	ldrb	r3, [r3, #0]
    7a26:	4610      	mov	r0, r2
    7a28:	4619      	mov	r1, r3
    7a2a:	f7fd f9e5 	bl	4df8 <HW_set_32bit_reg>
                    }
                    ++tx_idx;
    7a2e:	8b7b      	ldrh	r3, [r7, #26]
    7a30:	f103 0301 	add.w	r3, r3, #1
    7a34:	837b      	strh	r3, [r7, #26]
                    ++transit;
    7a36:	8bfb      	ldrh	r3, [r7, #30]
    7a38:	f103 0301 	add.w	r3, r3, #1
    7a3c:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    7a3e:	68fb      	ldr	r3, [r7, #12]
    7a40:	681b      	ldr	r3, [r3, #0]
    7a42:	f103 0320 	add.w	r3, r3, #32
    7a46:	4618      	mov	r0, r3
    7a48:	f04f 0102 	mov.w	r1, #2
    7a4c:	f04f 0204 	mov.w	r2, #4
    7a50:	f7fd fa14 	bl	4e7c <HW_get_8bit_reg_field>
    7a54:	4603      	mov	r3, r0
    7a56:	2b00      	cmp	r3, #0
    7a58:	d10e      	bne.n	7a78 <SPI_transfer_block+0x214>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    7a5a:	68fb      	ldr	r3, [r7, #12]
    7a5c:	681b      	ldr	r3, [r3, #0]
    7a5e:	f103 0308 	add.w	r3, r3, #8
    7a62:	4618      	mov	r0, r3
    7a64:	f7fd f9ca 	bl	4dfc <HW_get_32bit_reg>
                    ++transfer_idx;
    7a68:	8b3b      	ldrh	r3, [r7, #24]
    7a6a:	f103 0301 	add.w	r3, r3, #1
    7a6e:	833b      	strh	r3, [r7, #24]
                    --transit;
    7a70:	8bfb      	ldrh	r3, [r7, #30]
    7a72:	f103 33ff 	add.w	r3, r3, #4294967295
    7a76:	83fb      	strh	r3, [r7, #30]
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    7a78:	8b7a      	ldrh	r2, [r7, #26]
    7a7a:	88fb      	ldrh	r3, [r7, #6]
    7a7c:	429a      	cmp	r2, r3
    7a7e:	d3b3      	bcc.n	79e8 <SPI_transfer_block+0x184>
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    7a80:	e037      	b.n	7af2 <SPI_transfer_block+0x28e>
            {
                if( transit < this_spi->fifo_depth )
    7a82:	68fb      	ldr	r3, [r7, #12]
    7a84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    7a88:	8bfa      	ldrh	r2, [r7, #30]
    7a8a:	429a      	cmp	r2, r3
    7a8c:	d214      	bcs.n	7ab8 <SPI_transfer_block+0x254>
                {
                    if( tx_idx < transfer_size )
    7a8e:	8b7a      	ldrh	r2, [r7, #26]
    7a90:	697b      	ldr	r3, [r7, #20]
    7a92:	429a      	cmp	r2, r3
    7a94:	d210      	bcs.n	7ab8 <SPI_transfer_block+0x254>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    7a96:	68fb      	ldr	r3, [r7, #12]
    7a98:	681b      	ldr	r3, [r3, #0]
    7a9a:	f103 030c 	add.w	r3, r3, #12
    7a9e:	4618      	mov	r0, r3
    7aa0:	f04f 0100 	mov.w	r1, #0
    7aa4:	f7fd f9a8 	bl	4df8 <HW_set_32bit_reg>
                        ++tx_idx;
    7aa8:	8b7b      	ldrh	r3, [r7, #26]
    7aaa:	f103 0301 	add.w	r3, r3, #1
    7aae:	837b      	strh	r3, [r7, #26]
                        ++transit;
    7ab0:	8bfb      	ldrh	r3, [r7, #30]
    7ab2:	f103 0301 	add.w	r3, r3, #1
    7ab6:	83fb      	strh	r3, [r7, #30]
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    7ab8:	68fb      	ldr	r3, [r7, #12]
    7aba:	681b      	ldr	r3, [r3, #0]
    7abc:	f103 0320 	add.w	r3, r3, #32
    7ac0:	4618      	mov	r0, r3
    7ac2:	f04f 0102 	mov.w	r1, #2
    7ac6:	f04f 0204 	mov.w	r2, #4
    7aca:	f7fd f9d7 	bl	4e7c <HW_get_8bit_reg_field>
    7ace:	4603      	mov	r3, r0
    7ad0:	2b00      	cmp	r3, #0
    7ad2:	d10e      	bne.n	7af2 <SPI_transfer_block+0x28e>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    7ad4:	68fb      	ldr	r3, [r7, #12]
    7ad6:	681b      	ldr	r3, [r3, #0]
    7ad8:	f103 0308 	add.w	r3, r3, #8
    7adc:	4618      	mov	r0, r3
    7ade:	f7fd f98d 	bl	4dfc <HW_get_32bit_reg>
                    ++transfer_idx;
    7ae2:	8b3b      	ldrh	r3, [r7, #24]
    7ae4:	f103 0301 	add.w	r3, r3, #1
    7ae8:	833b      	strh	r3, [r7, #24]
                    --transit;
    7aea:	8bfb      	ldrh	r3, [r7, #30]
    7aec:	f103 33ff 	add.w	r3, r3, #4294967295
    7af0:	83fb      	strh	r3, [r7, #30]
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    7af2:	8b3a      	ldrh	r2, [r7, #24]
    7af4:	88fb      	ldrh	r3, [r7, #6]
    7af6:	429a      	cmp	r2, r3
    7af8:	d3c3      	bcc.n	7a82 <SPI_transfer_block+0x21e>
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    7afa:	e03e      	b.n	7b7a <SPI_transfer_block+0x316>
            {
                if( transit < this_spi->fifo_depth )
    7afc:	68fb      	ldr	r3, [r7, #12]
    7afe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    7b02:	8bfa      	ldrh	r2, [r7, #30]
    7b04:	429a      	cmp	r2, r3
    7b06:	d210      	bcs.n	7b2a <SPI_transfer_block+0x2c6>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    7b08:	68fb      	ldr	r3, [r7, #12]
    7b0a:	681b      	ldr	r3, [r3, #0]
    7b0c:	f103 030c 	add.w	r3, r3, #12
    7b10:	4618      	mov	r0, r3
    7b12:	f04f 0100 	mov.w	r1, #0
    7b16:	f7fd f96f 	bl	4df8 <HW_set_32bit_reg>
                    ++tx_idx;
    7b1a:	8b7b      	ldrh	r3, [r7, #26]
    7b1c:	f103 0301 	add.w	r3, r3, #1
    7b20:	837b      	strh	r3, [r7, #26]
                    ++transit;
    7b22:	8bfb      	ldrh	r3, [r7, #30]
    7b24:	f103 0301 	add.w	r3, r3, #1
    7b28:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    7b2a:	68fb      	ldr	r3, [r7, #12]
    7b2c:	681b      	ldr	r3, [r3, #0]
    7b2e:	f103 0320 	add.w	r3, r3, #32
    7b32:	4618      	mov	r0, r3
    7b34:	f04f 0102 	mov.w	r1, #2
    7b38:	f04f 0204 	mov.w	r2, #4
    7b3c:	f7fd f99e 	bl	4e7c <HW_get_8bit_reg_field>
    7b40:	4603      	mov	r3, r0
    7b42:	2b00      	cmp	r3, #0
    7b44:	d119      	bne.n	7b7a <SPI_transfer_block+0x316>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    7b46:	8bba      	ldrh	r2, [r7, #28]
    7b48:	683b      	ldr	r3, [r7, #0]
    7b4a:	eb02 0403 	add.w	r4, r2, r3
    7b4e:	68fb      	ldr	r3, [r7, #12]
    7b50:	681b      	ldr	r3, [r3, #0]
    7b52:	f103 0308 	add.w	r3, r3, #8
    7b56:	4618      	mov	r0, r3
    7b58:	f7fd f950 	bl	4dfc <HW_get_32bit_reg>
    7b5c:	4603      	mov	r3, r0
    7b5e:	b2db      	uxtb	r3, r3
    7b60:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    7b62:	8bbb      	ldrh	r3, [r7, #28]
    7b64:	f103 0301 	add.w	r3, r3, #1
    7b68:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    7b6a:	8b3b      	ldrh	r3, [r7, #24]
    7b6c:	f103 0301 	add.w	r3, r3, #1
    7b70:	833b      	strh	r3, [r7, #24]
                    --transit;
    7b72:	8bfb      	ldrh	r3, [r7, #30]
    7b74:	f103 33ff 	add.w	r3, r3, #4294967295
    7b78:	83fb      	strh	r3, [r7, #30]
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    7b7a:	8b7a      	ldrh	r2, [r7, #26]
    7b7c:	697b      	ldr	r3, [r7, #20]
    7b7e:	429a      	cmp	r2, r3
    7b80:	d3bc      	bcc.n	7afc <SPI_transfer_block+0x298>
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    7b82:	e03e      	b.n	7c02 <SPI_transfer_block+0x39e>
            {
                if( transit < this_spi->fifo_depth )
    7b84:	68fb      	ldr	r3, [r7, #12]
    7b86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    7b8a:	8bfa      	ldrh	r2, [r7, #30]
    7b8c:	429a      	cmp	r2, r3
    7b8e:	d210      	bcs.n	7bb2 <SPI_transfer_block+0x34e>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    7b90:	68fb      	ldr	r3, [r7, #12]
    7b92:	681b      	ldr	r3, [r3, #0]
    7b94:	f103 0328 	add.w	r3, r3, #40	; 0x28
    7b98:	4618      	mov	r0, r3
    7b9a:	f04f 0100 	mov.w	r1, #0
    7b9e:	f7fd f92b 	bl	4df8 <HW_set_32bit_reg>
                    ++tx_idx;
    7ba2:	8b7b      	ldrh	r3, [r7, #26]
    7ba4:	f103 0301 	add.w	r3, r3, #1
    7ba8:	837b      	strh	r3, [r7, #26]
                    ++transit;
    7baa:	8bfb      	ldrh	r3, [r7, #30]
    7bac:	f103 0301 	add.w	r3, r3, #1
    7bb0:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    7bb2:	68fb      	ldr	r3, [r7, #12]
    7bb4:	681b      	ldr	r3, [r3, #0]
    7bb6:	f103 0320 	add.w	r3, r3, #32
    7bba:	4618      	mov	r0, r3
    7bbc:	f04f 0102 	mov.w	r1, #2
    7bc0:	f04f 0204 	mov.w	r2, #4
    7bc4:	f7fd f95a 	bl	4e7c <HW_get_8bit_reg_field>
    7bc8:	4603      	mov	r3, r0
    7bca:	2b00      	cmp	r3, #0
    7bcc:	d119      	bne.n	7c02 <SPI_transfer_block+0x39e>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    7bce:	8bba      	ldrh	r2, [r7, #28]
    7bd0:	683b      	ldr	r3, [r7, #0]
    7bd2:	eb02 0403 	add.w	r4, r2, r3
    7bd6:	68fb      	ldr	r3, [r7, #12]
    7bd8:	681b      	ldr	r3, [r3, #0]
    7bda:	f103 0308 	add.w	r3, r3, #8
    7bde:	4618      	mov	r0, r3
    7be0:	f7fd f90c 	bl	4dfc <HW_get_32bit_reg>
    7be4:	4603      	mov	r3, r0
    7be6:	b2db      	uxtb	r3, r3
    7be8:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    7bea:	8bbb      	ldrh	r3, [r7, #28]
    7bec:	f103 0301 	add.w	r3, r3, #1
    7bf0:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    7bf2:	8b3b      	ldrh	r3, [r7, #24]
    7bf4:	f103 0301 	add.w	r3, r3, #1
    7bf8:	833b      	strh	r3, [r7, #24]
                    --transit;
    7bfa:	8bfb      	ldrh	r3, [r7, #30]
    7bfc:	f103 33ff 	add.w	r3, r3, #4294967295
    7c00:	83fb      	strh	r3, [r7, #30]
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    7c02:	8b7a      	ldrh	r2, [r7, #26]
    7c04:	697b      	ldr	r3, [r7, #20]
    7c06:	429a      	cmp	r2, r3
    7c08:	d0bc      	beq.n	7b84 <SPI_transfer_block+0x320>
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    7c0a:	e023      	b.n	7c54 <SPI_transfer_block+0x3f0>
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    7c0c:	68fb      	ldr	r3, [r7, #12]
    7c0e:	681b      	ldr	r3, [r3, #0]
    7c10:	f103 0320 	add.w	r3, r3, #32
    7c14:	4618      	mov	r0, r3
    7c16:	f04f 0102 	mov.w	r1, #2
    7c1a:	f04f 0204 	mov.w	r2, #4
    7c1e:	f7fd f92d 	bl	4e7c <HW_get_8bit_reg_field>
    7c22:	4603      	mov	r3, r0
    7c24:	2b00      	cmp	r3, #0
    7c26:	d115      	bne.n	7c54 <SPI_transfer_block+0x3f0>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    7c28:	8bba      	ldrh	r2, [r7, #28]
    7c2a:	683b      	ldr	r3, [r7, #0]
    7c2c:	eb02 0403 	add.w	r4, r2, r3
    7c30:	68fb      	ldr	r3, [r7, #12]
    7c32:	681b      	ldr	r3, [r3, #0]
    7c34:	f103 0308 	add.w	r3, r3, #8
    7c38:	4618      	mov	r0, r3
    7c3a:	f7fd f8df 	bl	4dfc <HW_get_32bit_reg>
    7c3e:	4603      	mov	r3, r0
    7c40:	b2db      	uxtb	r3, r3
    7c42:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    7c44:	8bbb      	ldrh	r3, [r7, #28]
    7c46:	f103 0301 	add.w	r3, r3, #1
    7c4a:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    7c4c:	8b3b      	ldrh	r3, [r7, #24]
    7c4e:	f103 0301 	add.w	r3, r3, #1
    7c52:	833b      	strh	r3, [r7, #24]
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    7c54:	8b3a      	ldrh	r2, [r7, #24]
    7c56:	697b      	ldr	r3, [r7, #20]
    7c58:	429a      	cmp	r2, r3
    7c5a:	d9d7      	bls.n	7c0c <SPI_transfer_block+0x3a8>
                    ++transfer_idx;
                }
            }
        }
    }
}
    7c5c:	f107 0724 	add.w	r7, r7, #36	; 0x24
    7c60:	46bd      	mov	sp, r7
    7c62:	bd90      	pop	{r4, r7, pc}

00007c64 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    7c64:	b580      	push	{r7, lr}
    7c66:	b082      	sub	sp, #8
    7c68:	af00      	add	r7, sp, #0
    7c6a:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    7c6c:	687b      	ldr	r3, [r7, #4]
    7c6e:	681b      	ldr	r3, [r3, #0]
    7c70:	4618      	mov	r0, r3
    7c72:	f04f 0100 	mov.w	r1, #0
    7c76:	f04f 0201 	mov.w	r2, #1
    7c7a:	f04f 0300 	mov.w	r3, #0
    7c7e:	f7fd f8ef 	bl	4e60 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    7c82:	687b      	ldr	r3, [r7, #4]
    7c84:	681b      	ldr	r3, [r3, #0]
    7c86:	f103 031c 	add.w	r3, r3, #28
    7c8a:	4618      	mov	r0, r3
    7c8c:	f04f 0103 	mov.w	r1, #3
    7c90:	f7fd f8e2 	bl	4e58 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    7c94:	687b      	ldr	r3, [r7, #4]
    7c96:	681b      	ldr	r3, [r3, #0]
    7c98:	f103 0304 	add.w	r3, r3, #4
    7c9c:	4618      	mov	r0, r3
    7c9e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    7ca2:	f7fd f8d9 	bl	4e58 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    7ca6:	687b      	ldr	r3, [r7, #4]
    7ca8:	681b      	ldr	r3, [r3, #0]
    7caa:	4618      	mov	r0, r3
    7cac:	f04f 0100 	mov.w	r1, #0
    7cb0:	f04f 0201 	mov.w	r2, #1
    7cb4:	f04f 0301 	mov.w	r3, #1
    7cb8:	f7fd f8d2 	bl	4e60 <HW_set_8bit_reg_field>
}
    7cbc:	f107 0708 	add.w	r7, r7, #8
    7cc0:	46bd      	mov	sp, r7
    7cc2:	bd80      	pop	{r7, pc}

00007cc4 <I2C_init>:
    i2c_instance_t * this_i2c,
    addr_t base_address,
    uint8_t ser_address,
    i2c_clock_divider_t ser_clock_speed
)
{
    7cc4:	b580      	push	{r7, lr}
    7cc6:	b086      	sub	sp, #24
    7cc8:	af00      	add	r7, sp, #0
    7cca:	60f8      	str	r0, [r7, #12]
    7ccc:	60b9      	str	r1, [r7, #8]
    7cce:	71fa      	strb	r2, [r7, #7]
    7cd0:	71bb      	strb	r3, [r7, #6]
    psr_t saved_psr;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    7cd2:	79bb      	ldrb	r3, [r7, #6]
    7cd4:	617b      	str	r3, [r7, #20]
    
    /*
     * We need to disable ints while doing this as there is no guarantee we
     * have not been called already and the ISR is active.
     */
    saved_psr = HAL_disable_interrupts();
    7cd6:	f001 f99f 	bl	9018 <HAL_disable_interrupts>
    7cda:	4603      	mov	r3, r0
    7cdc:	613b      	str	r3, [r7, #16]
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    memset(this_i2c, 0, sizeof(i2c_instance_t));
    7cde:	68f8      	ldr	r0, [r7, #12]
    7ce0:	f04f 0100 	mov.w	r1, #0
    7ce4:	f04f 026c 	mov.w	r2, #108	; 0x6c
    7ce8:	f001 ff76 	bl	9bd8 <memset>
    
    /*
     * Set base address of I2C hardware used by this instance.
     */
    this_i2c->base_address = base_address;
    7cec:	68fb      	ldr	r3, [r7, #12]
    7cee:	68ba      	ldr	r2, [r7, #8]
    7cf0:	601a      	str	r2, [r3, #0]

    /*
     * Update Serial address of the device
     */
    this_i2c->ser_address = ((uint_fast8_t)ser_address << 1u);
    7cf2:	79fb      	ldrb	r3, [r7, #7]
    7cf4:	ea4f 0243 	mov.w	r2, r3, lsl #1
    7cf8:	68fb      	ldr	r3, [r7, #12]
    7cfa:	605a      	str	r2, [r3, #4]
    
    /*
     * Configure hardware.
     */
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x00); /* Reset I2C hardware. */
    7cfc:	68fb      	ldr	r3, [r7, #12]
    7cfe:	681b      	ldr	r3, [r3, #0]
    7d00:	4618      	mov	r0, r3
    7d02:	f04f 0106 	mov.w	r1, #6
    7d06:	f04f 0240 	mov.w	r2, #64	; 0x40
    7d0a:	f04f 0300 	mov.w	r3, #0
    7d0e:	f7fd f8a7 	bl	4e60 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x01); /* set enable bit */
    7d12:	68fb      	ldr	r3, [r7, #12]
    7d14:	681b      	ldr	r3, [r3, #0]
    7d16:	4618      	mov	r0, r3
    7d18:	f04f 0106 	mov.w	r1, #6
    7d1c:	f04f 0240 	mov.w	r2, #64	; 0x40
    7d20:	f04f 0301 	mov.w	r3, #1
    7d24:	f7fd f89c 	bl	4e60 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR2, ( (clock_speed >> 2) & 0x01) );
    7d28:	68fb      	ldr	r3, [r7, #12]
    7d2a:	681a      	ldr	r2, [r3, #0]
    7d2c:	697b      	ldr	r3, [r7, #20]
    7d2e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7d32:	f003 0301 	and.w	r3, r3, #1
    7d36:	4610      	mov	r0, r2
    7d38:	f04f 0107 	mov.w	r1, #7
    7d3c:	f04f 0280 	mov.w	r2, #128	; 0x80
    7d40:	f7fd f88e 	bl	4e60 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR1, ( (clock_speed >> 1) & 0x01) );
    7d44:	68fb      	ldr	r3, [r7, #12]
    7d46:	681a      	ldr	r2, [r3, #0]
    7d48:	697b      	ldr	r3, [r7, #20]
    7d4a:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7d4e:	f003 0301 	and.w	r3, r3, #1
    7d52:	4610      	mov	r0, r2
    7d54:	f04f 0101 	mov.w	r1, #1
    7d58:	f04f 0202 	mov.w	r2, #2
    7d5c:	f7fd f880 	bl	4e60 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR0, ( clock_speed & 0x01) );
    7d60:	68fb      	ldr	r3, [r7, #12]
    7d62:	681a      	ldr	r2, [r3, #0]
    7d64:	697b      	ldr	r3, [r7, #20]
    7d66:	f003 0301 	and.w	r3, r3, #1
    7d6a:	4610      	mov	r0, r2
    7d6c:	f04f 0100 	mov.w	r1, #0
    7d70:	f04f 0201 	mov.w	r2, #1
    7d74:	f7fd f874 	bl	4e60 <HW_set_8bit_reg_field>

    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS, this_i2c->ser_address);
    7d78:	68fb      	ldr	r3, [r7, #12]
    7d7a:	681b      	ldr	r3, [r3, #0]
    7d7c:	f103 020c 	add.w	r2, r3, #12
    7d80:	68fb      	ldr	r3, [r7, #12]
    7d82:	685b      	ldr	r3, [r3, #4]
    7d84:	4610      	mov	r0, r2
    7d86:	4619      	mov	r1, r3
    7d88:	f7fd f866 	bl	4e58 <HW_set_8bit_reg>
    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS1, this_i2c->ser_address);
    7d8c:	68fb      	ldr	r3, [r7, #12]
    7d8e:	681b      	ldr	r3, [r3, #0]
    7d90:	f103 021c 	add.w	r2, r3, #28
    7d94:	68fb      	ldr	r3, [r7, #12]
    7d96:	685b      	ldr	r3, [r3, #4]
    7d98:	4610      	mov	r0, r2
    7d9a:	4619      	mov	r1, r3
    7d9c:	f7fd f85c 	bl	4e58 <HW_set_8bit_reg>
    
    /*
     * Finally safe to enable interrupts.
     */
    HAL_restore_interrupts( saved_psr );
    7da0:	6938      	ldr	r0, [r7, #16]
    7da2:	f001 f93d 	bl	9020 <HAL_restore_interrupts>
}
    7da6:	f107 0718 	add.w	r7, r7, #24
    7daa:	46bd      	mov	sp, r7
    7dac:	bd80      	pop	{r7, pc}
    7dae:	bf00      	nop

00007db0 <I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    7db0:	b580      	push	{r7, lr}
    7db2:	b086      	sub	sp, #24
    7db4:	af00      	add	r7, sp, #0
    7db6:	60f8      	str	r0, [r7, #12]
    7db8:	607a      	str	r2, [r7, #4]
    7dba:	460a      	mov	r2, r1
    7dbc:	72fa      	strb	r2, [r7, #11]
    7dbe:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    7dc0:	f001 f92a 	bl	9018 <HAL_disable_interrupts>
    7dc4:	4603      	mov	r3, r0
    7dc6:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    7dc8:	68fb      	ldr	r3, [r7, #12]
    7dca:	7b1b      	ldrb	r3, [r3, #12]
    7dcc:	2b00      	cmp	r3, #0
    7dce:	d103      	bne.n	7dd8 <I2C_write+0x28>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    7dd0:	68fb      	ldr	r3, [r7, #12]
    7dd2:	f04f 0201 	mov.w	r2, #1
    7dd6:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    7dd8:	68fb      	ldr	r3, [r7, #12]
    7dda:	f04f 0201 	mov.w	r2, #1
    7dde:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    7de2:	7afb      	ldrb	r3, [r7, #11]
    7de4:	ea4f 0243 	mov.w	r2, r3, lsl #1
    7de8:	68fb      	ldr	r3, [r7, #12]
    7dea:	609a      	str	r2, [r3, #8]
    this_i2c->dir = WRITE_DIR;
    7dec:	68fb      	ldr	r3, [r7, #12]
    7dee:	f04f 0200 	mov.w	r2, #0
    7df2:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_buffer = write_buffer;
    7df4:	68fb      	ldr	r3, [r7, #12]
    7df6:	687a      	ldr	r2, [r7, #4]
    7df8:	619a      	str	r2, [r3, #24]
    this_i2c->master_tx_size = write_size;
    7dfa:	887a      	ldrh	r2, [r7, #2]
    7dfc:	68fb      	ldr	r3, [r7, #12]
    7dfe:	61da      	str	r2, [r3, #28]
    this_i2c->master_tx_idx = 0u;
    7e00:	68fb      	ldr	r3, [r7, #12]
    7e02:	f04f 0200 	mov.w	r2, #0
    7e06:	621a      	str	r2, [r3, #32]

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    7e08:	68fb      	ldr	r3, [r7, #12]
    7e0a:	f04f 0201 	mov.w	r2, #1
    7e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    this_i2c->options = options;
    7e12:	68fb      	ldr	r3, [r7, #12]
    7e14:	f897 2020 	ldrb.w	r2, [r7, #32]
    7e18:	751a      	strb	r2, [r3, #20]

    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    7e1a:	68fb      	ldr	r3, [r7, #12]
    7e1c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    7e20:	b2db      	uxtb	r3, r3
    7e22:	2b01      	cmp	r3, #1
    7e24:	d105      	bne.n	7e32 <I2C_write+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    7e26:	68fb      	ldr	r3, [r7, #12]
    7e28:	f04f 0201 	mov.w	r2, #1
    7e2c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    7e30:	e00a      	b.n	7e48 <I2C_write+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    7e32:	68fb      	ldr	r3, [r7, #12]
    7e34:	681b      	ldr	r3, [r3, #0]
    7e36:	4618      	mov	r0, r3
    7e38:	f04f 0105 	mov.w	r1, #5
    7e3c:	f04f 0220 	mov.w	r2, #32
    7e40:	f04f 0301 	mov.w	r3, #1
    7e44:	f7fd f80c 	bl	4e60 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    7e48:	68fb      	ldr	r3, [r7, #12]
    7e4a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    7e4e:	2b01      	cmp	r3, #1
    7e50:	d10a      	bne.n	7e68 <I2C_write+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    7e52:	68fb      	ldr	r3, [r7, #12]
    7e54:	681b      	ldr	r3, [r3, #0]
    7e56:	4618      	mov	r0, r3
    7e58:	f04f 0103 	mov.w	r1, #3
    7e5c:	f04f 0208 	mov.w	r2, #8
    7e60:	f04f 0300 	mov.w	r3, #0
    7e64:	f7fc fffc 	bl	4e60 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    7e68:	68fb      	ldr	r3, [r7, #12]
    7e6a:	681b      	ldr	r3, [r3, #0]
    7e6c:	f103 0304 	add.w	r3, r3, #4
    7e70:	4618      	mov	r0, r3
    7e72:	f7fc fff3 	bl	4e5c <HW_get_8bit_reg>
    7e76:	4603      	mov	r3, r0
    7e78:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    7e7a:	7cfb      	ldrb	r3, [r7, #19]
    7e7c:	b2db      	uxtb	r3, r3
    7e7e:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    7e80:	68f8      	ldr	r0, [r7, #12]
    7e82:	f000 fec9 	bl	8c18 <I2C_enable_irq>

    HAL_restore_interrupts( saved_psr );
    7e86:	6978      	ldr	r0, [r7, #20]
    7e88:	f001 f8ca 	bl	9020 <HAL_restore_interrupts>
}
    7e8c:	f107 0718 	add.w	r7, r7, #24
    7e90:	46bd      	mov	sp, r7
    7e92:	bd80      	pop	{r7, pc}

00007e94 <I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    7e94:	b580      	push	{r7, lr}
    7e96:	b086      	sub	sp, #24
    7e98:	af00      	add	r7, sp, #0
    7e9a:	60f8      	str	r0, [r7, #12]
    7e9c:	607a      	str	r2, [r7, #4]
    7e9e:	460a      	mov	r2, r1
    7ea0:	72fa      	strb	r2, [r7, #11]
    7ea2:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    7ea4:	f001 f8b8 	bl	9018 <HAL_disable_interrupts>
    7ea8:	4603      	mov	r3, r0
    7eaa:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    7eac:	68fb      	ldr	r3, [r7, #12]
    7eae:	7b1b      	ldrb	r3, [r3, #12]
    7eb0:	2b00      	cmp	r3, #0
    7eb2:	d103      	bne.n	7ebc <I2C_read+0x28>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    7eb4:	68fb      	ldr	r3, [r7, #12]
    7eb6:	f04f 0202 	mov.w	r2, #2
    7eba:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    7ebc:	68fb      	ldr	r3, [r7, #12]
    7ebe:	f04f 0202 	mov.w	r2, #2
    7ec2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    7ec6:	7afb      	ldrb	r3, [r7, #11]
    7ec8:	ea4f 0243 	mov.w	r2, r3, lsl #1
    7ecc:	68fb      	ldr	r3, [r7, #12]
    7ece:	609a      	str	r2, [r3, #8]

    this_i2c->dir = READ_DIR;
    7ed0:	68fb      	ldr	r3, [r7, #12]
    7ed2:	f04f 0201 	mov.w	r2, #1
    7ed6:	625a      	str	r2, [r3, #36]	; 0x24

    this_i2c->master_rx_buffer = read_buffer;
    7ed8:	68fb      	ldr	r3, [r7, #12]
    7eda:	687a      	ldr	r2, [r7, #4]
    7edc:	629a      	str	r2, [r3, #40]	; 0x28
    this_i2c->master_rx_size = read_size;
    7ede:	887a      	ldrh	r2, [r7, #2]
    7ee0:	68fb      	ldr	r3, [r7, #12]
    7ee2:	62da      	str	r2, [r3, #44]	; 0x2c
    this_i2c->master_rx_idx = 0u;
    7ee4:	68fb      	ldr	r3, [r7, #12]
    7ee6:	f04f 0200 	mov.w	r2, #0
    7eea:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    7eec:	68fb      	ldr	r3, [r7, #12]
    7eee:	f04f 0201 	mov.w	r2, #1
    7ef2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    this_i2c->options = options;
    7ef6:	68fb      	ldr	r3, [r7, #12]
    7ef8:	f897 2020 	ldrb.w	r2, [r7, #32]
    7efc:	751a      	strb	r2, [r3, #20]
    
    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    7efe:	68fb      	ldr	r3, [r7, #12]
    7f00:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    7f04:	b2db      	uxtb	r3, r3
    7f06:	2b01      	cmp	r3, #1
    7f08:	d105      	bne.n	7f16 <I2C_read+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    7f0a:	68fb      	ldr	r3, [r7, #12]
    7f0c:	f04f 0201 	mov.w	r2, #1
    7f10:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    7f14:	e00a      	b.n	7f2c <I2C_read+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    7f16:	68fb      	ldr	r3, [r7, #12]
    7f18:	681b      	ldr	r3, [r3, #0]
    7f1a:	4618      	mov	r0, r3
    7f1c:	f04f 0105 	mov.w	r1, #5
    7f20:	f04f 0220 	mov.w	r2, #32
    7f24:	f04f 0301 	mov.w	r3, #1
    7f28:	f7fc ff9a 	bl	4e60 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    7f2c:	68fb      	ldr	r3, [r7, #12]
    7f2e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    7f32:	2b01      	cmp	r3, #1
    7f34:	d10a      	bne.n	7f4c <I2C_read+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    7f36:	68fb      	ldr	r3, [r7, #12]
    7f38:	681b      	ldr	r3, [r3, #0]
    7f3a:	4618      	mov	r0, r3
    7f3c:	f04f 0103 	mov.w	r1, #3
    7f40:	f04f 0208 	mov.w	r2, #8
    7f44:	f04f 0300 	mov.w	r3, #0
    7f48:	f7fc ff8a 	bl	4e60 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    7f4c:	68fb      	ldr	r3, [r7, #12]
    7f4e:	681b      	ldr	r3, [r3, #0]
    7f50:	f103 0304 	add.w	r3, r3, #4
    7f54:	4618      	mov	r0, r3
    7f56:	f7fc ff81 	bl	4e5c <HW_get_8bit_reg>
    7f5a:	4603      	mov	r3, r0
    7f5c:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    7f5e:	7cfb      	ldrb	r3, [r7, #19]
    7f60:	b2db      	uxtb	r3, r3
    7f62:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    7f64:	68f8      	ldr	r0, [r7, #12]
    7f66:	f000 fe57 	bl	8c18 <I2C_enable_irq>
    HAL_restore_interrupts( saved_psr );
    7f6a:	6978      	ldr	r0, [r7, #20]
    7f6c:	f001 f858 	bl	9020 <HAL_restore_interrupts>
}
    7f70:	f107 0718 	add.w	r7, r7, #24
    7f74:	46bd      	mov	sp, r7
    7f76:	bd80      	pop	{r7, pc}

00007f78 <I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    7f78:	b580      	push	{r7, lr}
    7f7a:	b086      	sub	sp, #24
    7f7c:	af00      	add	r7, sp, #0
    7f7e:	60f8      	str	r0, [r7, #12]
    7f80:	607a      	str	r2, [r7, #4]
    7f82:	460a      	mov	r2, r1
    7f84:	72fa      	strb	r2, [r7, #11]
    7f86:	807b      	strh	r3, [r7, #2]
    HAL_ASSERT(offset_size > 0u);
    7f88:	887b      	ldrh	r3, [r7, #2]
    7f8a:	2b00      	cmp	r3, #0
    7f8c:	d100      	bne.n	7f90 <I2C_write_read+0x18>
    7f8e:	be00      	bkpt	0x0000
    HAL_ASSERT(addr_offset != (uint8_t *)0);
    7f90:	687b      	ldr	r3, [r7, #4]
    7f92:	2b00      	cmp	r3, #0
    7f94:	d100      	bne.n	7f98 <I2C_write_read+0x20>
    7f96:	be00      	bkpt	0x0000
    HAL_ASSERT(read_size > 0u);
    7f98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    7f9a:	2b00      	cmp	r3, #0
    7f9c:	d100      	bne.n	7fa0 <I2C_write_read+0x28>
    7f9e:	be00      	bkpt	0x0000
    HAL_ASSERT(read_buffer != (uint8_t *)0);
    7fa0:	6a3b      	ldr	r3, [r7, #32]
    7fa2:	2b00      	cmp	r3, #0
    7fa4:	d100      	bne.n	7fa8 <I2C_write_read+0x30>
    7fa6:	be00      	bkpt	0x0000
    
    this_i2c->master_status = I2C_FAILED;
    7fa8:	68fb      	ldr	r3, [r7, #12]
    7faa:	f04f 0202 	mov.w	r2, #2
    7fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if((read_size > 0u) && (offset_size > 0u))
    7fb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    7fb4:	2b00      	cmp	r3, #0
    7fb6:	d072      	beq.n	809e <I2C_write_read+0x126>
    7fb8:	887b      	ldrh	r3, [r7, #2]
    7fba:	2b00      	cmp	r3, #0
    7fbc:	d06f      	beq.n	809e <I2C_write_read+0x126>
    {
        psr_t saved_psr;
        volatile uint8_t stat_ctrl;

        saved_psr = HAL_disable_interrupts();
    7fbe:	f001 f82b 	bl	9018 <HAL_disable_interrupts>
    7fc2:	4603      	mov	r3, r0
    7fc4:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    7fc6:	68fb      	ldr	r3, [r7, #12]
    7fc8:	7b1b      	ldrb	r3, [r3, #12]
    7fca:	2b00      	cmp	r3, #0
    7fcc:	d103      	bne.n	7fd6 <I2C_write_read+0x5e>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    7fce:	68fb      	ldr	r3, [r7, #12]
    7fd0:	f04f 0203 	mov.w	r2, #3
    7fd4:	731a      	strb	r2, [r3, #12]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    7fd6:	68fb      	ldr	r3, [r7, #12]
    7fd8:	f04f 0203 	mov.w	r2, #3
    7fdc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    7fe0:	7afb      	ldrb	r3, [r7, #11]
    7fe2:	ea4f 0243 	mov.w	r2, r3, lsl #1
    7fe6:	68fb      	ldr	r3, [r7, #12]
    7fe8:	609a      	str	r2, [r3, #8]

        this_i2c->dir = WRITE_DIR;
    7fea:	68fb      	ldr	r3, [r7, #12]
    7fec:	f04f 0200 	mov.w	r2, #0
    7ff0:	625a      	str	r2, [r3, #36]	; 0x24

        this_i2c->master_tx_buffer = addr_offset;
    7ff2:	68fb      	ldr	r3, [r7, #12]
    7ff4:	687a      	ldr	r2, [r7, #4]
    7ff6:	619a      	str	r2, [r3, #24]
        this_i2c->master_tx_size = offset_size;
    7ff8:	887a      	ldrh	r2, [r7, #2]
    7ffa:	68fb      	ldr	r3, [r7, #12]
    7ffc:	61da      	str	r2, [r3, #28]
        this_i2c->master_tx_idx = 0u;
    7ffe:	68fb      	ldr	r3, [r7, #12]
    8000:	f04f 0200 	mov.w	r2, #0
    8004:	621a      	str	r2, [r3, #32]

        this_i2c->master_rx_buffer = read_buffer;
    8006:	68fb      	ldr	r3, [r7, #12]
    8008:	6a3a      	ldr	r2, [r7, #32]
    800a:	629a      	str	r2, [r3, #40]	; 0x28
        this_i2c->master_rx_size = read_size;
    800c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    800e:	68fb      	ldr	r3, [r7, #12]
    8010:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_rx_idx = 0u;
    8012:	68fb      	ldr	r3, [r7, #12]
    8014:	f04f 0200 	mov.w	r2, #0
    8018:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Set I2C status in progress */
        this_i2c->master_status = I2C_IN_PROGRESS;
    801a:	68fb      	ldr	r3, [r7, #12]
    801c:	f04f 0201 	mov.w	r2, #1
    8020:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        this_i2c->options = options;
    8024:	68fb      	ldr	r3, [r7, #12]
    8026:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    802a:	751a      	strb	r2, [r3, #20]
        
        if(I2C_IN_PROGRESS == this_i2c->slave_status)
    802c:	68fb      	ldr	r3, [r7, #12]
    802e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    8032:	b2db      	uxtb	r3, r3
    8034:	2b01      	cmp	r3, #1
    8036:	d105      	bne.n	8044 <I2C_write_read+0xcc>
        {
            this_i2c->is_transaction_pending = 1u;
    8038:	68fb      	ldr	r3, [r7, #12]
    803a:	f04f 0201 	mov.w	r2, #1
    803e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    8042:	e00a      	b.n	805a <I2C_write_read+0xe2>
        }
        else
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    8044:	68fb      	ldr	r3, [r7, #12]
    8046:	681b      	ldr	r3, [r3, #0]
    8048:	4618      	mov	r0, r3
    804a:	f04f 0105 	mov.w	r1, #5
    804e:	f04f 0220 	mov.w	r2, #32
    8052:	f04f 0301 	mov.w	r3, #1
    8056:	f7fc ff03 	bl	4e60 <HW_set_8bit_reg_field>
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( I2C_HOLD_BUS == this_i2c->bus_status )
    805a:	68fb      	ldr	r3, [r7, #12]
    805c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    8060:	2b01      	cmp	r3, #1
    8062:	d10a      	bne.n	807a <I2C_write_read+0x102>
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    8064:	68fb      	ldr	r3, [r7, #12]
    8066:	681b      	ldr	r3, [r3, #0]
    8068:	4618      	mov	r0, r3
    806a:	f04f 0103 	mov.w	r1, #3
    806e:	f04f 0208 	mov.w	r2, #8
    8072:	f04f 0300 	mov.w	r3, #0
    8076:	f7fc fef3 	bl	4e60 <HW_set_8bit_reg_field>
        }

        stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    807a:	68fb      	ldr	r3, [r7, #12]
    807c:	681b      	ldr	r3, [r3, #0]
    807e:	f103 0304 	add.w	r3, r3, #4
    8082:	4618      	mov	r0, r3
    8084:	f7fc feea 	bl	4e5c <HW_get_8bit_reg>
    8088:	4603      	mov	r3, r0
    808a:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    808c:	7cfb      	ldrb	r3, [r7, #19]
    808e:	b2db      	uxtb	r3, r3
    8090:	74fb      	strb	r3, [r7, #19]
            
        /* Enable the interrupt. ( Re-enable) */
        I2C_enable_irq( this_i2c );
    8092:	68f8      	ldr	r0, [r7, #12]
    8094:	f000 fdc0 	bl	8c18 <I2C_enable_irq>

        HAL_restore_interrupts( saved_psr );
    8098:	6978      	ldr	r0, [r7, #20]
    809a:	f000 ffc1 	bl	9020 <HAL_restore_interrupts>
    }
}
    809e:	f107 0718 	add.w	r7, r7, #24
    80a2:	46bd      	mov	sp, r7
    80a4:	bd80      	pop	{r7, pc}
    80a6:	bf00      	nop

000080a8 <I2C_wait_complete>:
i2c_status_t I2C_wait_complete
(
    i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    80a8:	b580      	push	{r7, lr}
    80aa:	b084      	sub	sp, #16
    80ac:	af00      	add	r7, sp, #0
    80ae:	6078      	str	r0, [r7, #4]
    80b0:	6039      	str	r1, [r7, #0]
     * Because we have no idea of what CPU we are supposed to be running on
     * we need to guard this write to the timeout value to avoid ISR/user code
     * interaction issues. Checking the status below should be fine as only a
     * single byte should change in that.
     */
    saved_psr = HAL_disable_interrupts();
    80b2:	f000 ffb1 	bl	9018 <HAL_disable_interrupts>
    80b6:	4603      	mov	r3, r0
    80b8:	60fb      	str	r3, [r7, #12]
    this_i2c->master_timeout_ms = timeout_ms;
    80ba:	687b      	ldr	r3, [r7, #4]
    80bc:	683a      	ldr	r2, [r7, #0]
    80be:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_restore_interrupts( saved_psr );
    80c0:	68f8      	ldr	r0, [r7, #12]
    80c2:	f000 ffad 	bl	9020 <HAL_restore_interrupts>

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    80c6:	687b      	ldr	r3, [r7, #4]
    80c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    80cc:	72fb      	strb	r3, [r7, #11]
    } while(I2C_IN_PROGRESS == i2c_status);
    80ce:	7afb      	ldrb	r3, [r7, #11]
    80d0:	2b01      	cmp	r3, #1
    80d2:	d0f8      	beq.n	80c6 <I2C_wait_complete+0x1e>
    return i2c_status;
    80d4:	7afb      	ldrb	r3, [r7, #11]
}
    80d6:	4618      	mov	r0, r3
    80d8:	f107 0710 	add.w	r7, r7, #16
    80dc:	46bd      	mov	sp, r7
    80de:	bd80      	pop	{r7, pc}

000080e0 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    i2c_instance_t * this_i2c
)
{
    80e0:	b580      	push	{r7, lr}
    80e2:	b082      	sub	sp, #8
    80e4:	af00      	add	r7, sp, #0
    80e6:	6078      	str	r0, [r7, #4]
    /*
     * This function is only called from within the ISR and so does not need
     * guarding on the register access.
     */
    if( 0 != this_i2c->is_slave_enabled )
    80e8:	687b      	ldr	r3, [r7, #4]
    80ea:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    80ee:	2b00      	cmp	r3, #0
    80f0:	d00a      	beq.n	8108 <enable_slave_if_required+0x28>
    {
        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    80f2:	687b      	ldr	r3, [r7, #4]
    80f4:	681b      	ldr	r3, [r3, #0]
    80f6:	4618      	mov	r0, r3
    80f8:	f04f 0102 	mov.w	r1, #2
    80fc:	f04f 0204 	mov.w	r2, #4
    8100:	f04f 0301 	mov.w	r3, #1
    8104:	f7fc feac 	bl	4e60 <HW_set_8bit_reg_field>
    }
}
    8108:	f107 0708 	add.w	r7, r7, #8
    810c:	46bd      	mov	sp, r7
    810e:	bd80      	pop	{r7, pc}

00008110 <I2C_isr>:
 */
void I2C_isr
(
    i2c_instance_t * this_i2c
)
{
    8110:	b5b0      	push	{r4, r5, r7, lr}
    8112:	b084      	sub	sp, #16
    8114:	af00      	add	r7, sp, #0
    8116:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    8118:	f04f 0301 	mov.w	r3, #1
    811c:	73bb      	strb	r3, [r7, #14]

    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    811e:	687b      	ldr	r3, [r7, #4]
    8120:	681b      	ldr	r3, [r3, #0]
    8122:	f103 0304 	add.w	r3, r3, #4
    8126:	4618      	mov	r0, r3
    8128:	f7fc fe98 	bl	4e5c <HW_get_8bit_reg>
    812c:	4603      	mov	r3, r0
    812e:	72fb      	strb	r3, [r7, #11]
    
    switch( status )
    8130:	7afb      	ldrb	r3, [r7, #11]
    8132:	b2db      	uxtb	r3, r3
    8134:	f1a3 0308 	sub.w	r3, r3, #8
    8138:	2bd8      	cmp	r3, #216	; 0xd8
    813a:	f200 84e3 	bhi.w	8b04 <I2C_isr+0x9f4>
    813e:	a201      	add	r2, pc, #4	; (adr r2, 8144 <I2C_isr+0x34>)
    8140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8144:	000084a9 	.word	0x000084a9
    8148:	00008b05 	.word	0x00008b05
    814c:	00008b05 	.word	0x00008b05
    8150:	00008b05 	.word	0x00008b05
    8154:	00008b05 	.word	0x00008b05
    8158:	00008b05 	.word	0x00008b05
    815c:	00008b05 	.word	0x00008b05
    8160:	00008b05 	.word	0x00008b05
    8164:	000084a9 	.word	0x000084a9
    8168:	00008b05 	.word	0x00008b05
    816c:	00008b05 	.word	0x00008b05
    8170:	00008b05 	.word	0x00008b05
    8174:	00008b05 	.word	0x00008b05
    8178:	00008b05 	.word	0x00008b05
    817c:	00008b05 	.word	0x00008b05
    8180:	00008b05 	.word	0x00008b05
    8184:	0000857f 	.word	0x0000857f
    8188:	00008b05 	.word	0x00008b05
    818c:	00008b05 	.word	0x00008b05
    8190:	00008b05 	.word	0x00008b05
    8194:	00008b05 	.word	0x00008b05
    8198:	00008b05 	.word	0x00008b05
    819c:	00008b05 	.word	0x00008b05
    81a0:	00008b05 	.word	0x00008b05
    81a4:	0000854f 	.word	0x0000854f
    81a8:	00008b05 	.word	0x00008b05
    81ac:	00008b05 	.word	0x00008b05
    81b0:	00008b05 	.word	0x00008b05
    81b4:	00008b05 	.word	0x00008b05
    81b8:	00008b05 	.word	0x00008b05
    81bc:	00008b05 	.word	0x00008b05
    81c0:	00008b05 	.word	0x00008b05
    81c4:	0000857f 	.word	0x0000857f
    81c8:	00008b05 	.word	0x00008b05
    81cc:	00008b05 	.word	0x00008b05
    81d0:	00008b05 	.word	0x00008b05
    81d4:	00008b05 	.word	0x00008b05
    81d8:	00008b05 	.word	0x00008b05
    81dc:	00008b05 	.word	0x00008b05
    81e0:	00008b05 	.word	0x00008b05
    81e4:	0000862f 	.word	0x0000862f
    81e8:	00008b05 	.word	0x00008b05
    81ec:	00008b05 	.word	0x00008b05
    81f0:	00008b05 	.word	0x00008b05
    81f4:	00008b05 	.word	0x00008b05
    81f8:	00008b05 	.word	0x00008b05
    81fc:	00008b05 	.word	0x00008b05
    8200:	00008b05 	.word	0x00008b05
    8204:	00008537 	.word	0x00008537
    8208:	00008b05 	.word	0x00008b05
    820c:	00008b05 	.word	0x00008b05
    8210:	00008b05 	.word	0x00008b05
    8214:	00008b05 	.word	0x00008b05
    8218:	00008b05 	.word	0x00008b05
    821c:	00008b05 	.word	0x00008b05
    8220:	00008b05 	.word	0x00008b05
    8224:	0000865f 	.word	0x0000865f
    8228:	00008b05 	.word	0x00008b05
    822c:	00008b05 	.word	0x00008b05
    8230:	00008b05 	.word	0x00008b05
    8234:	00008b05 	.word	0x00008b05
    8238:	00008b05 	.word	0x00008b05
    823c:	00008b05 	.word	0x00008b05
    8240:	00008b05 	.word	0x00008b05
    8244:	000086df 	.word	0x000086df
    8248:	00008b05 	.word	0x00008b05
    824c:	00008b05 	.word	0x00008b05
    8250:	00008b05 	.word	0x00008b05
    8254:	00008b05 	.word	0x00008b05
    8258:	00008b05 	.word	0x00008b05
    825c:	00008b05 	.word	0x00008b05
    8260:	00008b05 	.word	0x00008b05
    8264:	0000870f 	.word	0x0000870f
    8268:	00008b05 	.word	0x00008b05
    826c:	00008b05 	.word	0x00008b05
    8270:	00008b05 	.word	0x00008b05
    8274:	00008b05 	.word	0x00008b05
    8278:	00008b05 	.word	0x00008b05
    827c:	00008b05 	.word	0x00008b05
    8280:	00008b05 	.word	0x00008b05
    8284:	0000875f 	.word	0x0000875f
    8288:	00008b05 	.word	0x00008b05
    828c:	00008b05 	.word	0x00008b05
    8290:	00008b05 	.word	0x00008b05
    8294:	00008b05 	.word	0x00008b05
    8298:	00008b05 	.word	0x00008b05
    829c:	00008b05 	.word	0x00008b05
    82a0:	00008b05 	.word	0x00008b05
    82a4:	00008829 	.word	0x00008829
    82a8:	00008b05 	.word	0x00008b05
    82ac:	00008b05 	.word	0x00008b05
    82b0:	00008b05 	.word	0x00008b05
    82b4:	00008b05 	.word	0x00008b05
    82b8:	00008b05 	.word	0x00008b05
    82bc:	00008b05 	.word	0x00008b05
    82c0:	00008b05 	.word	0x00008b05
    82c4:	0000881f 	.word	0x0000881f
    82c8:	00008b05 	.word	0x00008b05
    82cc:	00008b05 	.word	0x00008b05
    82d0:	00008b05 	.word	0x00008b05
    82d4:	00008b05 	.word	0x00008b05
    82d8:	00008b05 	.word	0x00008b05
    82dc:	00008b05 	.word	0x00008b05
    82e0:	00008b05 	.word	0x00008b05
    82e4:	00008829 	.word	0x00008829
    82e8:	00008b05 	.word	0x00008b05
    82ec:	00008b05 	.word	0x00008b05
    82f0:	00008b05 	.word	0x00008b05
    82f4:	00008b05 	.word	0x00008b05
    82f8:	00008b05 	.word	0x00008b05
    82fc:	00008b05 	.word	0x00008b05
    8300:	00008b05 	.word	0x00008b05
    8304:	0000881f 	.word	0x0000881f
    8308:	00008b05 	.word	0x00008b05
    830c:	00008b05 	.word	0x00008b05
    8310:	00008b05 	.word	0x00008b05
    8314:	00008b05 	.word	0x00008b05
    8318:	00008b05 	.word	0x00008b05
    831c:	00008b05 	.word	0x00008b05
    8320:	00008b05 	.word	0x00008b05
    8324:	00008885 	.word	0x00008885
    8328:	00008b05 	.word	0x00008b05
    832c:	00008b05 	.word	0x00008b05
    8330:	00008b05 	.word	0x00008b05
    8334:	00008b05 	.word	0x00008b05
    8338:	00008b05 	.word	0x00008b05
    833c:	00008b05 	.word	0x00008b05
    8340:	00008b05 	.word	0x00008b05
    8344:	000087d3 	.word	0x000087d3
    8348:	00008b05 	.word	0x00008b05
    834c:	00008b05 	.word	0x00008b05
    8350:	00008b05 	.word	0x00008b05
    8354:	00008b05 	.word	0x00008b05
    8358:	00008b05 	.word	0x00008b05
    835c:	00008b05 	.word	0x00008b05
    8360:	00008b05 	.word	0x00008b05
    8364:	00008885 	.word	0x00008885
    8368:	00008b05 	.word	0x00008b05
    836c:	00008b05 	.word	0x00008b05
    8370:	00008b05 	.word	0x00008b05
    8374:	00008b05 	.word	0x00008b05
    8378:	00008b05 	.word	0x00008b05
    837c:	00008b05 	.word	0x00008b05
    8380:	00008b05 	.word	0x00008b05
    8384:	000087d3 	.word	0x000087d3
    8388:	00008b05 	.word	0x00008b05
    838c:	00008b05 	.word	0x00008b05
    8390:	00008b05 	.word	0x00008b05
    8394:	00008b05 	.word	0x00008b05
    8398:	00008b05 	.word	0x00008b05
    839c:	00008b05 	.word	0x00008b05
    83a0:	00008b05 	.word	0x00008b05
    83a4:	000088f7 	.word	0x000088f7
    83a8:	00008b05 	.word	0x00008b05
    83ac:	00008b05 	.word	0x00008b05
    83b0:	00008b05 	.word	0x00008b05
    83b4:	00008b05 	.word	0x00008b05
    83b8:	00008b05 	.word	0x00008b05
    83bc:	00008b05 	.word	0x00008b05
    83c0:	00008b05 	.word	0x00008b05
    83c4:	000089e9 	.word	0x000089e9
    83c8:	00008b05 	.word	0x00008b05
    83cc:	00008b05 	.word	0x00008b05
    83d0:	00008b05 	.word	0x00008b05
    83d4:	00008b05 	.word	0x00008b05
    83d8:	00008b05 	.word	0x00008b05
    83dc:	00008b05 	.word	0x00008b05
    83e0:	00008b05 	.word	0x00008b05
    83e4:	000089e9 	.word	0x000089e9
    83e8:	00008b05 	.word	0x00008b05
    83ec:	00008b05 	.word	0x00008b05
    83f0:	00008b05 	.word	0x00008b05
    83f4:	00008b05 	.word	0x00008b05
    83f8:	00008b05 	.word	0x00008b05
    83fc:	00008b05 	.word	0x00008b05
    8400:	00008b05 	.word	0x00008b05
    8404:	000089e9 	.word	0x000089e9
    8408:	00008b05 	.word	0x00008b05
    840c:	00008b05 	.word	0x00008b05
    8410:	00008b05 	.word	0x00008b05
    8414:	00008b05 	.word	0x00008b05
    8418:	00008b05 	.word	0x00008b05
    841c:	00008b05 	.word	0x00008b05
    8420:	00008b05 	.word	0x00008b05
    8424:	00008ab3 	.word	0x00008ab3
    8428:	00008b05 	.word	0x00008b05
    842c:	00008b05 	.word	0x00008b05
    8430:	00008b05 	.word	0x00008b05
    8434:	00008b05 	.word	0x00008b05
    8438:	00008b05 	.word	0x00008b05
    843c:	00008b05 	.word	0x00008b05
    8440:	00008b05 	.word	0x00008b05
    8444:	00008ab3 	.word	0x00008ab3
    8448:	00008b05 	.word	0x00008b05
    844c:	00008b05 	.word	0x00008b05
    8450:	00008b05 	.word	0x00008b05
    8454:	00008b05 	.word	0x00008b05
    8458:	00008b05 	.word	0x00008b05
    845c:	00008b05 	.word	0x00008b05
    8460:	00008b05 	.word	0x00008b05
    8464:	00008b05 	.word	0x00008b05
    8468:	00008b05 	.word	0x00008b05
    846c:	00008b05 	.word	0x00008b05
    8470:	00008b05 	.word	0x00008b05
    8474:	00008b05 	.word	0x00008b05
    8478:	00008b05 	.word	0x00008b05
    847c:	00008b05 	.word	0x00008b05
    8480:	00008b05 	.word	0x00008b05
    8484:	000089bb 	.word	0x000089bb
    8488:	00008b05 	.word	0x00008b05
    848c:	00008b05 	.word	0x00008b05
    8490:	00008b05 	.word	0x00008b05
    8494:	00008b05 	.word	0x00008b05
    8498:	00008b05 	.word	0x00008b05
    849c:	00008b05 	.word	0x00008b05
    84a0:	00008b05 	.word	0x00008b05
    84a4:	00008b59 	.word	0x00008b59
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            HAL_set_8bit_reg_field( this_i2c->base_address, STA, 0x00u);
    84a8:	687b      	ldr	r3, [r7, #4]
    84aa:	681b      	ldr	r3, [r3, #0]
    84ac:	4618      	mov	r0, r3
    84ae:	f04f 0105 	mov.w	r1, #5
    84b2:	f04f 0220 	mov.w	r2, #32
    84b6:	f04f 0300 	mov.w	r3, #0
    84ba:	f7fc fcd1 	bl	4e60 <HW_set_8bit_reg_field>
            HAL_set_8bit_reg( this_i2c->base_address, DATA, this_i2c->target_addr); /* write call address */
    84be:	687b      	ldr	r3, [r7, #4]
    84c0:	681b      	ldr	r3, [r3, #0]
    84c2:	f103 0208 	add.w	r2, r3, #8
    84c6:	687b      	ldr	r3, [r7, #4]
    84c8:	689b      	ldr	r3, [r3, #8]
    84ca:	4610      	mov	r0, r2
    84cc:	4619      	mov	r1, r3
    84ce:	f7fc fcc3 	bl	4e58 <HW_set_8bit_reg>
            HAL_set_8bit_reg_field( this_i2c->base_address, DIR, this_i2c->dir); /* set direction bit */
    84d2:	687b      	ldr	r3, [r7, #4]
    84d4:	681b      	ldr	r3, [r3, #0]
    84d6:	f103 0208 	add.w	r2, r3, #8
    84da:	687b      	ldr	r3, [r7, #4]
    84dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    84de:	4610      	mov	r0, r2
    84e0:	f04f 0100 	mov.w	r1, #0
    84e4:	f04f 0201 	mov.w	r2, #1
    84e8:	f7fc fcba 	bl	4e60 <HW_set_8bit_reg_field>
            if(this_i2c->dir == WRITE_DIR)
    84ec:	687b      	ldr	r3, [r7, #4]
    84ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    84f0:	2b00      	cmp	r3, #0
    84f2:	d104      	bne.n	84fe <I2C_isr+0x3ee>
            {
                 this_i2c->master_tx_idx = 0u;
    84f4:	687b      	ldr	r3, [r7, #4]
    84f6:	f04f 0200 	mov.w	r2, #0
    84fa:	621a      	str	r2, [r3, #32]
    84fc:	e003      	b.n	8506 <I2C_isr+0x3f6>
            }
            else
            {
                 this_i2c->master_rx_idx = 0u;
    84fe:	687b      	ldr	r3, [r7, #4]
    8500:	f04f 0200 	mov.w	r2, #0
    8504:	631a      	str	r2, [r3, #48]	; 0x30
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    8506:	687b      	ldr	r3, [r7, #4]
    8508:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    850c:	2b00      	cmp	r3, #0
    850e:	d004      	beq.n	851a <I2C_isr+0x40a>
            {
                this_i2c->is_transaction_pending = 0u;
    8510:	687b      	ldr	r3, [r7, #4]
    8512:	f04f 0200 	mov.w	r2, #0
    8516:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    851a:	687b      	ldr	r3, [r7, #4]
    851c:	7b1a      	ldrb	r2, [r3, #12]
    851e:	687b      	ldr	r3, [r7, #4]
    8520:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
    8524:	429a      	cmp	r2, r3
    8526:	f000 8319 	beq.w	8b5c <I2C_isr+0xa4c>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    852a:	687b      	ldr	r3, [r7, #4]
    852c:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
    8530:	687b      	ldr	r3, [r7, #4]
    8532:	731a      	strb	r2, [r3, #12]
            }
            break;
    8534:	e31b      	b.n	8b6e <I2C_isr+0xa5e>
            
        case ST_LOST_ARB:
              /* Set start bit.  Let's keep trying!  Don't give up! */
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    8536:	687b      	ldr	r3, [r7, #4]
    8538:	681b      	ldr	r3, [r3, #0]
    853a:	4618      	mov	r0, r3
    853c:	f04f 0105 	mov.w	r1, #5
    8540:	f04f 0220 	mov.w	r2, #32
    8544:	f04f 0301 	mov.w	r3, #1
    8548:	f7fc fc8a 	bl	4e60 <HW_set_8bit_reg_field>
              break;
    854c:	e30f      	b.n	8b6e <I2C_isr+0xa5e>
              break;

        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    854e:	687b      	ldr	r3, [r7, #4]
    8550:	681b      	ldr	r3, [r3, #0]
    8552:	4618      	mov	r0, r3
    8554:	f04f 0104 	mov.w	r1, #4
    8558:	f04f 0210 	mov.w	r2, #16
    855c:	f04f 0301 	mov.w	r3, #1
    8560:	f7fc fc7e 	bl	4e60 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    8564:	687b      	ldr	r3, [r7, #4]
    8566:	f04f 0202 	mov.w	r2, #2
    856a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            this_i2c->transaction = NO_TRANSACTION;
    856e:	687b      	ldr	r3, [r7, #4]
    8570:	f04f 0200 	mov.w	r2, #0
    8574:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    8576:	6878      	ldr	r0, [r7, #4]
    8578:	f7ff fdb2 	bl	80e0 <enable_slave_if_required>
            break;
    857c:	e2f7      	b.n	8b6e <I2C_isr+0xa5e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    857e:	687b      	ldr	r3, [r7, #4]
    8580:	6a1a      	ldr	r2, [r3, #32]
    8582:	687b      	ldr	r3, [r7, #4]
    8584:	69db      	ldr	r3, [r3, #28]
    8586:	429a      	cmp	r2, r3
    8588:	d212      	bcs.n	85b0 <I2C_isr+0x4a0>
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
    858a:	687b      	ldr	r3, [r7, #4]
    858c:	681b      	ldr	r3, [r3, #0]
    858e:	f103 0108 	add.w	r1, r3, #8
    8592:	687b      	ldr	r3, [r7, #4]
    8594:	699a      	ldr	r2, [r3, #24]
    8596:	687b      	ldr	r3, [r7, #4]
    8598:	6a1b      	ldr	r3, [r3, #32]
    859a:	441a      	add	r2, r3
    859c:	7812      	ldrb	r2, [r2, #0]
    859e:	f103 0001 	add.w	r0, r3, #1
    85a2:	687b      	ldr	r3, [r7, #4]
    85a4:	6218      	str	r0, [r3, #32]
    85a6:	4608      	mov	r0, r1
    85a8:	4611      	mov	r1, r2
    85aa:	f7fc fc55 	bl	4e58 <HW_set_8bit_reg>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    85ae:	e2de      	b.n	8b6e <I2C_isr+0xa5e>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    85b0:	687b      	ldr	r3, [r7, #4]
    85b2:	7b1b      	ldrb	r3, [r3, #12]
    85b4:	2b03      	cmp	r3, #3
    85b6:	d10f      	bne.n	85d8 <I2C_isr+0x4c8>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    85b8:	687b      	ldr	r3, [r7, #4]
    85ba:	f04f 0201 	mov.w	r2, #1
    85be:	625a      	str	r2, [r3, #36]	; 0x24
                 HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    85c0:	687b      	ldr	r3, [r7, #4]
    85c2:	681b      	ldr	r3, [r3, #0]
    85c4:	4618      	mov	r0, r3
    85c6:	f04f 0105 	mov.w	r1, #5
    85ca:	f04f 0220 	mov.w	r2, #32
    85ce:	f04f 0301 	mov.w	r3, #1
    85d2:	f7fc fc45 	bl	4e60 <HW_set_8bit_reg_field>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    85d6:	e2ca      	b.n	8b6e <I2C_isr+0xa5e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    85d8:	687b      	ldr	r3, [r7, #4]
    85da:	f04f 0200 	mov.w	r2, #0
    85de:	731a      	strb	r2, [r3, #12]
                hold_bus = this_i2c->options & I2C_HOLD_BUS;
    85e0:	687b      	ldr	r3, [r7, #4]
    85e2:	7d1b      	ldrb	r3, [r3, #20]
    85e4:	f003 0301 	and.w	r3, r3, #1
    85e8:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    85ea:	687b      	ldr	r3, [r7, #4]
    85ec:	7b7a      	ldrb	r2, [r7, #13]
    85ee:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                if ( hold_bus == 0u )
    85f2:	7b7b      	ldrb	r3, [r7, #13]
    85f4:	2b00      	cmp	r3, #0
    85f6:	d10e      	bne.n	8616 <I2C_isr+0x506>
                { 
                    HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    85f8:	687b      	ldr	r3, [r7, #4]
    85fa:	681b      	ldr	r3, [r3, #0]
    85fc:	4618      	mov	r0, r3
    85fe:	f04f 0104 	mov.w	r1, #4
    8602:	f04f 0210 	mov.w	r2, #16
    8606:	f04f 0301 	mov.w	r3, #1
    860a:	f7fc fc29 	bl	4e60 <HW_set_8bit_reg_field>
                    enable_slave_if_required(this_i2c);
    860e:	6878      	ldr	r0, [r7, #4]
    8610:	f7ff fd66 	bl	80e0 <enable_slave_if_required>
    8614:	e005      	b.n	8622 <I2C_isr+0x512>
                }
                else
                {
                    I2C_disable_irq( this_i2c );
    8616:	6878      	ldr	r0, [r7, #4]
    8618:	f000 fb48 	bl	8cac <I2C_disable_irq>
                    clear_irq = 0u;
    861c:	f04f 0300 	mov.w	r3, #0
    8620:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = I2C_SUCCESS;
    8622:	687b      	ldr	r3, [r7, #4]
    8624:	f04f 0200 	mov.w	r2, #0
    8628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }
            break;
    862c:	e29f      	b.n	8b6e <I2C_isr+0xa5e>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);/* xmt stop condition */
    862e:	687b      	ldr	r3, [r7, #4]
    8630:	681b      	ldr	r3, [r3, #0]
    8632:	4618      	mov	r0, r3
    8634:	f04f 0104 	mov.w	r1, #4
    8638:	f04f 0210 	mov.w	r2, #16
    863c:	f04f 0301 	mov.w	r3, #1
    8640:	f7fc fc0e 	bl	4e60 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    8644:	687b      	ldr	r3, [r7, #4]
    8646:	f04f 0202 	mov.w	r2, #2
    864a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    864e:	687b      	ldr	r3, [r7, #4]
    8650:	f04f 0200 	mov.w	r2, #0
    8654:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    8656:	6878      	ldr	r0, [r7, #4]
    8658:	f7ff fd42 	bl	80e0 <enable_slave_if_required>
            break;
    865c:	e287      	b.n	8b6e <I2C_isr+0xa5e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    865e:	687b      	ldr	r3, [r7, #4]
    8660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8662:	2b01      	cmp	r3, #1
    8664:	d90b      	bls.n	867e <I2C_isr+0x56e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    8666:	687b      	ldr	r3, [r7, #4]
    8668:	681b      	ldr	r3, [r3, #0]
    866a:	4618      	mov	r0, r3
    866c:	f04f 0102 	mov.w	r1, #2
    8670:	f04f 0204 	mov.w	r2, #4
    8674:	f04f 0301 	mov.w	r3, #1
    8678:	f7fc fbf2 	bl	4e60 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    867c:	e277      	b.n	8b6e <I2C_isr+0xa5e>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
            }
            else if(1u == this_i2c->master_rx_size)
    867e:	687b      	ldr	r3, [r7, #4]
    8680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8682:	2b01      	cmp	r3, #1
    8684:	d10b      	bne.n	869e <I2C_isr+0x58e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    8686:	687b      	ldr	r3, [r7, #4]
    8688:	681b      	ldr	r3, [r3, #0]
    868a:	4618      	mov	r0, r3
    868c:	f04f 0102 	mov.w	r1, #2
    8690:	f04f 0204 	mov.w	r2, #4
    8694:	f04f 0300 	mov.w	r3, #0
    8698:	f7fc fbe2 	bl	4e60 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    869c:	e267      	b.n	8b6e <I2C_isr+0xa5e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    869e:	687b      	ldr	r3, [r7, #4]
    86a0:	681b      	ldr	r3, [r3, #0]
    86a2:	4618      	mov	r0, r3
    86a4:	f04f 0102 	mov.w	r1, #2
    86a8:	f04f 0204 	mov.w	r2, #4
    86ac:	f04f 0301 	mov.w	r3, #1
    86b0:	f7fc fbd6 	bl	4e60 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    86b4:	687b      	ldr	r3, [r7, #4]
    86b6:	681b      	ldr	r3, [r3, #0]
    86b8:	4618      	mov	r0, r3
    86ba:	f04f 0104 	mov.w	r1, #4
    86be:	f04f 0210 	mov.w	r2, #16
    86c2:	f04f 0301 	mov.w	r3, #1
    86c6:	f7fc fbcb 	bl	4e60 <HW_set_8bit_reg_field>
                this_i2c->master_status = I2C_SUCCESS;
    86ca:	687b      	ldr	r3, [r7, #4]
    86cc:	f04f 0200 	mov.w	r2, #0
    86d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                this_i2c->transaction = NO_TRANSACTION;
    86d4:	687b      	ldr	r3, [r7, #4]
    86d6:	f04f 0200 	mov.w	r2, #0
    86da:	731a      	strb	r2, [r3, #12]
            }
            break;
    86dc:	e247      	b.n	8b6e <I2C_isr+0xa5e>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    86de:	687b      	ldr	r3, [r7, #4]
    86e0:	681b      	ldr	r3, [r3, #0]
    86e2:	4618      	mov	r0, r3
    86e4:	f04f 0104 	mov.w	r1, #4
    86e8:	f04f 0210 	mov.w	r2, #16
    86ec:	f04f 0301 	mov.w	r3, #1
    86f0:	f7fc fbb6 	bl	4e60 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    86f4:	687b      	ldr	r3, [r7, #4]
    86f6:	f04f 0202 	mov.w	r2, #2
    86fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    86fe:	687b      	ldr	r3, [r7, #4]
    8700:	f04f 0200 	mov.w	r2, #0
    8704:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    8706:	6878      	ldr	r0, [r7, #4]
    8708:	f7ff fcea 	bl	80e0 <enable_slave_if_required>
            break;
    870c:	e22f      	b.n	8b6e <I2C_isr+0xa5e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    870e:	687b      	ldr	r3, [r7, #4]
    8710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8712:	687a      	ldr	r2, [r7, #4]
    8714:	6b14      	ldr	r4, [r2, #48]	; 0x30
    8716:	eb03 0504 	add.w	r5, r3, r4
    871a:	687b      	ldr	r3, [r7, #4]
    871c:	681b      	ldr	r3, [r3, #0]
    871e:	f103 0308 	add.w	r3, r3, #8
    8722:	4618      	mov	r0, r3
    8724:	f7fc fb9a 	bl	4e5c <HW_get_8bit_reg>
    8728:	4603      	mov	r3, r0
    872a:	702b      	strb	r3, [r5, #0]
    872c:	f104 0201 	add.w	r2, r4, #1
    8730:	687b      	ldr	r3, [r7, #4]
    8732:	631a      	str	r2, [r3, #48]	; 0x30
            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    8734:	687b      	ldr	r3, [r7, #4]
    8736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    8738:	687b      	ldr	r3, [r7, #4]
    873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    873c:	f103 33ff 	add.w	r3, r3, #4294967295
    8740:	429a      	cmp	r2, r3
    8742:	f0c0 820d 	bcc.w	8b60 <I2C_isr+0xa50>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    8746:	687b      	ldr	r3, [r7, #4]
    8748:	681b      	ldr	r3, [r3, #0]
    874a:	4618      	mov	r0, r3
    874c:	f04f 0102 	mov.w	r1, #2
    8750:	f04f 0204 	mov.w	r2, #4
    8754:	f04f 0300 	mov.w	r3, #0
    8758:	f7fc fb82 	bl	4e60 <HW_set_8bit_reg_field>
            }
            break;
    875c:	e207      	b.n	8b6e <I2C_isr+0xa5e>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    875e:	687b      	ldr	r3, [r7, #4]
    8760:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    8762:	687b      	ldr	r3, [r7, #4]
    8764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    8766:	eb02 0403 	add.w	r4, r2, r3
    876a:	687b      	ldr	r3, [r7, #4]
    876c:	681b      	ldr	r3, [r3, #0]
    876e:	f103 0308 	add.w	r3, r3, #8
    8772:	4618      	mov	r0, r3
    8774:	f7fc fb72 	bl	4e5c <HW_get_8bit_reg>
    8778:	4603      	mov	r3, r0
    877a:	7023      	strb	r3, [r4, #0]
          
            hold_bus = this_i2c->options & I2C_HOLD_BUS; 
    877c:	687b      	ldr	r3, [r7, #4]
    877e:	7d1b      	ldrb	r3, [r3, #20]
    8780:	f003 0301 	and.w	r3, r3, #1
    8784:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    8786:	687b      	ldr	r3, [r7, #4]
    8788:	7b7a      	ldrb	r2, [r7, #13]
    878a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            if ( hold_bus == 0u )
    878e:	7b7b      	ldrb	r3, [r7, #13]
    8790:	2b00      	cmp	r3, #0
    8792:	d10e      	bne.n	87b2 <I2C_isr+0x6a2>
            { 
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    8794:	687b      	ldr	r3, [r7, #4]
    8796:	681b      	ldr	r3, [r3, #0]
    8798:	4618      	mov	r0, r3
    879a:	f04f 0104 	mov.w	r1, #4
    879e:	f04f 0210 	mov.w	r2, #16
    87a2:	f04f 0301 	mov.w	r3, #1
    87a6:	f7fc fb5b 	bl	4e60 <HW_set_8bit_reg_field>

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    87aa:	6878      	ldr	r0, [r7, #4]
    87ac:	f7ff fc98 	bl	80e0 <enable_slave_if_required>
    87b0:	e005      	b.n	87be <I2C_isr+0x6ae>
            }
            else
            {
                I2C_disable_irq( this_i2c );
    87b2:	6878      	ldr	r0, [r7, #4]
    87b4:	f000 fa7a 	bl	8cac <I2C_disable_irq>
                clear_irq = 0u;
    87b8:	f04f 0300 	mov.w	r3, #0
    87bc:	73bb      	strb	r3, [r7, #14]
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    87be:	687b      	ldr	r3, [r7, #4]
    87c0:	f04f 0200 	mov.w	r2, #0
    87c4:	731a      	strb	r2, [r3, #12]
            this_i2c->master_status = I2C_SUCCESS;
    87c6:	687b      	ldr	r3, [r7, #4]
    87c8:	f04f 0200 	mov.w	r2, #0
    87cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            break;
    87d0:	e1cd      	b.n	8b6e <I2C_isr+0xa5e>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    87d2:	687b      	ldr	r3, [r7, #4]
    87d4:	681b      	ldr	r3, [r3, #0]
    87d6:	4618      	mov	r0, r3
    87d8:	f04f 0102 	mov.w	r1, #2
    87dc:	f04f 0204 	mov.w	r2, #4
    87e0:	f04f 0301 	mov.w	r3, #1
    87e4:	f7fc fb3c 	bl	4e60 <HW_set_8bit_reg_field>

            this_i2c->transaction = NO_TRANSACTION;
    87e8:	687b      	ldr	r3, [r7, #4]
    87ea:	f04f 0200 	mov.w	r2, #0
    87ee:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_status = I2C_SUCCESS;
    87f0:	687b      	ldr	r3, [r7, #4]
    87f2:	f04f 0200 	mov.w	r2, #0
    87f6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    87fa:	687b      	ldr	r3, [r7, #4]
    87fc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    8800:	2b00      	cmp	r3, #0
    8802:	f000 81af 	beq.w	8b64 <I2C_isr+0xa54>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    8806:	687b      	ldr	r3, [r7, #4]
    8808:	681b      	ldr	r3, [r3, #0]
    880a:	4618      	mov	r0, r3
    880c:	f04f 0105 	mov.w	r1, #5
    8810:	f04f 0220 	mov.w	r2, #32
    8814:	f04f 0301 	mov.w	r3, #1
    8818:	f7fc fb22 	bl	4e60 <HW_set_8bit_reg_field>
            }
            break;
    881c:	e1a7      	b.n	8b6e <I2C_isr+0xa5e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    881e:	687b      	ldr	r3, [r7, #4]
    8820:	f04f 0201 	mov.w	r2, #1
    8824:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */
            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    8828:	687b      	ldr	r3, [r7, #4]
    882a:	f04f 0204 	mov.w	r2, #4
    882e:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_rx_idx = 0u;
    8830:	687b      	ldr	r3, [r7, #4]
    8832:	f04f 0200 	mov.w	r2, #0
    8836:	651a      	str	r2, [r3, #80]	; 0x50
            this_i2c->random_read_addr = 0u;
    8838:	687b      	ldr	r3, [r7, #4]
    883a:	f04f 0200 	mov.w	r2, #0
    883e:	611a      	str	r2, [r3, #16]
            /*
             * If Start Bit is set clear it, but store that information since it is because of
             * pending transaction
             */
            if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    8840:	687b      	ldr	r3, [r7, #4]
    8842:	681b      	ldr	r3, [r3, #0]
    8844:	4618      	mov	r0, r3
    8846:	f04f 0105 	mov.w	r1, #5
    884a:	f04f 0220 	mov.w	r2, #32
    884e:	f7fc fb15 	bl	4e7c <HW_get_8bit_reg_field>
    8852:	4603      	mov	r3, r0
    8854:	2b00      	cmp	r3, #0
    8856:	d00f      	beq.n	8878 <I2C_isr+0x768>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    8858:	687b      	ldr	r3, [r7, #4]
    885a:	681b      	ldr	r3, [r3, #0]
    885c:	4618      	mov	r0, r3
    885e:	f04f 0105 	mov.w	r1, #5
    8862:	f04f 0220 	mov.w	r2, #32
    8866:	f04f 0300 	mov.w	r3, #0
    886a:	f7fc faf9 	bl	4e60 <HW_set_8bit_reg_field>
                this_i2c->is_transaction_pending = 1u;
    886e:	687b      	ldr	r3, [r7, #4]
    8870:	f04f 0201 	mov.w	r2, #1
    8874:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            }
            this_i2c->slave_status = I2C_IN_PROGRESS;
    8878:	687b      	ldr	r3, [r7, #4]
    887a:	f04f 0201 	mov.w	r2, #1
    887e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    8882:	e174      	b.n	8b6e <I2C_isr+0xa5e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    8884:	687b      	ldr	r3, [r7, #4]
    8886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    8888:	2b00      	cmp	r3, #0
    888a:	d021      	beq.n	88d0 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    888c:	687b      	ldr	r3, [r7, #4]
    888e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    8890:	687b      	ldr	r3, [r7, #4]
    8892:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    8894:	429a      	cmp	r2, r3
    8896:	d21b      	bcs.n	88d0 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    8898:	687b      	ldr	r3, [r7, #4]
    889a:	681b      	ldr	r3, [r3, #0]
    889c:	f103 0308 	add.w	r3, r3, #8
    88a0:	4618      	mov	r0, r3
    88a2:	f7fc fadb 	bl	4e5c <HW_get_8bit_reg>
    88a6:	4603      	mov	r3, r0
    88a8:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    88aa:	687b      	ldr	r3, [r7, #4]
    88ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    88ae:	687b      	ldr	r3, [r7, #4]
    88b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    88b2:	441a      	add	r2, r3
    88b4:	7b39      	ldrb	r1, [r7, #12]
    88b6:	7011      	strb	r1, [r2, #0]
    88b8:	f103 0201 	add.w	r2, r3, #1
    88bc:	687b      	ldr	r3, [r7, #4]
    88be:	651a      	str	r2, [r3, #80]	; 0x50
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    88c0:	687b      	ldr	r3, [r7, #4]
    88c2:	691b      	ldr	r3, [r3, #16]
    88c4:	ea4f 2203 	mov.w	r2, r3, lsl #8
    88c8:	7b3b      	ldrb	r3, [r7, #12]
    88ca:	441a      	add	r2, r3
    88cc:	687b      	ldr	r3, [r7, #4]
    88ce:	611a      	str	r2, [r3, #16]
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    88d0:	687b      	ldr	r3, [r7, #4]
    88d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    88d4:	687b      	ldr	r3, [r7, #4]
    88d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    88d8:	429a      	cmp	r2, r3
    88da:	f0c0 8145 	bcc.w	8b68 <I2C_isr+0xa58>
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    88de:	687b      	ldr	r3, [r7, #4]
    88e0:	681b      	ldr	r3, [r3, #0]
    88e2:	4618      	mov	r0, r3
    88e4:	f04f 0102 	mov.w	r1, #2
    88e8:	f04f 0204 	mov.w	r2, #4
    88ec:	f04f 0300 	mov.w	r3, #0
    88f0:	f7fc fab6 	bl	4e60 <HW_set_8bit_reg_field>
            }
            break;
    88f4:	e13b      	b.n	8b6e <I2C_isr+0xa5e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    88f6:	687b      	ldr	r3, [r7, #4]
    88f8:	7b1b      	ldrb	r3, [r3, #12]
    88fa:	2b04      	cmp	r3, #4
    88fc:	d13c      	bne.n	8978 <I2C_isr+0x868>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    88fe:	687b      	ldr	r3, [r7, #4]
    8900:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    8902:	687b      	ldr	r3, [r7, #4]
    8904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    8906:	429a      	cmp	r2, r3
    8908:	d103      	bne.n	8912 <I2C_isr+0x802>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    890a:	687b      	ldr	r3, [r7, #4]
    890c:	691a      	ldr	r2, [r3, #16]
    890e:	687b      	ldr	r3, [r7, #4]
    8910:	645a      	str	r2, [r3, #68]	; 0x44
                }
                /* Call the slave's write transaction handler if it exists. */
                if ( this_i2c->slave_write_handler != 0u )
    8912:	687b      	ldr	r3, [r7, #4]
    8914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    8916:	2b00      	cmp	r3, #0
    8918:	d022      	beq.n	8960 <I2C_isr+0x850>
                {
                    i2c_slave_handler_ret_t h_ret;
                    h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    891a:	687b      	ldr	r3, [r7, #4]
    891c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    891e:	687a      	ldr	r2, [r7, #4]
    8920:	6c91      	ldr	r1, [r2, #72]	; 0x48
    8922:	687a      	ldr	r2, [r7, #4]
    8924:	6d12      	ldr	r2, [r2, #80]	; 0x50
    8926:	b292      	uxth	r2, r2
    8928:	6878      	ldr	r0, [r7, #4]
    892a:	4798      	blx	r3
    892c:	4603      	mov	r3, r0
    892e:	73fb      	strb	r3, [r7, #15]
                    if ( I2C_REENABLE_SLAVE_RX == h_ret )
    8930:	7bfb      	ldrb	r3, [r7, #15]
    8932:	2b00      	cmp	r3, #0
    8934:	d103      	bne.n	893e <I2C_isr+0x82e>
                    {
                        /* There is a small risk that the write handler could
                         * call I2C_disable_slave() but return
                         * I2C_REENABLE_SLAVE_RX in error so we only enable
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
    8936:	6878      	ldr	r0, [r7, #4]
    8938:	f7ff fbd2 	bl	80e0 <enable_slave_if_required>
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    893c:	e023      	b.n	8986 <I2C_isr+0x876>
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
                    }
                    else
                    {
                        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x0u );
    893e:	687b      	ldr	r3, [r7, #4]
    8940:	681b      	ldr	r3, [r3, #0]
    8942:	4618      	mov	r0, r3
    8944:	f04f 0102 	mov.w	r1, #2
    8948:	f04f 0204 	mov.w	r2, #4
    894c:	f04f 0300 	mov.w	r3, #0
    8950:	f7fc fa86 	bl	4e60 <HW_set_8bit_reg_field>
                        /* Clear slave mode flag as well otherwise in mixed
                         * master/slave applications, the AA bit will get set by
                         * subsequent master operations. */
                        this_i2c->is_slave_enabled = 0u;
    8954:	687b      	ldr	r3, [r7, #4]
    8956:	f04f 0200 	mov.w	r2, #0
    895a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    895e:	e012      	b.n	8986 <I2C_isr+0x876>
    8960:	687b      	ldr	r3, [r7, #4]
    8962:	681b      	ldr	r3, [r3, #0]
    8964:	4618      	mov	r0, r3
    8966:	f04f 0102 	mov.w	r1, #2
    896a:	f04f 0204 	mov.w	r2, #4
    896e:	f04f 0301 	mov.w	r3, #1
    8972:	f7fc fa75 	bl	4e60 <HW_set_8bit_reg_field>
    8976:	e006      	b.n	8986 <I2C_isr+0x876>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    8978:	687b      	ldr	r3, [r7, #4]
    897a:	f04f 0200 	mov.w	r2, #0
    897e:	645a      	str	r2, [r3, #68]	; 0x44
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    8980:	6878      	ldr	r0, [r7, #4]
    8982:	f7ff fbad 	bl	80e0 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = I2C_SUCCESS;
    8986:	687b      	ldr	r3, [r7, #4]
    8988:	f04f 0200 	mov.w	r2, #0
    898c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    8990:	687b      	ldr	r3, [r7, #4]
    8992:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    8996:	2b00      	cmp	r3, #0
    8998:	d00a      	beq.n	89b0 <I2C_isr+0x8a0>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    899a:	687b      	ldr	r3, [r7, #4]
    899c:	681b      	ldr	r3, [r3, #0]
    899e:	4618      	mov	r0, r3
    89a0:	f04f 0105 	mov.w	r1, #5
    89a4:	f04f 0220 	mov.w	r2, #32
    89a8:	f04f 0301 	mov.w	r3, #1
    89ac:	f7fc fa58 	bl	4e60 <HW_set_8bit_reg_field>

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    89b0:	687b      	ldr	r3, [r7, #4]
    89b2:	f04f 0200 	mov.w	r2, #0
    89b6:	731a      	strb	r2, [r3, #12]

            break;
    89b8:	e0d9      	b.n	8b6e <I2C_isr+0xa5e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    89ba:	687b      	ldr	r3, [r7, #4]
    89bc:	f04f 0200 	mov.w	r2, #0
    89c0:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    89c2:	687b      	ldr	r3, [r7, #4]
    89c4:	f04f 0200 	mov.w	r2, #0
    89c8:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    89ca:	687b      	ldr	r3, [r7, #4]
    89cc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    89d0:	b2db      	uxtb	r3, r3
    89d2:	2b01      	cmp	r3, #1
    89d4:	d104      	bne.n	89e0 <I2C_isr+0x8d0>
            {
                this_i2c->slave_status = I2C_FAILED;
    89d6:	687b      	ldr	r3, [r7, #4]
    89d8:	f04f 0202 	mov.w	r2, #2
    89dc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    89e0:	6878      	ldr	r0, [r7, #4]
    89e2:	f7ff fb7d 	bl	80e0 <enable_slave_if_required>

            break;
    89e6:	e0c2      	b.n	8b6e <I2C_isr+0xa5e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:       /* Arbitration lost, and: */
        case ST_RACK:           /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    89e8:	7afb      	ldrb	r3, [r7, #11]
    89ea:	b2db      	uxtb	r3, r3
    89ec:	2ba8      	cmp	r3, #168	; 0xa8
    89ee:	d128      	bne.n	8a42 <I2C_isr+0x932>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    89f0:	687b      	ldr	r3, [r7, #4]
    89f2:	f04f 0205 	mov.w	r2, #5
    89f6:	731a      	strb	r2, [r3, #12]
                this_i2c->random_read_addr = 0u;
    89f8:	687b      	ldr	r3, [r7, #4]
    89fa:	f04f 0200 	mov.w	r2, #0
    89fe:	611a      	str	r2, [r3, #16]
                this_i2c->slave_status = I2C_IN_PROGRESS;
    8a00:	687b      	ldr	r3, [r7, #4]
    8a02:	f04f 0201 	mov.w	r2, #1
    8a06:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
                /* If Start Bit is set clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    8a0a:	687b      	ldr	r3, [r7, #4]
    8a0c:	681b      	ldr	r3, [r3, #0]
    8a0e:	4618      	mov	r0, r3
    8a10:	f04f 0105 	mov.w	r1, #5
    8a14:	f04f 0220 	mov.w	r2, #32
    8a18:	f7fc fa30 	bl	4e7c <HW_get_8bit_reg_field>
    8a1c:	4603      	mov	r3, r0
    8a1e:	2b00      	cmp	r3, #0
    8a20:	d00f      	beq.n	8a42 <I2C_isr+0x932>
                {
                    HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    8a22:	687b      	ldr	r3, [r7, #4]
    8a24:	681b      	ldr	r3, [r3, #0]
    8a26:	4618      	mov	r0, r3
    8a28:	f04f 0105 	mov.w	r1, #5
    8a2c:	f04f 0220 	mov.w	r2, #32
    8a30:	f04f 0300 	mov.w	r3, #0
    8a34:	f7fc fa14 	bl	4e60 <HW_set_8bit_reg_field>
                    this_i2c->is_transaction_pending = 1u;
    8a38:	687b      	ldr	r3, [r7, #4]
    8a3a:	f04f 0201 	mov.w	r2, #1
    8a3e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                 }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    8a42:	687b      	ldr	r3, [r7, #4]
    8a44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    8a46:	687b      	ldr	r3, [r7, #4]
    8a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8a4a:	429a      	cmp	r2, r3
    8a4c:	d309      	bcc.n	8a62 <I2C_isr+0x952>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, 0xFFu);
    8a4e:	687b      	ldr	r3, [r7, #4]
    8a50:	681b      	ldr	r3, [r3, #0]
    8a52:	f103 0308 	add.w	r3, r3, #8
    8a56:	4618      	mov	r0, r3
    8a58:	f04f 01ff 	mov.w	r1, #255	; 0xff
    8a5c:	f7fc f9fc 	bl	4e58 <HW_set_8bit_reg>
    8a60:	e011      	b.n	8a86 <I2C_isr+0x976>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++]);
    8a62:	687b      	ldr	r3, [r7, #4]
    8a64:	681b      	ldr	r3, [r3, #0]
    8a66:	f103 0108 	add.w	r1, r3, #8
    8a6a:	687b      	ldr	r3, [r7, #4]
    8a6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    8a6e:	687b      	ldr	r3, [r7, #4]
    8a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8a72:	441a      	add	r2, r3
    8a74:	7812      	ldrb	r2, [r2, #0]
    8a76:	f103 0001 	add.w	r0, r3, #1
    8a7a:	687b      	ldr	r3, [r7, #4]
    8a7c:	6458      	str	r0, [r3, #68]	; 0x44
    8a7e:	4608      	mov	r0, r1
    8a80:	4611      	mov	r1, r2
    8a82:	f7fc f9e9 	bl	4e58 <HW_set_8bit_reg>
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    8a86:	687b      	ldr	r3, [r7, #4]
    8a88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    8a8a:	687b      	ldr	r3, [r7, #4]
    8a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8a8e:	429a      	cmp	r2, r3
    8a90:	d36c      	bcc.n	8b6c <I2C_isr+0xa5c>
            {
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    8a92:	687b      	ldr	r3, [r7, #4]
    8a94:	681b      	ldr	r3, [r3, #0]
    8a96:	4618      	mov	r0, r3
    8a98:	f04f 0102 	mov.w	r1, #2
    8a9c:	f04f 0204 	mov.w	r2, #4
    8aa0:	f04f 0300 	mov.w	r3, #0
    8aa4:	f7fc f9dc 	bl	4e60 <HW_set_8bit_reg_field>
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    8aa8:	687b      	ldr	r3, [r7, #4]
    8aaa:	f04f 0200 	mov.w	r2, #0
    8aae:	645a      	str	r2, [r3, #68]	; 0x44
            }
            break;
    8ab0:	e05d      	b.n	8b6e <I2C_isr+0xa5e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    8ab2:	687b      	ldr	r3, [r7, #4]
    8ab4:	f04f 0200 	mov.w	r2, #0
    8ab8:	645a      	str	r2, [r3, #68]	; 0x44
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u); 
    8aba:	687b      	ldr	r3, [r7, #4]
    8abc:	681b      	ldr	r3, [r3, #0]
    8abe:	4618      	mov	r0, r3
    8ac0:	f04f 0102 	mov.w	r1, #2
    8ac4:	f04f 0204 	mov.w	r2, #4
    8ac8:	f04f 0301 	mov.w	r3, #1
    8acc:	f7fc f9c8 	bl	4e60 <HW_set_8bit_reg_field>

            /*  Mark previous state as complete */
            this_i2c->slave_status = I2C_SUCCESS;
    8ad0:	687b      	ldr	r3, [r7, #4]
    8ad2:	f04f 0200 	mov.w	r2, #0
    8ad6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    8ada:	687b      	ldr	r3, [r7, #4]
    8adc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    8ae0:	2b00      	cmp	r3, #0
    8ae2:	d00a      	beq.n	8afa <I2C_isr+0x9ea>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    8ae4:	687b      	ldr	r3, [r7, #4]
    8ae6:	681b      	ldr	r3, [r3, #0]
    8ae8:	4618      	mov	r0, r3
    8aea:	f04f 0105 	mov.w	r1, #5
    8aee:	f04f 0220 	mov.w	r2, #32
    8af2:	f04f 0301 	mov.w	r3, #1
    8af6:	f7fc f9b3 	bl	4e60 <HW_set_8bit_reg_field>
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    8afa:	687b      	ldr	r3, [r7, #4]
    8afc:	f04f 0200 	mov.w	r2, #0
    8b00:	731a      	strb	r2, [r3, #12]

            break;
    8b02:	e034      	b.n	8b6e <I2C_isr+0xa5e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    8b04:	687b      	ldr	r3, [r7, #4]
    8b06:	681b      	ldr	r3, [r3, #0]
    8b08:	4618      	mov	r0, r3
    8b0a:	f04f 0105 	mov.w	r1, #5
    8b0e:	f04f 0220 	mov.w	r2, #32
    8b12:	f04f 0300 	mov.w	r3, #0
    8b16:	f7fc f9a3 	bl	4e60 <HW_set_8bit_reg_field>
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    8b1a:	687b      	ldr	r3, [r7, #4]
    8b1c:	f04f 0200 	mov.w	r2, #0
    8b20:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    8b22:	687b      	ldr	r3, [r7, #4]
    8b24:	f04f 0200 	mov.w	r2, #0
    8b28:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->master_status)
    8b2a:	687b      	ldr	r3, [r7, #4]
    8b2c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    8b30:	b2db      	uxtb	r3, r3
    8b32:	2b01      	cmp	r3, #1
    8b34:	d104      	bne.n	8b40 <I2C_isr+0xa30>
            {
                this_i2c->master_status = I2C_FAILED;
    8b36:	687b      	ldr	r3, [r7, #4]
    8b38:	f04f 0202 	mov.w	r2, #2
    8b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }

            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    8b40:	687b      	ldr	r3, [r7, #4]
    8b42:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    8b46:	b2db      	uxtb	r3, r3
    8b48:	2b01      	cmp	r3, #1
    8b4a:	d110      	bne.n	8b6e <I2C_isr+0xa5e>
            {
                this_i2c->slave_status = I2C_FAILED;
    8b4c:	687b      	ldr	r3, [r7, #4]
    8b4e:	f04f 0202 	mov.w	r2, #2
    8b52:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    8b56:	e00a      	b.n	8b6e <I2C_isr+0xa5e>
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
              break;

        case ST_STOP_TRANSMIT:
             /* Stop has been transmitted. Do nothing */
              break;
    8b58:	bf00      	nop
    8b5a:	e008      	b.n	8b6e <I2C_isr+0xa5e>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    8b5c:	bf00      	nop
    8b5e:	e006      	b.n	8b6e <I2C_isr+0xa5e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            break;
    8b60:	bf00      	nop
    8b62:	e004      	b.n	8b6e <I2C_isr+0xa5e>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
            }
            break;
    8b64:	bf00      	nop
    8b66:	e002      	b.n	8b6e <I2C_isr+0xa5e>
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
            }
            break;
    8b68:	bf00      	nop
    8b6a:	e000      	b.n	8b6e <I2C_isr+0xa5e>
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    8b6c:	bf00      	nop
            }

            break;
    }
    
    if ( clear_irq )
    8b6e:	7bbb      	ldrb	r3, [r7, #14]
    8b70:	2b00      	cmp	r3, #0
    8b72:	d00a      	beq.n	8b8a <I2C_isr+0xa7a>
    {
        /* clear interrupt. */
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    8b74:	687b      	ldr	r3, [r7, #4]
    8b76:	681b      	ldr	r3, [r3, #0]
    8b78:	4618      	mov	r0, r3
    8b7a:	f04f 0103 	mov.w	r1, #3
    8b7e:	f04f 0208 	mov.w	r2, #8
    8b82:	f04f 0300 	mov.w	r3, #0
    8b86:	f7fc f96b 	bl	4e60 <HW_set_8bit_reg_field>
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    8b8a:	687b      	ldr	r3, [r7, #4]
    8b8c:	681b      	ldr	r3, [r3, #0]
    8b8e:	f103 0304 	add.w	r3, r3, #4
    8b92:	4618      	mov	r0, r3
    8b94:	f7fc f962 	bl	4e5c <HW_get_8bit_reg>
    8b98:	4603      	mov	r3, r0
    8b9a:	72fb      	strb	r3, [r7, #11]
}
    8b9c:	f107 0710 	add.w	r7, r7, #16
    8ba0:	46bd      	mov	sp, r7
    8ba2:	bdb0      	pop	{r4, r5, r7, pc}

00008ba4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    8ba4:	b480      	push	{r7}
    8ba6:	b083      	sub	sp, #12
    8ba8:	af00      	add	r7, sp, #0
    8baa:	4603      	mov	r3, r0
    8bac:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    8bae:	f24e 1300 	movw	r3, #57600	; 0xe100
    8bb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8bb6:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8bba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    8bbe:	79f9      	ldrb	r1, [r7, #7]
    8bc0:	f001 011f 	and.w	r1, r1, #31
    8bc4:	f04f 0001 	mov.w	r0, #1
    8bc8:	fa00 f101 	lsl.w	r1, r0, r1
    8bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8bd0:	f107 070c 	add.w	r7, r7, #12
    8bd4:	46bd      	mov	sp, r7
    8bd6:	bc80      	pop	{r7}
    8bd8:	4770      	bx	lr
    8bda:	bf00      	nop

00008bdc <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    8bdc:	b480      	push	{r7}
    8bde:	b083      	sub	sp, #12
    8be0:	af00      	add	r7, sp, #0
    8be2:	4603      	mov	r3, r0
    8be4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    8be6:	f24e 1300 	movw	r3, #57600	; 0xe100
    8bea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8bee:	f997 2007 	ldrsb.w	r2, [r7, #7]
    8bf2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    8bf6:	79f9      	ldrb	r1, [r7, #7]
    8bf8:	f001 011f 	and.w	r1, r1, #31
    8bfc:	f04f 0001 	mov.w	r0, #1
    8c00:	fa00 f101 	lsl.w	r1, r0, r1
    8c04:	f102 0220 	add.w	r2, r2, #32
    8c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8c0c:	f107 070c 	add.w	r7, r7, #12
    8c10:	46bd      	mov	sp, r7
    8c12:	bc80      	pop	{r7}
    8c14:	4770      	bx	lr
    8c16:	bf00      	nop

00008c18 <I2C_enable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to enable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_enable_irq( i2c_instance_t * this_i2c )
{
    8c18:	b580      	push	{r7, lr}
    8c1a:	b082      	sub	sp, #8
    8c1c:	af00      	add	r7, sp, #0
    8c1e:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    8c20:	687a      	ldr	r2, [r7, #4]
    8c22:	f240 4330 	movw	r3, #1072	; 0x430
    8c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c2a:	429a      	cmp	r2, r3
    8c2c:	d103      	bne.n	8c36 <I2C_enable_irq+0x1e>
	{
		NVIC_EnableIRQ( FabricIrq0_IRQn );
    8c2e:	f04f 0022 	mov.w	r0, #34	; 0x22
    8c32:	f7ff ffb7 	bl	8ba4 <NVIC_EnableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    8c36:	687a      	ldr	r2, [r7, #4]
    8c38:	f240 439c 	movw	r3, #1180	; 0x49c
    8c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c40:	429a      	cmp	r2, r3
    8c42:	d103      	bne.n	8c4c <I2C_enable_irq+0x34>
	{
		NVIC_EnableIRQ( FabricIrq1_IRQn );
    8c44:	f04f 0023 	mov.w	r0, #35	; 0x23
    8c48:	f7ff ffac 	bl	8ba4 <NVIC_EnableIRQ>
	}
	if(this_i2c == &counter_i2c)
    8c4c:	687a      	ldr	r2, [r7, #4]
    8c4e:	f241 0344 	movw	r3, #4164	; 0x1044
    8c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c56:	429a      	cmp	r2, r3
    8c58:	d103      	bne.n	8c62 <I2C_enable_irq+0x4a>
	{
		NVIC_EnableIRQ( FabricIrq2_IRQn );
    8c5a:	f04f 0024 	mov.w	r0, #36	; 0x24
    8c5e:	f7ff ffa1 	bl	8ba4 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c3)
    8c62:	687a      	ldr	r2, [r7, #4]
    8c64:	f240 53c0 	movw	r3, #1472	; 0x5c0
    8c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c6c:	429a      	cmp	r2, r3
    8c6e:	d103      	bne.n	8c78 <I2C_enable_irq+0x60>
	{
		NVIC_EnableIRQ( FabricIrq3_IRQn );
    8c70:	f04f 0025 	mov.w	r0, #37	; 0x25
    8c74:	f7ff ff96 	bl	8ba4 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c4)
    8c78:	687a      	ldr	r2, [r7, #4]
    8c7a:	f241 03c0 	movw	r3, #4288	; 0x10c0
    8c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c82:	429a      	cmp	r2, r3
    8c84:	d103      	bne.n	8c8e <I2C_enable_irq+0x76>
	{
		NVIC_EnableIRQ( FabricIrq4_IRQn );
    8c86:	f04f 0026 	mov.w	r0, #38	; 0x26
    8c8a:	f7ff ff8b 	bl	8ba4 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c5)
    8c8e:	687a      	ldr	r2, [r7, #4]
    8c90:	f240 5354 	movw	r3, #1364	; 0x554
    8c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c98:	429a      	cmp	r2, r3
    8c9a:	d103      	bne.n	8ca4 <I2C_enable_irq+0x8c>
	{
		NVIC_EnableIRQ( FabricIrq5_IRQn );
    8c9c:	f04f 0027 	mov.w	r0, #39	; 0x27
    8ca0:	f7ff ff80 	bl	8ba4 <NVIC_EnableIRQ>
	}
}
    8ca4:	f107 0708 	add.w	r7, r7, #8
    8ca8:	46bd      	mov	sp, r7
    8caa:	bd80      	pop	{r7, pc}

00008cac <I2C_disable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to disable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_disable_irq( i2c_instance_t * this_i2c )
{
    8cac:	b580      	push	{r7, lr}
    8cae:	b082      	sub	sp, #8
    8cb0:	af00      	add	r7, sp, #0
    8cb2:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    8cb4:	687a      	ldr	r2, [r7, #4]
    8cb6:	f240 4330 	movw	r3, #1072	; 0x430
    8cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8cbe:	429a      	cmp	r2, r3
    8cc0:	d103      	bne.n	8cca <I2C_disable_irq+0x1e>
	{
		NVIC_DisableIRQ( FabricIrq0_IRQn );
    8cc2:	f04f 0022 	mov.w	r0, #34	; 0x22
    8cc6:	f7ff ff89 	bl	8bdc <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    8cca:	687a      	ldr	r2, [r7, #4]
    8ccc:	f240 439c 	movw	r3, #1180	; 0x49c
    8cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8cd4:	429a      	cmp	r2, r3
    8cd6:	d103      	bne.n	8ce0 <I2C_disable_irq+0x34>
	{
		NVIC_DisableIRQ( FabricIrq1_IRQn );
    8cd8:	f04f 0023 	mov.w	r0, #35	; 0x23
    8cdc:	f7ff ff7e 	bl	8bdc <NVIC_DisableIRQ>
	}

	if(this_i2c == &counter_i2c)
    8ce0:	687a      	ldr	r2, [r7, #4]
    8ce2:	f241 0344 	movw	r3, #4164	; 0x1044
    8ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8cea:	429a      	cmp	r2, r3
    8cec:	d103      	bne.n	8cf6 <I2C_disable_irq+0x4a>
	{
		NVIC_DisableIRQ( FabricIrq2_IRQn );
    8cee:	f04f 0024 	mov.w	r0, #36	; 0x24
    8cf2:	f7ff ff73 	bl	8bdc <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c3)
    8cf6:	687a      	ldr	r2, [r7, #4]
    8cf8:	f240 53c0 	movw	r3, #1472	; 0x5c0
    8cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d00:	429a      	cmp	r2, r3
    8d02:	d103      	bne.n	8d0c <I2C_disable_irq+0x60>
	{
		NVIC_DisableIRQ( FabricIrq3_IRQn );
    8d04:	f04f 0025 	mov.w	r0, #37	; 0x25
    8d08:	f7ff ff68 	bl	8bdc <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c4)
    8d0c:	687a      	ldr	r2, [r7, #4]
    8d0e:	f241 03c0 	movw	r3, #4288	; 0x10c0
    8d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d16:	429a      	cmp	r2, r3
    8d18:	d103      	bne.n	8d22 <I2C_disable_irq+0x76>
	{
		NVIC_DisableIRQ( FabricIrq4_IRQn );
    8d1a:	f04f 0026 	mov.w	r0, #38	; 0x26
    8d1e:	f7ff ff5d 	bl	8bdc <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c5)
    8d22:	687a      	ldr	r2, [r7, #4]
    8d24:	f240 5354 	movw	r3, #1364	; 0x554
    8d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d2c:	429a      	cmp	r2, r3
    8d2e:	d103      	bne.n	8d38 <I2C_disable_irq+0x8c>
	{
		NVIC_DisableIRQ( FabricIrq5_IRQn );
    8d30:	f04f 0027 	mov.w	r0, #39	; 0x27
    8d34:	f7ff ff52 	bl	8bdc <NVIC_DisableIRQ>
	}
}
    8d38:	f107 0708 	add.w	r7, r7, #8
    8d3c:	46bd      	mov	sp, r7
    8d3e:	bd80      	pop	{r7, pc}

00008d40 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
    8d40:	b580      	push	{r7, lr}
    8d42:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
    8d44:	f000 f936 	bl	8fb4 <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    8d48:	f64e 5300 	movw	r3, #60672	; 0xed00
    8d4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8d50:	f64e 5200 	movw	r2, #60672	; 0xed00
    8d54:	f2ce 0200 	movt	r2, #57344	; 0xe000
    8d58:	6952      	ldr	r2, [r2, #20]
    8d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    8d5e:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
    8d60:	f7f7 fb68 	bl	434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
    8d64:	bd80      	pop	{r7, pc}
    8d66:	bf00      	nop

00008d68 <SystemCoreClockUpdate>:
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
    8d68:	b580      	push	{r7, lr}
    8d6a:	b088      	sub	sp, #32
    8d6c:	af00      	add	r7, sp, #0
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
    8d6e:	f248 0300 	movw	r3, #32768	; 0x8000
    8d72:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    8d7a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
    8d7e:	60fb      	str	r3, [r7, #12]

    if(0u == controller_pll_init)
    8d80:	68fb      	ldr	r3, [r7, #12]
    8d82:	2b00      	cmp	r3, #0
    8d84:	f040 808b 	bne.w	8e9e <SystemCoreClockUpdate+0x136>
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
    8d88:	f248 0300 	movw	r3, #32768	; 0x8000
    8d8c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8d90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    8d94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    8d98:	617b      	str	r3, [r7, #20]
        if(0u == global_mux_sel)
    8d9a:	697b      	ldr	r3, [r7, #20]
    8d9c:	2b00      	cmp	r3, #0
    8d9e:	d13f      	bne.n	8e20 <SystemCoreClockUpdate+0xb8>
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
    8da0:	f240 3328 	movw	r3, #808	; 0x328
    8da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8da8:	f24f 0280 	movw	r2, #61568	; 0xf080
    8dac:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    8db0:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
    8db2:	f240 332c 	movw	r3, #812	; 0x32c
    8db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8dba:	f24f 0280 	movw	r2, #61568	; 0xf080
    8dbe:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    8dc2:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
    8dc4:	f240 3330 	movw	r3, #816	; 0x330
    8dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8dcc:	f24f 0280 	movw	r2, #61568	; 0xf080
    8dd0:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    8dd4:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    8dd6:	f240 3334 	movw	r3, #820	; 0x334
    8dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8dde:	f247 02e0 	movw	r2, #28896	; 0x70e0
    8de2:	f2c0 0272 	movt	r2, #114	; 0x72
    8de6:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
    8de8:	f240 3338 	movw	r3, #824	; 0x338
    8dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8df0:	f24f 0280 	movw	r2, #61568	; 0xf080
    8df4:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    8df8:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
    8dfa:	f240 333c 	movw	r3, #828	; 0x33c
    8dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e02:	f24f 0280 	movw	r2, #61568	; 0xf080
    8e06:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    8e0a:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
    8e0c:	f240 3340 	movw	r3, #832	; 0x340
    8e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e14:	f24f 0280 	movw	r2, #61568	; 0xf080
    8e18:	f2c0 22fa 	movt	r2, #762	; 0x2fa
    8e1c:	601a      	str	r2, [r3, #0]
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
    8e1e:	e045      	b.n	8eac <SystemCoreClockUpdate+0x144>
                                                   RCOSC_25_50MHZ_CLK_SRC,
                                                   CLK_XTAL_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC };
    8e20:	f649 537c 	movw	r3, #40316	; 0x9d7c
    8e24:	f2c0 0300 	movt	r3, #0
    8e28:	f107 0204 	add.w	r2, r7, #4
    8e2c:	e893 0003 	ldmia.w	r3, {r0, r1}
    8e30:	e882 0003 	stmia.w	r2, {r0, r1}

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
    8e34:	f248 0300 	movw	r3, #32768	; 0x8000
    8e38:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8e3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    8e40:	ea4f 1393 	mov.w	r3, r3, lsr #6
    8e44:	f003 0307 	and.w	r3, r3, #7
    8e48:	61bb      	str	r3, [r7, #24]
            clock_source = standby_clock_lut[standby_sel];
    8e4a:	69bb      	ldr	r3, [r7, #24]
    8e4c:	f107 0220 	add.w	r2, r7, #32
    8e50:	4413      	add	r3, r2
    8e52:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
    8e56:	77fb      	strb	r3, [r7, #31]
            switch(clock_source)
    8e58:	7ffb      	ldrb	r3, [r7, #31]
    8e5a:	2b01      	cmp	r3, #1
    8e5c:	d00b      	beq.n	8e76 <SystemCoreClockUpdate+0x10e>
    8e5e:	2b02      	cmp	r3, #2
    8e60:	d00e      	beq.n	8e80 <SystemCoreClockUpdate+0x118>
    8e62:	2b00      	cmp	r3, #0
    8e64:	d114      	bne.n	8e90 <SystemCoreClockUpdate+0x128>
            {
                case RCOSC_25_50MHZ_CLK_SRC:
                    clk_src = get_rcosc_25_50mhz_frequency();
    8e66:	f000 f825 	bl	8eb4 <get_rcosc_25_50mhz_frequency>
    8e6a:	4603      	mov	r3, r0
    8e6c:	613b      	str	r3, [r7, #16]
                    set_clock_frequency_globals(clk_src);
    8e6e:	6938      	ldr	r0, [r7, #16]
    8e70:	f000 f842 	bl	8ef8 <set_clock_frequency_globals>
                break;
    8e74:	e01a      	b.n	8eac <SystemCoreClockUpdate+0x144>

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
    8e76:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    8e7a:	f000 f83d 	bl	8ef8 <set_clock_frequency_globals>
                break;
    8e7e:	e015      	b.n	8eac <SystemCoreClockUpdate+0x144>

                case RCOSC_1_MHZ_CLK_SRC:
                    set_clock_frequency_globals(FREQ_1MHZ);
    8e80:	f244 2040 	movw	r0, #16960	; 0x4240
    8e84:	f2c0 000f 	movt	r0, #15
    8e88:	f000 f836 	bl	8ef8 <set_clock_frequency_globals>
                break;
    8e8c:	bf00      	nop
    8e8e:	e00d      	b.n	8eac <SystemCoreClockUpdate+0x144>

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
    8e90:	f244 2040 	movw	r0, #16960	; 0x4240
    8e94:	f2c0 000f 	movt	r0, #15
    8e98:	f000 f82e 	bl	8ef8 <set_clock_frequency_globals>
    8e9c:	e006      	b.n	8eac <SystemCoreClockUpdate+0x144>
        }
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
    8e9e:	f000 f809 	bl	8eb4 <get_rcosc_25_50mhz_frequency>
    8ea2:	4603      	mov	r3, r0
    8ea4:	613b      	str	r3, [r7, #16]
        set_clock_frequency_globals(clk_src);
    8ea6:	6938      	ldr	r0, [r7, #16]
    8ea8:	f000 f826 	bl	8ef8 <set_clock_frequency_globals>
    }
}
    8eac:	f107 0720 	add.w	r7, r7, #32
    8eb0:	46bd      	mov	sp, r7
    8eb2:	bd80      	pop	{r7, pc}

00008eb4 <get_rcosc_25_50mhz_frequency>:

/***************************************************************************//**
 * Find out frequency generated by the 25_50mhz RC osciallator.
 */
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    8eb4:	b480      	push	{r7}
    8eb6:	b083      	sub	sp, #12
    8eb8:	af00      	add	r7, sp, #0
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    8eba:	f248 0300 	movw	r3, #32768	; 0x8000
    8ebe:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8ec2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
    8ec6:	f003 0304 	and.w	r3, r3, #4
    8eca:	603b      	str	r3, [r7, #0]
    if(0u == rcosc_div2)
    8ecc:	683b      	ldr	r3, [r7, #0]
    8ece:	2b00      	cmp	r3, #0
    8ed0:	d105      	bne.n	8ede <get_rcosc_25_50mhz_frequency+0x2a>
    {
        /* 25_50mhz oscillator is configured for 25 MHz operations. */
        rcosc_frequency = FREQ_25MHZ;
    8ed2:	f647 0340 	movw	r3, #30784	; 0x7840
    8ed6:	f2c0 137d 	movt	r3, #381	; 0x17d
    8eda:	607b      	str	r3, [r7, #4]
    8edc:	e004      	b.n	8ee8 <get_rcosc_25_50mhz_frequency+0x34>
    }
    else
    {
        /* 25_50mhz oscillator is configured for 50 MHz operations. */
        rcosc_frequency = FREQ_50MHZ;
    8ede:	f24f 0380 	movw	r3, #61568	; 0xf080
    8ee2:	f2c0 23fa 	movt	r3, #762	; 0x2fa
    8ee6:	607b      	str	r3, [r7, #4]
    }

    return rcosc_frequency;
    8ee8:	687b      	ldr	r3, [r7, #4]
}
    8eea:	4618      	mov	r0, r3
    8eec:	f107 070c 	add.w	r7, r7, #12
    8ef0:	46bd      	mov	sp, r7
    8ef2:	bc80      	pop	{r7}
    8ef4:	4770      	bx	lr
    8ef6:	bf00      	nop

00008ef8 <set_clock_frequency_globals>:
        - g_FrequencyFIC0
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    8ef8:	b480      	push	{r7}
    8efa:	b083      	sub	sp, #12
    8efc:	af00      	add	r7, sp, #0
    8efe:	6078      	str	r0, [r7, #4]
    SystemCoreClock = standby_clk;
    8f00:	f240 3328 	movw	r3, #808	; 0x328
    8f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f08:	687a      	ldr	r2, [r7, #4]
    8f0a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = standby_clk;
    8f0c:	f240 332c 	movw	r3, #812	; 0x32c
    8f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f14:	687a      	ldr	r2, [r7, #4]
    8f16:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = standby_clk;
    8f18:	f240 3330 	movw	r3, #816	; 0x330
    8f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f20:	687a      	ldr	r2, [r7, #4]
    8f22:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    8f24:	f240 3334 	movw	r3, #820	; 0x334
    8f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f2c:	f247 02e0 	movw	r2, #28896	; 0x70e0
    8f30:	f2c0 0272 	movt	r2, #114	; 0x72
    8f34:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC0 = standby_clk;
    8f36:	f240 3338 	movw	r3, #824	; 0x338
    8f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f3e:	687a      	ldr	r2, [r7, #4]
    8f40:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC1 = standby_clk;
    8f42:	f240 333c 	movw	r3, #828	; 0x33c
    8f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f4a:	687a      	ldr	r2, [r7, #4]
    8f4c:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC64 = standby_clk;
    8f4e:	f240 3340 	movw	r3, #832	; 0x340
    8f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f56:	687a      	ldr	r2, [r7, #4]
    8f58:	601a      	str	r2, [r3, #0]
}
    8f5a:	f107 070c 	add.w	r7, r7, #12
    8f5e:	46bd      	mov	sp, r7
    8f60:	bc80      	pop	{r7}
    8f62:	4770      	bx	lr

00008f64 <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
    8f64:	b480      	push	{r7}
    8f66:	b083      	sub	sp, #12
    8f68:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
    8f6a:	f248 0300 	movw	r3, #32768	; 0x8000
    8f6e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8f72:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    8f76:	607b      	str	r3, [r7, #4]
    switch(device_version)
    8f78:	687a      	ldr	r2, [r7, #4]
    8f7a:	f64f 0302 	movw	r3, #63490	; 0xf802
    8f7e:	429a      	cmp	r2, r3
    8f80:	d006      	beq.n	8f90 <get_silicon_revision+0x2c>
    8f82:	f64f 0302 	movw	r3, #63490	; 0xf802
    8f86:	f2c0 0301 	movt	r3, #1
    8f8a:	429a      	cmp	r2, r3
    8f8c:	d004      	beq.n	8f98 <get_silicon_revision+0x34>
    8f8e:	e007      	b.n	8fa0 <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
    8f90:	f04f 0301 	mov.w	r3, #1
    8f94:	603b      	str	r3, [r7, #0]
            break;
    8f96:	e006      	b.n	8fa6 <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
    8f98:	f04f 0302 	mov.w	r3, #2
    8f9c:	603b      	str	r3, [r7, #0]
            break;
    8f9e:	e002      	b.n	8fa6 <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
    8fa0:	f04f 0300 	mov.w	r3, #0
    8fa4:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
    8fa6:	683b      	ldr	r3, [r7, #0]
}
    8fa8:	4618      	mov	r0, r3
    8faa:	f107 070c 	add.w	r7, r7, #12
    8fae:	46bd      	mov	sp, r7
    8fb0:	bc80      	pop	{r7}
    8fb2:	4770      	bx	lr

00008fb4 <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
    8fb4:	b580      	push	{r7, lr}
    8fb6:	b082      	sub	sp, #8
    8fb8:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
    8fba:	f7ff ffd3 	bl	8f64 <get_silicon_revision>
    8fbe:	4603      	mov	r3, r0
    8fc0:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
    8fc2:	687b      	ldr	r3, [r7, #4]
    8fc4:	2b01      	cmp	r3, #1
    8fc6:	d101      	bne.n	8fcc <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
    8fc8:	f000 f804 	bl	8fd4 <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
    8fcc:	f107 0708 	add.w	r7, r7, #8
    8fd0:	46bd      	mov	sp, r7
    8fd2:	bd80      	pop	{r7, pc}

00008fd4 <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
    8fd4:	b480      	push	{r7}
    8fd6:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
    8fd8:	f248 0300 	movw	r3, #32768	; 0x8000
    8fdc:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8fe0:	f248 0200 	movw	r2, #32768	; 0x8000
    8fe4:	f2c4 0203 	movt	r2, #16387	; 0x4003
    8fe8:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    8fec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    8ff0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
    8ff4:	f248 0300 	movw	r3, #32768	; 0x8000
    8ff8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    8ffc:	f248 0200 	movw	r2, #32768	; 0x8000
    9000:	f2c4 0203 	movt	r2, #16387	; 0x4003
    9004:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    9008:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
    900c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    9010:	46bd      	mov	sp, r7
    9012:	bc80      	pop	{r7}
    9014:	4770      	bx	lr
    9016:	bf00      	nop

00009018 <HAL_disable_interrupts>:
    9018:	f3ef 8010 	mrs	r0, PRIMASK
    901c:	b672      	cpsid	i
    901e:	4770      	bx	lr

00009020 <HAL_restore_interrupts>:
    9020:	f380 8810 	msr	PRIMASK, r0
    9024:	4770      	bx	lr
	...

00009028 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    9028:	b480      	push	{r7}
    902a:	b083      	sub	sp, #12
    902c:	af00      	add	r7, sp, #0
    902e:	4603      	mov	r3, r0
    9030:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    9032:	f24e 1300 	movw	r3, #57600	; 0xe100
    9036:	f2ce 0300 	movt	r3, #57344	; 0xe000
    903a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    903e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    9042:	79f9      	ldrb	r1, [r7, #7]
    9044:	f001 011f 	and.w	r1, r1, #31
    9048:	f04f 0001 	mov.w	r0, #1
    904c:	fa00 f101 	lsl.w	r1, r0, r1
    9050:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    9054:	f107 070c 	add.w	r7, r7, #12
    9058:	46bd      	mov	sp, r7
    905a:	bc80      	pop	{r7}
    905c:	4770      	bx	lr
    905e:	bf00      	nop

00009060 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    9060:	b480      	push	{r7}
    9062:	b083      	sub	sp, #12
    9064:	af00      	add	r7, sp, #0
    9066:	4603      	mov	r3, r0
    9068:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    906a:	f24e 1300 	movw	r3, #57600	; 0xe100
    906e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    9072:	f997 2007 	ldrsb.w	r2, [r7, #7]
    9076:	ea4f 1252 	mov.w	r2, r2, lsr #5
    907a:	79f9      	ldrb	r1, [r7, #7]
    907c:	f001 011f 	and.w	r1, r1, #31
    9080:	f04f 0001 	mov.w	r0, #1
    9084:	fa00 f101 	lsl.w	r1, r0, r1
    9088:	f102 0220 	add.w	r2, r2, #32
    908c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    9090:	f107 070c 	add.w	r7, r7, #12
    9094:	46bd      	mov	sp, r7
    9096:	bc80      	pop	{r7}
    9098:	4770      	bx	lr
    909a:	bf00      	nop

0000909c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    909c:	b480      	push	{r7}
    909e:	b083      	sub	sp, #12
    90a0:	af00      	add	r7, sp, #0
    90a2:	4603      	mov	r3, r0
    90a4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    90a6:	f24e 1300 	movw	r3, #57600	; 0xe100
    90aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    90ae:	f997 2007 	ldrsb.w	r2, [r7, #7]
    90b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    90b6:	79f9      	ldrb	r1, [r7, #7]
    90b8:	f001 011f 	and.w	r1, r1, #31
    90bc:	f04f 0001 	mov.w	r0, #1
    90c0:	fa00 f101 	lsl.w	r1, r0, r1
    90c4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    90c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    90cc:	f107 070c 	add.w	r7, r7, #12
    90d0:	46bd      	mov	sp, r7
    90d2:	bc80      	pop	{r7}
    90d4:	4770      	bx	lr
    90d6:	bf00      	nop

000090d8 <MSS_COMBLK_init>:
void MSS_COMBLK_init
(
    comblk_async_event_handler_t async_event_handler,
    uint8_t* p_response
)
{
    90d8:	b580      	push	{r7, lr}
    90da:	b082      	sub	sp, #8
    90dc:	af00      	add	r7, sp, #0
    90de:	6078      	str	r0, [r7, #4]
    90e0:	6039      	str	r1, [r7, #0]
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    90e2:	f04f 0013 	mov.w	r0, #19
    90e6:	f7ff ffbb 	bl	9060 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
    90ea:	f246 0300 	movw	r3, #24576	; 0x6000
    90ee:	f2c4 0301 	movt	r3, #16385	; 0x4001
    90f2:	f04f 0200 	mov.w	r2, #0
    90f6:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    90f8:	f04f 0013 	mov.w	r0, #19
    90fc:	f7ff ffce 	bl	909c <NVIC_ClearPendingIRQ>
    
    g_async_event_handler = async_event_handler;
    9100:	f240 33c0 	movw	r3, #960	; 0x3c0
    9104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9108:	687a      	ldr	r2, [r7, #4]
    910a:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
    910c:	f240 33bc 	movw	r3, #956	; 0x3bc
    9110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9114:	f04f 0200 	mov.w	r2, #0
    9118:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = 0u;
    911a:	f240 3398 	movw	r3, #920	; 0x398
    911e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9122:	f04f 0200 	mov.w	r2, #0
    9126:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = 0u;
    9128:	f240 339c 	movw	r3, #924	; 0x39c
    912c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9130:	f04f 0200 	mov.w	r2, #0
    9134:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = 0u;
    9136:	f240 33a0 	movw	r3, #928	; 0x3a0
    913a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    913e:	f04f 0200 	mov.w	r2, #0
    9142:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = 0u;
    9144:	f240 33a4 	movw	r3, #932	; 0x3a4
    9148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    914c:	f04f 0200 	mov.w	r2, #0
    9150:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = 0u;
    9152:	f240 33a8 	movw	r3, #936	; 0x3a8
    9156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    915a:	f04f 0200 	mov.w	r2, #0
    915e:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
    9160:	f240 33ac 	movw	r3, #940	; 0x3ac
    9164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9168:	683a      	ldr	r2, [r7, #0]
    916a:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = 0u;
    916c:	f240 33b0 	movw	r3, #944	; 0x3b0
    9170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9174:	f04f 0200 	mov.w	r2, #0
    9178:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
    917a:	f240 33b2 	movw	r3, #946	; 0x3b2
    917e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9182:	f04f 0200 	mov.w	r2, #0
    9186:	801a      	strh	r2, [r3, #0]
    g_comblk_completion_handler = 0;
    9188:	f240 33b4 	movw	r3, #948	; 0x3b4
    918c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9190:	f04f 0200 	mov.w	r2, #0
    9194:	601a      	str	r2, [r3, #0]
    
    g_comblk_state = COMBLK_IDLE;
    9196:	f240 33bd 	movw	r3, #957	; 0x3bd
    919a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    919e:	f04f 0200 	mov.w	r2, #0
    91a2:	701a      	strb	r2, [r3, #0]
    /*
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controller’s COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
    91a4:	f246 0300 	movw	r3, #24576	; 0x6000
    91a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    91ac:	f246 0200 	movw	r2, #24576	; 0x6000
    91b0:	f2c4 0201 	movt	r2, #16385	; 0x4001
    91b4:	6812      	ldr	r2, [r2, #0]
    91b6:	f022 0220 	bic.w	r2, r2, #32
    91ba:	601a      	str	r2, [r3, #0]
    COMBLK->CONTROL |= CR_ENABLE_MASK;
    91bc:	f246 0300 	movw	r3, #24576	; 0x6000
    91c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    91c4:	f246 0200 	movw	r2, #24576	; 0x6000
    91c8:	f2c4 0201 	movt	r2, #16385	; 0x4001
    91cc:	6812      	ldr	r2, [r2, #0]
    91ce:	f042 0210 	orr.w	r2, r2, #16
    91d2:	601a      	str	r2, [r3, #0]
    
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    91d4:	f246 0300 	movw	r3, #24576	; 0x6000
    91d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    91dc:	f246 0200 	movw	r2, #24576	; 0x6000
    91e0:	f2c4 0201 	movt	r2, #16385	; 0x4001
    91e4:	6892      	ldr	r2, [r2, #8]
    91e6:	f022 0201 	bic.w	r2, r2, #1
    91ea:	609a      	str	r2, [r3, #8]
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
    91ec:	f246 0300 	movw	r3, #24576	; 0x6000
    91f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    91f4:	f246 0200 	movw	r2, #24576	; 0x6000
    91f8:	f2c4 0201 	movt	r2, #16385	; 0x4001
    91fc:	6892      	ldr	r2, [r2, #8]
    91fe:	f042 0202 	orr.w	r2, r2, #2
    9202:	609a      	str	r2, [r3, #8]
    NVIC_EnableIRQ(ComBlk_IRQn);
    9204:	f04f 0013 	mov.w	r0, #19
    9208:	f7ff ff0e 	bl	9028 <NVIC_EnableIRQ>
}
    920c:	f107 0708 	add.w	r7, r7, #8
    9210:	46bd      	mov	sp, r7
    9212:	bd80      	pop	{r7, pc}

00009214 <MSS_COMBLK_send_cmd>:
    uint32_t data_size,
    uint8_t * p_response,
    uint16_t response_size,
    comblk_completion_handler_t completion_handler
)
{
    9214:	b580      	push	{r7, lr}
    9216:	b086      	sub	sp, #24
    9218:	af00      	add	r7, sp, #0
    921a:	60f8      	str	r0, [r7, #12]
    921c:	607a      	str	r2, [r7, #4]
    921e:	603b      	str	r3, [r7, #0]
    9220:	460b      	mov	r3, r1
    9222:	817b      	strh	r3, [r7, #10]
    uint32_t size_sent;
    
    ASSERT(cmd_size > 0);
    9224:	897b      	ldrh	r3, [r7, #10]
    9226:	2b00      	cmp	r3, #0
    9228:	d100      	bne.n	922c <MSS_COMBLK_send_cmd+0x18>
    922a:	be00      	bkpt	0x0000
    
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    922c:	f04f 0013 	mov.w	r0, #19
    9230:	f7ff ff16 	bl	9060 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
    9234:	f246 0300 	movw	r3, #24576	; 0x6000
    9238:	f2c4 0301 	movt	r3, #16385	; 0x4001
    923c:	f04f 0200 	mov.w	r2, #0
    9240:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    9242:	f04f 0013 	mov.w	r0, #19
    9246:	f7ff ff29 	bl	909c <NVIC_ClearPendingIRQ>
    
    /*
     * Abort current command if any.
     */
    abort_current_cmd();
    924a:	f000 fbed 	bl	9a28 <abort_current_cmd>
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
    924e:	f240 33bc 	movw	r3, #956	; 0x3bc
    9252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9256:	f04f 0201 	mov.w	r2, #1
    925a:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = p_cmd[0];
    925c:	68fb      	ldr	r3, [r7, #12]
    925e:	781a      	ldrb	r2, [r3, #0]
    9260:	f240 3398 	movw	r3, #920	; 0x398
    9264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9268:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = p_cmd;
    926a:	f240 339c 	movw	r3, #924	; 0x39c
    926e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9272:	68fa      	ldr	r2, [r7, #12]
    9274:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = cmd_size;
    9276:	f240 33a0 	movw	r3, #928	; 0x3a0
    927a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    927e:	897a      	ldrh	r2, [r7, #10]
    9280:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = p_data;
    9282:	f240 33a4 	movw	r3, #932	; 0x3a4
    9286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    928a:	687a      	ldr	r2, [r7, #4]
    928c:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = data_size;
    928e:	f240 33a8 	movw	r3, #936	; 0x3a8
    9292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9296:	683a      	ldr	r2, [r7, #0]
    9298:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
    929a:	f240 33ac 	movw	r3, #940	; 0x3ac
    929e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92a2:	6a3a      	ldr	r2, [r7, #32]
    92a4:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = response_size;
    92a6:	f240 33b0 	movw	r3, #944	; 0x3b0
    92aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    92b0:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
    92b2:	f240 33b2 	movw	r3, #946	; 0x3b2
    92b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92ba:	f04f 0200 	mov.w	r2, #0
    92be:	801a      	strh	r2, [r3, #0]
    g_comblk_page_handler = 0u;
    92c0:	f240 33b8 	movw	r3, #952	; 0x3b8
    92c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92c8:	f04f 0200 	mov.w	r2, #0
    92cc:	601a      	str	r2, [r3, #0]
    g_comblk_completion_handler = completion_handler;
    92ce:	f240 33b4 	movw	r3, #948	; 0x3b4
    92d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
    92d8:	601a      	str	r2, [r3, #0]
    
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
    92da:	f246 0300 	movw	r3, #24576	; 0x6000
    92de:	f2c4 0301 	movt	r3, #16385	; 0x4001
    92e2:	f246 0200 	movw	r2, #24576	; 0x6000
    92e6:	f2c4 0201 	movt	r2, #16385	; 0x4001
    92ea:	6892      	ldr	r2, [r2, #8]
    92ec:	f042 0202 	orr.w	r2, r2, #2
    92f0:	609a      	str	r2, [r3, #8]

    /*
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
    92f2:	f240 3398 	movw	r3, #920	; 0x398
    92f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92fa:	781b      	ldrb	r3, [r3, #0]
    92fc:	b2db      	uxtb	r3, r3
    92fe:	4618      	mov	r0, r3
    9300:	f000 fbc2 	bl	9a88 <send_cmd_opcode>
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    9304:	68fb      	ldr	r3, [r7, #12]
    9306:	f103 0201 	add.w	r2, r3, #1
    930a:	897b      	ldrh	r3, [r7, #10]
    930c:	f103 33ff 	add.w	r3, r3, #4294967295
    9310:	4610      	mov	r0, r2
    9312:	4619      	mov	r1, r3
    9314:	f000 fbe0 	bl	9ad8 <fill_tx_fifo>
    9318:	4603      	mov	r3, r0
    931a:	617b      	str	r3, [r7, #20]
    ++size_sent;    /* Adjust for opcode byte sent. */
    931c:	697b      	ldr	r3, [r7, #20]
    931e:	f103 0301 	add.w	r3, r3, #1
    9322:	617b      	str	r3, [r7, #20]
    if(size_sent < cmd_size)
    9324:	897a      	ldrh	r2, [r7, #10]
    9326:	697b      	ldr	r3, [r7, #20]
    9328:	429a      	cmp	r2, r3
    932a:	d923      	bls.n	9374 <MSS_COMBLK_send_cmd+0x160>
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
    932c:	f240 33a0 	movw	r3, #928	; 0x3a0
    9330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9334:	881b      	ldrh	r3, [r3, #0]
    9336:	b29a      	uxth	r2, r3
    9338:	697b      	ldr	r3, [r7, #20]
    933a:	b29b      	uxth	r3, r3
    933c:	ebc3 0302 	rsb	r3, r3, r2
    9340:	b29a      	uxth	r2, r3
    9342:	f240 33a0 	movw	r3, #928	; 0x3a0
    9346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    934a:	801a      	strh	r2, [r3, #0]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
    934c:	f240 339c 	movw	r3, #924	; 0x39c
    9350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9354:	681a      	ldr	r2, [r3, #0]
    9356:	697b      	ldr	r3, [r7, #20]
    9358:	441a      	add	r2, r3
    935a:	f240 339c 	movw	r3, #924	; 0x39c
    935e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9362:	601a      	str	r2, [r3, #0]
        
        g_comblk_state = COMBLK_TX_CMD;
    9364:	f240 33bd 	movw	r3, #957	; 0x3bd
    9368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    936c:	f04f 0201 	mov.w	r2, #1
    9370:	701a      	strb	r2, [r3, #0]
    9372:	e01c      	b.n	93ae <MSS_COMBLK_send_cmd+0x19a>
    }
    else
    {
        g_comblk_cmd_size = 0u;
    9374:	f240 33a0 	movw	r3, #928	; 0x3a0
    9378:	f2c2 0300 	movt	r3, #8192	; 0x2000
    937c:	f04f 0200 	mov.w	r2, #0
    9380:	801a      	strh	r2, [r3, #0]
        if(g_comblk_data_size > 0u)
    9382:	f240 33a8 	movw	r3, #936	; 0x3a8
    9386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    938a:	681b      	ldr	r3, [r3, #0]
    938c:	2b00      	cmp	r3, #0
    938e:	d007      	beq.n	93a0 <MSS_COMBLK_send_cmd+0x18c>
        {
            g_comblk_state = COMBLK_TX_DATA;
    9390:	f240 33bd 	movw	r3, #957	; 0x3bd
    9394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9398:	f04f 0202 	mov.w	r2, #2
    939c:	701a      	strb	r2, [r3, #0]
    939e:	e006      	b.n	93ae <MSS_COMBLK_send_cmd+0x19a>
        }
        else
        {
            g_comblk_state = COMBLK_WAIT_RESPONSE;
    93a0:	f240 33bd 	movw	r3, #957	; 0x3bd
    93a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    93a8:	f04f 0203 	mov.w	r2, #3
    93ac:	701a      	strb	r2, [r3, #0]
    }

    /*
     * Enable interrupt.
     */
    NVIC_EnableIRQ(ComBlk_IRQn);
    93ae:	f04f 0013 	mov.w	r0, #19
    93b2:	f7ff fe39 	bl	9028 <NVIC_EnableIRQ>
}
    93b6:	f107 0718 	add.w	r7, r7, #24
    93ba:	46bd      	mov	sp, r7
    93bc:	bd80      	pop	{r7, pc}
    93be:	bf00      	nop

000093c0 <ComBlk_IRQHandler>:

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
    93c0:	b580      	push	{r7, lr}
    93c2:	b082      	sub	sp, #8
    93c4:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
    93c6:	f246 0300 	movw	r3, #24576	; 0x6000
    93ca:	f2c4 0301 	movt	r3, #16385	; 0x4001
    93ce:	685b      	ldr	r3, [r3, #4]
    93d0:	717b      	strb	r3, [r7, #5]
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
    93d2:	f246 0300 	movw	r3, #24576	; 0x6000
    93d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    93da:	689b      	ldr	r3, [r3, #8]
    93dc:	b2da      	uxtb	r2, r3
    93de:	797b      	ldrb	r3, [r7, #5]
    93e0:	ea02 0303 	and.w	r3, r2, r3
    93e4:	717b      	strb	r3, [r7, #5]
    
    rcv_okay = status & RCVOKAY_MASK;
    93e6:	797b      	ldrb	r3, [r7, #5]
    93e8:	f003 0302 	and.w	r3, r3, #2
    93ec:	71fb      	strb	r3, [r7, #7]
    
    if(rcv_okay)
    93ee:	79fb      	ldrb	r3, [r7, #7]
    93f0:	2b00      	cmp	r3, #0
    93f2:	d001      	beq.n	93f8 <ComBlk_IRQHandler+0x38>
    {
        handle_rx_okay_irq();
    93f4:	f000 f970 	bl	96d8 <handle_rx_okay_irq>
    }
        
    tx_okay = status & TXTOKAY_MASK;
    93f8:	797b      	ldrb	r3, [r7, #5]
    93fa:	f003 0301 	and.w	r3, r3, #1
    93fe:	71bb      	strb	r3, [r7, #6]
    if(tx_okay)
    9400:	79bb      	ldrb	r3, [r7, #6]
    9402:	2b00      	cmp	r3, #0
    9404:	d001      	beq.n	940a <ComBlk_IRQHandler+0x4a>
    {
        handle_tx_okay_irq();
    9406:	f000 f805 	bl	9414 <handle_tx_okay_irq>
    }
}
    940a:	f107 0708 	add.w	r7, r7, #8
    940e:	46bd      	mov	sp, r7
    9410:	bd80      	pop	{r7, pc}
    9412:	bf00      	nop

00009414 <handle_tx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_tx_okay_irq(void)
{
    9414:	b580      	push	{r7, lr}
    9416:	b084      	sub	sp, #16
    9418:	af00      	add	r7, sp, #0
    switch(g_comblk_state)
    941a:	f240 33bd 	movw	r3, #957	; 0x3bd
    941e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9422:	781b      	ldrb	r3, [r3, #0]
    9424:	2b02      	cmp	r3, #2
    9426:	d067      	beq.n	94f8 <handle_tx_okay_irq+0xe4>
    9428:	2b05      	cmp	r3, #5
    942a:	f000 80b6 	beq.w	959a <handle_tx_okay_irq+0x186>
    942e:	2b01      	cmp	r3, #1
    9430:	f040 8136 	bne.w	96a0 <handle_tx_okay_irq+0x28c>
        /*----------------------------------------------------------------------
         * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
         * and COMBLK_TX_DATA.
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
    9434:	f240 33a0 	movw	r3, #928	; 0x3a0
    9438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    943c:	881b      	ldrh	r3, [r3, #0]
    943e:	b29b      	uxth	r3, r3
    9440:	2b00      	cmp	r3, #0
    9442:	d055      	beq.n	94f0 <handle_tx_okay_irq+0xdc>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
    9444:	f240 339c 	movw	r3, #924	; 0x39c
    9448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    944c:	681a      	ldr	r2, [r3, #0]
    944e:	f240 33a0 	movw	r3, #928	; 0x3a0
    9452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9456:	881b      	ldrh	r3, [r3, #0]
    9458:	b29b      	uxth	r3, r3
    945a:	4610      	mov	r0, r2
    945c:	4619      	mov	r1, r3
    945e:	f000 fb3b 	bl	9ad8 <fill_tx_fifo>
    9462:	4603      	mov	r3, r0
    9464:	607b      	str	r3, [r7, #4]
                if(size_sent < g_comblk_cmd_size)
    9466:	f240 33a0 	movw	r3, #928	; 0x3a0
    946a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    946e:	881b      	ldrh	r3, [r3, #0]
    9470:	b29b      	uxth	r3, r3
    9472:	461a      	mov	r2, r3
    9474:	687b      	ldr	r3, [r7, #4]
    9476:	429a      	cmp	r2, r3
    9478:	d91c      	bls.n	94b4 <handle_tx_okay_irq+0xa0>
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
    947a:	f240 33a0 	movw	r3, #928	; 0x3a0
    947e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9482:	881b      	ldrh	r3, [r3, #0]
    9484:	b29a      	uxth	r2, r3
    9486:	687b      	ldr	r3, [r7, #4]
    9488:	b29b      	uxth	r3, r3
    948a:	ebc3 0302 	rsb	r3, r3, r2
    948e:	b29a      	uxth	r2, r3
    9490:	f240 33a0 	movw	r3, #928	; 0x3a0
    9494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9498:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
    949a:	f240 339c 	movw	r3, #924	; 0x39c
    949e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94a2:	681a      	ldr	r2, [r3, #0]
    94a4:	687b      	ldr	r3, [r7, #4]
    94a6:	441a      	add	r2, r3
    94a8:	f240 339c 	movw	r3, #924	; 0x39c
    94ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94b0:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    94b2:	e10c      	b.n	96ce <handle_tx_okay_irq+0x2ba>
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
                }
                else
                {
                    g_comblk_cmd_size = 0u;
    94b4:	f240 33a0 	movw	r3, #928	; 0x3a0
    94b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94bc:	f04f 0200 	mov.w	r2, #0
    94c0:	801a      	strh	r2, [r3, #0]
                    if(g_comblk_data_size > 0u)
    94c2:	f240 33a8 	movw	r3, #936	; 0x3a8
    94c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94ca:	681b      	ldr	r3, [r3, #0]
    94cc:	2b00      	cmp	r3, #0
    94ce:	d007      	beq.n	94e0 <handle_tx_okay_irq+0xcc>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
    94d0:	f240 33bd 	movw	r3, #957	; 0x3bd
    94d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94d8:	f04f 0202 	mov.w	r2, #2
    94dc:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    94de:	e0f6      	b.n	96ce <handle_tx_okay_irq+0x2ba>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
                    }
                    else
                    {
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    94e0:	f240 33bd 	movw	r3, #957	; 0x3bd
    94e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94e8:	f04f 0203 	mov.w	r2, #3
    94ec:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    94ee:	e0ee      	b.n	96ce <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    94f0:	be00      	bkpt	0x0000
                abort_current_cmd();
    94f2:	f000 fa99 	bl	9a28 <abort_current_cmd>
            }
        break;
    94f6:	e0ea      	b.n	96ce <handle_tx_okay_irq+0x2ba>
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
    94f8:	f240 33a8 	movw	r3, #936	; 0x3a8
    94fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9500:	681b      	ldr	r3, [r3, #0]
    9502:	2b00      	cmp	r3, #0
    9504:	d045      	beq.n	9592 <handle_tx_okay_irq+0x17e>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    9506:	f240 33a4 	movw	r3, #932	; 0x3a4
    950a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    950e:	681a      	ldr	r2, [r3, #0]
    9510:	f240 33a8 	movw	r3, #936	; 0x3a8
    9514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9518:	681b      	ldr	r3, [r3, #0]
    951a:	4610      	mov	r0, r2
    951c:	4619      	mov	r1, r3
    951e:	f000 fadb 	bl	9ad8 <fill_tx_fifo>
    9522:	4603      	mov	r3, r0
    9524:	60bb      	str	r3, [r7, #8]
                if(size_sent < g_comblk_data_size)
    9526:	f240 33a8 	movw	r3, #936	; 0x3a8
    952a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    952e:	681b      	ldr	r3, [r3, #0]
    9530:	68ba      	ldr	r2, [r7, #8]
    9532:	429a      	cmp	r2, r3
    9534:	d219      	bcs.n	956a <handle_tx_okay_irq+0x156>
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
    9536:	f240 33a8 	movw	r3, #936	; 0x3a8
    953a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    953e:	681a      	ldr	r2, [r3, #0]
    9540:	68bb      	ldr	r3, [r7, #8]
    9542:	ebc3 0202 	rsb	r2, r3, r2
    9546:	f240 33a8 	movw	r3, #936	; 0x3a8
    954a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    954e:	601a      	str	r2, [r3, #0]
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
    9550:	f240 33a4 	movw	r3, #932	; 0x3a4
    9554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9558:	681a      	ldr	r2, [r3, #0]
    955a:	68bb      	ldr	r3, [r7, #8]
    955c:	441a      	add	r2, r3
    955e:	f240 33a4 	movw	r3, #932	; 0x3a4
    9562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9566:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    9568:	e0b1      	b.n	96ce <handle_tx_okay_irq+0x2ba>
                    g_comblk_data_size = g_comblk_data_size - size_sent;
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
                }
                else
                {
                    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    956a:	f246 0300 	movw	r3, #24576	; 0x6000
    956e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9572:	f246 0200 	movw	r2, #24576	; 0x6000
    9576:	f2c4 0201 	movt	r2, #16385	; 0x4001
    957a:	6892      	ldr	r2, [r2, #8]
    957c:	f022 0201 	bic.w	r2, r2, #1
    9580:	609a      	str	r2, [r3, #8]
                    g_comblk_state = COMBLK_WAIT_RESPONSE;
    9582:	f240 33bd 	movw	r3, #957	; 0x3bd
    9586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    958a:	f04f 0203 	mov.w	r2, #3
    958e:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    9590:	e09d      	b.n	96ce <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    9592:	be00      	bkpt	0x0000
                abort_current_cmd();
    9594:	f000 fa48 	bl	9a28 <abort_current_cmd>
            }
        break;
    9598:	e099      	b.n	96ce <handle_tx_okay_irq+0x2ba>
           
        case COMBLK_TX_PAGED_DATA:
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
    959a:	f240 33a8 	movw	r3, #936	; 0x3a8
    959e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95a2:	681b      	ldr	r3, [r3, #0]
    95a4:	2b00      	cmp	r3, #0
    95a6:	d136      	bne.n	9616 <handle_tx_okay_irq+0x202>
            {
                if(g_comblk_page_handler != 0)
    95a8:	f240 33b8 	movw	r3, #952	; 0x3b8
    95ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95b0:	681b      	ldr	r3, [r3, #0]
    95b2:	2b00      	cmp	r3, #0
    95b4:	d02a      	beq.n	960c <handle_tx_okay_irq+0x1f8>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
    95b6:	f240 33b8 	movw	r3, #952	; 0x3b8
    95ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95be:	681b      	ldr	r3, [r3, #0]
    95c0:	f240 30a4 	movw	r0, #932	; 0x3a4
    95c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    95c8:	4798      	blx	r3
    95ca:	4602      	mov	r2, r0
    95cc:	f240 33a8 	movw	r3, #936	; 0x3a8
    95d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95d4:	601a      	str	r2, [r3, #0]
                    if(0u == g_comblk_data_size)
    95d6:	f240 33a8 	movw	r3, #936	; 0x3a8
    95da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95de:	681b      	ldr	r3, [r3, #0]
    95e0:	2b00      	cmp	r3, #0
    95e2:	d117      	bne.n	9614 <handle_tx_okay_irq+0x200>
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    95e4:	f246 0300 	movw	r3, #24576	; 0x6000
    95e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    95ec:	f246 0200 	movw	r2, #24576	; 0x6000
    95f0:	f2c4 0201 	movt	r2, #16385	; 0x4001
    95f4:	6892      	ldr	r2, [r2, #8]
    95f6:	f022 0201 	bic.w	r2, r2, #1
    95fa:	609a      	str	r2, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    95fc:	f240 33bd 	movw	r3, #957	; 0x3bd
    9600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9604:	f04f 0203 	mov.w	r2, #3
    9608:	701a      	strb	r2, [r3, #0]
    960a:	e004      	b.n	9616 <handle_tx_okay_irq+0x202>
                    }
                }
                else
                {
                    ASSERT(0);
    960c:	be00      	bkpt	0x0000
                    abort_current_cmd();
    960e:	f000 fa0b 	bl	9a28 <abort_current_cmd>
    9612:	e000      	b.n	9616 <handle_tx_okay_irq+0x202>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
                    if(0u == g_comblk_data_size)
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    9614:	bf00      	nop
            /*
             * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
    9616:	f240 33a8 	movw	r3, #936	; 0x3a8
    961a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    961e:	681b      	ldr	r3, [r3, #0]
    9620:	2b00      	cmp	r3, #0
    9622:	d113      	bne.n	964c <handle_tx_okay_irq+0x238>
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    9624:	f246 0300 	movw	r3, #24576	; 0x6000
    9628:	f2c4 0301 	movt	r3, #16385	; 0x4001
    962c:	f246 0200 	movw	r2, #24576	; 0x6000
    9630:	f2c4 0201 	movt	r2, #16385	; 0x4001
    9634:	6892      	ldr	r2, [r2, #8]
    9636:	f022 0201 	bic.w	r2, r2, #1
    963a:	609a      	str	r2, [r3, #8]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
    963c:	f240 33bd 	movw	r3, #957	; 0x3bd
    9640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9644:	f04f 0203 	mov.w	r2, #3
    9648:	701a      	strb	r2, [r3, #0]
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
                g_comblk_p_data = &g_comblk_p_data[size_sent];
            }
        break;
    964a:	e040      	b.n	96ce <handle_tx_okay_irq+0x2ba>
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    964c:	f240 33a4 	movw	r3, #932	; 0x3a4
    9650:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9654:	681a      	ldr	r2, [r3, #0]
    9656:	f240 33a8 	movw	r3, #936	; 0x3a8
    965a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    965e:	681b      	ldr	r3, [r3, #0]
    9660:	4610      	mov	r0, r2
    9662:	4619      	mov	r1, r3
    9664:	f000 fa38 	bl	9ad8 <fill_tx_fifo>
    9668:	4603      	mov	r3, r0
    966a:	60fb      	str	r3, [r7, #12]
                g_comblk_data_size = g_comblk_data_size - size_sent;
    966c:	f240 33a8 	movw	r3, #936	; 0x3a8
    9670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9674:	681a      	ldr	r2, [r3, #0]
    9676:	68fb      	ldr	r3, [r7, #12]
    9678:	ebc3 0202 	rsb	r2, r3, r2
    967c:	f240 33a8 	movw	r3, #936	; 0x3a8
    9680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9684:	601a      	str	r2, [r3, #0]
                g_comblk_p_data = &g_comblk_p_data[size_sent];
    9686:	f240 33a4 	movw	r3, #932	; 0x3a4
    968a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    968e:	681a      	ldr	r2, [r3, #0]
    9690:	68fb      	ldr	r3, [r7, #12]
    9692:	441a      	add	r2, r3
    9694:	f240 33a4 	movw	r3, #932	; 0x3a4
    9698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    969c:	601a      	str	r2, [r3, #0]
            }
        break;
    969e:	e016      	b.n	96ce <handle_tx_okay_irq+0x2ba>
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    96a0:	f246 0300 	movw	r3, #24576	; 0x6000
    96a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    96a8:	f246 0200 	movw	r2, #24576	; 0x6000
    96ac:	f2c4 0201 	movt	r2, #16385	; 0x4001
    96b0:	6892      	ldr	r2, [r2, #8]
    96b2:	f022 0201 	bic.w	r2, r2, #1
    96b6:	609a      	str	r2, [r3, #8]
            complete_request(0u);
    96b8:	f04f 0000 	mov.w	r0, #0
    96bc:	f000 f988 	bl	99d0 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    96c0:	f240 33bd 	movw	r3, #957	; 0x3bd
    96c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    96c8:	f04f 0200 	mov.w	r2, #0
    96cc:	701a      	strb	r2, [r3, #0]
        break;
    }
}
    96ce:	f107 0710 	add.w	r7, r7, #16
    96d2:	46bd      	mov	sp, r7
    96d4:	bd80      	pop	{r7, pc}
    96d6:	bf00      	nop

000096d8 <handle_rx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_rx_okay_irq(void)
{
    96d8:	b580      	push	{r7, lr}
    96da:	b084      	sub	sp, #16
    96dc:	af00      	add	r7, sp, #0
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
    96de:	f246 0300 	movw	r3, #24576	; 0x6000
    96e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    96e6:	691b      	ldr	r3, [r3, #16]
    96e8:	80bb      	strh	r3, [r7, #4]
    is_command = data16 & DATA8_COMMAND_MASK;
    96ea:	88bb      	ldrh	r3, [r7, #4]
    96ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
    96f0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    96f4:	80fb      	strh	r3, [r7, #6]
    data8 = (uint8_t)data16;
    96f6:	88bb      	ldrh	r3, [r7, #4]
    96f8:	727b      	strb	r3, [r7, #9]
            
    switch(g_comblk_state)
    96fa:	f240 33bd 	movw	r3, #957	; 0x3bd
    96fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9702:	781b      	ldrb	r3, [r3, #0]
    9704:	2b05      	cmp	r3, #5
    9706:	f200 814b 	bhi.w	99a0 <handle_rx_okay_irq+0x2c8>
    970a:	a201      	add	r2, pc, #4	; (adr r2, 9710 <handle_rx_okay_irq+0x38>)
    970c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    9710:	00009729 	.word	0x00009729
    9714:	0000998d 	.word	0x0000998d
    9718:	0000998d 	.word	0x0000998d
    971c:	000097b9 	.word	0x000097b9
    9720:	00009837 	.word	0x00009837
    9724:	0000994f 	.word	0x0000994f
        * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
        * state to receive the asynchronous power-on-reset from the system
        * controller.
        */
        case COMBLK_IDLE:
            if(is_command)
    9728:	88fb      	ldrh	r3, [r7, #6]
    972a:	2b00      	cmp	r3, #0
    972c:	f000 8144 	beq.w	99b8 <handle_rx_okay_irq+0x2e0>
            {
                if(data8 != POR_DIGEST_ERROR_OPCODE)
    9730:	7a7b      	ldrb	r3, [r7, #9]
    9732:	2bf1      	cmp	r3, #241	; 0xf1
    9734:	d006      	beq.n	9744 <handle_rx_okay_irq+0x6c>
                {
                    uint8_t rxed_opcode;
                    rxed_opcode = data8;
    9736:	7a7b      	ldrb	r3, [r7, #9]
    9738:	72bb      	strb	r3, [r7, #10]
                    process_sys_ctrl_command(rxed_opcode);
    973a:	7abb      	ldrb	r3, [r7, #10]
    973c:	4618      	mov	r0, r3
    973e:	f000 fa0b 	bl	9b58 <process_sys_ctrl_command>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    9742:	e140      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                    rxed_opcode = data8;
                    process_sys_ctrl_command(rxed_opcode);
                }
                else
                {  
                    g_comblk_response_idx = 0;
    9744:	f240 33b2 	movw	r3, #946	; 0x3b2
    9748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    974c:	f04f 0200 	mov.w	r2, #0
    9750:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    9752:	f240 33ac 	movw	r3, #940	; 0x3ac
    9756:	f2c2 0300 	movt	r3, #8192	; 0x2000
    975a:	681a      	ldr	r2, [r3, #0]
    975c:	f240 33b2 	movw	r3, #946	; 0x3b2
    9760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9764:	881b      	ldrh	r3, [r3, #0]
    9766:	b29b      	uxth	r3, r3
    9768:	4413      	add	r3, r2
    976a:	7a7a      	ldrb	r2, [r7, #9]
    976c:	701a      	strb	r2, [r3, #0]
                    g_comblk_response_idx++;
    976e:	f240 33b2 	movw	r3, #946	; 0x3b2
    9772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9776:	881b      	ldrh	r3, [r3, #0]
    9778:	b29b      	uxth	r3, r3
    977a:	f103 0301 	add.w	r3, r3, #1
    977e:	b29a      	uxth	r2, r3
    9780:	f240 33b2 	movw	r3, #946	; 0x3b2
    9784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9788:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
    978a:	f240 33ac 	movw	r3, #940	; 0x3ac
    978e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9792:	681a      	ldr	r2, [r3, #0]
    9794:	f240 33b2 	movw	r3, #946	; 0x3b2
    9798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    979c:	881b      	ldrh	r3, [r3, #0]
    979e:	b29b      	uxth	r3, r3
    97a0:	4413      	add	r3, r2
    97a2:	f04f 0200 	mov.w	r2, #0
    97a6:	701a      	strb	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    97a8:	f240 33bd 	movw	r3, #957	; 0x3bd
    97ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97b0:	f04f 0204 	mov.w	r2, #4
    97b4:	701a      	strb	r2, [r3, #0]
                }
            }
        break;
    97b6:	e106      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
        /*----------------------------------------------------------------------
         * The RCV_OKAY interrupt should only be enabled for states
         * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
         */
        case COMBLK_WAIT_RESPONSE:
            if(is_command)
    97b8:	88fb      	ldrh	r3, [r7, #6]
    97ba:	2b00      	cmp	r3, #0
    97bc:	f000 80fe 	beq.w	99bc <handle_rx_okay_irq+0x2e4>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    97c0:	7a7b      	ldrb	r3, [r7, #9]
    97c2:	72fb      	strb	r3, [r7, #11]
                if(rxed_opcode == g_comblk_cmd_opcode)
    97c4:	f240 3398 	movw	r3, #920	; 0x398
    97c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97cc:	781b      	ldrb	r3, [r3, #0]
    97ce:	b2db      	uxtb	r3, r3
    97d0:	7afa      	ldrb	r2, [r7, #11]
    97d2:	429a      	cmp	r2, r3
    97d4:	d12a      	bne.n	982c <handle_rx_okay_irq+0x154>
                {
                    g_comblk_response_idx = 0u;
    97d6:	f240 33b2 	movw	r3, #946	; 0x3b2
    97da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97de:	f04f 0200 	mov.w	r2, #0
    97e2:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
    97e4:	f240 33ac 	movw	r3, #940	; 0x3ac
    97e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97ec:	681a      	ldr	r2, [r3, #0]
    97ee:	f240 33b2 	movw	r3, #946	; 0x3b2
    97f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97f6:	881b      	ldrh	r3, [r3, #0]
    97f8:	b29b      	uxth	r3, r3
    97fa:	4413      	add	r3, r2
    97fc:	7afa      	ldrb	r2, [r7, #11]
    97fe:	701a      	strb	r2, [r3, #0]
                    ++g_comblk_response_idx;
    9800:	f240 33b2 	movw	r3, #946	; 0x3b2
    9804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9808:	881b      	ldrh	r3, [r3, #0]
    980a:	b29b      	uxth	r3, r3
    980c:	f103 0301 	add.w	r3, r3, #1
    9810:	b29a      	uxth	r2, r3
    9812:	f240 33b2 	movw	r3, #946	; 0x3b2
    9816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    981a:	801a      	strh	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    981c:	f240 33bd 	movw	r3, #957	; 0x3bd
    9820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9824:	f04f 0204 	mov.w	r2, #4
    9828:	701a      	strb	r2, [r3, #0]
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    982a:	e0cc      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                    ++g_comblk_response_idx;
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
    982c:	7afb      	ldrb	r3, [r7, #11]
    982e:	4618      	mov	r0, r3
    9830:	f000 f992 	bl	9b58 <process_sys_ctrl_command>
                }
            }
        break;
    9834:	e0c7      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
            
        case COMBLK_RX_RESPONSE:
            if(is_command)
    9836:	88fb      	ldrh	r3, [r7, #6]
    9838:	2b00      	cmp	r3, #0
    983a:	d006      	beq.n	984a <handle_rx_okay_irq+0x172>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    983c:	7a7b      	ldrb	r3, [r7, #9]
    983e:	733b      	strb	r3, [r7, #12]
                process_sys_ctrl_command(rxed_opcode);
    9840:	7b3b      	ldrb	r3, [r7, #12]
    9842:	4618      	mov	r0, r3
    9844:	f000 f988 	bl	9b58 <process_sys_ctrl_command>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    9848:	e0bd      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
    984a:	f240 33ac 	movw	r3, #940	; 0x3ac
    984e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9852:	681a      	ldr	r2, [r3, #0]
    9854:	f240 33b2 	movw	r3, #946	; 0x3b2
    9858:	f2c2 0300 	movt	r3, #8192	; 0x2000
    985c:	881b      	ldrh	r3, [r3, #0]
    985e:	b29b      	uxth	r3, r3
    9860:	f103 33ff 	add.w	r3, r3, #4294967295
    9864:	4413      	add	r3, r2
    9866:	781b      	ldrb	r3, [r3, #0]
    9868:	2bf1      	cmp	r3, #241	; 0xf1
    986a:	d127      	bne.n	98bc <handle_rx_okay_irq+0x1e4>
                {
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    986c:	f240 33ac 	movw	r3, #940	; 0x3ac
    9870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9874:	681a      	ldr	r2, [r3, #0]
    9876:	f240 33b2 	movw	r3, #946	; 0x3b2
    987a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    987e:	881b      	ldrh	r3, [r3, #0]
    9880:	b29b      	uxth	r3, r3
    9882:	4413      	add	r3, r2
    9884:	7a7a      	ldrb	r2, [r7, #9]
    9886:	701a      	strb	r2, [r3, #0]
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
    9888:	f240 33ac 	movw	r3, #940	; 0x3ac
    988c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9890:	681a      	ldr	r2, [r3, #0]
    9892:	f240 33b2 	movw	r3, #946	; 0x3b2
    9896:	f2c2 0300 	movt	r3, #8192	; 0x2000
    989a:	881b      	ldrh	r3, [r3, #0]
    989c:	b29b      	uxth	r3, r3
    989e:	f103 33ff 	add.w	r3, r3, #4294967295
    98a2:	4413      	add	r3, r2
    98a4:	781b      	ldrb	r3, [r3, #0]
    98a6:	4618      	mov	r0, r3
    98a8:	f000 f956 	bl	9b58 <process_sys_ctrl_command>
                    g_comblk_state = COMBLK_IDLE;
    98ac:	f240 33bd 	movw	r3, #957	; 0x3bd
    98b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98b4:	f04f 0200 	mov.w	r2, #0
    98b8:	701a      	strb	r2, [r3, #0]
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    98ba:	e084      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
                    g_comblk_state = COMBLK_IDLE;
                }
                else
                {
                    if(g_comblk_response_idx < g_comblk_response_size)
    98bc:	f240 33b2 	movw	r3, #946	; 0x3b2
    98c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98c4:	881b      	ldrh	r3, [r3, #0]
    98c6:	b29a      	uxth	r2, r3
    98c8:	f240 33b0 	movw	r3, #944	; 0x3b0
    98cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98d0:	881b      	ldrh	r3, [r3, #0]
    98d2:	429a      	cmp	r2, r3
    98d4:	d21d      	bcs.n	9912 <handle_rx_okay_irq+0x23a>
                    {
                        uint8_t rxed_data;
                        
                        rxed_data = data8;
    98d6:	7a7b      	ldrb	r3, [r7, #9]
    98d8:	737b      	strb	r3, [r7, #13]
                        g_comblk_p_response[g_comblk_response_idx] = rxed_data;
    98da:	f240 33ac 	movw	r3, #940	; 0x3ac
    98de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98e2:	681a      	ldr	r2, [r3, #0]
    98e4:	f240 33b2 	movw	r3, #946	; 0x3b2
    98e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98ec:	881b      	ldrh	r3, [r3, #0]
    98ee:	b29b      	uxth	r3, r3
    98f0:	4413      	add	r3, r2
    98f2:	7b7a      	ldrb	r2, [r7, #13]
    98f4:	701a      	strb	r2, [r3, #0]
                        ++g_comblk_response_idx;
    98f6:	f240 33b2 	movw	r3, #946	; 0x3b2
    98fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98fe:	881b      	ldrh	r3, [r3, #0]
    9900:	b29b      	uxth	r3, r3
    9902:	f103 0301 	add.w	r3, r3, #1
    9906:	b29a      	uxth	r2, r3
    9908:	f240 33b2 	movw	r3, #946	; 0x3b2
    990c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9910:	801a      	strh	r2, [r3, #0]
                    }
                    
                    if(g_comblk_response_idx == g_comblk_response_size)
    9912:	f240 33b2 	movw	r3, #946	; 0x3b2
    9916:	f2c2 0300 	movt	r3, #8192	; 0x2000
    991a:	881b      	ldrh	r3, [r3, #0]
    991c:	b29a      	uxth	r2, r3
    991e:	f240 33b0 	movw	r3, #944	; 0x3b0
    9922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9926:	881b      	ldrh	r3, [r3, #0]
    9928:	429a      	cmp	r2, r3
    992a:	d149      	bne.n	99c0 <handle_rx_okay_irq+0x2e8>
                    {
                        complete_request(g_comblk_response_idx);
    992c:	f240 33b2 	movw	r3, #946	; 0x3b2
    9930:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9934:	881b      	ldrh	r3, [r3, #0]
    9936:	b29b      	uxth	r3, r3
    9938:	4618      	mov	r0, r3
    993a:	f000 f849 	bl	99d0 <complete_request>
                        g_comblk_state = COMBLK_IDLE;
    993e:	f240 33bd 	movw	r3, #957	; 0x3bd
    9942:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9946:	f04f 0200 	mov.w	r2, #0
    994a:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        break;
    994c:	e03b      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
         * The RCV_OKAY interrupt should NOT be enabled for states
         * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
    994e:	88fb      	ldrh	r3, [r7, #6]
    9950:	2b00      	cmp	r3, #0
    9952:	d114      	bne.n	997e <handle_rx_okay_irq+0x2a6>
            {
                g_comblk_p_response[1] = data8;
    9954:	f240 33ac 	movw	r3, #940	; 0x3ac
    9958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    995c:	681b      	ldr	r3, [r3, #0]
    995e:	f103 0301 	add.w	r3, r3, #1
    9962:	7a7a      	ldrb	r2, [r7, #9]
    9964:	701a      	strb	r2, [r3, #0]
                complete_request(2u);
    9966:	f04f 0002 	mov.w	r0, #2
    996a:	f000 f831 	bl	99d0 <complete_request>
                g_comblk_state = COMBLK_IDLE;
    996e:	f240 33bd 	movw	r3, #957	; 0x3bd
    9972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9976:	f04f 0200 	mov.w	r2, #0
    997a:	701a      	strb	r2, [r3, #0]
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    997c:	e023      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                g_comblk_state = COMBLK_IDLE;
            }
            else
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    997e:	7a7b      	ldrb	r3, [r7, #9]
    9980:	73bb      	strb	r3, [r7, #14]
                process_sys_ctrl_command(rxed_opcode);
    9982:	7bbb      	ldrb	r3, [r7, #14]
    9984:	4618      	mov	r0, r3
    9986:	f000 f8e7 	bl	9b58 <process_sys_ctrl_command>
            }
        break;
    998a:	e01c      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
        
        case COMBLK_TX_CMD:
            /* Fall through */
        case COMBLK_TX_DATA:
            /* Fall through */
            if(is_command)
    998c:	88fb      	ldrh	r3, [r7, #6]
    998e:	2b00      	cmp	r3, #0
    9990:	d018      	beq.n	99c4 <handle_rx_okay_irq+0x2ec>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    9992:	7a7b      	ldrb	r3, [r7, #9]
    9994:	73fb      	strb	r3, [r7, #15]
                process_sys_ctrl_command(rxed_opcode);
    9996:	7bfb      	ldrb	r3, [r7, #15]
    9998:	4618      	mov	r0, r3
    999a:	f000 f8dd 	bl	9b58 <process_sys_ctrl_command>
            }
        break;
    999e:	e012      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
        
        default:
            complete_request(0u);
    99a0:	f04f 0000 	mov.w	r0, #0
    99a4:	f000 f814 	bl	99d0 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    99a8:	f240 33bd 	movw	r3, #957	; 0x3bd
    99ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99b0:	f04f 0200 	mov.w	r2, #0
    99b4:	701a      	strb	r2, [r3, #0]
    99b6:	e006      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    99b8:	bf00      	nop
    99ba:	e004      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    99bc:	bf00      	nop
    99be:	e002      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    99c0:	bf00      	nop
    99c2:	e000      	b.n	99c6 <handle_rx_okay_irq+0x2ee>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    99c4:	bf00      	nop
        default:
            complete_request(0u);
            g_comblk_state = COMBLK_IDLE;
        break;
    }
}
    99c6:	f107 0710 	add.w	r7, r7, #16
    99ca:	46bd      	mov	sp, r7
    99cc:	bd80      	pop	{r7, pc}
    99ce:	bf00      	nop

000099d0 <complete_request>:
 */
static void complete_request
(
    uint16_t response_length
)
{
    99d0:	b580      	push	{r7, lr}
    99d2:	b082      	sub	sp, #8
    99d4:	af00      	add	r7, sp, #0
    99d6:	4603      	mov	r3, r0
    99d8:	80fb      	strh	r3, [r7, #6]
    if(g_comblk_completion_handler != 0)
    99da:	f240 33b4 	movw	r3, #948	; 0x3b4
    99de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99e2:	681b      	ldr	r3, [r3, #0]
    99e4:	2b00      	cmp	r3, #0
    99e6:	d01b      	beq.n	9a20 <complete_request+0x50>
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
    99e8:	f240 33b4 	movw	r3, #948	; 0x3b4
    99ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99f0:	681a      	ldr	r2, [r3, #0]
    99f2:	f240 33ac 	movw	r3, #940	; 0x3ac
    99f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99fa:	6819      	ldr	r1, [r3, #0]
    99fc:	88fb      	ldrh	r3, [r7, #6]
    99fe:	4608      	mov	r0, r1
    9a00:	4619      	mov	r1, r3
    9a02:	4790      	blx	r2
        g_comblk_completion_handler = 0;
    9a04:	f240 33b4 	movw	r3, #948	; 0x3b4
    9a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a0c:	f04f 0200 	mov.w	r2, #0
    9a10:	601a      	str	r2, [r3, #0]
        g_request_in_progress = 0u;
    9a12:	f240 33bc 	movw	r3, #956	; 0x3bc
    9a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a1a:	f04f 0200 	mov.w	r2, #0
    9a1e:	701a      	strb	r2, [r3, #0]
    }
}
    9a20:	f107 0708 	add.w	r7, r7, #8
    9a24:	46bd      	mov	sp, r7
    9a26:	bd80      	pop	{r7, pc}

00009a28 <abort_current_cmd>:

/*==============================================================================
 *
 */
static void abort_current_cmd(void)
{
    9a28:	b580      	push	{r7, lr}
    9a2a:	b082      	sub	sp, #8
    9a2c:	af00      	add	r7, sp, #0
    if(g_request_in_progress)
    9a2e:	f240 33bc 	movw	r3, #956	; 0x3bc
    9a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a36:	781b      	ldrb	r3, [r3, #0]
    9a38:	b2db      	uxtb	r3, r3
    9a3a:	2b00      	cmp	r3, #0
    9a3c:	d01f      	beq.n	9a7e <abort_current_cmd+0x56>
        
        /*
         * Call completion handler just in case we are in a multi threaded system
         * to avoid a task lockup.
         */
        complete_request(g_comblk_response_idx);
    9a3e:	f240 33b2 	movw	r3, #946	; 0x3b2
    9a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a46:	881b      	ldrh	r3, [r3, #0]
    9a48:	b29b      	uxth	r3, r3
    9a4a:	4618      	mov	r0, r3
    9a4c:	f7ff ffc0 	bl	99d0 <complete_request>
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
    9a50:	f246 0300 	movw	r3, #24576	; 0x6000
    9a54:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9a58:	f246 0200 	movw	r2, #24576	; 0x6000
    9a5c:	f2c4 0201 	movt	r2, #16385	; 0x4001
    9a60:	6812      	ldr	r2, [r2, #0]
    9a62:	f042 0201 	orr.w	r2, r2, #1
    9a66:	601a      	str	r2, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
    9a68:	f246 0300 	movw	r3, #24576	; 0x6000
    9a6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9a70:	681b      	ldr	r3, [r3, #0]
    9a72:	f003 0301 	and.w	r3, r3, #1
    9a76:	607b      	str	r3, [r7, #4]
        } while(flush_in_progress);
    9a78:	687b      	ldr	r3, [r7, #4]
    9a7a:	2b00      	cmp	r3, #0
    9a7c:	d1f4      	bne.n	9a68 <abort_current_cmd+0x40>
    }
}
    9a7e:	f107 0708 	add.w	r7, r7, #8
    9a82:	46bd      	mov	sp, r7
    9a84:	bd80      	pop	{r7, pc}
    9a86:	bf00      	nop

00009a88 <send_cmd_opcode>:
 */
static void send_cmd_opcode
(
    uint8_t opcode
)
{
    9a88:	b480      	push	{r7}
    9a8a:	b085      	sub	sp, #20
    9a8c:	af00      	add	r7, sp, #0
    9a8e:	4603      	mov	r3, r0
    9a90:	71fb      	strb	r3, [r7, #7]
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    9a92:	f246 0300 	movw	r3, #24576	; 0x6000
    9a96:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9a9a:	f246 0200 	movw	r2, #24576	; 0x6000
    9a9e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    9aa2:	6812      	ldr	r2, [r2, #0]
    9aa4:	f022 0204 	bic.w	r2, r2, #4
    9aa8:	601a      	str	r2, [r3, #0]
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    9aaa:	f246 0300 	movw	r3, #24576	; 0x6000
    9aae:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9ab2:	685b      	ldr	r3, [r3, #4]
    9ab4:	f003 0301 	and.w	r3, r3, #1
    9ab8:	60fb      	str	r3, [r7, #12]
    } while(0u == tx_okay);
    9aba:	68fb      	ldr	r3, [r7, #12]
    9abc:	2b00      	cmp	r3, #0
    9abe:	d0f4      	beq.n	9aaa <send_cmd_opcode+0x22>
    
    /* Send command opcode. */
    COMBLK->FRAME_START8 = opcode;
    9ac0:	f246 0300 	movw	r3, #24576	; 0x6000
    9ac4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9ac8:	79fa      	ldrb	r2, [r7, #7]
    9aca:	619a      	str	r2, [r3, #24]
}
    9acc:	f107 0714 	add.w	r7, r7, #20
    9ad0:	46bd      	mov	sp, r7
    9ad2:	bc80      	pop	{r7}
    9ad4:	4770      	bx	lr
    9ad6:	bf00      	nop

00009ad8 <fill_tx_fifo>:
static uint32_t fill_tx_fifo
(
    const uint8_t * p_cmd,
    uint32_t cmd_size
)
{
    9ad8:	b480      	push	{r7}
    9ada:	b085      	sub	sp, #20
    9adc:	af00      	add	r7, sp, #0
    9ade:	6078      	str	r0, [r7, #4]
    9ae0:	6039      	str	r1, [r7, #0]
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    9ae2:	f246 0300 	movw	r3, #24576	; 0x6000
    9ae6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9aea:	f246 0200 	movw	r2, #24576	; 0x6000
    9aee:	f2c4 0201 	movt	r2, #16385	; 0x4001
    9af2:	6812      	ldr	r2, [r2, #0]
    9af4:	f022 0204 	bic.w	r2, r2, #4
    9af8:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
    9afa:	f04f 0300 	mov.w	r3, #0
    9afe:	60fb      	str	r3, [r7, #12]
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    9b00:	f246 0300 	movw	r3, #24576	; 0x6000
    9b04:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9b08:	685b      	ldr	r3, [r3, #4]
    9b0a:	f003 0301 	and.w	r3, r3, #1
    9b0e:	60bb      	str	r3, [r7, #8]
    while((tx_okay != 0u) && (size_sent < cmd_size))
    9b10:	e014      	b.n	9b3c <fill_tx_fifo+0x64>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
    9b12:	f246 0300 	movw	r3, #24576	; 0x6000
    9b16:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9b1a:	6879      	ldr	r1, [r7, #4]
    9b1c:	68fa      	ldr	r2, [r7, #12]
    9b1e:	440a      	add	r2, r1
    9b20:	7812      	ldrb	r2, [r2, #0]
    9b22:	611a      	str	r2, [r3, #16]
        ++size_sent;
    9b24:	68fb      	ldr	r3, [r7, #12]
    9b26:	f103 0301 	add.w	r3, r3, #1
    9b2a:	60fb      	str	r3, [r7, #12]
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    9b2c:	f246 0300 	movw	r3, #24576	; 0x6000
    9b30:	f2c4 0301 	movt	r3, #16385	; 0x4001
    9b34:	685b      	ldr	r3, [r3, #4]
    9b36:	f003 0301 	and.w	r3, r3, #1
    9b3a:	60bb      	str	r3, [r7, #8]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    9b3c:	68bb      	ldr	r3, [r7, #8]
    9b3e:	2b00      	cmp	r3, #0
    9b40:	d003      	beq.n	9b4a <fill_tx_fifo+0x72>
    9b42:	68fa      	ldr	r2, [r7, #12]
    9b44:	683b      	ldr	r3, [r7, #0]
    9b46:	429a      	cmp	r2, r3
    9b48:	d3e3      	bcc.n	9b12 <fill_tx_fifo+0x3a>
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    }
    
    return size_sent;
    9b4a:	68fb      	ldr	r3, [r7, #12]
}
    9b4c:	4618      	mov	r0, r3
    9b4e:	f107 0714 	add.w	r7, r7, #20
    9b52:	46bd      	mov	sp, r7
    9b54:	bc80      	pop	{r7}
    9b56:	4770      	bx	lr

00009b58 <process_sys_ctrl_command>:

/*==============================================================================
 *
 */
static void process_sys_ctrl_command(uint8_t cmd_opcode)
{
    9b58:	b580      	push	{r7, lr}
    9b5a:	b082      	sub	sp, #8
    9b5c:	af00      	add	r7, sp, #0
    9b5e:	4603      	mov	r3, r0
    9b60:	71fb      	strb	r3, [r7, #7]
    if(g_async_event_handler != 0)
    9b62:	f240 33c0 	movw	r3, #960	; 0x3c0
    9b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b6a:	681b      	ldr	r3, [r3, #0]
    9b6c:	2b00      	cmp	r3, #0
    9b6e:	d007      	beq.n	9b80 <process_sys_ctrl_command+0x28>
    {
        g_async_event_handler(cmd_opcode);
    9b70:	f240 33c0 	movw	r3, #960	; 0x3c0
    9b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b78:	681b      	ldr	r3, [r3, #0]
    9b7a:	79fa      	ldrb	r2, [r7, #7]
    9b7c:	4610      	mov	r0, r2
    9b7e:	4798      	blx	r3
    }
}
    9b80:	f107 0708 	add.w	r7, r7, #8
    9b84:	46bd      	mov	sp, r7
    9b86:	bd80      	pop	{r7, pc}

00009b88 <__libc_init_array>:
    9b88:	b570      	push	{r4, r5, r6, lr}
    9b8a:	f649 569c 	movw	r6, #40348	; 0x9d9c
    9b8e:	f649 559c 	movw	r5, #40348	; 0x9d9c
    9b92:	f2c0 0600 	movt	r6, #0
    9b96:	f2c0 0500 	movt	r5, #0
    9b9a:	1b76      	subs	r6, r6, r5
    9b9c:	10b6      	asrs	r6, r6, #2
    9b9e:	d006      	beq.n	9bae <__libc_init_array+0x26>
    9ba0:	2400      	movs	r4, #0
    9ba2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    9ba6:	3401      	adds	r4, #1
    9ba8:	4798      	blx	r3
    9baa:	42a6      	cmp	r6, r4
    9bac:	d8f9      	bhi.n	9ba2 <__libc_init_array+0x1a>
    9bae:	f649 559c 	movw	r5, #40348	; 0x9d9c
    9bb2:	f649 56a0 	movw	r6, #40352	; 0x9da0
    9bb6:	f2c0 0500 	movt	r5, #0
    9bba:	f2c0 0600 	movt	r6, #0
    9bbe:	1b76      	subs	r6, r6, r5
    9bc0:	f000 f8e0 	bl	9d84 <_init>
    9bc4:	10b6      	asrs	r6, r6, #2
    9bc6:	d006      	beq.n	9bd6 <__libc_init_array+0x4e>
    9bc8:	2400      	movs	r4, #0
    9bca:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    9bce:	3401      	adds	r4, #1
    9bd0:	4798      	blx	r3
    9bd2:	42a6      	cmp	r6, r4
    9bd4:	d8f9      	bhi.n	9bca <__libc_init_array+0x42>
    9bd6:	bd70      	pop	{r4, r5, r6, pc}

00009bd8 <memset>:
    9bd8:	2a03      	cmp	r2, #3
    9bda:	b2c9      	uxtb	r1, r1
    9bdc:	b430      	push	{r4, r5}
    9bde:	d807      	bhi.n	9bf0 <memset+0x18>
    9be0:	b122      	cbz	r2, 9bec <memset+0x14>
    9be2:	2300      	movs	r3, #0
    9be4:	54c1      	strb	r1, [r0, r3]
    9be6:	3301      	adds	r3, #1
    9be8:	4293      	cmp	r3, r2
    9bea:	d1fb      	bne.n	9be4 <memset+0xc>
    9bec:	bc30      	pop	{r4, r5}
    9bee:	4770      	bx	lr
    9bf0:	eb00 0c02 	add.w	ip, r0, r2
    9bf4:	4603      	mov	r3, r0
    9bf6:	e001      	b.n	9bfc <memset+0x24>
    9bf8:	f803 1c01 	strb.w	r1, [r3, #-1]
    9bfc:	f003 0403 	and.w	r4, r3, #3
    9c00:	461a      	mov	r2, r3
    9c02:	3301      	adds	r3, #1
    9c04:	2c00      	cmp	r4, #0
    9c06:	d1f7      	bne.n	9bf8 <memset+0x20>
    9c08:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    9c0c:	ebc2 040c 	rsb	r4, r2, ip
    9c10:	fb03 f301 	mul.w	r3, r3, r1
    9c14:	e01f      	b.n	9c56 <memset+0x7e>
    9c16:	f842 3c40 	str.w	r3, [r2, #-64]
    9c1a:	f842 3c3c 	str.w	r3, [r2, #-60]
    9c1e:	f842 3c38 	str.w	r3, [r2, #-56]
    9c22:	f842 3c34 	str.w	r3, [r2, #-52]
    9c26:	f842 3c30 	str.w	r3, [r2, #-48]
    9c2a:	f842 3c2c 	str.w	r3, [r2, #-44]
    9c2e:	f842 3c28 	str.w	r3, [r2, #-40]
    9c32:	f842 3c24 	str.w	r3, [r2, #-36]
    9c36:	f842 3c20 	str.w	r3, [r2, #-32]
    9c3a:	f842 3c1c 	str.w	r3, [r2, #-28]
    9c3e:	f842 3c18 	str.w	r3, [r2, #-24]
    9c42:	f842 3c14 	str.w	r3, [r2, #-20]
    9c46:	f842 3c10 	str.w	r3, [r2, #-16]
    9c4a:	f842 3c0c 	str.w	r3, [r2, #-12]
    9c4e:	f842 3c08 	str.w	r3, [r2, #-8]
    9c52:	f842 3c04 	str.w	r3, [r2, #-4]
    9c56:	4615      	mov	r5, r2
    9c58:	3240      	adds	r2, #64	; 0x40
    9c5a:	2c3f      	cmp	r4, #63	; 0x3f
    9c5c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    9c60:	dcd9      	bgt.n	9c16 <memset+0x3e>
    9c62:	462a      	mov	r2, r5
    9c64:	ebc5 040c 	rsb	r4, r5, ip
    9c68:	e007      	b.n	9c7a <memset+0xa2>
    9c6a:	f842 3c10 	str.w	r3, [r2, #-16]
    9c6e:	f842 3c0c 	str.w	r3, [r2, #-12]
    9c72:	f842 3c08 	str.w	r3, [r2, #-8]
    9c76:	f842 3c04 	str.w	r3, [r2, #-4]
    9c7a:	4615      	mov	r5, r2
    9c7c:	3210      	adds	r2, #16
    9c7e:	2c0f      	cmp	r4, #15
    9c80:	f1a4 0410 	sub.w	r4, r4, #16
    9c84:	dcf1      	bgt.n	9c6a <memset+0x92>
    9c86:	462a      	mov	r2, r5
    9c88:	ebc5 050c 	rsb	r5, r5, ip
    9c8c:	e001      	b.n	9c92 <memset+0xba>
    9c8e:	f842 3c04 	str.w	r3, [r2, #-4]
    9c92:	4614      	mov	r4, r2
    9c94:	3204      	adds	r2, #4
    9c96:	2d03      	cmp	r5, #3
    9c98:	f1a5 0504 	sub.w	r5, r5, #4
    9c9c:	dcf7      	bgt.n	9c8e <memset+0xb6>
    9c9e:	e001      	b.n	9ca4 <memset+0xcc>
    9ca0:	f804 1b01 	strb.w	r1, [r4], #1
    9ca4:	4564      	cmp	r4, ip
    9ca6:	d3fb      	bcc.n	9ca0 <memset+0xc8>
    9ca8:	e7a0      	b.n	9bec <memset+0x14>
    9caa:	bf00      	nop
    9cac:	6f470d0a 	.word	0x6f470d0a
    9cb0:	4b482074 	.word	0x4b482074
    9cb4:	61655220 	.word	0x61655220
    9cb8:	676e6964 	.word	0x676e6964
    9cbc:	00000073 	.word	0x00000073

00009cc0 <C.0.1475>:
    9cc0:	00fc0f05                                ....

00009cc4 <C.8.2448>:
    9cc4:	00006a10                                .j..

00009cc8 <C.0.2383>:
    9cc8:	00006020                                 `..

00009ccc <C.57.5280>:
    9ccc:	71290020                                 .)q

00009cd0 <C.58.5281>:
    9cd0:	20002971                                q). 

00009cd4 <C.59.5282>:
    9cd4:	212a0020                                 .*!

00009cd8 <C.60.5283>:
    9cd8:	20002a21                                !*. 

00009cdc <g_config_reg_lut>:
    9cdc:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    9cec:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    9cfc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    9d0c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    9d1c:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    9d2c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    9d3c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    9d4c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00009d5c <g_gpio_irqn_lut>:
    9d5c:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    9d6c:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ

00009d7c <C.18.3527>:
    9d7c:	01000100 03030202                       ........

00009d84 <_init>:
    9d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d86:	bf00      	nop
    9d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9d8a:	bc08      	pop	{r3}
    9d8c:	469e      	mov	lr, r3
    9d8e:	4770      	bx	lr

00009d90 <_fini>:
    9d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d92:	bf00      	nop
    9d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9d96:	bc08      	pop	{r3}
    9d98:	469e      	mov	lr, r3
    9d9a:	4770      	bx	lr

00009d9c <__frame_dummy_init_array_entry>:
    9d9c:	04d5 0000                                   ....

00009da0 <__do_global_dtors_aux_fini_array_entry>:
    9da0:	04c1 0000 0000 0000 0000 0000 0000 0000     ................
