-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of relu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_29_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_fu_124_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_0_V_write_assig_fu_128_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_1_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_fu_146_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_1_V_write_assig_fu_150_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_2_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_259_fu_168_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_2_V_write_assig_fu_172_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_3_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_260_fu_190_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_3_V_write_assig_fu_194_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_4_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_261_fu_212_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_4_V_write_assig_fu_216_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_5_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_262_fu_234_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_5_V_write_assig_fu_238_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_6_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_263_fu_256_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_6_V_write_assig_fu_260_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_7_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_264_fu_278_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_7_V_write_assig_fu_282_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_8_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_265_fu_300_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_8_V_write_assig_fu_304_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_9_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_266_fu_322_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_9_V_write_assig_fu_326_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_s_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_267_fu_344_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_10_V_write_assi_fu_348_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_29_10_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_fu_366_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_11_V_write_assi_fu_370_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal res_0_V_write_assig_1_fu_136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_1_V_write_assig_1_fu_158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_2_V_write_assig_1_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_3_V_write_assig_1_fu_202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_4_V_write_assig_1_fu_224_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_5_V_write_assig_1_fu_246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_6_V_write_assig_1_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_7_V_write_assig_1_fu_290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_8_V_write_assig_1_fu_312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_9_V_write_assig_1_fu_334_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_10_V_write_assi_1_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_11_V_write_assi_1_fu_378_p1 : STD_LOGIC_VECTOR (31 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= res_0_V_write_assig_1_fu_136_p1;
    ap_return_1 <= res_1_V_write_assig_1_fu_158_p1;
    ap_return_10 <= res_10_V_write_assi_1_fu_356_p1;
    ap_return_11 <= res_11_V_write_assi_1_fu_378_p1;
    ap_return_2 <= res_2_V_write_assig_1_fu_180_p1;
    ap_return_3 <= res_3_V_write_assig_1_fu_202_p1;
    ap_return_4 <= res_4_V_write_assig_1_fu_224_p1;
    ap_return_5 <= res_5_V_write_assig_1_fu_246_p1;
    ap_return_6 <= res_6_V_write_assig_1_fu_268_p1;
    ap_return_7 <= res_7_V_write_assig_1_fu_290_p1;
    ap_return_8 <= res_8_V_write_assig_1_fu_312_p1;
    ap_return_9 <= res_9_V_write_assig_1_fu_334_p1;
    res_0_V_write_assig_1_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_0_V_write_assig_fu_128_p3),32));
    res_0_V_write_assig_fu_128_p3 <= 
        tmp_257_fu_124_p1 when (tmp_29_fu_118_p2(0) = '1') else 
        ap_const_lv31_0;
    res_10_V_write_assi_1_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_10_V_write_assi_fu_348_p3),32));
    res_10_V_write_assi_fu_348_p3 <= 
        tmp_267_fu_344_p1 when (tmp_29_s_fu_338_p2(0) = '1') else 
        ap_const_lv31_0;
    res_11_V_write_assi_1_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_11_V_write_assi_fu_370_p3),32));
    res_11_V_write_assi_fu_370_p3 <= 
        tmp_268_fu_366_p1 when (tmp_29_10_fu_360_p2(0) = '1') else 
        ap_const_lv31_0;
    res_1_V_write_assig_1_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_1_V_write_assig_fu_150_p3),32));
    res_1_V_write_assig_fu_150_p3 <= 
        tmp_258_fu_146_p1 when (tmp_29_1_fu_140_p2(0) = '1') else 
        ap_const_lv31_0;
    res_2_V_write_assig_1_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_2_V_write_assig_fu_172_p3),32));
    res_2_V_write_assig_fu_172_p3 <= 
        tmp_259_fu_168_p1 when (tmp_29_2_fu_162_p2(0) = '1') else 
        ap_const_lv31_0;
    res_3_V_write_assig_1_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_3_V_write_assig_fu_194_p3),32));
    res_3_V_write_assig_fu_194_p3 <= 
        tmp_260_fu_190_p1 when (tmp_29_3_fu_184_p2(0) = '1') else 
        ap_const_lv31_0;
    res_4_V_write_assig_1_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_4_V_write_assig_fu_216_p3),32));
    res_4_V_write_assig_fu_216_p3 <= 
        tmp_261_fu_212_p1 when (tmp_29_4_fu_206_p2(0) = '1') else 
        ap_const_lv31_0;
    res_5_V_write_assig_1_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_5_V_write_assig_fu_238_p3),32));
    res_5_V_write_assig_fu_238_p3 <= 
        tmp_262_fu_234_p1 when (tmp_29_5_fu_228_p2(0) = '1') else 
        ap_const_lv31_0;
    res_6_V_write_assig_1_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_6_V_write_assig_fu_260_p3),32));
    res_6_V_write_assig_fu_260_p3 <= 
        tmp_263_fu_256_p1 when (tmp_29_6_fu_250_p2(0) = '1') else 
        ap_const_lv31_0;
    res_7_V_write_assig_1_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_7_V_write_assig_fu_282_p3),32));
    res_7_V_write_assig_fu_282_p3 <= 
        tmp_264_fu_278_p1 when (tmp_29_7_fu_272_p2(0) = '1') else 
        ap_const_lv31_0;
    res_8_V_write_assig_1_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_8_V_write_assig_fu_304_p3),32));
    res_8_V_write_assig_fu_304_p3 <= 
        tmp_265_fu_300_p1 when (tmp_29_8_fu_294_p2(0) = '1') else 
        ap_const_lv31_0;
    res_9_V_write_assig_1_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_9_V_write_assig_fu_326_p3),32));
    res_9_V_write_assig_fu_326_p3 <= 
        tmp_266_fu_322_p1 when (tmp_29_9_fu_316_p2(0) = '1') else 
        ap_const_lv31_0;
    tmp_257_fu_124_p1 <= data_0_V_read(31 - 1 downto 0);
    tmp_258_fu_146_p1 <= data_1_V_read(31 - 1 downto 0);
    tmp_259_fu_168_p1 <= data_2_V_read(31 - 1 downto 0);
    tmp_260_fu_190_p1 <= data_3_V_read(31 - 1 downto 0);
    tmp_261_fu_212_p1 <= data_4_V_read(31 - 1 downto 0);
    tmp_262_fu_234_p1 <= data_5_V_read(31 - 1 downto 0);
    tmp_263_fu_256_p1 <= data_6_V_read(31 - 1 downto 0);
    tmp_264_fu_278_p1 <= data_7_V_read(31 - 1 downto 0);
    tmp_265_fu_300_p1 <= data_8_V_read(31 - 1 downto 0);
    tmp_266_fu_322_p1 <= data_9_V_read(31 - 1 downto 0);
    tmp_267_fu_344_p1 <= data_10_V_read(31 - 1 downto 0);
    tmp_268_fu_366_p1 <= data_11_V_read(31 - 1 downto 0);
    tmp_29_10_fu_360_p2 <= "1" when (signed(data_11_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_1_fu_140_p2 <= "1" when (signed(data_1_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_2_fu_162_p2 <= "1" when (signed(data_2_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_3_fu_184_p2 <= "1" when (signed(data_3_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_4_fu_206_p2 <= "1" when (signed(data_4_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_5_fu_228_p2 <= "1" when (signed(data_5_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_6_fu_250_p2 <= "1" when (signed(data_6_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_7_fu_272_p2 <= "1" when (signed(data_7_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_8_fu_294_p2 <= "1" when (signed(data_8_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_9_fu_316_p2 <= "1" when (signed(data_9_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_fu_118_p2 <= "1" when (signed(data_0_V_read) > signed(ap_const_lv32_0)) else "0";
    tmp_29_s_fu_338_p2 <= "1" when (signed(data_10_V_read) > signed(ap_const_lv32_0)) else "0";
end behav;
