<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p78" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_78{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_78{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_78{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_78{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_78{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_78{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_78{left:69px;bottom:1035px;}
#t8_78{left:95px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t9_78{left:95px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#ta_78{left:95px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#tb_78{left:95px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_78{left:69px;bottom:962px;}
#td_78{left:95px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_78{left:95px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_78{left:69px;bottom:922px;}
#tg_78{left:95px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_78{left:95px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_78{left:69px;bottom:634px;letter-spacing:0.12px;}
#tj_78{left:151px;bottom:634px;letter-spacing:0.16px;word-spacing:0.01px;}
#tk_78{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tl_78{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_78{left:69px;bottom:579px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_78{left:69px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_78{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_78{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_78{left:69px;bottom:498px;}
#tr_78{left:95px;bottom:501px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#ts_78{left:95px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tt_78{left:95px;bottom:467px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#tu_78{left:69px;bottom:441px;}
#tv_78{left:95px;bottom:445px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tw_78{left:95px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_78{left:69px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_78{left:69px;bottom:380px;}
#tz_78{left:95px;bottom:383px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t10_78{left:95px;bottom:359px;}
#t11_78{left:121px;bottom:359px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t12_78{left:69px;bottom:333px;}
#t13_78{left:95px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_78{left:95px;bottom:312px;}
#t15_78{left:121px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_78{left:69px;bottom:285px;}
#t17_78{left:95px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_78{left:95px;bottom:264px;}
#t19_78{left:121px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_78{left:95px;bottom:240px;}
#t1b_78{left:121px;bottom:240px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1c_78{left:69px;bottom:214px;}
#t1d_78{left:95px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_78{left:95px;bottom:192px;}
#t1f_78{left:121px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_78{left:294px;bottom:872px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_78{left:380px;bottom:872px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1i_78{left:260px;bottom:848px;letter-spacing:-0.11px;}
#t1j_78{left:379px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1k_78{left:626px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1l_78{left:82px;bottom:822px;letter-spacing:-0.15px;}
#t1m_78{left:243px;bottom:822px;letter-spacing:-0.13px;}
#t1n_78{left:411px;bottom:822px;letter-spacing:-0.14px;}
#t1o_78{left:657px;bottom:822px;letter-spacing:-0.13px;}
#t1p_78{left:82px;bottom:797px;letter-spacing:-0.18px;}
#t1q_78{left:247px;bottom:797px;letter-spacing:-0.13px;}
#t1r_78{left:411px;bottom:797px;letter-spacing:-0.14px;}
#t1s_78{left:644px;bottom:797px;letter-spacing:-0.12px;}
#t1t_78{left:82px;bottom:773px;letter-spacing:-0.14px;}
#t1u_78{left:243px;bottom:773px;letter-spacing:-0.13px;}
#t1v_78{left:415px;bottom:773px;letter-spacing:-0.1px;}
#t1w_78{left:645px;bottom:773px;letter-spacing:-0.11px;}
#t1x_78{left:82px;bottom:745px;letter-spacing:-0.12px;}
#t1y_78{left:247px;bottom:746px;letter-spacing:-0.14px;}
#t1z_78{left:408px;bottom:745px;letter-spacing:-0.17px;}
#t20_78{left:423px;bottom:751px;}
#t21_78{left:429px;bottom:745px;letter-spacing:-0.14px;}
#t22_78{left:77px;bottom:717px;letter-spacing:-0.14px;}
#t23_78{left:76px;bottom:698px;letter-spacing:-0.12px;}
#t24_78{left:654px;bottom:746px;letter-spacing:-0.15px;}

.s1_78{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_78{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_78{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_78{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_78{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s6_78{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_78{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_78{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_78{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.sa_78{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts78" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg78Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg78" style="-webkit-user-select: none;"><object width="935" height="1210" data="78/78.svg" type="image/svg+xml" id="pdf78" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_78" class="t s1_78">2-40 </span><span id="t2_78" class="t s1_78">Vol. 2A </span>
<span id="t3_78" class="t s2_78">INSTRUCTION FORMAT </span>
<span id="t4_78" class="t s3_78">2.7.3 </span><span id="t5_78" class="t s3_78">Opmask Register Encoding </span>
<span id="t6_78" class="t s4_78">There are eight opmask registers, k0-k7. Opmask register encoding falls into two categories: </span>
<span id="t7_78" class="t s5_78">• </span><span id="t8_78" class="t s4_78">Opmask registers that are the source or destination operands of an instruction treating the content of opmask </span>
<span id="t9_78" class="t s4_78">register as a scalar value, are encoded using the VEX prefix scheme. It can support up to three operands using </span>
<span id="ta_78" class="t s4_78">standard modR/M byte’s reg field and rm field and VEX.vvvv. Such a scalar opmask instruction does not support </span>
<span id="tb_78" class="t s4_78">conditional update of the destination operand. </span>
<span id="tc_78" class="t s5_78">• </span><span id="td_78" class="t s4_78">An opmask register providing conditional processing and/or conditional update of the destination register of a </span>
<span id="te_78" class="t s4_78">vector instruction is encoded using EVEX.aaa field (see Section 2.7.4). </span>
<span id="tf_78" class="t s5_78">• </span><span id="tg_78" class="t s4_78">An opmask register serving as the destination or source operand of a vector instruction is encoded using </span>
<span id="th_78" class="t s4_78">standard modR/M byte’s reg field and rm fields. </span>
<span id="ti_78" class="t s3_78">2.7.4 </span><span id="tj_78" class="t s3_78">Masking Support in EVEX </span>
<span id="tk_78" class="t s4_78">EVEX can encode an opmask register to conditionally control per-element computational operation and updating of </span>
<span id="tl_78" class="t s4_78">result of an instruction to the destination operand. The predicate operand is known as the opmask register. The </span>
<span id="tm_78" class="t s4_78">EVEX.aaa field, P[18:16] of the EVEX prefix, is used to encode one out of a set of eight 64-bit architectural regis- </span>
<span id="tn_78" class="t s4_78">ters. Note that from this set of 8 architectural registers, only k1 through k7 can be addressed as predicate oper- </span>
<span id="to_78" class="t s4_78">ands. k0 can be used as a regular source or destination but cannot be encoded as a predicate operand. </span>
<span id="tp_78" class="t s4_78">AVX-512 instructions support two types of masking with EVEX.z bit (P[23]) controlling the type of masking: </span>
<span id="tq_78" class="t s5_78">• </span><span id="tr_78" class="t s4_78">Merging-masking, which is the default type of masking for EVEX-encoded vector instructions, preserves the old </span>
<span id="ts_78" class="t s4_78">value of each element of the destination where the corresponding mask bit has a 0. It corresponds to the case </span>
<span id="tt_78" class="t s4_78">of EVEX.z = 0. </span>
<span id="tu_78" class="t s5_78">• </span><span id="tv_78" class="t s4_78">Zeroing-masking, is enabled by having the EVEX.z bit set to 1. In this case, an element of the destination is set </span>
<span id="tw_78" class="t s4_78">to 0 when the corresponding mask bit has a 0 value. </span>
<span id="tx_78" class="t s4_78">AVX-512 Foundation instructions can be divided into the following groups: </span>
<span id="ty_78" class="t s5_78">• </span><span id="tz_78" class="t s4_78">Instructions which support “zeroing-masking”. </span>
<span id="t10_78" class="t s4_78">— </span><span id="t11_78" class="t s4_78">Also allow merging-masking. </span>
<span id="t12_78" class="t s5_78">• </span><span id="t13_78" class="t s4_78">Instructions which require aaa = 000. </span>
<span id="t14_78" class="t s4_78">— </span><span id="t15_78" class="t s4_78">Do not allow any form of masking. </span>
<span id="t16_78" class="t s5_78">• </span><span id="t17_78" class="t s4_78">Instructions which allow merging-masking but do not allow zeroing-masking. </span>
<span id="t18_78" class="t s4_78">— </span><span id="t19_78" class="t s4_78">Require EVEX.z to be set to 0. </span>
<span id="t1a_78" class="t s4_78">— </span><span id="t1b_78" class="t s4_78">This group is mostly composed of instructions that write to memory. </span>
<span id="t1c_78" class="t s5_78">• </span><span id="t1d_78" class="t s4_78">Instructions which require aaa &lt;&gt; 000 do not allow EVEX.z to be set to 1. </span>
<span id="t1e_78" class="t s4_78">— </span><span id="t1f_78" class="t s4_78">Allow merging-masking and do not allow zeroing-masking, e.g., gather instructions. </span>
<span id="t1g_78" class="t s6_78">Table 2-33. </span><span id="t1h_78" class="t s6_78">Opmask Register Specifier Encoding </span>
<span id="t1i_78" class="t s7_78">[2:0] </span><span id="t1j_78" class="t s7_78">Register Access </span><span id="t1k_78" class="t s7_78">Common Usages </span>
<span id="t1l_78" class="t s7_78">REG </span><span id="t1m_78" class="t s8_78">modrm.reg </span><span id="t1n_78" class="t s8_78">k0-k7 </span><span id="t1o_78" class="t s8_78">Source </span>
<span id="t1p_78" class="t s7_78">VVVV </span><span id="t1q_78" class="t s8_78">VEX.vvvv </span><span id="t1r_78" class="t s8_78">k0-k7 </span><span id="t1s_78" class="t s8_78">2nd Source </span>
<span id="t1t_78" class="t s7_78">RM </span><span id="t1u_78" class="t s8_78">modrm.r/m </span><span id="t1v_78" class="t s8_78">k0-7 </span><span id="t1w_78" class="t s8_78">1st Source </span>
<span id="t1x_78" class="t s7_78">{k1} </span>
<span id="t1y_78" class="t s8_78">EVEX.aaa </span>
<span id="t1z_78" class="t s8_78">k0 </span>
<span id="t20_78" class="t s9_78">1 </span>
<span id="t21_78" class="t s8_78">-k7 </span>
<span id="t22_78" class="t sa_78">NOTES: </span>
<span id="t23_78" class="t s8_78">1. Instructions that overwrite the conditional mask in opmask do not permit using k0 as the embedded mask. </span>
<span id="t24_78" class="t s8_78">Opmask </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
