#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 14 19:18:42 2025
# Process ID: 25268
# Current directory: C:/VivadosBeingAProblem/AES/FullControllerGPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21924 C:\VivadosBeingAProblem\AES\FullControllerGPIO\FullController2.xpr
# Log file: C:/VivadosBeingAProblem/AES/FullControllerGPIO/vivado.log
# Journal file: C:/VivadosBeingAProblem/AES/FullControllerGPIO\vivado.jou
# Running On: ArwenLT, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16857 MB
#-----------------------------------------------------------
start_gui
open_project C:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.xpr
update_compile_order -fileset sources_1
create_bd_design "FullControllerBlockDesign"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference TopLevel TopLevel_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 122 -16} [get_bd_cells axi_gpio_0]
set_property location {1 116 121} [get_bd_cells axi_gpio_0]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property location {1 128 -121} [get_bd_cells axi_gpio_0]
set_property location {1 138 36} [get_bd_cells axi_gpio_1]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property location {2.5 671 -165} [get_bd_cells axi_gpio_2]
set_property location {1 107 -234} [get_bd_cells axi_gpio_0]
set_property location {1 104 -112} [get_bd_cells axi_gpio_1]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_2]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axi_gpio_1]
set_property location {3 639 -319} [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins TopLevel_0/CPU_Position] [get_bd_pins axi_gpio_2/gpio_io_i]
startgroup
make_bd_pins_external  [get_bd_pins TopLevel_0/PWM_OUT]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TopLevel_0/PWM_DIRECTION]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TopLevel_0/PWM_ERROR]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TopLevel_0/B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TopLevel_0/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TopLevel_0/RST]
endgroup
set_property location {1 100 -197} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins TopLevel_0/Set_point]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins TopLevel_0/Kd]
undo
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins TopLevel_0/Ki]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins TopLevel_0/Kd]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins TopLevel_0/Kp]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins TopLevel_0/CLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins TopLevel_0/CLK]
endgroup
make_wrapper -files [get_files C:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.srcs/sources_1/bd/FullControllerBlockDesign/FullControllerBlockDesign.bd] -top
add_files -norecurse c:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.gen/sources_1/bd/FullControllerBlockDesign/hdl/FullControllerBlockDesign_wrapper.vhd
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.srcs/sources_1/bd/FullControllerBlockDesign/FullControllerBlockDesign.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
