<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3450" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3450{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3450{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3450{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3450{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_3450{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3450{left:69px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#t7_3450{left:69px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#t8_3450{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_3450{left:69px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#ta_3450{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3450{left:69px;bottom:947px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_3450{left:69px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#td_3450{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3450{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tf_3450{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3450{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3450{left:69px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ti_3450{left:69px;bottom:789px;letter-spacing:-0.09px;}
#tj_3450{left:155px;bottom:789px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tk_3450{left:69px;bottom:765px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tl_3450{left:69px;bottom:748px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_3450{left:69px;bottom:731px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3450{left:69px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#to_3450{left:69px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3450{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tq_3450{left:69px;bottom:190px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tr_3450{left:69px;bottom:173px;letter-spacing:-0.13px;}
#ts_3450{left:69px;bottom:149px;letter-spacing:-0.15px;}
#tt_3450{left:95px;bottom:149px;letter-spacing:-0.15px;word-spacing:1.58px;}
#tu_3450{left:95px;bottom:132px;letter-spacing:-0.19px;word-spacing:0.07px;}
#tv_3450{left:145px;bottom:647px;letter-spacing:0.11px;word-spacing:0.02px;}
#tw_3450{left:231px;bottom:647px;letter-spacing:0.13px;word-spacing:0.02px;}
#tx_3450{left:679px;bottom:647px;letter-spacing:0.05px;}
#ty_3450{left:693px;bottom:647px;letter-spacing:0.12px;}
#tz_3450{left:102px;bottom:624px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t10_3450{left:226px;bottom:631px;}
#t11_3450{left:325px;bottom:624px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t12_3450{left:509px;bottom:624px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t13_3450{left:672px;bottom:624px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_3450{left:160px;bottom:600px;letter-spacing:-0.22px;}
#t15_3450{left:352px;bottom:600px;}
#t16_3450{left:538px;bottom:600px;}
#t17_3450{left:737px;bottom:600px;letter-spacing:-0.12px;}
#t18_3450{left:159px;bottom:575px;letter-spacing:-0.15px;}
#t19_3450{left:352px;bottom:575px;}
#t1a_3450{left:539px;bottom:575px;}
#t1b_3450{left:735px;bottom:575px;letter-spacing:-0.15px;}
#t1c_3450{left:352px;bottom:551px;}
#t1d_3450{left:539px;bottom:551px;}
#t1e_3450{left:735px;bottom:551px;letter-spacing:-0.15px;}
#t1f_3450{left:352px;bottom:526px;}
#t1g_3450{left:539px;bottom:526px;}
#t1h_3450{left:735px;bottom:526px;letter-spacing:-0.15px;}
#t1i_3450{left:352px;bottom:502px;}
#t1j_3450{left:539px;bottom:502px;}
#t1k_3450{left:737px;bottom:502px;letter-spacing:-0.12px;}
#t1l_3450{left:158px;bottom:477px;letter-spacing:-0.16px;}
#t1m_3450{left:352px;bottom:477px;}
#t1n_3450{left:538px;bottom:477px;}
#t1o_3450{left:735px;bottom:477px;letter-spacing:-0.16px;}
#t1p_3450{left:352px;bottom:453px;}
#t1q_3450{left:538px;bottom:453px;}
#t1r_3450{left:737px;bottom:453px;letter-spacing:-0.12px;}
#t1s_3450{left:158px;bottom:428px;letter-spacing:-0.15px;}
#t1t_3450{left:352px;bottom:428px;}
#t1u_3450{left:539px;bottom:428px;}
#t1v_3450{left:735px;bottom:428px;letter-spacing:-0.24px;}
#t1w_3450{left:352px;bottom:404px;}
#t1x_3450{left:539px;bottom:404px;}
#t1y_3450{left:735px;bottom:404px;letter-spacing:-0.24px;}
#t1z_3450{left:352px;bottom:380px;}
#t20_3450{left:539px;bottom:380px;}
#t21_3450{left:735px;bottom:380px;letter-spacing:-0.15px;}
#t22_3450{left:352px;bottom:355px;}
#t23_3450{left:539px;bottom:355px;}
#t24_3450{left:737px;bottom:355px;letter-spacing:-0.12px;}
#t25_3450{left:158px;bottom:331px;letter-spacing:-0.16px;}
#t26_3450{left:352px;bottom:331px;}
#t27_3450{left:539px;bottom:331px;}
#t28_3450{left:735px;bottom:331px;letter-spacing:-0.16px;}
#t29_3450{left:352px;bottom:306px;}
#t2a_3450{left:539px;bottom:306px;}
#t2b_3450{left:735px;bottom:306px;letter-spacing:-0.16px;}
#t2c_3450{left:352px;bottom:282px;}
#t2d_3450{left:538px;bottom:282px;}
#t2e_3450{left:737px;bottom:282px;letter-spacing:-0.12px;}
#t2f_3450{left:76px;bottom:257px;letter-spacing:-0.15px;}
#t2g_3450{left:76px;bottom:236px;letter-spacing:-0.1px;}
#t2h_3450{left:98px;bottom:236px;letter-spacing:-0.11px;}
#t2i_3450{left:98px;bottom:219px;letter-spacing:-0.11px;}

.s1_3450{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3450{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3450{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3450{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3450{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3450{font-size:15px;font-family:TimesNewRoman_b5y;color:#0860A8;}
.s7_3450{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3450{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_3450{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3450{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3450" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3450Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3450" style="-webkit-user-select: none;"><object width="935" height="1210" data="3450/3450.svg" type="image/svg+xml" id="pdf3450" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3450" class="t s1_3450">12-14 </span><span id="t2_3450" class="t s1_3450">Vol. 3A </span>
<span id="t3_3450" class="t s2_3450">MEMORY CACHE CONTROL </span>
<span id="t4_3450" class="t s3_3450">true; that is, if a page-level caching control designates a page as uncacheable, an MTRR cannot be used to make </span>
<span id="t5_3450" class="t s3_3450">the page cacheable. </span>
<span id="t6_3450" class="t s3_3450">In cases where there is a overlap in the assignment of the write-back and write-through caching policies to a page </span>
<span id="t7_3450" class="t s3_3450">and a region of memory, the write-through policy takes precedence. The write-combining policy (which can only be </span>
<span id="t8_3450" class="t s3_3450">assigned through an MTRR or the PAT) takes precedence over either write-through or write-back. </span>
<span id="t9_3450" class="t s3_3450">The selection of memory types at the page level varies depending on whether PAT is being used to select memory </span>
<span id="ta_3450" class="t s3_3450">types for pages, as described in the following sections. </span>
<span id="tb_3450" class="t s3_3450">On processors based on Intel NetBurst microarchitecture, the third-level cache can be disabled by bit 6 of the </span>
<span id="tc_3450" class="t s3_3450">IA32_MISC_ENABLE MSR. Using IA32_MISC_ENABLE[bit 6] takes precedence over the CD flag, MTRRs, and PAT </span>
<span id="td_3450" class="t s3_3450">for the L3 cache in those processors. That is, when the third-level cache disable flag is set (cache disabled), the </span>
<span id="te_3450" class="t s3_3450">other cache controls have no affect on the L3 cache; when the flag is clear (enabled), the cache controls have the </span>
<span id="tf_3450" class="t s3_3450">same affect on the L3 cache as they have on the L1 and L2 caches. </span>
<span id="tg_3450" class="t s3_3450">IA32_MISC_ENABLE[bit 6] is not supported in Intel Core i7 processors, nor processors based on Intel Core, and </span>
<span id="th_3450" class="t s3_3450">Intel Atom microarchitectures. </span>
<span id="ti_3450" class="t s4_3450">12.5.2.1 </span><span id="tj_3450" class="t s4_3450">Selecting Memory Types for Pentium Pro and Pentium II Processors </span>
<span id="tk_3450" class="t s3_3450">The Pentium Pro and Pentium II processors do not support the PAT. Here, the effective memory type for a page is </span>
<span id="tl_3450" class="t s3_3450">selected with the MTRRs and the PCD and PWT bits in the page-table or page-directory entry for the page. Table </span>
<span id="tm_3450" class="t s3_3450">12-6 describes the mapping of MTRR memory types and page-level caching attributes to effective memory types, </span>
<span id="tn_3450" class="t s3_3450">when normal caching is in effect (the CD and NW flags in control register CR0 are clear). Combinations that appear </span>
<span id="to_3450" class="t s3_3450">in gray are implementation-defined for the Pentium Pro and Pentium II processors. System designers are encour- </span>
<span id="tp_3450" class="t s3_3450">aged to avoid these implementation-defined combinations. </span>
<span id="tq_3450" class="t s3_3450">When normal caching is in effect, the effective memory type shown in Table 12-6 is determined using the following </span>
<span id="tr_3450" class="t s3_3450">rules: </span>
<span id="ts_3450" class="t s3_3450">1. </span><span id="tt_3450" class="t s3_3450">If the PCD and PWT attributes for the page are both 0, then the effective memory type is identical to the </span>
<span id="tu_3450" class="t s3_3450">MTRR-defined memory type. </span>
<span id="tv_3450" class="t s5_3450">Table 12-6. </span><span id="tw_3450" class="t s5_3450">Effective Page-Level Memory Type for Pentium Pro and Pentium </span><span id="tx_3450" class="t s6_3450">II </span><span id="ty_3450" class="t s5_3450">Processors </span>
<span id="tz_3450" class="t s7_3450">MTRR Memory Type </span>
<span id="t10_3450" class="t s8_3450">1 </span>
<span id="t11_3450" class="t s7_3450">PCD Value </span><span id="t12_3450" class="t s7_3450">PWT Value </span><span id="t13_3450" class="t s7_3450">Effective Memory Type </span>
<span id="t14_3450" class="t s9_3450">UC </span><span id="t15_3450" class="t s9_3450">X </span><span id="t16_3450" class="t s9_3450">X </span><span id="t17_3450" class="t s9_3450">UC </span>
<span id="t18_3450" class="t s9_3450">WC </span><span id="t19_3450" class="t s9_3450">0 </span><span id="t1a_3450" class="t s9_3450">0 </span><span id="t1b_3450" class="t s9_3450">WC </span>
<span id="t1c_3450" class="t s9_3450">0 </span><span id="t1d_3450" class="t s9_3450">1 </span><span id="t1e_3450" class="t s9_3450">WC </span>
<span id="t1f_3450" class="t s9_3450">1 </span><span id="t1g_3450" class="t s9_3450">0 </span><span id="t1h_3450" class="t s9_3450">WC </span>
<span id="t1i_3450" class="t s9_3450">1 </span><span id="t1j_3450" class="t s9_3450">1 </span><span id="t1k_3450" class="t s9_3450">UC </span>
<span id="t1l_3450" class="t s9_3450">WT </span><span id="t1m_3450" class="t s9_3450">0 </span><span id="t1n_3450" class="t s9_3450">X </span><span id="t1o_3450" class="t s9_3450">WT </span>
<span id="t1p_3450" class="t s9_3450">1 </span><span id="t1q_3450" class="t s9_3450">X </span><span id="t1r_3450" class="t s9_3450">UC </span>
<span id="t1s_3450" class="t s9_3450">WP </span><span id="t1t_3450" class="t s9_3450">0 </span><span id="t1u_3450" class="t s9_3450">0 </span><span id="t1v_3450" class="t s9_3450">WP </span>
<span id="t1w_3450" class="t s9_3450">0 </span><span id="t1x_3450" class="t s9_3450">1 </span><span id="t1y_3450" class="t s9_3450">WP </span>
<span id="t1z_3450" class="t s9_3450">1 </span><span id="t20_3450" class="t s9_3450">0 </span><span id="t21_3450" class="t s9_3450">WC </span>
<span id="t22_3450" class="t s9_3450">1 </span><span id="t23_3450" class="t s9_3450">1 </span><span id="t24_3450" class="t s9_3450">UC </span>
<span id="t25_3450" class="t s9_3450">WB </span><span id="t26_3450" class="t s9_3450">0 </span><span id="t27_3450" class="t s9_3450">0 </span><span id="t28_3450" class="t s9_3450">WB </span>
<span id="t29_3450" class="t s9_3450">0 </span><span id="t2a_3450" class="t s9_3450">1 </span><span id="t2b_3450" class="t s9_3450">WT </span>
<span id="t2c_3450" class="t s9_3450">1 </span><span id="t2d_3450" class="t s9_3450">X </span><span id="t2e_3450" class="t s9_3450">UC </span>
<span id="t2f_3450" class="t sa_3450">NOTE: </span>
<span id="t2g_3450" class="t s9_3450">1. </span><span id="t2h_3450" class="t s9_3450">These effective memory types also apply to the Pentium 4, Intel Xeon, and Pentium III processors when the PAT bit is not used </span>
<span id="t2i_3450" class="t s9_3450">(set to 0) in page-table and page-directory entries. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
