
*** Running vivado
    with args -log hardware_lab0_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source hardware_lab0_wrapper.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source hardware_lab0_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_processing_system7_0_0/hardware_lab0_processing_system7_0_0.xdc] for cell 'hardware_lab0_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_processing_system7_0_0/hardware_lab0_processing_system7_0_0.xdc] for cell 'hardware_lab0_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_1_0/hardware_lab0_axi_gpio_1_0_board.xdc] for cell 'hardware_lab0_i/LEDS/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_1_0/hardware_lab0_axi_gpio_1_0_board.xdc] for cell 'hardware_lab0_i/LEDS/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_1_0/hardware_lab0_axi_gpio_1_0.xdc] for cell 'hardware_lab0_i/LEDS/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_1_0/hardware_lab0_axi_gpio_1_0.xdc] for cell 'hardware_lab0_i/LEDS/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_2_0/hardware_lab0_axi_gpio_2_0_board.xdc] for cell 'hardware_lab0_i/SWITCHES/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_2_0/hardware_lab0_axi_gpio_2_0_board.xdc] for cell 'hardware_lab0_i/SWITCHES/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_2_0/hardware_lab0_axi_gpio_2_0.xdc] for cell 'hardware_lab0_i/SWITCHES/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_2_0/hardware_lab0_axi_gpio_2_0.xdc] for cell 'hardware_lab0_i/SWITCHES/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_0_1/hardware_lab0_axi_gpio_0_1_board.xdc] for cell 'hardware_lab0_i/BUTTONS/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_0_1/hardware_lab0_axi_gpio_0_1_board.xdc] for cell 'hardware_lab0_i/BUTTONS/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_0_1/hardware_lab0_axi_gpio_0_1.xdc] for cell 'hardware_lab0_i/BUTTONS/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_axi_gpio_0_1/hardware_lab0_axi_gpio_0_1.xdc] for cell 'hardware_lab0_i/BUTTONS/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_rst_processing_system7_0_100M_1/hardware_lab0_rst_processing_system7_0_100M_1_board.xdc] for cell 'hardware_lab0_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_rst_processing_system7_0_100M_1/hardware_lab0_rst_processing_system7_0_100M_1_board.xdc] for cell 'hardware_lab0_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_rst_processing_system7_0_100M_1/hardware_lab0_rst_processing_system7_0_100M_1.xdc] for cell 'hardware_lab0_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.srcs/sources_1/bd/hardware_lab0/ip/hardware_lab0_rst_processing_system7_0_100M_1/hardware_lab0_rst_processing_system7_0_100M_1.xdc] for cell 'hardware_lab0_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 466.891 ; gain = 277.031
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 470.855 ; gain = 1.039
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 208e32095

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 930.949 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 169 cells.
Phase 2 Constant Propagation | Checksum: 225a297ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.478 . Memory (MB): peak = 930.949 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 199 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 211 unconnected cells.
Phase 3 Sweep | Checksum: 19df708fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 930.949 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19df708fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 930.949 ; gain = 0.000
Implement Debug Cores | Checksum: 208e32095
Logic Optimization | Checksum: 208e32095

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 19df708fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 930.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 930.949 ; gain = 464.059
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 930.949 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.runs/impl_1/hardware_lab0_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e88af033

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 930.949 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 930.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 930.949 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c69de966

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.503 . Memory (MB): peak = 930.949 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c69de966

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c69de966

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 48f7cd56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1f8df6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 141d16545

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 2.1.2.1 Place Init Design | Checksum: a59c11b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 2.1.2 Build Placer Netlist Model | Checksum: a59c11b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: a59c11b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 2.1.3 Constrain Clocks/Macros | Checksum: a59c11b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 2.1 Placer Initialization Core | Checksum: a59c11b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 2 Placer Initialization | Checksum: a59c11b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 113efd6d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 113efd6d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a9e216b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ffcc2f22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 15c4ba09d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 217d38330

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 1640e911d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1640e911d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 1640e911d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1640e911d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 1640e911d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 4 Detail Placement | Checksum: 1640e911d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 160bfc8a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.797. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 225eacd5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 5.2 Post Placement Optimization | Checksum: 225eacd5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 225eacd5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 225eacd5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 5.4 Placer Reporting | Checksum: 225eacd5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1fd57702b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1fd57702b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
Ending Placer Task | Checksum: 11b9f77dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 938.898 ; gain = 7.949
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 938.898 ; gain = 7.949
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 938.898 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 938.898 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 125607979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 992.441 ; gain = 53.543

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 125607979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 995.754 ; gain = 56.855

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 125607979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.348 ; gain = 64.449
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 148030e3e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.81   | TNS=0      | WHS=-0.189 | THS=-19.7  |

Phase 2 Router Initialization | Checksum: f8ccc03e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21bd29c80

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1450eac52

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.58   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13560a4d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 183e98cc8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.58   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19515997d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
Phase 4 Rip-up And Reroute | Checksum: 19515997d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 12b96a72e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.73   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 12b96a72e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 12b96a72e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 176ce8e25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.73   | TNS=0      | WHS=0.042  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 17ba1272e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.445101 %
  Global Horizontal Routing Utilization  = 0.626379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cafed475

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cafed475

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18cc8bbe5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.73   | TNS=0      | WHS=0.042  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 18cc8bbe5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.652 ; gain = 71.754
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1010.652 ; gain = 71.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1010.652 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.runs/impl_1/hardware_lab0_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 10:50:26 2018...

*** Running vivado
    with args -log hardware_lab0_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source hardware_lab0_wrapper.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source hardware_lab0_wrapper.tcl -notrace
Command: open_checkpoint hardware_lab0_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.runs/impl_1/.Xil/Vivado-2592-c4d10/dcp/hardware_lab0_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.runs/impl_1/.Xil/Vivado-2592-c4d10/dcp/hardware_lab0_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 467.082 ; gain = 1.367
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 467.082 ; gain = 1.367
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1056140
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 467.563 ; gain = 293.125
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hardware_lab0_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep 20 10:57:00 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.3.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 818.945 ; gain = 351.383
WARNING: [Vivado_Tcl 4-319] File hardware_lab0_wrapper.mmi does not exist
bdTcl: C:/Users/erick.medina/Documents/ESDC/LAB0/lab0/lab0.runs/impl_1/.Xil/Vivado-2592-c4d10/HWH/hardware_lab0_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 10:57:00 2018...
