0.7
2020.2
Oct 19 2021
03:16:22
F:/10_Vivado/tank_war/p_vga.sim/sim_1/synth/func/xsim/sim1_func_synth.v,1654238366,verilog,,F:/10_Vivado/tank_war/p_vga.srcs/sim_1/new/sim1.v,,VGA_data_selector;VGA_others;VGA_others__parameterized0;blk_mem_gen_01;blk_mem_gen_01_bindec;blk_mem_gen_01_blk_mem_gen_generic_cstr;blk_mem_gen_01_blk_mem_gen_mux;blk_mem_gen_01_blk_mem_gen_prim_width;blk_mem_gen_01_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_01_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_01_blk_mem_gen_prim_wrapper_init;blk_mem_gen_01_blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_01_blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_01_blk_mem_gen_top;blk_mem_gen_01_blk_mem_gen_v8_4_5;blk_mem_gen_01_blk_mem_gen_v8_4_5_synth;blk_mem_gen_02;blk_mem_gen_02_blk_mem_gen_generic_cstr;blk_mem_gen_02_blk_mem_gen_prim_width;blk_mem_gen_02_blk_mem_gen_prim_wrapper_init;blk_mem_gen_02_blk_mem_gen_top;blk_mem_gen_02_blk_mem_gen_v8_4_5;blk_mem_gen_02_blk_mem_gen_v8_4_5_synth;clk_wiz_0;clk_wiz_0_clk_wiz;dynamic_led;glbl;key_xd;keyboard_control;keyboard_control__parameterized0;shell;shell_0;u_clock;v1;vga_display;vga_display__xdcDup__1;vga_driver,,,,,,,,
F:/10_Vivado/tank_war/p_vga.srcs/sim_1/new/sim1.v,1654237756,verilog,,,,sim1,,,,,,,,
