<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CPU_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="CPU_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1052550fs"></ZoomStartTime>
      <ZoomEndTime time="1097801fs"></ZoomEndTime>
      <Cursor1Time time="1068400fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="173"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject fp_name="/CPU_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/Register_File/reg_file" type="array">
      <obj_property name="ElementShortName">reg_file[0:255][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file[0:255][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/PC_in" type="array">
      <obj_property name="ElementShortName">PC_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/PC_out" type="array">
      <obj_property name="ElementShortName">PC_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/rd1_sig" type="array">
      <obj_property name="ElementShortName">rd1_sig[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd1_sig[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/rd2_sig" type="array">
      <obj_property name="ElementShortName">rd2_sig[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd2_sig[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/imm_se" type="array">
      <obj_property name="ElementShortName">imm_se[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm_se[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/ALU_in1" type="array">
      <obj_property name="ElementShortName">ALU_in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_in1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/ALU_in2" type="array">
      <obj_property name="ElementShortName">ALU_in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_in2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/ALU_out" type="array">
      <obj_property name="ElementShortName">ALU_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/Acc_out" type="array">
      <obj_property name="ElementShortName">Acc_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Acc_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_tb/l1/Data_Memory/RAM" type="array">
      <obj_property name="ElementShortName">RAM[0:255][31:0]</obj_property>
      <obj_property name="ObjectShortName">RAM[0:255][31:0]</obj_property>
   </wvobject>
</wave_config>
