verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../V10_4.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter_adc.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_powerup_state_irq.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/synth/design_1_usp_rf_data_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0_1/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
