# Logic design project 2020

The project consists in a simple harware component descripted in VHDL language. A full documentation can be consulted in the *documentation.pdf* file
