Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Timer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Timer"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" in Library work.
Entity <COMPM8_MXILINX_Timer> compiled.
Entity <COMPM8_MXILINX_Timer> (Architecture <BEHAVIORAL>) compiled.
Entity <m2_1e_mxilinx_timer> compiled.
Entity <m2_1e_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <m8_1e_mxilinx_timer> compiled.
Entity <m8_1e_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <mux7x8x1_muser_timer> compiled.
Entity <mux7x8x1_muser_timer> (Architecture <behavioral>) compiled.
Entity <d2_4e_mxilinx_timer> compiled.
Entity <d2_4e_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_timer> compiled.
Entity <ftce_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <cb16ce_mxilinx_timer> compiled.
Entity <cb16ce_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <clkd2p16_muser_timer> compiled.
Entity <clkd2p16_muser_timer> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_timer> compiled.
Entity <m2_1b1_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_timer> compiled.
Entity <m2_1_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_timer> compiled.
Entity <ftclex_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_timer> compiled.
Entity <cb4cled_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <cb4cedbcd_muser_timer> compiled.
Entity <cb4cedbcd_muser_timer> (Architecture <behavioral>) compiled.
Entity <cb4cedbcdx4_muser_timer> compiled.
Entity <cb4cedbcdx4_muser_timer> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_timer> compiled.
Entity <cb4ce_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <alterablebcd_muser_timer> compiled.
Entity <alterablebcd_muser_timer> (Architecture <behavioral>) compiled.
Entity <and6_mxilinx_timer> compiled.
Entity <and6_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <d4_16e_mxilinx_timer> compiled.
Entity <d4_16e_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <bcdto7seg_muser_timer> compiled.
Entity <bcdto7seg_muser_timer> (Architecture <behavioral>) compiled.
Entity <timer> compiled.
Entity <timer> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CEDBCDx4_MUSER_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux7x8x1_MUSER_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BCDto7SEG_MUSER_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AlterableBCD_MUSER_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CE_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClkD2p16_MUSER_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D2_4E_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COMPM8_MXILINX_Timer> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <CB4CEDBCD_MUSER_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M8_1E_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D4_16E_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND6_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCE_MXILINX_Timer> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <CB16CE_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCE_MXILINX_Timer> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <FTCLEX_MXILINX_Timer> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_Timer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2806: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2806: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2806: Unconnected output port 'TC' of component 'CB4CE_MXILINX_Timer'.
    Set user-defined property "HU_SET =  XLXI_109_41" for instance <XLXI_109> in unit <Timer>.
    Set user-defined property "HU_SET =  XLXI_113_42" for instance <XLXI_113> in unit <Timer>.
    Set user-defined property "HU_SET =  XLXI_139_43" for instance <XLXI_139> in unit <Timer>.
    Set user-defined property "HU_SET =  XLXI_140_44" for instance <XLXI_140> in unit <Timer>.
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing Entity <CB4CEDBCDx4_MUSER_Timer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1755: Unconnected output port 'CEO' of component 'CB4CEDBCD_MUSER_Timer'.
Entity <CB4CEDBCDx4_MUSER_Timer> analyzed. Unit <CB4CEDBCDx4_MUSER_Timer> generated.

Analyzing Entity <CB4CEDBCD_MUSER_Timer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1660: Unconnected output port 'CEO' of component 'CB4CLED_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1660: Unconnected output port 'TC' of component 'CB4CLED_MXILINX_Timer'.
    Set user-defined property "HU_SET =  XLXI_2_34" for instance <XLXI_2> in unit <CB4CEDBCD_MUSER_Timer>.
Entity <CB4CEDBCD_MUSER_Timer> analyzed. Unit <CB4CEDBCD_MUSER_Timer> generated.

Analyzing Entity <CB4CLED_MXILINX_Timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_29" for instance <I_Q0> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q1_28" for instance <I_Q1> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q2_27" for instance <I_Q2> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q3_26" for instance <I_Q3> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_TC_32" for instance <I_TC> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_T1_33" for instance <I_T1> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_T2_30" for instance <I_T2> in unit <CB4CLED_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_T3_31" for instance <I_T3> in unit <CB4CLED_MXILINX_Timer>.
Entity <CB4CLED_MXILINX_Timer> analyzed. Unit <CB4CLED_MXILINX_Timer> generated.

Analyzing generic Entity <FTCLEX_MXILINX_Timer> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_25" for instance <I_36_30> in unit <FTCLEX_MXILINX_Timer>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_Timer>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_Timer>.
Entity <FTCLEX_MXILINX_Timer> analyzed. Unit <FTCLEX_MXILINX_Timer> generated.

Analyzing Entity <M2_1_MXILINX_Timer> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_Timer> analyzed. Unit <M2_1_MXILINX_Timer> generated.

Analyzing Entity <M2_1B1_MXILINX_Timer> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_Timer> analyzed. Unit <M2_1B1_MXILINX_Timer> generated.

Analyzing Entity <Mux7x8x1_MUSER_Timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_12_6" for instance <XLXI_12> in unit <Mux7x8x1_MUSER_Timer>.
    Set user-defined property "HU_SET =  XLXI_13_7" for instance <XLXI_13> in unit <Mux7x8x1_MUSER_Timer>.
    Set user-defined property "HU_SET =  XLXI_15_4" for instance <XLXI_15> in unit <Mux7x8x1_MUSER_Timer>.
    Set user-defined property "HU_SET =  XLXI_16_5" for instance <XLXI_16> in unit <Mux7x8x1_MUSER_Timer>.
Entity <Mux7x8x1_MUSER_Timer> analyzed. Unit <Mux7x8x1_MUSER_Timer> generated.

Analyzing Entity <M8_1E_MXILINX_Timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_3" for instance <I_M01> in unit <M8_1E_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_M23_2" for instance <I_M23> in unit <M8_1E_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_M45_1" for instance <I_M45> in unit <M8_1E_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_M67_0" for instance <I_M67> in unit <M8_1E_MXILINX_Timer>.
Entity <M8_1E_MXILINX_Timer> analyzed. Unit <M8_1E_MXILINX_Timer> generated.

Analyzing Entity <M2_1E_MXILINX_Timer> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_Timer> analyzed. Unit <M2_1E_MXILINX_Timer> generated.

Analyzing Entity <BCDto7SEG_MUSER_Timer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D10' of component 'D4_16E_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D11' of component 'D4_16E_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D12' of component 'D4_16E_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D13' of component 'D4_16E_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D14' of component 'D4_16E_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D15' of component 'D4_16E_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 2399: Unconnected output port 'D8' of component 'D4_16E_MXILINX_Timer'.
    Set user-defined property "HU_SET =  XLXI_35_39" for instance <XLXI_35> in unit <BCDto7SEG_MUSER_Timer>.
    Set user-defined property "HU_SET =  XLXI_65_40" for instance <XLXI_65> in unit <BCDto7SEG_MUSER_Timer>.
Entity <BCDto7SEG_MUSER_Timer> analyzed. Unit <BCDto7SEG_MUSER_Timer> generated.

Analyzing Entity <D4_16E_MXILINX_Timer> in library <work> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_Timer> analyzed. Unit <D4_16E_MXILINX_Timer> generated.

Analyzing Entity <AND6_MXILINX_Timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_93> in unit <AND6_MXILINX_Timer>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_94> in unit <AND6_MXILINX_Timer>.
Entity <AND6_MXILINX_Timer> analyzed. Unit <AND6_MXILINX_Timer> generated.

Analyzing Entity <AlterableBCD_MUSER_Timer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1942: Unconnected output port 'CEO' of component 'CB4CEDBCD_MUSER_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1950: Unconnected output port 'CEO' of component 'CB4CEDBCD_MUSER_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1958: Unconnected output port 'CEO' of component 'CB4CEDBCD_MUSER_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1966: Unconnected output port 'CEO' of component 'CB4CEDBCD_MUSER_Timer'.
Entity <AlterableBCD_MUSER_Timer> analyzed. Unit <AlterableBCD_MUSER_Timer> generated.

Analyzing Entity <CB4CE_MXILINX_Timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_35" for instance <I_Q0> in unit <CB4CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q1_36" for instance <I_Q1> in unit <CB4CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q2_37" for instance <I_Q2> in unit <CB4CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q3_38" for instance <I_Q3> in unit <CB4CE_MXILINX_Timer>.
Entity <CB4CE_MXILINX_Timer> analyzed. Unit <CB4CE_MXILINX_Timer> generated.

Analyzing generic Entity <FTCE_MXILINX_Timer> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_Timer>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_Timer>.
Entity <FTCE_MXILINX_Timer> analyzed. Unit <FTCE_MXILINX_Timer> generated.

Analyzing Entity <ClkD2p16_MUSER_Timer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1132: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_Timer'.
WARNING:Xst:753 - "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf" line 1132: Unconnected output port 'TC' of component 'CB16CE_MXILINX_Timer'.
    Set user-defined property "HU_SET =  XLXI_52_24" for instance <XLXI_52> in unit <ClkD2p16_MUSER_Timer>.
Entity <ClkD2p16_MUSER_Timer> analyzed. Unit <ClkD2p16_MUSER_Timer> generated.

Analyzing Entity <CB16CE_MXILINX_Timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_9" for instance <I_Q0> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q1_8" for instance <I_Q1> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q2_11" for instance <I_Q2> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q3_10" for instance <I_Q3> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q4_15" for instance <I_Q4> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q5_14" for instance <I_Q5> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q6_13" for instance <I_Q6> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q7_12" for instance <I_Q7> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q8_16" for instance <I_Q8> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q9_17" for instance <I_Q9> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q10_18" for instance <I_Q10> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q11_19" for instance <I_Q11> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q12_20" for instance <I_Q12> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q13_21" for instance <I_Q13> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q14_22" for instance <I_Q14> in unit <CB16CE_MXILINX_Timer>.
    Set user-defined property "HU_SET =  I_Q15_23" for instance <I_Q15> in unit <CB16CE_MXILINX_Timer>.
Entity <CB16CE_MXILINX_Timer> analyzed. Unit <CB16CE_MXILINX_Timer> generated.

Analyzing Entity <D2_4E_MXILINX_Timer> in library <work> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_Timer> analyzed. Unit <D2_4E_MXILINX_Timer> generated.

Analyzing Entity <COMPM8_MXILINX_Timer> in library <work> (Architecture <BEHAVIORAL>).
Entity <COMPM8_MXILINX_Timer> analyzed. Unit <COMPM8_MXILINX_Timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <D2_4E_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <D2_4E_MXILINX_Timer> synthesized.


Synthesizing Unit <COMPM8_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <COMPM8_MXILINX_Timer> synthesized.


Synthesizing Unit <M2_1_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <M2_1_MXILINX_Timer> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <M2_1B1_MXILINX_Timer> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <M2_1E_MXILINX_Timer> synthesized.


Synthesizing Unit <D4_16E_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <D4_16E_MXILINX_Timer> synthesized.


Synthesizing Unit <AND6_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND6_MXILINX_Timer> synthesized.


Synthesizing Unit <FTCE_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <FTCE_MXILINX_Timer> synthesized.


Synthesizing Unit <BCDto7SEG_MUSER_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <BCDto7SEG_MUSER_Timer> synthesized.


Synthesizing Unit <CB4CE_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <CB4CE_MXILINX_Timer> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <FTCLEX_MXILINX_Timer> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <M8_1E_MXILINX_Timer> synthesized.


Synthesizing Unit <CB16CE_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <CB16CE_MXILINX_Timer> synthesized.


Synthesizing Unit <Mux7x8x1_MUSER_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <Mux7x8x1_MUSER_Timer> synthesized.


Synthesizing Unit <ClkD2p16_MUSER_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
WARNING:Xst:653 - Signal <XLXI_52_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <D<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ClkD2p16_MUSER_Timer> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <CB4CLED_MXILINX_Timer> synthesized.


Synthesizing Unit <CB4CEDBCD_MUSER_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <CB4CEDBCD_MUSER_Timer> synthesized.


Synthesizing Unit <CB4CEDBCDx4_MUSER_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <CB4CEDBCDx4_MUSER_Timer> synthesized.


Synthesizing Unit <AlterableBCD_MUSER_Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
Unit <AlterableBCD_MUSER_Timer> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "C:/Users/echo/Documents/HighSpeedTimer/HighSpeedTimer/Timer.vhf".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_294> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_43_S2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_43_D7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_43_D6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_43_D5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_43_D4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_42_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_106_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Timer> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Timer> ...

Optimizing unit <D2_4E_MXILINX_Timer> ...

Optimizing unit <COMPM8_MXILINX_Timer> ...

Optimizing unit <M2_1_MXILINX_Timer> ...

Optimizing unit <M2_1B1_MXILINX_Timer> ...

Optimizing unit <M2_1E_MXILINX_Timer> ...

Optimizing unit <D4_16E_MXILINX_Timer> ...

Optimizing unit <AND6_MXILINX_Timer> ...

Optimizing unit <FTCE_MXILINX_Timer> ...

Optimizing unit <BCDto7SEG_MUSER_Timer> ...

Optimizing unit <CB4CE_MXILINX_Timer> ...

Optimizing unit <FTCLEX_MXILINX_Timer> ...

Optimizing unit <M8_1E_MXILINX_Timer> ...

Optimizing unit <CB16CE_MXILINX_Timer> ...

Optimizing unit <CB4CLED_MXILINX_Timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Timer, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Timer.ngr
Top Level Output File Name         : Timer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 550
#      AND2                        : 102
#      AND2B1                      : 72
#      AND2B2                      : 16
#      AND3                        : 37
#      AND3B1                      : 34
#      AND3B2                      : 1
#      AND3B3                      : 8
#      AND4                        : 19
#      AND4B4                      : 8
#      AND5                        : 4
#      AND5B1                      : 4
#      AND5B2                      : 6
#      AND5B3                      : 4
#      AND5B4                      : 1
#      BUF                         : 1
#      GND                         : 2
#      INV                         : 32
#      MUXF5_L                     : 8
#      MUXF6                       : 4
#      OR2                         : 112
#      OR4                         : 4
#      VCC                         : 11
#      XNOR2                       : 8
#      XOR2                        : 52
# FlipFlops/Latches                : 52
#      FDCE                        : 52
# Clock Buffers                    : 5
#      BUFGP                       : 5
# IO Buffers                       : 20
#      OBUF                        : 20
# Logical                          : 8
#      NOR2                        : 8
# Others                           : 2
#      FMAP                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       26  out of   2448     1%  
 Number of Slice Flip Flops:             52  out of   4896     1%  
 Number of 4 input LUTs:                 32  out of   4896     0%  
 Number of IOs:                          33
 Number of bonded IOBs:                  25  out of     92    27%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
XLXI_111/XLXI_52/I_Q15/Q           | NONE(XLXI_109/I_Q3/I_36_35)| 4     |
mclk                               | BUFGP                      | 32    |
btn<3>                             | BUFGP                      | 4     |
btn<2>                             | BUFGP                      | 4     |
btn<1>                             | BUFGP                      | 4     |
btn<0>                             | BUFGP                      | 4     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------+-------------------------------------------+-------+
Control Signal                                     | Buffer(FF name)                           | Load  |
---------------------------------------------------+-------------------------------------------+-------+
XLXI_106/XLXI_36/XLXN_5(XLXI_106/XLXI_36/XLXI_3:G) | NONE(XLXI_111/XLXI_52/I_Q0/I_36_35)       | 16    |
XLXI_106/XLXI_33/XLXN_48(XLXI_106/XLXI_33/XLXI_8:O)| NONE(XLXI_106/XLXI_33/XLXI_2/I_Q0/I_36_35)| 4     |
XLXI_106/XLXI_34/XLXN_48(XLXI_106/XLXI_34/XLXI_8:O)| NONE(XLXI_106/XLXI_34/XLXI_2/I_Q0/I_36_35)| 4     |
XLXI_106/XLXI_35/XLXN_48(XLXI_106/XLXI_35/XLXI_8:O)| NONE(XLXI_106/XLXI_35/XLXI_2/I_Q0/I_36_35)| 4     |
XLXI_106/XLXI_36/XLXN_48(XLXI_106/XLXI_36/XLXI_8:O)| NONE(XLXI_106/XLXI_36/XLXI_2/I_Q0/I_36_35)| 4     |
XLXI_109/I_Q2/Q(XLXI_109/I_Q2/I_36_35:Q)           | NONE(XLXI_109/I_Q0/I_36_35)               | 4     |
XLXI_42/XLXI_1/XLXN_48(XLXI_42/XLXI_1/XLXI_8:O)    | NONE(XLXI_42/XLXI_1/XLXI_2/I_Q0/I_36_35)  | 4     |
XLXI_42/XLXI_3/XLXN_48(XLXI_42/XLXI_3/XLXI_8:O)    | NONE(XLXI_42/XLXI_3/XLXI_2/I_Q0/I_36_35)  | 4     |
XLXI_42/XLXI_4/XLXN_48(XLXI_42/XLXI_4/XLXI_8:O)    | NONE(XLXI_42/XLXI_4/XLXI_2/I_Q0/I_36_35)  | 4     |
XLXI_42/XLXI_5/XLXN_48(XLXI_42/XLXI_5/XLXI_8:O)    | NONE(XLXI_42/XLXI_5/XLXI_2/I_Q0/I_36_35)  | 4     |
---------------------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.413ns (Maximum Frequency: 134.901MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.973ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_111/XLXI_52/I_Q15/Q'
  Clock period: 3.795ns (frequency: 263.484MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.795ns (Levels of Logic = 3)
  Source:            XLXI_109/I_Q0/I_36_35 (FF)
  Destination:       XLXI_109/I_Q3/I_36_35 (FF)
  Source Clock:      XLXI_111/XLXI_52/I_Q15/Q rising
  Destination Clock: XLXI_111/XLXI_52/I_Q15/Q rising

  Data Path: XLXI_109/I_Q0/I_36_35 to XLXI_109/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            41   0.514   1.075  I_36_35 (Q)
     end scope: 'I_Q0'
     AND3:I2->O            1   0.612   0.357  I_36_32 (T3)
     begin scope: 'I_Q3'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      3.795ns (2.006ns logic, 1.789ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 7.389ns (frequency: 135.335MHz)
  Total number of paths / destination ports: 224 / 44
-------------------------------------------------------------------------
Delay:               7.389ns (Levels of Logic = 9)
  Source:            XLXI_42/XLXI_1/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       XLXI_42/XLXI_1/XLXI_2/I_Q3/I_36_35 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: XLXI_42/XLXI_1/XLXI_2/I_Q1/I_36_35 to XLXI_42/XLXI_1/XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.514   0.793  I_36_35 (Q)
     end scope: 'I_Q1'
     AND2B2:I0->O          1   0.612   0.357  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      7.389ns (4.454ns logic, 2.935ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<3>'
  Clock period: 7.413ns (frequency: 134.901MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               7.413ns (Levels of Logic = 9)
  Source:            XLXI_106/XLXI_33/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       XLXI_106/XLXI_33/XLXI_2/I_Q3/I_36_35 (FF)
  Source Clock:      btn<3> rising
  Destination Clock: btn<3> rising

  Data Path: XLXI_106/XLXI_33/XLXI_2/I_Q1/I_36_35 to XLXI_106/XLXI_33/XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     AND2B2:I0->O          1   0.612   0.357  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      7.413ns (4.454ns logic, 2.959ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<2>'
  Clock period: 7.413ns (frequency: 134.901MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               7.413ns (Levels of Logic = 9)
  Source:            XLXI_106/XLXI_34/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       XLXI_106/XLXI_34/XLXI_2/I_Q3/I_36_35 (FF)
  Source Clock:      btn<2> rising
  Destination Clock: btn<2> rising

  Data Path: XLXI_106/XLXI_34/XLXI_2/I_Q1/I_36_35 to XLXI_106/XLXI_34/XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     AND2B2:I0->O          1   0.612   0.357  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      7.413ns (4.454ns logic, 2.959ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<1>'
  Clock period: 7.413ns (frequency: 134.901MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               7.413ns (Levels of Logic = 9)
  Source:            XLXI_106/XLXI_35/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       XLXI_106/XLXI_35/XLXI_2/I_Q3/I_36_35 (FF)
  Source Clock:      btn<1> rising
  Destination Clock: btn<1> rising

  Data Path: XLXI_106/XLXI_35/XLXI_2/I_Q1/I_36_35 to XLXI_106/XLXI_35/XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     AND2B2:I0->O          1   0.612   0.357  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      7.413ns (4.454ns logic, 2.959ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<0>'
  Clock period: 7.413ns (frequency: 134.901MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               7.413ns (Levels of Logic = 9)
  Source:            XLXI_106/XLXI_36/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       XLXI_106/XLXI_36/XLXI_2/I_Q3/I_36_35 (FF)
  Source Clock:      btn<0> rising
  Destination Clock: btn<0> rising

  Data Path: XLXI_106/XLXI_36/XLXI_2/I_Q1/I_36_35 to XLXI_106/XLXI_36/XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     AND2B2:I0->O          1   0.612   0.357  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      7.413ns (4.454ns logic, 2.959ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_111/XLXI_52/I_Q15/Q'
  Total number of paths / destination ports: 848 / 11
-------------------------------------------------------------------------
Offset:              12.973ns (Levels of Logic = 15)
  Source:            XLXI_109/I_Q0/I_36_35 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      XLXI_111/XLXI_52/I_Q15/Q rising

  Data Path: XLXI_109/I_Q0/I_36_35 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            41   0.514   1.075  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_109'
     begin scope: 'XLXI_43/XLXI_16'
     begin scope: 'I_M67'
     AND3:I2->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O          16   0.451   0.879  I_O (O)
     end scope: 'XLXI_43/XLXI_16'
     begin scope: 'XLXI_92/XLXI_35'
     AND5B3:I2->O          5   0.612   0.538  I_36_67 (D1)
     end scope: 'XLXI_92/XLXI_35'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_46 (XLXI_92/XLXN_84)
     begin scope: 'XLXI_92/XLXI_65'
     AND3:I2->O            1   0.612   0.357  I_36_69 (I35)
     AND4:I3->O            1   0.612   0.357  I_36_85 (O_DUMMY)
     end scope: 'XLXI_92/XLXI_65'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_102 (seg_4_OBUF)
     OBUF:I->O                 3.169          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     12.973ns (8.696ns logic, 4.277ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<3>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              12.715ns (Levels of Logic = 15)
  Source:            XLXI_106/XLXI_33/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      btn<3> rising

  Data Path: XLXI_106/XLXI_33/XLXI_2/I_Q1/I_36_35 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     end scope: 'XLXI_106/XLXI_33/XLXI_2'
     begin scope: 'XLXI_43/XLXI_13'
     begin scope: 'I_M23'
     AND3:I0->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O          16   0.451   0.879  I_O (O)
     end scope: 'XLXI_43/XLXI_13'
     begin scope: 'XLXI_92/XLXI_35'
     AND5B3:I0->O          5   0.612   0.538  I_36_67 (D1)
     end scope: 'XLXI_92/XLXI_35'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_46 (XLXI_92/XLXN_84)
     begin scope: 'XLXI_92/XLXI_65'
     AND3:I2->O            1   0.612   0.357  I_36_69 (I35)
     AND4:I3->O            1   0.612   0.357  I_36_85 (O_DUMMY)
     end scope: 'XLXI_92/XLXI_65'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_102 (seg_4_OBUF)
     OBUF:I->O                 3.169          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     12.715ns (8.696ns logic, 4.019ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<2>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              12.715ns (Levels of Logic = 15)
  Source:            XLXI_106/XLXI_34/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      btn<2> rising

  Data Path: XLXI_106/XLXI_34/XLXI_2/I_Q1/I_36_35 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     end scope: 'XLXI_106/XLXI_34/XLXI_2'
     begin scope: 'XLXI_43/XLXI_13'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O          16   0.451   0.879  I_O (O)
     end scope: 'XLXI_43/XLXI_13'
     begin scope: 'XLXI_92/XLXI_35'
     AND5B3:I0->O          5   0.612   0.538  I_36_67 (D1)
     end scope: 'XLXI_92/XLXI_35'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_46 (XLXI_92/XLXN_84)
     begin scope: 'XLXI_92/XLXI_65'
     AND3:I2->O            1   0.612   0.357  I_36_69 (I35)
     AND4:I3->O            1   0.612   0.357  I_36_85 (O_DUMMY)
     end scope: 'XLXI_92/XLXI_65'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_102 (seg_4_OBUF)
     OBUF:I->O                 3.169          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     12.715ns (8.696ns logic, 4.019ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<1>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              12.715ns (Levels of Logic = 15)
  Source:            XLXI_106/XLXI_35/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      btn<1> rising

  Data Path: XLXI_106/XLXI_35/XLXI_2/I_Q1/I_36_35 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     end scope: 'XLXI_106/XLXI_35/XLXI_2'
     begin scope: 'XLXI_43/XLXI_13'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O          16   0.451   0.879  I_O (O)
     end scope: 'XLXI_43/XLXI_13'
     begin scope: 'XLXI_92/XLXI_35'
     AND5B3:I0->O          5   0.612   0.538  I_36_67 (D1)
     end scope: 'XLXI_92/XLXI_35'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_46 (XLXI_92/XLXN_84)
     begin scope: 'XLXI_92/XLXI_65'
     AND3:I2->O            1   0.612   0.357  I_36_69 (I35)
     AND4:I3->O            1   0.612   0.357  I_36_85 (O_DUMMY)
     end scope: 'XLXI_92/XLXI_65'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_102 (seg_4_OBUF)
     OBUF:I->O                 3.169          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     12.715ns (8.696ns logic, 4.019ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<0>'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              12.715ns (Levels of Logic = 15)
  Source:            XLXI_106/XLXI_36/XLXI_2/I_Q1/I_36_35 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      btn<0> rising

  Data Path: XLXI_106/XLXI_36/XLXI_2/I_Q1/I_36_35 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.514   0.817  I_36_35 (Q)
     end scope: 'I_Q1'
     end scope: 'XLXI_106/XLXI_36/XLXI_2'
     begin scope: 'XLXI_43/XLXI_13'
     begin scope: 'I_M01'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O          16   0.451   0.879  I_O (O)
     end scope: 'XLXI_43/XLXI_13'
     begin scope: 'XLXI_92/XLXI_35'
     AND5B3:I0->O          5   0.612   0.538  I_36_67 (D1)
     end scope: 'XLXI_92/XLXI_35'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_46 (XLXI_92/XLXN_84)
     begin scope: 'XLXI_92/XLXI_65'
     AND3:I2->O            1   0.612   0.357  I_36_69 (I35)
     AND4:I3->O            1   0.612   0.357  I_36_85 (O_DUMMY)
     end scope: 'XLXI_92/XLXI_65'
     INV:I->O              1   0.612   0.357  XLXI_92/XLXI_102 (seg_4_OBUF)
     OBUF:I->O                 3.169          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                     12.715ns (8.696ns logic, 4.019ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.13 secs
 
--> 

Total memory usage is 275756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    1 (   0 filtered)

