Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  5 10:52:11 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_RISCV_timing_summary_routed.rpt -pb CPU_RISCV_timing_summary_routed.pb -rpx CPU_RISCV_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RISCV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  201         
SYNTH-10   Warning           Wide multiplier              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (837)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1166)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: CLK_Sel[0] (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: CLK_Sel[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit/div/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter1/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter2/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter3/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter4/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter5/D2/q_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider1/clk_N_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider2/clk_N_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider3/clk_N_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: divider4/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: interren/IE/ram_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (837)
--------------------------------------------------
 There are 837 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.684        0.000                      0                  207        0.101        0.000                      0                  207        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.684        0.000                      0                  207        0.101        0.000                      0                  207        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.185     9.063    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[0]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y94         FDRE (Setup_fdre_C_R)       -0.429    14.747    divider2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.185     9.063    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y94         FDRE (Setup_fdre_C_R)       -0.429    14.747    divider2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.185     9.063    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[2]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y94         FDRE (Setup_fdre_C_R)       -0.429    14.747    divider2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.185     9.063    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  divider2/counter_reg[3]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y94         FDRE (Setup_fdre_C_R)       -0.429    14.747    divider2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 divider3/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider3/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.952ns (22.806%)  route 3.222ns (77.194%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.636     5.239    divider3/CLK_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  divider3/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  divider3/counter_reg[13]/Q
                         net (fo=2, routed)           0.868     6.562    divider3/counter_reg[13]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.686 r  divider3/counter[0]_i_5__1/O
                         net (fo=1, routed)           0.444     7.130    divider3/counter[0]_i_5__1_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  divider3/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.647     7.902    divider3/counter[0]_i_3__2_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.026 r  divider3/counter[0]_i_1__2/O
                         net (fo=21, routed)          1.263     9.289    divider3/counter[0]_i_1__2_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.413 r  divider3/clk_N_i_1__2/O
                         net (fo=1, routed)           0.000     9.413    divider3/clk_N_i_1__2_n_0
    SLICE_X51Y95         FDRE                                         r  divider3/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511    14.934    divider3/CLK_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  divider3/clk_N_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.031    15.188    divider3/clk_N_reg
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.174%)  route 2.906ns (77.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.093     8.971    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[4]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.772    divider2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.174%)  route 2.906ns (77.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.093     8.971    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[5]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.772    divider2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.174%)  route 2.906ns (77.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.093     8.971    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[6]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.772    divider2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.174%)  route 2.906ns (77.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.093     8.971    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.772    divider2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 divider2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider2/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.469%)  route 2.857ns (77.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.634     5.237    divider2/CLK_IBUF_BUFG
    SLICE_X47Y95         FDRE                                         r  divider2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  divider2/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.505    divider2/counter_reg[7]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.629 r  divider2/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.585     7.214    divider2/counter[0]_i_5__0_n_0
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.124     7.338 r  divider2/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.416     7.754    divider2/counter[0]_i_3__1_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.878 r  divider2/counter[0]_i_1__1/O
                         net (fo=24, routed)          1.044     8.922    divider2/counter[0]_i_1__1_n_0
    SLICE_X47Y96         FDRE                                         r  divider2/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.936    divider2/CLK_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  divider2/counter_reg[10]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y96         FDRE (Setup_fdre_C_R)       -0.429    14.747    divider2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  divider1/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    divider1/counter_reg[16]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[16]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  divider1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    divider1/counter_reg[16]_i_1_n_5
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  divider1/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    divider1/counter_reg[16]_i_1_n_6
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.025 r  divider1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    divider1/counter_reg[16]_i_1_n_4
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  divider1/counter_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    divider1/counter_reg[16]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  divider1/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    divider1/counter_reg[20]_i_1_n_7
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    divider1/counter_reg[16]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  divider1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    divider1/counter_reg[20]_i_1_n_5
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    divider1/counter_reg[16]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  divider1/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    divider1/counter_reg[20]_i_1_n_6
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    divider1/counter_reg[16]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.065 r  divider1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.065    divider1/counter_reg[20]_i_1_n_4
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  divider1/counter_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    divider1/counter_reg[16]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.014 r  divider1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.014    divider1/counter_reg[20]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.067 r  divider1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.067    divider1/counter_reg[24]_i_1_n_7
    SLICE_X46Y102        FDRE                                         r  divider1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  divider1/counter_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 divider1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider1/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.348%)  route 0.127ns (20.652%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.567     1.486    divider1/CLK_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.777    divider1/counter_reg[14]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.933 r  divider1/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    divider1/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  divider1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    divider1/counter_reg[16]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.014 r  divider1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.014    divider1/counter_reg[20]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.103 r  divider1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.103    divider1/counter_reg[24]_i_1_n_6
    SLICE_X46Y102        FDRE                                         r  divider1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.997    divider1/CLK_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  divider1/counter_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.885    divider1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48    FPGADigit/div/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y45    FPGADigit/div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y47    FPGADigit/div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y47    FPGADigit/div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y48    FPGADigit/div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y45    FPGADigit/div/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y45    FPGADigit/div/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y45    FPGADigit/div/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y46    FPGADigit/div/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48    FPGADigit/div/clk_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48    FPGADigit/div/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y45    FPGADigit/div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y45    FPGADigit/div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48    FPGADigit/div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48    FPGADigit/div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48    FPGADigit/div/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48    FPGADigit/div/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y45    FPGADigit/div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y45    FPGADigit/div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y47    FPGADigit/div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48    FPGADigit/div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48    FPGADigit/div/counter_reg[12]/C



