// Seed: 1158042017
module module_0;
  wire id_1;
  ;
  wire id_2, id_3;
  assign id_2 = id_3;
  logic id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  parameter id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd82,
    parameter id_2 = 32'd44,
    parameter id_7 = 32'd75
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  output wire _id_1;
  assign id_1 = id_2;
  logic [7:0][id_2 : id_2] id_3;
  module_0 modCall_1 ();
  wire id_4;
  assign id_3 = id_3[-1'b0];
  uwire id_5;
  assign id_5 = {1, -1};
  parameter id_6 = 1;
  integer [id_1 : -1 'h0] _id_7;
  ;
  assign id_3 = id_6;
  wire [1 : id_7] id_8;
  wire id_9;
endmodule
