Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d --family="Arria 10" --part=10AX115U1F45I1SG
Info: stencil_2d: "Transforming system: stencil_2d"
Info: stencil_2d: "Naming system components in system: stencil_2d"
Info: stencil_2d: "Processing generation queue"
Info: stencil_2d: "Generating: stencil_2d"
Info: stencil_2d: "Generating: stencil_2d_internal"
Info: stencil_2d: Done "stencil_2d" with 2 modules, 285 files
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d.ip --output-directory=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
