# Copyright 2021 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Author: Matheus Cavalcante <matheusd@iis.ee.ethz.ch>
#         Basile Bougenot <bbougenot@student.ethz.ch>

rv32uiv_sc_tests = vadd \
                   vsub \
                   vrsub \
                   vwaddu \
                   vwsubu \
                   vwadd \
                   vwsub \
                   vsext \
                   vzext \
                   vadc \
                   vmadc \
                   vsbc \
                   vmsbc \
                   vand \
                   vor \
                   vxor \
                   vsll \
                   vsrl \
                   vsra \
                   vnsrl \
                   vnsra \
                   vmseq \
                   vmsne \
                   vmsltu \
                   vmslt \
                   vmsleu \
                   vmsle \
                   vmsgtu \
                   vmsgt \
                   vminu \
                   vmin \
                   vmaxu \
                   vmax \
                   vmul \
                   vmulh \
                   vmulhu \
                   vmulhsu \
                   vdivu \
                   vdiv \
                   vremu \
                   vrem \
                   vwmul \
                   vwmulu \
                   vmacc \
                   vnmsac \
                   vnmsub \
                   vwmaccu \
                   vwmacc \
                   vwmaccsu \
                   vwmaccus \
                   vmerge \
                   vmv \
                   vmvnrr \
                   vmand \
                   vmnand \
                   vmandnot \
                   vmor \
                   vmnor \
                   vmornot \
                   vmxor \
                   vmxnor \
                   vslideup \
                   vslidedown \
                   vslide1up \
                   vslide1down \
                   vl \
                   vl1r \
                   vle1 \
                   vls \
                   vs \
                   vs1r \
                   vss \
                   vsetivli

# vwmacc \ vmadd \
#rv32uiv_sc_tests = vaadd vaaddu vadc vasub vasubu vcompress vfirst vid viota vl vlff vl_nocheck vlx vmsbf vmsif vmsof vpopc_m vrgather vsadd vsaddu vsetvl vsetivli vsetvli vsmul vssra vssrl vssub vssubu vsux vsx vse1

rv32uiv_p_tests = $(addprefix rv32uiv-p-, $(rv32uiv_sc_tests))

spike_ctests += $(rv32uiv_p_tests)
