

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_m1_1_L_m1_2'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.319 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      260|      260|  3.120 us|  3.120 us|  259|  259|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_m1_1_L_m1_2  |      258|      258|         7|          4|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [case_3.cc:152]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [case_3.cc:151]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten57 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten57"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln151 = store i4 0, i4 %i" [case_3.cc:151]   --->   Operation 16 'store' 'store_ln151' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln152 = store i4 0, i4 %j" [case_3.cc:152]   --->   Operation 17 'store' 'store_ln152' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L_m1_3"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten57_load = load i7 %indvar_flatten57" [case_3.cc:151]   --->   Operation 19 'load' 'indvar_flatten57_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%icmp_ln151 = icmp_eq  i7 %indvar_flatten57_load, i7 64" [case_3.cc:151]   --->   Operation 20 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln151_1 = add i7 %indvar_flatten57_load, i7 1" [case_3.cc:151]   --->   Operation 21 'add' 'add_ln151_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %for.inc399, void %L_s1_1.exitStub" [case_3.cc:151]   --->   Operation 22 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [case_3.cc:152]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [case_3.cc:151]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln151 = add i4 %i_load, i4 1" [case_3.cc:151]   --->   Operation 25 'add' 'add_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln152 = icmp_eq  i4 %j_load, i4 8" [case_3.cc:152]   --->   Operation 26 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln151)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln151 = select i1 %icmp_ln152, i4 0, i4 %j_load" [case_3.cc:151]   --->   Operation 27 'select' 'select_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln151_1 = select i1 %icmp_ln152, i4 %add_ln151, i4 %i_load" [case_3.cc:151]   --->   Operation 28 'select' 'select_ln151_1' <Predicate = (!icmp_ln151)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i4 %select_ln151_1" [case_3.cc:153]   --->   Operation 29 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i3 %trunc_ln153" [case_3.cc:155]   --->   Operation 30 'zext' 'zext_ln155' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i8 %in_data_0, i64 0, i64 %zext_ln155" [case_3.cc:155]   --->   Operation 31 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:155]   --->   Operation 32 'load' 'in_data_0_load' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add338 = add i3 %trunc_ln153, i3 1" [case_3.cc:153]   --->   Operation 33 'add' 'add338' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idxprom3402 = zext i3 %add338" [case_3.cc:153]   --->   Operation 34 'zext' 'idxprom3402' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_data_0_addr_1 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom3402" [case_3.cc:153]   --->   Operation 35 'getelementptr' 'in_data_0_addr_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%in_data_0_load_1 = load i4 %in_data_0_addr_1" [case_3.cc:153]   --->   Operation 36 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln151_1, i32 2" [case_3.cc:151]   --->   Operation 37 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln151_1" [case_3.cc:151]   --->   Operation 38 'trunc' 'empty' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_11 = trunc i4 %select_ln151" [case_3.cc:151]   --->   Operation 39 'trunc' 'empty_11' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i3 %empty_11" [case_3.cc:155]   --->   Operation 40 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln155_1" [case_3.cc:155]   --->   Operation 41 'getelementptr' 'in_data_2_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:155]   --->   Operation 42 'load' 'in_data_2_load' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 43 [1/1] (1.65ns)   --->   "%add_ln156 = add i3 %empty_11, i3 1" [case_3.cc:156]   --->   Operation 43 'add' 'add_ln156' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i3 %add_ln156" [case_3.cc:156]   --->   Operation 44 'zext' 'zext_ln156' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_data_2_addr_1 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln156" [case_3.cc:156]   --->   Operation 45 'getelementptr' 'in_data_2_addr_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%in_data_2_load_1 = load i4 %in_data_2_addr_1" [case_3.cc:156]   --->   Operation 46 'load' 'in_data_2_load_1' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln151, i32 2" [case_3.cc:158]   --->   Operation 47 'bitselect' 'bit_sel' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i4 %select_ln151" [case_3.cc:158]   --->   Operation 48 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln152 = add i4 %select_ln151, i4 1" [case_3.cc:152]   --->   Operation 49 'add' 'add_ln152' <Predicate = (!icmp_ln151)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln151 = store i7 %add_ln151_1, i7 %indvar_flatten57" [case_3.cc:151]   --->   Operation 50 'store' 'store_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln151 = store i4 %select_ln151_1, i4 %i" [case_3.cc:151]   --->   Operation 51 'store' 'store_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln152 = store i4 %add_ln152, i4 %j" [case_3.cc:152]   --->   Operation 52 'store' 'store_ln152' <Predicate = (!icmp_ln151)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:155]   --->   Operation 53 'load' 'in_data_0_load' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i8 %in_data_0_load" [case_3.cc:155]   --->   Operation 54 'sext' 'sext_ln155' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_1 = load i4 %in_data_0_addr_1" [case_3.cc:153]   --->   Operation 55 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i8 %in_data_0_load_1" [case_3.cc:156]   --->   Operation 56 'sext' 'sext_ln156' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.65ns)   --->   "%add354 = add i3 %trunc_ln153, i3 2" [case_3.cc:153]   --->   Operation 57 'add' 'add354' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%idxprom3563 = zext i3 %add354" [case_3.cc:153]   --->   Operation 58 'zext' 'idxprom3563' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_data_0_addr_2 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom3563" [case_3.cc:153]   --->   Operation 59 'getelementptr' 'in_data_0_addr_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%in_data_0_load_2 = load i4 %in_data_0_addr_2" [case_3.cc:153]   --->   Operation 60 'load' 'in_data_0_load_2' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 61 [1/1] (1.65ns)   --->   "%add370 = add i3 %trunc_ln153, i3 3" [case_3.cc:153]   --->   Operation 61 'add' 'add370' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%idxprom3724 = zext i3 %add370" [case_3.cc:153]   --->   Operation 62 'zext' 'idxprom3724' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%in_data_0_addr_3 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom3724" [case_3.cc:153]   --->   Operation 63 'getelementptr' 'in_data_0_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%in_data_0_load_3 = load i4 %in_data_0_addr_3" [case_3.cc:153]   --->   Operation 64 'load' 'in_data_0_load_3' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 65 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:155]   --->   Operation 65 'load' 'in_data_2_load' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i8 %in_data_2_load" [case_3.cc:155]   --->   Operation 66 'sext' 'sext_ln155_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (4.17ns)   --->   "%mul_ln155 = mul i11 %sext_ln155_1, i11 %sext_ln155" [case_3.cc:155]   --->   Operation 67 'mul' 'mul_ln155' <Predicate = (!icmp_ln151)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_1 = load i4 %in_data_2_addr_1" [case_3.cc:156]   --->   Operation 68 'load' 'in_data_2_load_1' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i8 %in_data_2_load_1" [case_3.cc:156]   --->   Operation 69 'sext' 'sext_ln156_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (4.17ns)   --->   "%mul_ln156 = mul i11 %sext_ln156_1, i11 %sext_ln156" [case_3.cc:156]   --->   Operation 70 'mul' 'mul_ln156' <Predicate = (!icmp_ln151)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.65ns)   --->   "%add_ln157 = add i3 %empty_11, i3 2" [case_3.cc:157]   --->   Operation 71 'add' 'add_ln157' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %add_ln157" [case_3.cc:157]   --->   Operation 72 'zext' 'zext_ln157' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%in_data_2_addr_2 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln157" [case_3.cc:157]   --->   Operation 73 'getelementptr' 'in_data_2_addr_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%in_data_2_load_2 = load i4 %in_data_2_addr_2" [case_3.cc:157]   --->   Operation 74 'load' 'in_data_2_load_2' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (1.65ns)   --->   "%add_ln158 = add i3 %empty_11, i3 3" [case_3.cc:158]   --->   Operation 75 'add' 'add_ln158' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %add_ln158" [case_3.cc:158]   --->   Operation 76 'zext' 'zext_ln158' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%in_data_2_addr_3 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158" [case_3.cc:158]   --->   Operation 77 'getelementptr' 'in_data_2_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%in_data_2_load_3 = load i4 %in_data_2_addr_3" [case_3.cc:158]   --->   Operation 78 'load' 'in_data_2_load_3' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.49>
ST_3 : Operation 79 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_2 = load i4 %in_data_0_addr_2" [case_3.cc:153]   --->   Operation 79 'load' 'in_data_0_load_2' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i8 %in_data_0_load_2" [case_3.cc:157]   --->   Operation 80 'sext' 'sext_ln157' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_3 = load i4 %in_data_0_addr_3" [case_3.cc:153]   --->   Operation 81 'load' 'in_data_0_load_3' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i8 %in_data_0_load_3" [case_3.cc:158]   --->   Operation 82 'sext' 'sext_ln158' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%xor_val143 = xor i1 %bit_sel1, i1 1" [case_3.cc:151]   --->   Operation 83 'xor' 'xor_val143' <Predicate = (!icmp_ln151)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%add370_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_val143, i2 %empty" [case_3.cc:151]   --->   Operation 84 'bitconcatenate' 'add370_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%idxprom372_15 = zext i3 %add370_1" [case_3.cc:151]   --->   Operation 85 'zext' 'idxprom372_15' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%in_data_0_addr_4 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_15" [case_3.cc:151]   --->   Operation 86 'getelementptr' 'in_data_0_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%in_data_0_load_4 = load i4 %in_data_0_addr_4" [case_3.cc:151]   --->   Operation 87 'load' 'in_data_0_load_4' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 88 [1/1] (1.65ns)   --->   "%add370_2 = add i3 %trunc_ln153, i3 5" [case_3.cc:153]   --->   Operation 88 'add' 'add370_2' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%idxprom372_26 = zext i3 %add370_2" [case_3.cc:153]   --->   Operation 89 'zext' 'idxprom372_26' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%in_data_0_addr_5 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_26" [case_3.cc:153]   --->   Operation 90 'getelementptr' 'in_data_0_addr_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%in_data_0_load_5 = load i4 %in_data_0_addr_5" [case_3.cc:153]   --->   Operation 91 'load' 'in_data_0_load_5' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 92 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_2 = load i4 %in_data_2_addr_2" [case_3.cc:157]   --->   Operation 92 'load' 'in_data_2_load_2' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln157_1 = sext i8 %in_data_2_load_2" [case_3.cc:157]   --->   Operation 93 'sext' 'sext_ln157_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (4.17ns)   --->   "%mul_ln157 = mul i11 %sext_ln157_1, i11 %sext_ln157" [case_3.cc:157]   --->   Operation 94 'mul' 'mul_ln157' <Predicate = (!icmp_ln151)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_3 = load i4 %in_data_2_addr_3" [case_3.cc:158]   --->   Operation 95 'load' 'in_data_2_load_3' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln158_5 = sext i8 %in_data_2_load_3" [case_3.cc:158]   --->   Operation 96 'sext' 'sext_ln158_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (4.17ns)   --->   "%mul_ln158 = mul i11 %sext_ln158_5, i11 %sext_ln158" [case_3.cc:158]   --->   Operation 97 'mul' 'mul_ln158' <Predicate = (!icmp_ln151)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%xor_ln158 = xor i1 %bit_sel, i1 1" [case_3.cc:158]   --->   Operation 98 'xor' 'xor_ln158' <Predicate = (!icmp_ln151)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln158, i2 %trunc_ln158" [case_3.cc:158]   --->   Operation 99 'bitconcatenate' 'xor_ln' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i3 %xor_ln" [case_3.cc:158]   --->   Operation 100 'zext' 'zext_ln158_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%in_data_2_addr_4 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_1" [case_3.cc:158]   --->   Operation 101 'getelementptr' 'in_data_2_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%in_data_2_load_4 = load i4 %in_data_2_addr_4" [case_3.cc:158]   --->   Operation 102 'load' 'in_data_2_load_4' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 103 [1/1] (1.65ns)   --->   "%add_ln158_1 = add i3 %empty_11, i3 5" [case_3.cc:158]   --->   Operation 103 'add' 'add_ln158_1' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i3 %add_ln158_1" [case_3.cc:158]   --->   Operation 104 'zext' 'zext_ln158_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%in_data_2_addr_5 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_2" [case_3.cc:158]   --->   Operation 105 'getelementptr' 'in_data_2_addr_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (2.32ns)   --->   "%in_data_2_load_5 = load i4 %in_data_2_addr_5" [case_3.cc:158]   --->   Operation 106 'load' 'in_data_2_load_5' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 220 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 220 'ret' 'ret_ln0' <Predicate = (icmp_ln151)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.49>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln153, i3 0" [case_3.cc:153]   --->   Operation 107 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 108 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_4 = load i4 %in_data_0_addr_4" [case_3.cc:151]   --->   Operation 108 'load' 'in_data_0_load_4' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln158_1 = sext i8 %in_data_0_load_4" [case_3.cc:158]   --->   Operation 109 'sext' 'sext_ln158_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 110 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_5 = load i4 %in_data_0_addr_5" [case_3.cc:153]   --->   Operation 110 'load' 'in_data_0_load_5' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln158_2 = sext i8 %in_data_0_load_5" [case_3.cc:158]   --->   Operation 111 'sext' 'sext_ln158_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.65ns)   --->   "%add370_3 = add i3 %trunc_ln153, i3 6" [case_3.cc:153]   --->   Operation 112 'add' 'add370_3' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%idxprom372_37 = zext i3 %add370_3" [case_3.cc:153]   --->   Operation 113 'zext' 'idxprom372_37' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%in_data_0_addr_6 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_37" [case_3.cc:153]   --->   Operation 114 'getelementptr' 'in_data_0_addr_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%in_data_0_load_6 = load i4 %in_data_0_addr_6" [case_3.cc:153]   --->   Operation 115 'load' 'in_data_0_load_6' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 116 [1/1] (1.65ns)   --->   "%add370_4 = add i3 %trunc_ln153, i3 7" [case_3.cc:153]   --->   Operation 116 'add' 'add370_4' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%idxprom372_48 = zext i3 %add370_4" [case_3.cc:153]   --->   Operation 117 'zext' 'idxprom372_48' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%in_data_0_addr_7 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_48" [case_3.cc:153]   --->   Operation 118 'getelementptr' 'in_data_0_addr_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (2.32ns)   --->   "%in_data_0_load_7 = load i4 %in_data_0_addr_7" [case_3.cc:153]   --->   Operation 119 'load' 'in_data_0_load_7' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i4 %select_ln151" [case_3.cc:153]   --->   Operation 120 'zext' 'zext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln153 = add i6 %tmp_3, i6 %zext_ln153" [case_3.cc:153]   --->   Operation 121 'add' 'add_ln153' <Predicate = (!icmp_ln151)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_4 = load i4 %in_data_2_addr_4" [case_3.cc:158]   --->   Operation 122 'load' 'in_data_2_load_4' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln158_6 = sext i8 %in_data_2_load_4" [case_3.cc:158]   --->   Operation 123 'sext' 'sext_ln158_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (4.17ns)   --->   "%mul_ln158_1 = mul i11 %sext_ln158_6, i11 %sext_ln158_1" [case_3.cc:158]   --->   Operation 124 'mul' 'mul_ln158_1' <Predicate = (!icmp_ln151)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_5 = load i4 %in_data_2_addr_5" [case_3.cc:158]   --->   Operation 125 'load' 'in_data_2_load_5' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln158_7 = sext i8 %in_data_2_load_5" [case_3.cc:158]   --->   Operation 126 'sext' 'sext_ln158_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (4.17ns)   --->   "%mul_ln158_2 = mul i11 %sext_ln158_7, i11 %sext_ln158_2" [case_3.cc:158]   --->   Operation 127 'mul' 'mul_ln158_2' <Predicate = (!icmp_ln151)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.65ns)   --->   "%add_ln158_2 = add i3 %empty_11, i3 6" [case_3.cc:158]   --->   Operation 128 'add' 'add_ln158_2' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i3 %add_ln158_2" [case_3.cc:158]   --->   Operation 129 'zext' 'zext_ln158_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%in_data_2_addr_6 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_3" [case_3.cc:158]   --->   Operation 130 'getelementptr' 'in_data_2_addr_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (2.32ns)   --->   "%in_data_2_load_6 = load i4 %in_data_2_addr_6" [case_3.cc:158]   --->   Operation 131 'load' 'in_data_2_load_6' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 132 [1/1] (1.65ns)   --->   "%add_ln158_3 = add i3 %empty_11, i3 7" [case_3.cc:158]   --->   Operation 132 'add' 'add_ln158_3' <Predicate = (!icmp_ln151)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i3 %add_ln158_3" [case_3.cc:158]   --->   Operation 133 'zext' 'zext_ln158_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%in_data_2_addr_7 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_4" [case_3.cc:158]   --->   Operation 134 'getelementptr' 'in_data_2_addr_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (2.32ns)   --->   "%in_data_2_load_7 = load i4 %in_data_2_addr_7" [case_3.cc:158]   --->   Operation 135 'load' 'in_data_2_load_7' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.49>
ST_5 : Operation 136 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_6 = load i4 %in_data_0_addr_6" [case_3.cc:153]   --->   Operation 136 'load' 'in_data_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln158_3 = sext i8 %in_data_0_load_6" [case_3.cc:158]   --->   Operation 137 'sext' 'sext_ln158_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_7 = load i4 %in_data_0_addr_7" [case_3.cc:153]   --->   Operation 138 'load' 'in_data_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln158_4 = sext i8 %in_data_0_load_7" [case_3.cc:158]   --->   Operation 139 'sext' 'sext_ln158_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_6 = load i4 %in_data_2_addr_6" [case_3.cc:158]   --->   Operation 140 'load' 'in_data_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln158_8 = sext i8 %in_data_2_load_6" [case_3.cc:158]   --->   Operation 141 'sext' 'sext_ln158_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (4.17ns)   --->   "%mul_ln158_3 = mul i11 %sext_ln158_8, i11 %sext_ln158_3" [case_3.cc:158]   --->   Operation 142 'mul' 'mul_ln158_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_7 = load i4 %in_data_2_addr_7" [case_3.cc:158]   --->   Operation 143 'load' 'in_data_2_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln158_9 = sext i8 %in_data_2_load_7" [case_3.cc:158]   --->   Operation 144 'sext' 'sext_ln158_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (4.17ns)   --->   "%mul_ln158_4 = mul i11 %sext_ln158_9, i11 %sext_ln158_4" [case_3.cc:158]   --->   Operation 145 'mul' 'mul_ln158_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.13>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i11 %mul_ln155" [case_3.cc:159]   --->   Operation 146 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln159_1 = sext i11 %mul_ln156" [case_3.cc:159]   --->   Operation 147 'sext' 'sext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln159 = add i12 %sext_ln159_1, i12 %sext_ln159" [case_3.cc:159]   --->   Operation 148 'add' 'add_ln159' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln159_2 = sext i12 %add_ln159" [case_3.cc:159]   --->   Operation 149 'sext' 'sext_ln159_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln159_3 = sext i11 %mul_ln157" [case_3.cc:159]   --->   Operation 150 'sext' 'sext_ln159_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_1 = add i13 %sext_ln159_2, i13 %sext_ln159_3" [case_3.cc:159]   --->   Operation 151 'add' 'add_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln159_4 = sext i11 %mul_ln158" [case_3.cc:159]   --->   Operation 152 'sext' 'sext_ln159_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_2 = add i13 %add_ln159_1, i13 %sext_ln159_4" [case_3.cc:159]   --->   Operation 153 'add' 'add_ln159_2' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln158_10 = sext i13 %add_ln159_2" [case_3.cc:158]   --->   Operation 154 'sext' 'sext_ln158_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln159_5 = sext i11 %mul_ln157" [case_3.cc:159]   --->   Operation 155 'sext' 'sext_ln159_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (1.63ns)   --->   "%add_ln159_3 = add i12 %sext_ln159_5, i12 %sext_ln159_1" [case_3.cc:159]   --->   Operation 156 'add' 'add_ln159_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln159_6 = sext i12 %add_ln159_3" [case_3.cc:159]   --->   Operation 157 'sext' 'sext_ln159_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_4 = add i13 %sext_ln159_6, i13 %sext_ln159_4" [case_3.cc:159]   --->   Operation 158 'add' 'add_ln159_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln159_7 = sext i11 %mul_ln158_1" [case_3.cc:159]   --->   Operation 159 'sext' 'sext_ln159_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_5 = add i13 %add_ln159_4, i13 %sext_ln159_7" [case_3.cc:159]   --->   Operation 160 'add' 'add_ln159_5' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln158_11 = sext i13 %add_ln159_5" [case_3.cc:158]   --->   Operation 161 'sext' 'sext_ln158_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln159_8 = sext i11 %mul_ln158" [case_3.cc:159]   --->   Operation 162 'sext' 'sext_ln159_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.63ns)   --->   "%add_ln159_6 = add i12 %sext_ln159_8, i12 %sext_ln159_5" [case_3.cc:159]   --->   Operation 163 'add' 'add_ln159_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln159_9 = sext i12 %add_ln159_6" [case_3.cc:159]   --->   Operation 164 'sext' 'sext_ln159_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_7 = add i13 %sext_ln159_9, i13 %sext_ln159_7" [case_3.cc:159]   --->   Operation 165 'add' 'add_ln159_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln159_10 = sext i11 %mul_ln158_2" [case_3.cc:159]   --->   Operation 166 'sext' 'sext_ln159_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_8 = add i13 %add_ln159_7, i13 %sext_ln159_10" [case_3.cc:159]   --->   Operation 167 'add' 'add_ln159_8' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln158_12 = sext i13 %add_ln159_8" [case_3.cc:158]   --->   Operation 168 'sext' 'sext_ln158_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln159_11 = sext i11 %mul_ln158_1" [case_3.cc:159]   --->   Operation 169 'sext' 'sext_ln159_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.63ns)   --->   "%add_ln159_9 = add i12 %sext_ln159_11, i12 %sext_ln159_8" [case_3.cc:159]   --->   Operation 170 'add' 'add_ln159_9' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln159_12 = sext i12 %add_ln159_9" [case_3.cc:159]   --->   Operation 171 'sext' 'sext_ln159_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_10 = add i13 %sext_ln159_12, i13 %sext_ln159_10" [case_3.cc:159]   --->   Operation 172 'add' 'add_ln159_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln159_13 = sext i11 %mul_ln158_3" [case_3.cc:159]   --->   Operation 173 'sext' 'sext_ln159_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_11 = add i13 %add_ln159_10, i13 %sext_ln159_13" [case_3.cc:159]   --->   Operation 174 'add' 'add_ln159_11' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln158_13 = sext i13 %add_ln159_11" [case_3.cc:158]   --->   Operation 175 'sext' 'sext_ln158_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln159_14 = sext i11 %mul_ln158_2" [case_3.cc:159]   --->   Operation 176 'sext' 'sext_ln159_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.63ns)   --->   "%add_ln159_12 = add i12 %sext_ln159_14, i12 %sext_ln159_11" [case_3.cc:159]   --->   Operation 177 'add' 'add_ln159_12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln159_15 = sext i12 %add_ln159_12" [case_3.cc:159]   --->   Operation 178 'sext' 'sext_ln159_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_13 = add i13 %sext_ln159_15, i13 %sext_ln159_13" [case_3.cc:159]   --->   Operation 179 'add' 'add_ln159_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln159_16 = sext i11 %mul_ln158_4" [case_3.cc:159]   --->   Operation 180 'sext' 'sext_ln159_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_14 = add i13 %add_ln159_13, i13 %sext_ln159_16" [case_3.cc:159]   --->   Operation 181 'add' 'add_ln159_14' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln159_17 = sext i13 %add_ln159_14" [case_3.cc:159]   --->   Operation 182 'sext' 'sext_ln159_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln159_18 = sext i11 %mul_ln158_3" [case_3.cc:159]   --->   Operation 183 'sext' 'sext_ln159_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.63ns)   --->   "%add_ln159_15 = add i12 %sext_ln159_18, i12 %sext_ln159_14" [case_3.cc:159]   --->   Operation 184 'add' 'add_ln159_15' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln159_19 = sext i12 %add_ln159_15" [case_3.cc:159]   --->   Operation 185 'sext' 'sext_ln159_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_16 = add i13 %sext_ln159_19, i13 %sext_ln159_16" [case_3.cc:159]   --->   Operation 186 'add' 'add_ln159_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln159_20 = sext i11 %mul_ln155" [case_3.cc:159]   --->   Operation 187 'sext' 'sext_ln159_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_17 = add i13 %add_ln159_16, i13 %sext_ln159_20" [case_3.cc:159]   --->   Operation 188 'add' 'add_ln159_17' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln159_21 = sext i13 %add_ln159_17" [case_3.cc:159]   --->   Operation 189 'sext' 'sext_ln159_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln159_22 = sext i11 %mul_ln158_4" [case_3.cc:159]   --->   Operation 190 'sext' 'sext_ln159_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.63ns)   --->   "%add_ln159_18 = add i12 %sext_ln159_22, i12 %sext_ln159_18" [case_3.cc:159]   --->   Operation 191 'add' 'add_ln159_18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln159_23 = sext i12 %add_ln159_18" [case_3.cc:159]   --->   Operation 192 'sext' 'sext_ln159_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_19 = add i13 %sext_ln159_23, i13 %sext_ln159_20" [case_3.cc:159]   --->   Operation 193 'add' 'add_ln159_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln159_24 = sext i11 %mul_ln156" [case_3.cc:159]   --->   Operation 194 'sext' 'sext_ln159_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_20 = add i13 %add_ln159_19, i13 %sext_ln159_24" [case_3.cc:159]   --->   Operation 195 'add' 'add_ln159_20' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln159_25 = sext i13 %add_ln159_20" [case_3.cc:159]   --->   Operation 196 'sext' 'sext_ln159_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.63ns)   --->   "%add_ln159_21 = add i12 %sext_ln159_22, i12 %sext_ln159" [case_3.cc:159]   --->   Operation 197 'add' 'add_ln159_21' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln159_26 = sext i12 %add_ln159_21" [case_3.cc:159]   --->   Operation 198 'sext' 'sext_ln159_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_22 = add i13 %sext_ln159_26, i13 %sext_ln159_24" [case_3.cc:159]   --->   Operation 199 'add' 'add_ln159_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln159_23 = add i13 %add_ln159_22, i13 %sext_ln159_3" [case_3.cc:159]   --->   Operation 200 'add' 'add_ln159_23' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln159_27 = sext i13 %add_ln159_23" [case_3.cc:159]   --->   Operation 201 'sext' 'sext_ln159_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (1.67ns)   --->   "%add_ln159_24 = add i14 %sext_ln158_11, i14 %sext_ln158_10" [case_3.cc:159]   --->   Operation 202 'add' 'add_ln159_24' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.67ns)   --->   "%add_ln159_25 = add i14 %sext_ln158_12, i14 %sext_ln158_13" [case_3.cc:159]   --->   Operation 203 'add' 'add_ln159_25' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (1.67ns)   --->   "%add_ln159_27 = add i14 %sext_ln159_17, i14 %sext_ln159_21" [case_3.cc:159]   --->   Operation 204 'add' 'add_ln159_27' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (1.67ns)   --->   "%add_ln159_28 = add i14 %sext_ln159_25, i14 %sext_ln159_27" [case_3.cc:159]   --->   Operation 205 'add' 'add_ln159_28' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_m1_1_L_m1_2_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i6 %add_ln153" [case_3.cc:153]   --->   Operation 208 'zext' 'zext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%m64_addr = getelementptr i15 %m64, i64 0, i64 %zext_ln153_1" [case_3.cc:153]   --->   Operation 209 'getelementptr' 'm64_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln152 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:152]   --->   Operation 210 'specpipeline' 'specpipeline_ln152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln159_28 = sext i14 %add_ln159_24" [case_3.cc:159]   --->   Operation 211 'sext' 'sext_ln159_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln159_29 = sext i14 %add_ln159_25" [case_3.cc:159]   --->   Operation 212 'sext' 'sext_ln159_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln159_26 = add i15 %sext_ln159_29, i15 %sext_ln159_28" [case_3.cc:159]   --->   Operation 213 'add' 'add_ln159_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln159_30 = sext i14 %add_ln159_27" [case_3.cc:159]   --->   Operation 214 'sext' 'sext_ln159_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln159_31 = sext i14 %add_ln159_28" [case_3.cc:159]   --->   Operation 215 'sext' 'sext_ln159_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (1.81ns)   --->   "%add_ln159_29 = add i15 %sext_ln159_31, i15 %sext_ln159_30" [case_3.cc:159]   --->   Operation 216 'add' 'add_ln159_29' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln159_30 = add i15 %add_ln159_29, i15 %add_ln159_26" [case_3.cc:159]   --->   Operation 217 'add' 'add_ln159_30' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln159 = store i15 %add_ln159_30, i6 %m64_addr" [case_3.cc:159]   --->   Operation 218 'store' 'store_ln159' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln152 = br void %L_m1_3" [case_3.cc:152]   --->   Operation 219 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 8.319ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln151', case_3.cc:151) of constant 0 on local variable 'i', case_3.cc:151 [10]  (1.588 ns)
	'load' operation 4 bit ('i_load', case_3.cc:151) on local variable 'i', case_3.cc:151 [20]  (0.000 ns)
	'add' operation 4 bit ('add_ln151', case_3.cc:151) [21]  (1.735 ns)
	'select' operation 4 bit ('select_ln151_1', case_3.cc:151) [26]  (1.024 ns)
	'add' operation 3 bit ('add338', case_3.cc:153) [33]  (1.650 ns)
	'getelementptr' operation 4 bit ('in_data_0_addr_1', case_3.cc:153) [35]  (0.000 ns)
	'load' operation 8 bit ('in_data_0_load_1', case_3.cc:153) on array 'in_data_0' [36]  (2.322 ns)

 <State 2>: 6.492ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_0_load', case_3.cc:155) on array 'in_data_0' [31]  (2.322 ns)
	'mul' operation 11 bit ('mul_ln155', case_3.cc:155) [81]  (4.170 ns)

 <State 3>: 6.492ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_0_load_2', case_3.cc:153) on array 'in_data_0' [41]  (2.322 ns)
	'mul' operation 11 bit ('mul_ln157', case_3.cc:157) [93]  (4.170 ns)

 <State 4>: 6.492ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_0_load_4', case_3.cc:151) on array 'in_data_0' [54]  (2.322 ns)
	'mul' operation 11 bit ('mul_ln158_1', case_3.cc:158) [117]  (4.170 ns)

 <State 5>: 6.492ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_0_load_6', case_3.cc:153) on array 'in_data_0' [64]  (2.322 ns)
	'mul' operation 11 bit ('mul_ln158_3', case_3.cc:158) [143]  (4.170 ns)

 <State 6>: 7.134ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln159', case_3.cc:159) [102]  (1.639 ns)
	'add' operation 13 bit ('add_ln159_1', case_3.cc:159) [105]  (0.000 ns)
	'add' operation 13 bit ('add_ln159_2', case_3.cc:159) [107]  (3.815 ns)
	'add' operation 14 bit ('add_ln159_24', case_3.cc:159) [183]  (1.679 ns)

 <State 7>: 8.008ns
The critical path consists of the following:
	'add' operation 15 bit ('add_ln159_29', case_3.cc:159) [192]  (1.812 ns)
	'add' operation 15 bit ('add_ln159_30', case_3.cc:159) [193]  (3.874 ns)
	'store' operation 0 bit ('store_ln159', case_3.cc:159) of variable 'add_ln159_30', case_3.cc:159 on array 'm64' [194]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
