Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Sep  9 20:53:50 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              7.534
  Arrival (ns):            7.534
  Recovery (ns):           1.395
  External Recovery (ns):   6.654
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        7.534
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.866          net: USER_RESETN_c
  7.534                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  7.534                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0_CLK_OUT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK0 (r)
               +     0.567          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.328          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.327          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.673          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.395          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              6.986
  Arrival (ns):            6.986
  Recovery (ns):           1.495
  External Recovery (ns):   2.560
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        6.986
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.147          cell: ADLIB:IOPAD_IN
  1.147                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.147                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.279          cell: ADLIB:IOIN_IB_E
  1.426                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.560          net: USER_RESETN_c
  6.986                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  6.986                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK (r)
               +     3.536          net: PCIe_EP_0/PCIe_TX_PLL_0_CLK_125
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:A (r)
               +     0.000          cell: ADLIB:ICB_INT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:Y (r)
               +     0.180          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK1 (r)
               +     0.569          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.304          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.308          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.642          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.495          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  Delay (ns):              7.787
  Arrival (ns):            9.621
  Setup (ns):              0.000
  Minimum Period (ns):     7.884
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[4]:D
  Delay (ns):              7.763
  Arrival (ns):            9.597
  Setup (ns):              0.000
  Minimum Period (ns):     7.859
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
  Delay (ns):              7.716
  Arrival (ns):            9.550
  Setup (ns):              0.000
  Minimum Period (ns):     7.812
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[35]:D
  Delay (ns):              7.682
  Arrival (ns):            9.516
  Setup (ns):              0.000
  Minimum Period (ns):     7.787
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              7.478
  Arrival (ns):            9.312
  Setup (ns):              0.000
  Minimum Period (ns):     7.578
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  data required time                                    N/C
  data arrival time                          -        9.621
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.223          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.223                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.370                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.719                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.888                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.364          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.252                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.310                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.524          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  1.834                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.035                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:Q (r)
               +     2.485          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[0]
  4.520                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_a3_1:D (r)
               +     0.078          cell: ADLIB:CFG4
  4.598                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_a3_1:Y (r)
               +     0.161          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_a3_1_Z
  4.759                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_a3_1_RNIKJBR2:C (r)
               +     0.286          cell: ADLIB:CFG4
  5.045                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_13_i_a3_1_RNIKJBR2:Y (f)
               +     0.654          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_39_i
  5.699                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d327_1_RNIT6FM3:C (f)
               +     0.278          cell: ADLIB:CFG4
  5.977                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d327_1_RNIT6FM3:Y (r)
               +     0.505          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_i
  6.482                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0_0:A (r)
               +     0.090          cell: ADLIB:CFG4
  6.572                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0_0:Y (r)
               +     0.369          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0_0_Z
  6.941                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0:C (r)
               +     0.200          cell: ADLIB:CFG3
  7.141                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0:Y (r)
               +     0.351          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i
  7.492                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_11:A (r)
               +     0.156          cell: ADLIB:CFG2
  7.648                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_11:Y (r)
               +     0.129          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_1_sqmuxa_11_Z
  7.777                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_7_2_RNIAC061:D (r)
               +     0.156          cell: ADLIB:CFG4
  7.933                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_7_2_RNIAC061:Y (r)
               +     0.410          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_7_2_RNIAC061_Z
  8.343                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI91I43[0]:B (r)
               +     0.247          cell: ADLIB:ARI1_CC
  8.590                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI91I43[0]:P (f)
               +     0.014          net: NET_CC_CONFIG4839
  8.604                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI91I43[0]_CC_0:P[0] (f)
               +     0.383          cell: ADLIB:CC_CONFIG
  8.987                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI91I43[0]_CC_0:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG4862
  8.987                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNISIV8E7[5]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  9.049                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNISIV8E7[5]:S (r)
               +     0.368          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1584
  9.417                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[5]:A (r)
               +     0.171          cell: ADLIB:CFG3
  9.588                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[5]:Y (r)
               +     0.033          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_Z[5]
  9.621                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D (r)
                                    
  9.621                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.203          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.328          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.468          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:CLK (r)
               +     0.091          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[1]:ALn
  Delay (ns):              3.466
  Arrival (ns):            5.296
  Recovery (ns):           0.196
  Minimum Period (ns):     3.714
  Skew (ns):               0.052
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[0]:ALn
  Delay (ns):              3.467
  Arrival (ns):            5.297
  Recovery (ns):           0.196
  Minimum Period (ns):     3.714
  Skew (ns):               0.051
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[0]:ALn
  Delay (ns):              3.466
  Arrival (ns):            5.296
  Recovery (ns):           0.196
  Minimum Period (ns):     3.713
  Skew (ns):               0.051
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[0]:ALn
  Delay (ns):              3.465
  Arrival (ns):            5.295
  Recovery (ns):           0.196
  Minimum Period (ns):     3.712
  Skew (ns):               0.051
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1]:ALn
  Delay (ns):              3.251
  Arrival (ns):            5.081
  Recovery (ns):           0.209
  Minimum Period (ns):     3.512
  Skew (ns):               0.052
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[1]:ALn
  data required time                                    N/C
  data arrival time                          -        5.296
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.223          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.223                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.370                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.719                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.888                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.364          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.252                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.310                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.520          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  1.830                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.031                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     3.265          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  5.296                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[1]:ALn (r)
                                    
  5.296                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.203          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.330          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.468          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[1]:CLK (r)
               +     0.130          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[1]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[73]:EN
  Delay (ns):              6.410
  Arrival (ns):            8.259
  Setup (ns):              0.128
  Minimum Period (ns):     6.630
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[72]:EN
  Delay (ns):              6.410
  Arrival (ns):            8.259
  Setup (ns):              0.128
  Minimum Period (ns):     6.630
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[70]:EN
  Delay (ns):              6.410
  Arrival (ns):            8.259
  Setup (ns):              0.128
  Minimum Period (ns):     6.630
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[69]:EN
  Delay (ns):              6.409
  Arrival (ns):            8.258
  Setup (ns):              0.128
  Minimum Period (ns):     6.629
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[66]:EN
  Delay (ns):              6.409
  Arrival (ns):            8.258
  Setup (ns):              0.128
  Minimum Period (ns):     6.629
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[73]:EN
  data required time                                    N/C
  data arrival time                          -        8.259
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.216          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.216                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.363                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.351          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.714                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  0.884                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.361          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.245                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.303                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.546          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  1.849                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.058                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/currState[0]:Q (r)
               +     1.646          net: AXI4_Interconnect_0/AXI4_Interconnect_0/slaveWREADY[1]
  3.704                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/MASTER_WREADY[2]:C (r)
               +     0.090          cell: ADLIB:CFG4
  3.794                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/MASTER_WREADY[2]:Y (r)
               +     0.367          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/masterWREADYVec[1][2]
  4.161                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY_1[2]:D (r)
               +     0.156          cell: ADLIB:CFG4
  4.317                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY_1[2]:Y (r)
               +     0.366          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY_1_Z[2]
  4.683                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY_3[2]:D (r)
               +     0.238          cell: ADLIB:CFG4
  4.921                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY_3[2]:Y (r)
               +     0.362          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY_3_Z[2]
  5.283                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY[2]:D (r)
               +     0.238          cell: ADLIB:CFG4
  5.521                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/MASTER_WREADY[2]:Y (r)
               +     0.837          net: AXI4_Interconnect_0/AXI4_Interconnect_0/masterWREADY[2]
  6.358                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/currState_RNIFA2H[1]:C (r)
               +     0.078          cell: ADLIB:CFG4
  6.436                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/currState_RNIFA2H[1]:Y (r)
               +     1.823          net: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/N_1040_i
  8.259                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[73]:EN (r)
                                    
  8.259                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.197          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.319          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.325          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3:Y (f)
               +     0.485          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[73]:CLK (r)
               +     0.100          
  N/C                          clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/sDat[73]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51]:ALn
  Delay (ns):              3.598
  Arrival (ns):            5.428
  Recovery (ns):           0.209
  Minimum Period (ns):     3.900
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntGray[0]:ALn
  Delay (ns):              3.598
  Arrival (ns):            5.428
  Recovery (ns):           0.209
  Minimum Period (ns):     3.899
  Skew (ns):               0.092
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[54]:ALn
  Delay (ns):              3.597
  Arrival (ns):            5.427
  Recovery (ns):           0.209
  Minimum Period (ns):     3.899
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[46]:ALn
  Delay (ns):              3.597
  Arrival (ns):            5.427
  Recovery (ns):           0.209
  Minimum Period (ns):     3.899
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[45]:ALn
  Delay (ns):              3.597
  Arrival (ns):            5.427
  Recovery (ns):           0.209
  Minimum Period (ns):     3.899
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51]:ALn
  data required time                                    N/C
  data arrival time                          -        5.428
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.216          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.216                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.363                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.351          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.714                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  0.884                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.356          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.240                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.058          cell: ADLIB:RGB
  1.298                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.532          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  1.830                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.031                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q (r)
               +     2.297          net: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_0
  4.328                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26:A (r)
               +     0.125          cell: ADLIB:GB
  4.453                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26:Y (r)
               +     0.363          net: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y
  4.816                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  4.874                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1_RGB2:Y (f)
               +     0.554          net: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1_RGB2_rgb_net_1
  5.428                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51]:ALn (r)
                                    
  5.428                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.197          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.319          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.325          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3:Y (f)
               +     0.475          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51]:CLK (r)
               +     0.090          
  N/C                          clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_4:ALn
  Delay (ns):              6.537
  Arrival (ns):            6.537
  Recovery (ns):           0.196
  External Recovery (ns):   5.085
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_3:ALn
  Delay (ns):              6.537
  Arrival (ns):            6.537
  Recovery (ns):           0.196
  External Recovery (ns):   5.085
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_2:ALn
  Delay (ns):              6.537
  Arrival (ns):            6.537
  Recovery (ns):           0.196
  External Recovery (ns):   5.085
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_1:ALn
  Delay (ns):              6.537
  Arrival (ns):            6.537
  Recovery (ns):           0.196
  External Recovery (ns):   5.085
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_11:ALn
  Delay (ns):              6.537
  Arrival (ns):            6.537
  Recovery (ns):           0.196
  External Recovery (ns):   5.085
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_RESET_0/PF_RESET_0/dff_4:ALn
  data required time                                    N/C
  data arrival time                          -        6.537
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     2.108          net: USER_RESETN_c
  3.776                        PF_RESET_0/PF_RESET_0/un1_D:A (r)
               +     0.090          cell: ADLIB:CFG4
  3.866                        PF_RESET_0/PF_RESET_0/un1_D:Y (r)
               +     2.671          net: PF_RESET_0/PF_RESET_0/un1_INTERNAL_RST_i
  6.537                        PF_RESET_0/PF_RESET_0/dff_4:ALn (r)
                                    
  6.537                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.197          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.319          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.322          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.479          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  N/C                          PF_RESET_0/PF_RESET_0/dff_4:CLK (r)
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          PF_RESET_0/PF_RESET_0/dff_4:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

