

================================================================
== Vivado HLS Report for 'gauss'
================================================================
* Date:           Wed Jan 15 10:53:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GAUSS
* Solution:       Gauss_Solution_1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.628|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  928652|  928652|  928650|  928650| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+--------+--------+--------+--------+---------+
        |                 |              |     Latency     |     Interval    | Pipeline|
        |     Instance    |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-----------------+--------------+--------+--------+--------+--------+---------+
        |gauss_blur_U0    |gauss_blur    |  928649|  928649|  928649|  928649|   none  |
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |  925203|  925203|  925203|  925203|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |  924481|  924481|  924481|  924481|   none  |
        +-----------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        0|      -|     10|     40|
|Instance         |        2|      6|    865|   1490|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      6|    875|   1532|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      7|      2|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-------------------+---------+-------+-----+-----+
    |       Instance      |       Module      | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+-------------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0      |AXIvideo2Mat       |        0|      0|  126|  438|
    |Mat2AXIvideo_U0      |Mat2AXIvideo       |        0|      0|   87|  342|
    |gauss_blur_U0        |gauss_blur         |        2|      6|  616|  670|
    |gauss_bun_1_s_axi_U  |gauss_bun_1_s_axi  |        0|      0|   36|   40|
    +---------------------+-------------------+---------+-------+-----+-----+
    |Total                |                   |        2|      6|  865| 1490|
    +---------------------+-------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |img_in_data_stream_0_U   |        0|  5|  20|     2|    8|       16|
    |img_out_data_stream_s_U  |        0|  5|  20|     2|    8|       16|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 10|  40|     4|   16|       32|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_bun_1_AWVALID   |  in |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_AWREADY   | out |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_AWADDR    |  in |    4|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_WVALID    |  in |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_WREADY    | out |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_WDATA     |  in |   32|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_WSTRB     |  in |    4|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_ARVALID   |  in |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_ARREADY   | out |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_ARADDR    |  in |    4|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_RVALID    | out |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_RREADY    |  in |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_RDATA     | out |   32|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_RRESP     | out |    2|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_BVALID    | out |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_BREADY    |  in |    1|    s_axi   |          bun_1         |  return void |
|s_axi_bun_1_BRESP     | out |    2|    s_axi   |          bun_1         |  return void |
|ap_clk                |  in |    1| ap_ctrl_hs |          gauss         | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |          gauss         | return value |
|interrupt             | out |    1| ap_ctrl_hs |          gauss         | return value |
|input_stream_TDATA    |  in |    8|    axis    |  input_stream_V_data_V |    pointer   |
|input_stream_TKEEP    |  in |    1|    axis    |  input_stream_V_keep_V |    pointer   |
|input_stream_TSTRB    |  in |    1|    axis    |  input_stream_V_strb_V |    pointer   |
|input_stream_TUSER    |  in |    1|    axis    |  input_stream_V_user_V |    pointer   |
|input_stream_TLAST    |  in |    1|    axis    |  input_stream_V_last_V |    pointer   |
|input_stream_TID      |  in |    1|    axis    |   input_stream_V_id_V  |    pointer   |
|input_stream_TDEST    |  in |    1|    axis    |  input_stream_V_dest_V |    pointer   |
|input_stream_TVALID   |  in |    1|    axis    |  input_stream_V_dest_V |    pointer   |
|input_stream_TREADY   | out |    1|    axis    |  input_stream_V_dest_V |    pointer   |
|output_stream_TDATA   | out |    8|    axis    | output_stream_V_data_V |    pointer   |
|output_stream_TKEEP   | out |    1|    axis    | output_stream_V_keep_V |    pointer   |
|output_stream_TSTRB   | out |    1|    axis    | output_stream_V_strb_V |    pointer   |
|output_stream_TUSER   | out |    1|    axis    | output_stream_V_user_V |    pointer   |
|output_stream_TLAST   | out |    1|    axis    | output_stream_V_last_V |    pointer   |
|output_stream_TID     | out |    1|    axis    |  output_stream_V_id_V  |    pointer   |
|output_stream_TDEST   | out |    1|    axis    | output_stream_V_dest_V |    pointer   |
|output_stream_TVALID  | out |    1|    axis    | output_stream_V_dest_V |    pointer   |
|output_stream_TREADY  |  in |    1|    axis    | output_stream_V_dest_V |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_in_data_stream_0 = alloca i8, align 1" [GAUSS/src/gauss.cpp:102]   --->   Operation 9 'alloca' 'img_in_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_out_data_stream_s = alloca i8, align 1" [GAUSS/src/gauss.cpp:103]   --->   Operation 10 'alloca' 'img_out_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i1* %input_stream_V_user_V, i1* %input_stream_V_last_V, i1* %input_stream_V_id_V, i1* %input_stream_V_dest_V, i8* %img_in_data_stream_0)" [GAUSS/src/gauss.cpp:105]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i1* %input_stream_V_user_V, i1* %input_stream_V_last_V, i1* %input_stream_V_id_V, i1* %input_stream_V_dest_V, i8* %img_in_data_stream_0)" [GAUSS/src/gauss.cpp:105]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @gauss_blur(i8* %img_in_data_stream_0, i8* %img_out_data_stream_s)" [GAUSS/src/gauss.cpp:106]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @gauss_blur(i8* %img_in_data_stream_0, i8* %img_out_data_stream_s)" [GAUSS/src/gauss.cpp:106]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_out_data_stream_s, i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i1* %output_stream_V_user_V, i1* %output_stream_V_last_V, i1* %output_stream_V_id_V, i1* %output_stream_V_dest_V)" [GAUSS/src/gauss.cpp:107]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_out_data_stream_s, i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i1* %output_stream_V_user_V, i1* %output_stream_V_last_V, i1* %output_stream_V_id_V, i1* %output_stream_V_dest_V)" [GAUSS/src/gauss.cpp:107]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [GAUSS/src/gauss.cpp:97]   --->   Operation 17 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data_V), !map !185"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_keep_V), !map !189"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_strb_V), !map !193"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_user_V), !map !197"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !201"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_id_V), !map !205"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_dest_V), !map !209"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_stream_V_data_V), !map !213"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_keep_V), !map !217"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_strb_V), !map !221"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_user_V), !map !225"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_last_V), !map !229"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_id_V), !map !233"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_dest_V), !map !237"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @gauss_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_in_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %img_in_data_stream_0, i8* %img_in_data_stream_0)"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_out_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %img_out_data_stream_s, i8* %img_out_data_stream_s)"   --->   Operation 35 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i1* %output_stream_V_user_V, i1* %output_stream_V_last_V, i1* %output_stream_V_id_V, i1* %output_stream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [GAUSS/src/gauss.cpp:98]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i1* %input_stream_V_user_V, i1* %input_stream_V_last_V, i1* %input_stream_V_id_V, i1* %input_stream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [GAUSS/src/gauss.cpp:99]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [6 x i8]* @p_str8, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [GAUSS/src/gauss.cpp:100]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [GAUSS/src/gauss.cpp:108]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_in_data_stream_0  (alloca              ) [ 001111111]
img_out_data_stream_s (alloca              ) [ 001111111]
StgValue_12           (call                ) [ 000000000]
StgValue_14           (call                ) [ 000000000]
StgValue_16           (call                ) [ 000000000]
StgValue_17           (specdataflowpipeline) [ 000000000]
StgValue_18           (specbitsmap         ) [ 000000000]
StgValue_19           (specbitsmap         ) [ 000000000]
StgValue_20           (specbitsmap         ) [ 000000000]
StgValue_21           (specbitsmap         ) [ 000000000]
StgValue_22           (specbitsmap         ) [ 000000000]
StgValue_23           (specbitsmap         ) [ 000000000]
StgValue_24           (specbitsmap         ) [ 000000000]
StgValue_25           (specbitsmap         ) [ 000000000]
StgValue_26           (specbitsmap         ) [ 000000000]
StgValue_27           (specbitsmap         ) [ 000000000]
StgValue_28           (specbitsmap         ) [ 000000000]
StgValue_29           (specbitsmap         ) [ 000000000]
StgValue_30           (specbitsmap         ) [ 000000000]
StgValue_31           (specbitsmap         ) [ 000000000]
StgValue_32           (spectopmodule       ) [ 000000000]
empty                 (specchannel         ) [ 000000000]
StgValue_34           (specinterface       ) [ 000000000]
empty_15              (specchannel         ) [ 000000000]
StgValue_36           (specinterface       ) [ 000000000]
StgValue_37           (specinterface       ) [ 000000000]
StgValue_38           (specinterface       ) [ 000000000]
StgValue_39           (specinterface       ) [ 000000000]
StgValue_40           (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_OC_data_strea"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="img_in_data_stream_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_in_data_stream_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="img_out_data_stream_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_out_data_stream_s/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_gauss_blur_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="3"/>
<pin id="87" dir="0" index="2" bw="8" slack="3"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_AXIvideo2Mat_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="1" slack="0"/>
<pin id="99" dir="0" index="8" bw="8" slack="1"/>
<pin id="100" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_Mat2AXIvideo_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="5"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="0" index="3" bw="1" slack="0"/>
<pin id="114" dir="0" index="4" bw="1" slack="0"/>
<pin id="115" dir="0" index="5" bw="1" slack="0"/>
<pin id="116" dir="0" index="6" bw="1" slack="0"/>
<pin id="117" dir="0" index="7" bw="1" slack="0"/>
<pin id="118" dir="0" index="8" bw="1" slack="0"/>
<pin id="119" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_15/6 "/>
</bind>
</comp>

<comp id="128" class="1005" name="img_in_data_stream_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="1"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_data_stream_0 "/>
</bind>
</comp>

<comp id="134" class="1005" name="img_out_data_stream_s_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="3"/>
<pin id="136" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_out_data_stream_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="109" pin=8"/></net>

<net id="131"><net_src comp="76" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="137"><net_src comp="80" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {6 7 }
	Port: output_stream_V_keep_V | {6 7 }
	Port: output_stream_V_strb_V | {6 7 }
	Port: output_stream_V_user_V | {6 7 }
	Port: output_stream_V_last_V | {6 7 }
	Port: output_stream_V_id_V | {6 7 }
	Port: output_stream_V_dest_V | {6 7 }
 - Input state : 
	Port: gauss : input_stream_V_data_V | {2 3 }
	Port: gauss : input_stream_V_keep_V | {2 3 }
	Port: gauss : input_stream_V_strb_V | {2 3 }
	Port: gauss : input_stream_V_user_V | {2 3 }
	Port: gauss : input_stream_V_last_V | {2 3 }
	Port: gauss : input_stream_V_id_V | {2 3 }
	Port: gauss : input_stream_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |   grp_gauss_blur_fu_84  |    2    |    6    |  7.076  |   296   |   461   |
|   call   |  grp_AXIvideo2Mat_fu_90 |    0    |    0    |  1.769  |   102   |    64   |
|          | grp_Mat2AXIvideo_fu_109 |    0    |    0    |  3.538  |    55   |    84   |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    2    |    6    |  12.383 |   453   |   609   |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| img_in_data_stream_0_reg_128|    8   |
|img_out_data_stream_s_reg_134|    8   |
+-----------------------------+--------+
|            Total            |   16   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    6   |   12   |   453  |   609  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   16   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   12   |   469  |   609  |
+-----------+--------+--------+--------+--------+--------+
