[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS78633DCQ production of TEXAS INSTRUMENTS from the text:0.000.100.200.300.400.500.600.700.80\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density (µV/c214Hz)\nIOUT= 1 mA\nIOUT= 1.5 AVIN= 5.5 V\nCOUT= 2.2 µF\nCNR= 0.1 µF\n01020304050607080\nf (Hz)1 10k 10M 1kRipple Rejection − (dB)IOUT= 1 mA\nIOUT= 1.5 AVIN= 4 V\nCOUT= 10 µF\nCNR= 0.01 µF\n10 100 100k 1M\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\nTPS786 Ultralow-Noise, High-PSRR, Fast,RF,1.5-A\nLow-Dropout Linear Regulators\n1Features 3Description\nThe TPS786 family oflow-dropout (LDO) low-power\n1•1.5-A Low-Dropout Regulator With Enable\nlinear voltage regulators features high power-supply•Available inFixed andAdjustable (1.2Vto5.5V)rejection ratio (PSRR), ultralow noise, fast start-up,Output Versionsand excellent line and load transient responses in\n•High PSRR (49dBat10kHz) small outline, SOT223-6 and DDPAK-5 packages.\nEach device inthefamily isstable, with asmall 1-μF •Ultralow Noise (48μVRMS,TPS78630)\nceramic capacitor ontheoutput. The family uses an•Fast Start-Up Time (50μs)advanced, proprietary BiCMOS fabrication process to\n•Stable With a1-μFCeramic Capacitor yield extremely low dropout voltages (for example,\n390mVat1.5A).Each device achieves faststart-up •Excellent Load andLine Transient Response\ntimes (approximately 50μswith a0.001-μFbypass•Very Low Dropout Voltage (390 mVatFullLoad,capacitor) while consuming very low quiescentTPS78630)current (265μA,typical). Moreover, when thedevice\n•3×3SON PowerPAD ™,6-Pin SOT223 and5-Pin isplaced instandby mode, thesupply current is\nDDPAK Package reduced toless than 1μA.The TPS78630 exhibits\napproximately 48μVRMS ofoutput voltage at3-V\noutput noise with a0.1-μFbypass capacitor. 2Applications\nApplications with analog components that arenoise•RF:VCOs, Receivers, ADCssensitive, such asportable RFelectronics, benefit\n•Audio from thehigh PSRR, lownoise features, andthefast\nresponse time. •Bluetooth®,Wireless LAN\n•Cellular andCordless TelephonesDevice Information(1)\n•Handheld Organizers, PDAsPART NUMBER PACKAGE BODY SIZE (NOM)\nTO-263 (5) 10.16 mm×8.42 mm\nTPS786 SOT-223 (6) 6.50 mm×3.50 mm\nSON (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nRipple Rejection vsFrequency\nOutput Spectral Noise Density vs\nFrequency\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 13\n8.1 Application Information ............................................ 13 2Applications ........................................................... 1\n8.2 Typical Application .................................................. 14 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 16 4Revision History ..................................................... 2\n10Layout ................................................................... 16 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 166Specifications ......................................................... 4\n10.2 Layout Examples ................................................... 166.1 Absolute Maximum Ratings ...................................... 4\n10.3 Regulator Mounting ............................................... 176.2 ESD Ratings .............................................................. 4\n10.4 Power Dissipation ................................................. 176.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 21 6.4 Thermal Information .................................................. 5\n11.1 Device Support ...................................................... 21 6.5 Electrical Characteristics ........................................... 6\n11.2 Documentation Support ........................................ 21 6.6 Typical Characteristics .............................................. 7\n11.3 Community Resources .......................................... 217Detailed Description ............................................ 11\n11.4 Trademarks ........................................................... 217.1 Overview ................................................................. 11\n11.5 Electrostatic Discharge Caution ............................ 217.2 Functional Block Diagrams ..................................... 11\n11.6 Glossary ................................................................ 227.3 Feature Description ................................................. 12\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 12\nInformation ........................................................... 22\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision L(October 2010) toRevision M Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Updated Thermal Information ................................................................................................................................................. 5\nChanges from Revision K(August, 2010) toRevision L Page\n•Corrected typo inFigure 34.................................................................................................................................................. 20\nChanges from Revision J(May, 2009) toRevision K Page\n•Replaced theDissipation Ratings table with theThermal Information Table ......................................................................... 5\n•Revised section .................................................................................................................................................................... 17\n2 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\n1\n2\n3\n4\n5EN\nIN\nGND\nOUT\nNR/FB\n1\n2\n3\n4\n56\nGND\nNR/FBOUTGNDINEN\nEN\nNC\nGND\nNR/FB8\n7\n6\n5IN\nIN\nOUT\nOUT1\n2\n3\n4\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n5PinConfiguration andFunctions\nDCQ PackageDRB Package6-Pin SOT-2238-SONTopViewTopView\nKTT Package\n5-Pin TO-263\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME SOT-223 TO-263 SON\nNoise-reduction pinforfixed versions only. Anexternal bypass capacitor, connected tothis\nNR 5 5 5 — terminal, inconjunction with aninternal resistor, creates alow-pass filter tofurther reduce\nregulator noise.\nTheENterminal isaninput thatenables orshuts down thedevice. When ENisalogic high,EN 1 1 8 Ithedevice isenabled. When thedevice isalogic low, thedevice isinshutdown mode.\nFB 5 5 5 I Feedback input voltage fortheadjustable device.\nGND 3,6 3,TAB 6 — Regulator ground\nIN 2 2 1,2 I Input supply\nOUT 4 4 3,4 O Regulator output\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS786\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN –0.3 6 V\nVEN –0.3 VIN+0.3 V\nVOUT 6 V\nPeak output current Internally limited\nContinuous total power dissipation SeeThermal Information\nJunction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101, all±500pins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVINInput supply voltage 2.7 5.5 V\nIOUTOutput current 0 1.5 A\nTJOperating junction temperature –40 125 °C\n4 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n6.4 Thermal Information\nTPS786(3)\nTHERMAL METRIC(1)(2)DRB (SON) DCQ (S0T-223) KTT (TO-263) UNIT\n8PINS 6PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 41.1 54.2 40.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 49.1 33.3 43.1 °C/W\nRθJB Junction-to-board thermal resistance 16.6 8.9 21.5 °C/W\nψJT Junction-to-top characterization parameter 0.7 2.6 9.4 °C/W\nψJB Junction-to-board characterization parameter 16.8 8.8 20 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 5.2 N/A 2.1 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Forthermal estimates ofthisdevice based onPCB copper area, seetheTIPCB Thermal Calculator .\n(3) Thermal data fortheDRB, DCQ, andDRV packages arederived bythermal simulations based onJEDEC-standard methodology as\nspecified intheJESD51 series. Thefollowing assumptions areused inthesimulations:\n(a) i.DRB: The exposed pad isconnected tothe PCB ground layer through a2×2thermal via array.\n.ii.DCQ: The exposed pad isconnected tothe PCB ground layer through a3×2thermal via array.\n.iii.KTT: Theexposed padisconnected tothePCB ground layer through a5×4thermal viaarray.\n(b)i.DRB: The topandbottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n.ii.DCQ: Each oftop and bottom copper layers has adedicated pattern for20% copper coverage.\n.iii.KTT: The topandbottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3inches ×3inches copper\narea. Tounderstand theeffects ofthecopper area onthermal performance, see thePower Dissipation and Estimating Junction\nTemperature sections ofthisdata sheet.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS786\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n6.5 Electrical Characteristics\nOver recommended operating temperature range (TJ=–40°Cto125°C),VEN=VIN,VIN=VOUT(nom) +1V(1),IOUT=1mA,\nCOUT=10μF,andCNR=0.01μF,unless otherwise noted. Typical values areat25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nInput voltage, VIN(1)2.7 5.5 V\nInternal reference, VFB(TPS78601) 1.200 1.225 1.250 V\nContinuous output current IOUT 0 1.5 A\nOutput voltage range TPS78601 1.225 5.5–VDO V\nTPS78601(2)0μA≤IOUT≤1.5A,VOUT+1V≤VIN≤5.5V(1)(0.98)V OUT VOUT (1.02)V OUT V\nOutputFixed VOUT0μA≤IOUT≤1.5A,VOUT+1V≤VIN≤5.5V(1)–2% 2% voltageAccuracy <5V\nFixed VOUT0μA≤IOUT≤1.5A,VOUT+1V≤VIN≤5.5V(1)–3% 3%=5V\nOutput voltage lineregulation (ΔVOUT%/V IN)(1)VOUT+1V≤VIN≤5.5V 5 12 %/V\nLoad regulation (ΔVOUT%/V OUT) 0μA≤IOUT≤1.5A 7 mV\nTPS78628 IOUT=1.5A 410 580\nTPS78630 IOUT=1.5A 390 550Dropout voltage(3)\nmVVIN=VOUT(nom) –0.1V TPS78633 IOUT=1.5A 340 510\nTPS78650 IOUT=1.5A 310 470\nOutput current limit VOUT=0V 2.4 4.2 A\nGround pincurrent 0μA≤IOUT≤1.5A 260 385 μA\nShutdown current(4)VEN=0V,2.7V≤VIN≤5.5V 0.07 1μA\nFBpincurrent VFB=1.225 V 1μA\nf=100Hz,IOUT=10mA 59\nf=100Hz,IOUT=1.5A 52\nPower-supply ripple rejection TPS78630 dB\nf=10kHz, IOUT=1.5A 49\nf=100kHz, IOUT=1.5A 32\nCNR=0.001μF 66\nCNR=0.0047μF 51BW=100Hzto100kHz,Output noise voltage (TPS78630) μVRMSIOUT=1.5ACNR=0.01μF 49\nCNR=0.1μF 48\nCNR=0.001μF 50\nTime, start-up (TPS78630) RL=2Ω,COUT=1μF CNR=0.0047μF 75 μs\nCNR=0.01μF 110\nHigh-level enable input voltage 2.7V≤VIN≤5.5V 1.7 VIN V\nLow-level enable input voltage 2.7V≤VIN≤5.5V 0 0.7 V\nENpincurrent VEN=0 –1 1μA\nUVLO threshold VCCrising 2.25 2.65 V\nUVLO hysteresis 100 mV\n(1) Minimum VIN=VOUT+VDOor2.7V,whichever isgreater. TheTPS78650 istested atVIN=5.5V.\n(2) Tolerance ofexternal resistors notincluded inthisspecification.\n(3) Dropout isnotmeasured forTPS78618 orTPS78625 because minimum VIN=2.7V.\n(4) Foradjustable version, thisapplies only after VINisapplied; then VENtransitions high tolow.\n6 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\n0.00.10.20.30.40.50.6\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density (µV/c214Hz)\nIOUT= 1 mAIOUT= 1.5 AVIN= 5.5 V\nCOUT= 10 µF\nCNR= 0.1 µF\n0.00.51.01.52.02.53.0\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density − (µV/c214Hz)VIN= 5.5 V\nCOUT= 10 µF\nIOUT= 1.5 A\nCNR= 0.1 µF\nCNR= 0.01 µFCNR= 0.0047 µF\nCNR= 0.001 µF\n290300310320330340350\n−40 −25 −10 5 20 35 50 65 80 95 110 125IGND(µA)\nTJ(°C)VIN= 3.8 V\nCOUT= 10 µF\nIOUT= 1 mAIOUT= 1.5 A\n0.000.100.200.300.400.500.600.700.80\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density (µV/c214Hz)\nIOUT= 1 mA\nIOUT= 1.5 AVIN= 5.5 V\nCOUT= 2.2 µF\nCNR= 0.1 µF\n012345\n−40 −25 −10 5 20 35 50 65 80 95 110 125VOUT(V)\nTJ(°C)IOUT= 1 mA2.798\n2.794\n2.790\n2.782\n2.778IOUT= 1.5 AVIN= 3.8 V\nCOUT= 10 µF\n2.786\n2.952.962.972.982.993.003.013.023.033.043.05\n0.0 0.3 0.6 0.9 1.2 1.5VOUT(V)\nIOUT(A)VIN= 4 V\nCOUT= 10 µF\nTJ= 25°C\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n6.6 Typical Characteristics\nFigure 1.TPS78630 Output Voltage vsOutput Current Figure 2.TPS78628 Output Voltage vsJunction\nTemperature\nFigure 4.TPS78630 Output Spectral Noise Density vs Figure 3.TPS78628 Ground Current vsJunction\nFrequency Temperature\nFigure 5.TPS78630 Output Spectral Noise Density vs Figure 6.TPS78630 Output Spectral Noise Density vs\nFrequency Frequency\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS786\n01020304050607080\nf (Hz)1 10k 10M 1kRipple Rejection (dB)IOUT= 1 mA\nIOUT= 1.5 AVIN= 4 V\nCOUT= 2.2 µF\nCNR= 0.01 µF\n10 100 100k 1M\n01020304050607080\nf (Hz)1 10k 10M 1kRipple Rejection (dB)IOUT= 1 mA\nIOUT= 1.5 AVIN= 4 V\nCOUT= 2.2 µF\nCNR= 0.1 µF\n10 100 100k 1M\n01020304050607080\nf (Hz)1 10k 10M 1kRipple Rejection − (dB)IOUT= 1 mA\nIOUT= 1.5 AVIN= 4 V\nCOUT= 10 µF\nCNR= 0.01 µF\n10 100 100k 1M\n01020304050607080\nf (Hz)1 10k 10M 1kRipple Rejection (dB)IOUT= 1 mA\nIOUT= 1.5 AVIN= 4 V\nCOUT= 10 µF\nCNR= 0.1 µF\n10 100 100k 1M\n01020304050607080\nRMS Output Noise (µVRMS)\nCNR( F)µIOUT= 1.5 A\nCOUT= 10 µF\nBW = 100 Hz to 100 kHz\n0.001 µF 0.01 µF 0.1 µF 0.0047 µF\n0100200300400500600\n−40 −25 −10 5 20 35 50 65 80 95 110 125VDO(mV)\nTJ(°C)VIN= 2.7 V\nCOUT= 10 µF\nIOUT= 1.5 A\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 7.TPS78630 Root Mean Squared Output Noise vs Figure 8.TPS78628 Dropout Voltage vsJunction\nBypass Capacitance Temperature\nFigure 9.TPS78630 Ripple Rejection vsFrequency Figure 10.TPS78630 Ripple Rejection vsFrequency\nFigure 12.TPS78630 Ripple Rejection vsFrequency Figure 11.TPS78630 Ripple Rejection vsFrequency\n8 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\n0100200300400500600\n0 200 400 600 800 1000 1200 1400VDO(mV)\nIOUT(mA)TJ= 125°C\nTJ= −40°CTJ= 25°C\n050100150200250300350400450500\n2.5 3.0 3.5 4.0 4.5 5.0VDO(mV)\nVIN(V)TJ= 125°C\nTJ= −40°CTJ= 25°C\nIOUT= 1.5 A\nCOUT= 10 µF\nCNR= 0.01 µF\n/c68VOUT(mV)\nt (µs)2\n1\n−1\n−75\n−1500\n075150IOUT(A)\n3002001000 400 500 600 700 800 900 1000VIN= 3.8 V\nCOUT= 10 µF\nCNR= 0.01 µFdi\ndt1.5 A\nµs\nTime ( µs)4.0\n3.5\n2.5\n0.5\n03.0\n1.01.52.0\nVOUT(V)\n400 0 800 1200 1600 2000VOUT= 2.5 V\nRL= 1.6 /c87\nCNR= 0.01 µF\nVIN\nVOUT\n5\n4\n2\n−30\n−603\n03060VIN(V)\nt (µs)6040200 80 100 120 140 160 180 200IOUT= 1.5 A\nCOUT= 10 µF\nCNR= 0.01 µFdv\ndt1 V\nµs\n/c68VOUT(mV)\nt(µs)6\n5\n3\n−40\n−804\n04080\n6040200 80 100 120 140 160 180 200IOUT= 1.5 A\nCOUT= 10 µF\nCNR= 0.01 µFdv\ndt1 V\nµsVIN(V)\n/c68VOUT(mV)\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\nTypical Characteristics (continued)\nFigure 13.TPS78618 Line Transient Response Figure 14.TPS78630 Line Transient Response\nFigure 15.TPS78628 Load Transient Response Figure 16.TPS78625 Power UpandPower Down\nFigure 17.TPS78630 Dropout Voltage vsOutput Current Figure 18.TPS78601 Dropout Voltage vsInput Voltage\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS786\n00.250.500.7511.251.501.7522.252.502.753\n0 100 200 300 400 500 600\nt (µs)VIN= 4 V,\nCOUT= 10 µF,\nIIN= 1.5 A\nEnable\nCNR=\n0.01 µFCNR=\n0.001 µFCNR=\n0.0047 µF\nVOUT(V)\nESR − Equivalent Series Resistance ( )/c87\nIOUT(mA)Region of\nInstability100\n10\n1\n0.1\n0.01COUT= 2.2 µF\nRegion of Stability\n1 500 1000 1500 30 125\nESR − Equivalent Series Resistance ( )/c87\nIOUT(mA)Region of\nInstability100\n10\n1\n0.1\n0.01COUT= 10 µF\nRegion of Stability\n1 500 1000 1500 30 125\n2.02.53.03.54.04.55.0\n1.5 2.0 2.5 3.0 3.5 4.0Minimum□VIN(V)\nVOUT(V)TJ=□+125 /c176CIOUT=□1.5□A\nTJ=□+25 /c176C\nESR − Equivalent Series Resistance ( )/c87\nIOUT(mA)Region of\nInstability100\n10\n1\n0.1\n0.01COUT= 1 µF\nRegion of Stability\n1 500 1000 1500 30 125\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 20.TPS78630 Typical Regions ofStability EquivalentFigure 19.Minimum Required Input Voltage vsOutputSeries Resistance (ESR) vsOutput CurrentVoltage\nFigure 21.TPS78630 Typical Regions ofStability Equivalent Figure 22.TPS78630 Typical Regions ofStability Equivalent\nSeries Resistance (ESR) vsOutput Current Series Resistance (ESR) vsOutput Current\nFigure 23.Start-Up\n10 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\nCurrent\nSense\nThermal\nShutdownUVLO\nUVLOR1\nR2\nR2= 40 k WOvershoot\nDetect\n250 k /c87Quickstart\nBandgap\nReference\n1.225 VIN\nVINENGND\nNROUT\n300/c87\nVREFILIM SHUTDOWN\nCurrent\nSense\nThermal\nShutdownUVLO\nUVLOR1\nFB\nR2\nExternal to\nthe DeviceOvershoot\nDetect\n250 k /c87Quickstart\nBandgap\nReference\n1.225 VIN\nVINENGNDOUT\n300/c87\nVREFILIM SHUTDOWN\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n7Detailed Description\n7.1 Overview\nTheTPS786 family oflow-dropout regulators offers lowdropout voltages, high PSRR, andlow-output noise.\n7.2 Functional Block Diagrams\nFigure 24.Functional Block Diagram —Adjustable Version\nFigure 25.Functional Block Diagram —Fixed Version\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS786\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n7.3 Feature Description\n7.3.1 Regulator Protection\nThe TPS786 PMOS-pass transistor has abuilt-in back diode that conducts reverse current when theinput\nvoltage drops below theoutput voltage (forexample, during power down). Current isconducted from theoutput\ntotheinput and isnotinternally limited. Ifextended reverse voltage operation isanticipated, external limiting\nmight beappropriate.\nTheTPS786 features internal current limiting andthermal protection. During normal operation, theTPS786 limits\noutput current toapproximately 2.8A.When current limiting engages, theoutput voltage scales back linearly until\ntheovercurrent condition ends. While current limiting isdesigned toprevent gross device failure, take care notto\nexceed thepower dissipation ratings ofthepackage. Ifthetemperature ofthedevice exceeds approximately\n165°C,thermal-protection circuitry shuts itdown. Once thedevice has cooled down tobelow approximately\n140°C,regulator operation resumes.\n7.4 Device Functional Modes\nDriving ENover 1.7Vturns ontheregulator. Driving ENbelow 0.7Vputs theregulator intoshutdown mode,\nthus reducing theoperating current to70nA,nominal.\n12 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\nVIN VOUT\n2.2 F/c109C1\nR22.2 F/c109IN\nEN\nGNDOUT\nFBTPS78601R1\n1.8□V 14.0□k /c87 30.1□k /c87\n57.9□k /c87 30.1□k /c8733□pF\n15□pF 3.6□VOUTPUT\nVOLTAGE R1 R2 C1OUTPUT□VOLTAGE\nPROGRAMMING□GUIDE\n7\n1 2\n1\n1 2(3 10 ) (R R )C(R R )/c45/c180 /c180 /c43/c61/c180\nOUT\n1 2\nREFVR 1 RV/c230 /c246/c61 /c45 /c180/c231 /c247\n/c232 /c248\n1\nOUT REF\n2RV V 1R/c230 /c246/c61 /c180 /c43 /c231 /c247\n/c232 /c248\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS786 family oflow-dropout (LDO) regulators hasbeen optimized foruseinnoise-sensitive equipment.\nThe device features extremely lowdropout voltages, high PSRR, ultralow-output noise, lowquiescent current\n(265μA,typically), andenable input toreduce supply currents toless than 1μAwhen theregulator isturned off.\n8.1.1 Programming theTPS78601 Adjustable LDO Regulator\nThe output voltage oftheTPS78601 adjustable regulator isprogrammed using anexternal resistor divider as\nshown inFigure 26.Theoutput voltage iscalculated using Equation 1:\nwhere\n•VREF=1.2246 Vtypical (theinternal reference voltage) (1)\nResistors R1and R2should bechosen forapproximately 40-μAdivider current. Lower value resistors canbe\nused forimproved noise performance, butthedevice wastes more power. Higher values should beavoided, as\nleakage current atFBincreases theoutput voltage error.\nTherecommended design procedure istochoose R2=30.1 kΩtosetthedivider current at40μA,C1=15pFfor\nstability, andthen calculate R1using Equation 2.\n(2)\nToimprove thestability oftheadjustable version, TIsuggests placing asmall compensation capacitor between\nOUT andFB.\nTheapproximate value ofthiscapacitor canbecalculated using Equation 3:\n(3)\nThesuggested value ofthiscapacitor forseveral resistor ratios isshown inFigure 26.Ifthiscapacitor isnotused\n(such asinaunity-gain configuration), then theminimum recommended output capacitor is2.2μFinstead of1\nμF.\nFigure 26.TPS78601 Adjustable LDO Regulator Programming\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS786\nVIN VOUT\n2.2 F/c109\n0.01 F /c1092.2 F/c109IN\nEN GNDOUT\nNRTPS786xx\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n8.2 Typical Application\nAtypical application circuit isshown inFigure 27.\nFigure 27.Typical Application Circuit\n8.2.1 Design Requirements\nTable 1shows thedesign parameters forthisapplication.\nTable 1.Design Parameters\nDESIGN PARAMETERS EXAMPLE VALUE\nMinimum =4VVIN(from DCDC)Maximum =5.5V\nVOUT 3V±–1%\nMinimum =1mAIOUTMaximum =1.5A\nPSRR at1K >50db\nNoise at1K <20µV/√Hz\n8.2.2 Detailed Design Procedure\nSelect TPS78630 tosatisfy theVOUTrequirements. The fixed version ofthedevice ischosen tosave board\nspace andreduce BOM cost.\nUse a2.2-uF capacitor onboth theinput andoutput tosatisfy thecapacitor requirements. Select a0.1-uF NR\ncapacitor tosatisfy thenoise requirement.\n8.2.2.1 External Capacitor Requirements\nA2.2-μForlarger ceramic input bypass capacitor, connected between INand GND and located close tothe\nTPS786, isrequired forstability andimproves transient response, noise rejection, andripple rejection. Ahigher-\nvalue input capacitor may benecessary iflarge, fast-rise-time load transients areanticipated andthedevice is\nlocated several inches from thepower source.\nLike most low-dropout regulators, theTPS786 requires anoutput capacitor connected between OUT andGND to\nstabilize theinternal control loop. The minimum recommended capacitor is1μF.Any 1-μForlarger ceramic\ncapacitor issuitable.\nThe internal voltage reference isakeysource ofnoise inanLDO regulator. The TPS786 hasanNRpinthatis\nconnected tothe voltage reference through a250-kΩinternal resistor. The 250-kΩinternal resistor, in\nconjunction with anexternal bypass capacitor connected totheNRpin,creates alowpass filter toreduce the\nvoltage reference noise and, therefore, thenoise attheregulator output. Fortheregulator tooperate properly,\nthecurrent flow outoftheNRpinmust beataminimum, because anyleakage current creates anIRdrop across\ntheinternal resistor, thus creating anoutput error. Therefore, thebypass capacitor must have minimal leakage\ncurrent. The bypass capacitor should benomore than 0.1-μFtoensure that itisfully charged during the\nquickstart time provided bytheinternal switch shown inFunctional Block Diagrams .\nForexample, theTPS78630 exhibits only 48μVRMSofoutput voltage noise using a0.1-μFceramic bypass\ncapacitor and a10-μFceramic output capacitor. The output starts upslower asthebypass capacitance\nincreases due totheRCtime constant atthebypass pinthat iscreated bytheinternal 250-kΩresistor and\nexternal capacitor.\n14 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\n01020304050607080\nf (Hz)1 10k 10M 1kRipple Rejection − (dB)IOUT= 1 mA\nIOUT= 1.5 AVIN= 4 V\nCOUT= 10 µF\nCNR= 0.01 µF\n10 100 100k 1M\n0.000.100.200.300.400.500.600.700.80\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density (µV/c214Hz)\nIOUT= 1 mA\nIOUT= 1.5 AVIN= 5.5 V\nCOUT= 2.2 µF\nCNR= 0.1 µF\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n8.2.3 Application Curves\nFigure 29.Output Spectral Noise Density vs Figure 28.Ripple Rejection vsFrequency\nFrequency\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS786\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nCIN\nR1R2IN N/C\nGNDVIN\nVOUTIN\nOUT\nOUT NR/FB\nCOUT\nGND PLANE\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply range from 2.7Vto5.5V.Theinput voltage\nrange provides adequate headroom forthedevice tohave aregulated output. This input supply iswell-regulated\nand stable. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve theoutput\nnoise performance.\n10Layout\n10.1 Layout Guidelines\nToimprove ACmeasurements likePSRR, output noise, andtransient response, TIrecommends designing the\nboard with separate ground planes forVINandVOUT,with each ground plane connected only attheground pinof\nthedevice. Inaddition, theground connection forthebypass capacitor should connect directly totheground pin\nofthedevice.\n10.2 Layout Examples\nFigure 30.Recommended Layout –Adjustable-Voltage Version\n16 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\n/c0b /c0cD IN OUT OUTP V V I/c20 /c10 /c75\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nCIN\nCNRIN N/C\nGNDVIN\nVOUTIN\nOUT\nOUT NR/FB\nCOUT\nGND PLANE\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\nLayout Examples (continued)\nFigure 31.Recommended Layout –Fixed-Voltage Version\n10.3 Regulator Mounting\nThe taboftheSOT223-6 package iselectrically connected toground. Forbest thermal performance, thetabof\nthesurface-mount version should besoldered directly toacircuit-board copper area. Increasing thecopper area\nimproves heat dissipation.\nSolder padfootprint recommendations forthedevices arepresented inApplication Report SBFA015 ,Solder Pad\nRecommendations forSurface-Mount Devices ,available from theTIwebsite atwww.ti.com .\n10.4 Power Dissipation\nKnowing thedevice power dissipation andproper sizing ofthethermal plane thatisconnected tothetaborpad\niscritical toavoiding thermal shutdown andensuring reliable operation.\nPower dissipation ofthedevice depends oninput voltage and load conditions and can becalculated using\nEquation 4:\n(4)\nPower dissipation canbeminimized andgreater efficiency canbeachieved byusing thelowest possible input\nvoltage necessary toachieve therequired output voltage regulation.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS786\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n160\n140\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard Copper Area ( ) in2DCQ\nDRB\nKTT\n/c0b /c0c A\nJA\nD125 C TRP/c54/c0e /c71 /c10/c20\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\nPower Dissipation (continued)\nOntheSON (DRB) package, theprimary conduction path forheat isthrough theexposed pad totheprinted-\ncircuit-board (PCB). Thepadcanbeconnected toground orbeleftfloating; however, itshould beattached toan\nappropriate amount ofcopper PCB area toensure thedevice does notoverheat. Onboth SOT-223 (DCQ) and\nDDPAK (KTT) packages, theprimary conduction path forheat isthrough thetabtothePCB. That tabshould be\nconnected toground. The maximum junction-to-ambient thermal resistance depends onthemaximum ambient\ntemperature, maximum device junction temperature, andpower dissipation ofthedevice andcanbecalculated\nusing Equation 5:\n(5)\nKnowing themaximum RθJA,theminimum amount ofPCB copper area needed forappropriate heatsinking can\nbeestimated using Figure 32.\nNote:θJAvalue atboard size of9in2(that is,3in×3in)isaJEDEC standard.\nFigure 32.θJAvsBoard Size\nFigure 32shows thevariation ofθJAasafunction ofground plane copper area intheboard. Itisintended only as\naguideline todemonstrate theeffects ofheat spreading intheground plane andshould notbeused toestimate\nactual thermal performance inrealapplication environments.\nNOTE\nWhen thedevice ismounted onanapplication PCB, TIstrongly recommends usingΨJT\nandΨJB,asexplained inthesection.\n10.4.1 Estimating Junction Temperature\nUsing thethermal metricsΨJTandΨJB,asshown intheThermal Information table, thejunction temperature can\nbeestimated with corresponding formulas (given inEquation 6).Forbackwards compatibility, anolderθJC,Top\nparameter islisted aswell.\nwhere\n•PDisthepower dissipation shown byEquation 5.\n•TTisthetemperature atthecenter-top oftheICpackage.\n•TBisthePCB temperature measured 1mm away from theICpackage onthePCB surface (asFigure 34shows). (6)\n18 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\n35\n30\n25\n20\n15\n10\n5\n0/c89 /c89and ( C/W)\nJT JB/c176\n0 2 4 6 8 10\nBoard Copper Area (in )25 1 3 7 9DCQ /c89JTDCQ\nDRB\nKTT\nKTT /c89JTDRB /c89JT/c89JB\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\nPower Dissipation (continued)\nNOTE\nBoth TTand TBcanbemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFormore information about measuring TTand TB,see theapplication note SBVA025 ,Using New Thermal\nMetrics ,available fordownload atwww.ti.com .\nBylooking atFigure 33,thenew thermal metrics (ΨJTandΨJB)have very little dependency onboard size. That\nis,usingΨJTorΨJBwith Equation 6isagood way toestimate TJbysimply measuring TTorTB,regardless ofthe\napplication board size.\nFigure 33.ΨJTandΨJBvsBoard Size\nForamore detailed discussion ofwhy TIdoes notrecommend usingθJC(top) todetermine thermal characteristics,\nseeapplication report Using New Thermal Metrics ,SBVA025 ,available fordownload atwww.ti.com .Forfurther\ninformation, seeapplication report ICPackage Thermal Metrics ,SPRA953 ,also available ontheTIwebsite.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS786\n(a) Example DRB (VSON) Package Measurement (b) Example DCQ (SOT-223) Package Measurement1mmT on topT\nof IC\nT on PCBB\nsurface\n(c) Example KTT (TO-263) Package Measurement1mmX\nXTTTB\n1mmT on of ICTtop(1)\nT on PCBB\nsurface(2)\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n(1) TTismeasured atthecenter ofboth theX-andY-dimensional axes.\n(2) TBismeasured below thepackage lead onthePCB surface.\nFigure 34.Measuring Points forTTandTB\n20 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\nTPS786\nwww.ti.com SLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS786.\nThis EVM, TPS78601DRBEVM Single Output LDO, canberequested attheTexas Instruments website through\ntheproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS786 devices areavailable through theproduct folders\nunder simulation models.\n11.1.2 Device Nomenclature\nTable 2.Ordering Information\nPRODUCT VOUT(1)\nTPS786 xxyyyz XXisnominal output voltage (forexample, 28=2.8V,285=2.85 V,01=Adjustable).\nYYY ispackage designator.\nZispackage quantity.\n(1) Output voltages from 1.3Vto5.0Vin100-mV increments areavailable; minimum order quantities may apply. Contact factory fordetails\nandavailability.\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Using New Thermal Metrics ,SBVA025 .\n•Semiconductor andICPackage Thermal Metrics ,SPRA953 .\n•Solder PadRecommendations forSurface-Mount Devices ,SBFA015 .\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nPowerPAD isatrademark ofTexas Instruments Inc.\nBluetooth isaregistered trademark ofBluetooth SIG, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS786\nTPS786\nSLVS389M –SEPTEMBER 2002 –REVISED SEPTEMBER 2015 www.ti.com\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n22 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS786\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Apr-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS78601DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS78601Samples\nTPS78601DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS78601Samples\nTPS78601DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78601Samples\nTPS78601DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OCISamples\nTPS78601DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OCISamples\nTPS78601KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78601Samples\nTPS78601KTTRG3 ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78601Samples\nTPS78618DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78618Samples\nTPS78618DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78618Samples\nTPS78618KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78618Samples\nTPS78618KTTRG3 ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78618Samples\nTPS78625DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78625Samples\nTPS78625DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78625Samples\nTPS78625DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78625Samples\nTPS78625KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78625Samples\nTPS78628DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78628Samples\nTPS78628KTTT ACTIVE DDPAK/\nTO-263KTT 550RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS\n78628Samples\nTPS78630DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78630Samples\nTPS78630DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78630Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Apr-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS78630KTTT ACTIVE DDPAK/\nTO-263KTT 550RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS\n78630Samples\nTPS78633DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78633Samples\nTPS78633DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78633Samples\nTPS78633DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS78633Samples\nTPS78633KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78633Samples\nTPS78633KTTRG3 ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n78633Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Apr-2023\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-Dec-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS78601DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS78601DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS78601DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS78601DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS78618DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS78625DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS78628DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS78630DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS78633DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-Dec-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS78601DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS78601DCQRG4 SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS78601DRBR SON DRB 83000 356.0 356.0 35.0\nTPS78601DRBT SON DRB 8250 210.0 185.0 35.0\nTPS78618DCQR SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS78625DCQR SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS78628DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS78630DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS78633DCQR SOT-223 DCQ 62500 346.0 346.0 29.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-Dec-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS78601DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS78618DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS78625DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS78625DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS78630DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS78633DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS78633DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.35\n0.252.4 0.052X\n1.951.65 0.05\n6X 0.651 MAX\n8X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.3)\n(2.4)\n(2.8)6X (0.65)(1.65)\n(0.2) VIA\nTYP(0.575)(0.95)8X (0.6)\n(R0.05) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.3)8X (0.6)\n(1.47)(1.06)\n(2.8)(0.63)\n6X (0.65)VSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 81% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\n\n\nwww.ti.comPACKAGE OUTLINE\nC7.26\n6.86\n5.08\n5X 0.51\n0.411.27\nTYP\n3.052.95\n1.8 MAX0.100.02\n0.320.240.25\nGAGE PLANEA\n6.66.4\nNOTE 3B3.6\n3.4\nNOTE 3\n1.14\n0.91 0-8\nTYP(1.6)SOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.0.1 CAB0.1 CAB1\n56PIN 1\nINDEX AREA\nSEATING PLANE0.08SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n5X (2.05)5X (0.65)0.2 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND(6)\n(2.05)(3.2)4X (1.27)\n(R0.05) TYP(1.35)\n(0.775) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMM\nPKG1\n56\nMETAL SOLDER MASK\nOPENING\nEXPOSED METALSOLDER MASKOPENING METAL UNDER\nSOLDER MASK\nEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(6)\n(1.27) TYP\n(R0.05) TYP\n5X (2.05)5X (0.65)(0.755)\n4X (1.31)\n4X (0.92)(0.56) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON  0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n56\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS78633DCQ

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.7V to 5.5V
  - Output Voltage (VOUT): Adjustable from 1.225V to 5.5V (specific to TPS78633)
  
- **Current Ratings:**
  - Maximum Output Current (IOUT): 1.5A

- **Power Consumption:**
  - Quiescent Current: 265 µA (typical)
  - Shutdown Current: < 1 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - Available in SOT-223 (DCQ) and DDPAK/TO-263 (KTT)

- **Special Features:**
  - Low Dropout Voltage: 340 mV at full load (1.5A)
  - High Power Supply Rejection Ratio (PSRR): 49 dB at 10 kHz
  - Ultralow Output Noise: 48 µVRMS (with a 0.1 µF bypass capacitor)
  - Fast Start-Up Time: 50 µs
  - Enable pin for device shutdown
  - Stable with a 1 µF ceramic capacitor on the output

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 2, according to JEDEC J-STD-020E

#### Description:
The TPS78633DCQ is a low-dropout (LDO) linear voltage regulator designed for applications requiring high power supply rejection, low noise, and fast response times. It is part of the TPS786 family, which utilizes a proprietary BiCMOS fabrication process to achieve low dropout voltages and excellent transient response characteristics. The device is stable with small ceramic capacitors, making it suitable for compact designs.

#### Typical Applications:
- **RF Applications:** Ideal for voltage-controlled oscillators (VCOs), receivers, and analog-to-digital converters (ADCs) where noise sensitivity is critical.
- **Audio Equipment:** Provides clean power for audio circuits, minimizing noise interference.
- **Wireless Communication:** Used in Bluetooth and wireless LAN devices to ensure stable operation.
- **Portable Electronics:** Suitable for handheld devices, PDAs, and other battery-operated equipment due to its low quiescent current and efficient power management.

This summary encapsulates the essential specifications and applications of the TPS78633DCQ, making it a valuable component for designers looking for reliable voltage regulation in noise-sensitive environments.