
bin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007070  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08007200  08007200  00017200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a0  080073a0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080073a0  080073a0  000173a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073a8  080073a8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073a8  080073a8  000173a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073ac  080073ac  000173ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080073b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          0000054c  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005d8  200005d8  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018007  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003563  00000000  00000000  000380c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe8  00000000  00000000  0003b628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e70  00000000  00000000  0003c610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e93  00000000  00000000  0003d480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014e75  00000000  00000000  00061313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdb03  00000000  00000000  00076188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00143c8b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049a4  00000000  00000000  00143ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071e8 	.word	0x080071e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	080071e8 	.word	0x080071e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96e 	b.w	8000da0 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468c      	mov	ip, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 8083 	bne.w	8000bf2 <__udivmoddi4+0x116>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d947      	bls.n	8000b82 <__udivmoddi4+0xa6>
 8000af2:	fab2 f282 	clz	r2, r2
 8000af6:	b142      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	f1c2 0020 	rsb	r0, r2, #32
 8000afc:	fa24 f000 	lsr.w	r0, r4, r0
 8000b00:	4091      	lsls	r1, r2
 8000b02:	4097      	lsls	r7, r2
 8000b04:	ea40 0c01 	orr.w	ip, r0, r1
 8000b08:	4094      	lsls	r4, r2
 8000b0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b0e:	0c23      	lsrs	r3, r4, #16
 8000b10:	fbbc f6f8 	udiv	r6, ip, r8
 8000b14:	fa1f fe87 	uxth.w	lr, r7
 8000b18:	fb08 c116 	mls	r1, r8, r6, ip
 8000b1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b20:	fb06 f10e 	mul.w	r1, r6, lr
 8000b24:	4299      	cmp	r1, r3
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x60>
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b2e:	f080 8119 	bcs.w	8000d64 <__udivmoddi4+0x288>
 8000b32:	4299      	cmp	r1, r3
 8000b34:	f240 8116 	bls.w	8000d64 <__udivmoddi4+0x288>
 8000b38:	3e02      	subs	r6, #2
 8000b3a:	443b      	add	r3, r7
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3310 	mls	r3, r8, r0, r3
 8000b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b50:	45a6      	cmp	lr, r4
 8000b52:	d909      	bls.n	8000b68 <__udivmoddi4+0x8c>
 8000b54:	193c      	adds	r4, r7, r4
 8000b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b5a:	f080 8105 	bcs.w	8000d68 <__udivmoddi4+0x28c>
 8000b5e:	45a6      	cmp	lr, r4
 8000b60:	f240 8102 	bls.w	8000d68 <__udivmoddi4+0x28c>
 8000b64:	3802      	subs	r0, #2
 8000b66:	443c      	add	r4, r7
 8000b68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6c:	eba4 040e 	sub.w	r4, r4, lr
 8000b70:	2600      	movs	r6, #0
 8000b72:	b11d      	cbz	r5, 8000b7c <__udivmoddi4+0xa0>
 8000b74:	40d4      	lsrs	r4, r2
 8000b76:	2300      	movs	r3, #0
 8000b78:	e9c5 4300 	strd	r4, r3, [r5]
 8000b7c:	4631      	mov	r1, r6
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	b902      	cbnz	r2, 8000b86 <__udivmoddi4+0xaa>
 8000b84:	deff      	udf	#255	; 0xff
 8000b86:	fab2 f282 	clz	r2, r2
 8000b8a:	2a00      	cmp	r2, #0
 8000b8c:	d150      	bne.n	8000c30 <__udivmoddi4+0x154>
 8000b8e:	1bcb      	subs	r3, r1, r7
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	fa1f f887 	uxth.w	r8, r7
 8000b98:	2601      	movs	r6, #1
 8000b9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ba4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bac:	428b      	cmp	r3, r1
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0xe4>
 8000bb0:	1879      	adds	r1, r7, r1
 8000bb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0xe2>
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	f200 80e9 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	1ac9      	subs	r1, r1, r3
 8000bc2:	b2a3      	uxth	r3, r4
 8000bc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bc8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bcc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bd0:	fb08 f800 	mul.w	r8, r8, r0
 8000bd4:	45a0      	cmp	r8, r4
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x10c>
 8000bd8:	193c      	adds	r4, r7, r4
 8000bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x10a>
 8000be0:	45a0      	cmp	r8, r4
 8000be2:	f200 80d9 	bhi.w	8000d98 <__udivmoddi4+0x2bc>
 8000be6:	4618      	mov	r0, r3
 8000be8:	eba4 0408 	sub.w	r4, r4, r8
 8000bec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf0:	e7bf      	b.n	8000b72 <__udivmoddi4+0x96>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x12e>
 8000bf6:	2d00      	cmp	r5, #0
 8000bf8:	f000 80b1 	beq.w	8000d5e <__udivmoddi4+0x282>
 8000bfc:	2600      	movs	r6, #0
 8000bfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000c02:	4630      	mov	r0, r6
 8000c04:	4631      	mov	r1, r6
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	fab3 f683 	clz	r6, r3
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d14a      	bne.n	8000ca8 <__udivmoddi4+0x1cc>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0x140>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 80b8 	bhi.w	8000d8c <__udivmoddi4+0x2b0>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	468c      	mov	ip, r1
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0a8      	beq.n	8000b7c <__udivmoddi4+0xa0>
 8000c2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c2e:	e7a5      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000c30:	f1c2 0320 	rsb	r3, r2, #32
 8000c34:	fa20 f603 	lsr.w	r6, r0, r3
 8000c38:	4097      	lsls	r7, r2
 8000c3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c42:	40d9      	lsrs	r1, r3
 8000c44:	4330      	orrs	r0, r6
 8000c46:	0c03      	lsrs	r3, r0, #16
 8000c48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c4c:	fa1f f887 	uxth.w	r8, r7
 8000c50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c58:	fb06 f108 	mul.w	r1, r6, r8
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x19c>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c6a:	f080 808d 	bcs.w	8000d88 <__udivmoddi4+0x2ac>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 808a 	bls.w	8000d88 <__udivmoddi4+0x2ac>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b281      	uxth	r1, r0
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c88:	fb00 f308 	mul.w	r3, r0, r8
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x1c4>
 8000c90:	1879      	adds	r1, r7, r1
 8000c92:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c96:	d273      	bcs.n	8000d80 <__udivmoddi4+0x2a4>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d971      	bls.n	8000d80 <__udivmoddi4+0x2a4>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	4439      	add	r1, r7
 8000ca0:	1acb      	subs	r3, r1, r3
 8000ca2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ca6:	e778      	b.n	8000b9a <__udivmoddi4+0xbe>
 8000ca8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cac:	fa03 f406 	lsl.w	r4, r3, r6
 8000cb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cb4:	431c      	orrs	r4, r3
 8000cb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cba:	fa01 f306 	lsl.w	r3, r1, r6
 8000cbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cc6:	431f      	orrs	r7, r3
 8000cc8:	0c3b      	lsrs	r3, r7, #16
 8000cca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cce:	fa1f f884 	uxth.w	r8, r4
 8000cd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cda:	fb09 fa08 	mul.w	sl, r9, r8
 8000cde:	458a      	cmp	sl, r1
 8000ce0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ce4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x220>
 8000cea:	1861      	adds	r1, r4, r1
 8000cec:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cf0:	d248      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf2:	458a      	cmp	sl, r1
 8000cf4:	d946      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cfa:	4421      	add	r1, r4
 8000cfc:	eba1 010a 	sub.w	r1, r1, sl
 8000d00:	b2bf      	uxth	r7, r7
 8000d02:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d06:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d0a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d0e:	fb00 f808 	mul.w	r8, r0, r8
 8000d12:	45b8      	cmp	r8, r7
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x24a>
 8000d16:	19e7      	adds	r7, r4, r7
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d22e      	bcs.n	8000d7c <__udivmoddi4+0x2a0>
 8000d1e:	45b8      	cmp	r8, r7
 8000d20:	d92c      	bls.n	8000d7c <__udivmoddi4+0x2a0>
 8000d22:	3802      	subs	r0, #2
 8000d24:	4427      	add	r7, r4
 8000d26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d2a:	eba7 0708 	sub.w	r7, r7, r8
 8000d2e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d32:	454f      	cmp	r7, r9
 8000d34:	46c6      	mov	lr, r8
 8000d36:	4649      	mov	r1, r9
 8000d38:	d31a      	bcc.n	8000d70 <__udivmoddi4+0x294>
 8000d3a:	d017      	beq.n	8000d6c <__udivmoddi4+0x290>
 8000d3c:	b15d      	cbz	r5, 8000d56 <__udivmoddi4+0x27a>
 8000d3e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d42:	eb67 0701 	sbc.w	r7, r7, r1
 8000d46:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d4a:	40f2      	lsrs	r2, r6
 8000d4c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d50:	40f7      	lsrs	r7, r6
 8000d52:	e9c5 2700 	strd	r2, r7, [r5]
 8000d56:	2600      	movs	r6, #0
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e70b      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e9      	b.n	8000b3c <__udivmoddi4+0x60>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6fd      	b.n	8000b68 <__udivmoddi4+0x8c>
 8000d6c:	4543      	cmp	r3, r8
 8000d6e:	d2e5      	bcs.n	8000d3c <__udivmoddi4+0x260>
 8000d70:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d74:	eb69 0104 	sbc.w	r1, r9, r4
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7df      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	e7d2      	b.n	8000d26 <__udivmoddi4+0x24a>
 8000d80:	4660      	mov	r0, ip
 8000d82:	e78d      	b.n	8000ca0 <__udivmoddi4+0x1c4>
 8000d84:	4681      	mov	r9, r0
 8000d86:	e7b9      	b.n	8000cfc <__udivmoddi4+0x220>
 8000d88:	4666      	mov	r6, ip
 8000d8a:	e775      	b.n	8000c78 <__udivmoddi4+0x19c>
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	e74a      	b.n	8000c26 <__udivmoddi4+0x14a>
 8000d90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d94:	4439      	add	r1, r7
 8000d96:	e713      	b.n	8000bc0 <__udivmoddi4+0xe4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	443c      	add	r4, r7
 8000d9c:	e724      	b.n	8000be8 <__udivmoddi4+0x10c>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_idiv0>:
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <En>:
		delay_us(2000);
		HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
	}
}
void En (uint8_t en)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	if(en == 1)
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d109      	bne.n	8000dc8 <En+0x24>
	{
		delay_us(2000);
 8000db4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000db8:	f004 fb86 	bl	80054c8 <delay_us>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2110      	movs	r1, #16
 8000dc0:	4809      	ldr	r0, [pc, #36]	; (8000de8 <En+0x44>)
 8000dc2:	f001 ffaf 	bl	8002d24 <HAL_GPIO_WritePin>
	else if(en == 0)
	{
		delay_us(2000);
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
	}
}
 8000dc6:	e00b      	b.n	8000de0 <En+0x3c>
	else if(en == 0)
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d108      	bne.n	8000de0 <En+0x3c>
		delay_us(2000);
 8000dce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dd2:	f004 fb79 	bl	80054c8 <delay_us>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2110      	movs	r1, #16
 8000dda:	4803      	ldr	r0, [pc, #12]	; (8000de8 <En+0x44>)
 8000ddc:	f001 ffa2 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40020000 	.word	0x40020000

08000dec <HAL_TIM_OC_DelayElapsedCallback>:
    tim_count=__HAL_TIM_GET_COUNTER(&Sevor_motor_tim);
    __HAL_TIM_SET_COMPARE(&Sevor_motor_tim,Secor_motor_Channle,tim_count+g_srd.step_delay/2);  /* 设置定时器比较值 */
    HAL_TIM_OC_Start_IT(&Sevor_motor_tim,TIM_CHANNEL_1);                                 /* 使能定时器通道 */
}
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
//	uint16_t VAL = 0;
	__IO uint32_t tim_count = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	613b      	str	r3, [r7, #16]
	__IO uint32_t tmp = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60fb      	str	r3, [r7, #12]
	uint16_t new_step_delay = 0; /* 保存新（下）一个延时周期 */
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	82fb      	strh	r3, [r7, #22]
	__IO static uint16_t last_accel_delay = 0; /* 加速过程中最后一次延时（脉冲周期） */
	__IO static uint32_t step_count = 0; /* 总移动步数计数器*/
	__IO static int32_t rest = 0; /* 记录new_step_delay中的余数，提高下一步计算的精度 */
	__IO static uint8_t i = 0; /* 定时器使用翻转模式，需要进入两次中断才输出一个完整脉冲 */
	if(htim->Instance == TIM2)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e08:	f040 8126 	bne.w	8001058 <HAL_TIM_OC_DelayElapsedCallback+0x26c>
//			pulse -- ;
//			if(pulse == 0) HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
//		}
//		VAL = __HAL_TIM_GET_COMPARE(&htim2,TIM_CHANNEL_1);
//		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,(VAL+Sevor_ccr)%0xFFFF); //修改比较值
		tim_count = __HAL_TIM_GET_COUNTER(&Sevor_motor_tim);
 8000e0c:	4b94      	ldr	r3, [pc, #592]	; (8001060 <HAL_TIM_OC_DelayElapsedCallback+0x274>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e12:	613b      	str	r3, [r7, #16]
		tmp = tim_count + g_srd.step_delay / 2; /* 整个C值里边是需要翻转两次的所以需要除以2 */
 8000e14:	4b93      	ldr	r3, [pc, #588]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	0fda      	lsrs	r2, r3, #31
 8000e1a:	4413      	add	r3, r2
 8000e1c:	105b      	asrs	r3, r3, #1
 8000e1e:	461a      	mov	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4413      	add	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&Sevor_motor_tim, Secor_motor_Channle, tmp);
 8000e26:	4b8e      	ldr	r3, [pc, #568]	; (8001060 <HAL_TIM_OC_DelayElapsedCallback+0x274>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	635a      	str	r2, [r3, #52]	; 0x34

		i++; /* 定时器中断次数计数值 */
 8000e2e:	4b8e      	ldr	r3, [pc, #568]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	3301      	adds	r3, #1
 8000e36:	b2da      	uxtb	r2, r3
 8000e38:	4b8b      	ldr	r3, [pc, #556]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e3a:	701a      	strb	r2, [r3, #0]
		if (i == 2) /* 2次，说明已经输出一个完整脉冲 */
 8000e3c:	4b8a      	ldr	r3, [pc, #552]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	f040 8108 	bne.w	8001058 <HAL_TIM_OC_DelayElapsedCallback+0x26c>
		{
			i = 0; /* 清零定时器中断次数计数值 */
 8000e48:	4b87      	ldr	r3, [pc, #540]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
			switch (g_srd.run_state) /* 加减速曲线阶段 */
 8000e4e:	4b85      	ldr	r3, [pc, #532]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	2b03      	cmp	r3, #3
 8000e56:	f200 80fc 	bhi.w	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>
 8000e5a:	a201      	add	r2, pc, #4	; (adr r2, 8000e60 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8000e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e60:	08000e71 	.word	0x08000e71
 8000e64:	08000e93 	.word	0x08000e93
 8000e68:	08000fb5 	.word	0x08000fb5
 8000e6c:	08000f59 	.word	0x08000f59
			{
			case STOP:
				step_count = 0; /* 清零步数计数器 */
 8000e70:	4b7e      	ldr	r3, [pc, #504]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
				rest = 0; /* 清零余值 */
 8000e76:	4b7e      	ldr	r3, [pc, #504]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
				/* 关闭通道*/
				HAL_TIM_OC_Stop_IT(&Sevor_motor_tim, Secor_motor_Channle);
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4878      	ldr	r0, [pc, #480]	; (8001060 <HAL_TIM_OC_DelayElapsedCallback+0x274>)
 8000e80:	f002 fbf6 	bl	8003670 <HAL_TIM_OC_Stop_IT>
				En(EN_OFF);
 8000e84:	2001      	movs	r0, #1
 8000e86:	f7ff ff8d 	bl	8000da4 <En>
				g_motion_sta = 0; /* 电机为停止状态  */
 8000e8a:	4b7a      	ldr	r3, [pc, #488]	; (8001074 <HAL_TIM_OC_DelayElapsedCallback+0x288>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
				break;
 8000e90:	e0df      	b.n	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>

			case ACCEL:
				g_add_pulse_count++; /* 只用于记录相对位置转动了多少度 */
 8000e92:	4b79      	ldr	r3, [pc, #484]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	3301      	adds	r3, #1
 8000e98:	4a77      	ldr	r2, [pc, #476]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000e9a:	6013      	str	r3, [r2, #0]
				step_count++; /* 步数加1*/
 8000e9c:	4b73      	ldr	r3, [pc, #460]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	4a72      	ldr	r2, [pc, #456]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000ea4:	6013      	str	r3, [r2, #0]
				if (g_srd.dir == CW) {
 8000ea6:	4b6f      	ldr	r3, [pc, #444]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ea8:	785b      	ldrb	r3, [r3, #1]
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d105      	bne.n	8000ebc <HAL_TIM_OC_DelayElapsedCallback+0xd0>
					g_step_position++; /* 绝对位置加1  记录绝对位置转动多少度*/
 8000eb0:	4b72      	ldr	r3, [pc, #456]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	4a71      	ldr	r2, [pc, #452]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000eb8:	6013      	str	r3, [r2, #0]
 8000eba:	e004      	b.n	8000ec6 <HAL_TIM_OC_DelayElapsedCallback+0xda>
				} else {
					g_step_position--; /* 绝对位置减1*/
 8000ebc:	4b6f      	ldr	r3, [pc, #444]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	4a6e      	ldr	r2, [pc, #440]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000ec4:	6013      	str	r3, [r2, #0]
				}
				g_srd.accel_count++; /* 加速计数值加1*/
 8000ec6:	4b67      	ldr	r3, [pc, #412]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ec8:	695b      	ldr	r3, [r3, #20]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	4a65      	ldr	r2, [pc, #404]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ece:	6153      	str	r3, [r2, #20]
				new_step_delay = g_srd.step_delay
 8000ed0:	4b64      	ldr	r3, [pc, #400]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
						- (((2 * g_srd.step_delay) + rest)
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	4b63      	ldr	r3, [pc, #396]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	0059      	lsls	r1, r3, #1
 8000edc:	4b64      	ldr	r3, [pc, #400]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4419      	add	r1, r3
								/ (4 * g_srd.accel_count + 1));/* 计算新(下)一步脉冲周期(时间间隔) */
 8000ee2:	4b60      	ldr	r3, [pc, #384]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	3301      	adds	r3, #1
 8000eea:	fb91 f3f3 	sdiv	r3, r1, r3
						- (((2 * g_srd.step_delay) + rest)
 8000eee:	b29b      	uxth	r3, r3
				new_step_delay = g_srd.step_delay
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	82fb      	strh	r3, [r7, #22]
				rest = ((2 * g_srd.step_delay) + rest)
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	005a      	lsls	r2, r3, #1
 8000efa:	4b5d      	ldr	r3, [pc, #372]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
						% (4 * g_srd.accel_count + 1); /* 计算余数，下次计算补上余数，减少误差 */
 8000f00:	4a58      	ldr	r2, [pc, #352]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f02:	6952      	ldr	r2, [r2, #20]
 8000f04:	0092      	lsls	r2, r2, #2
 8000f06:	3201      	adds	r2, #1
 8000f08:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f0c:	fb02 f201 	mul.w	r2, r2, r1
 8000f10:	1a9b      	subs	r3, r3, r2
				rest = ((2 * g_srd.step_delay) + rest)
 8000f12:	4a57      	ldr	r2, [pc, #348]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000f14:	6013      	str	r3, [r2, #0]
				if (step_count >= g_srd.decel_start) /* 检查是否到了需要减速的步数 */
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f18:	689a      	ldr	r2, [r3, #8]
 8000f1a:	4b54      	ldr	r3, [pc, #336]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d807      	bhi.n	8000f32 <HAL_TIM_OC_DelayElapsedCallback+0x146>
				{
					g_srd.accel_count = g_srd.decel_val; /* 加速计数值为减速阶段计数值的初始值 */
 8000f22:	4b50      	ldr	r3, [pc, #320]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	4a4f      	ldr	r2, [pc, #316]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f28:	6153      	str	r3, [r2, #20]
					g_srd.run_state = DECEL; /* 下个脉冲进入减速阶段 */
 8000f2a:	4b4e      	ldr	r3, [pc, #312]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	701a      	strb	r2, [r3, #0]
					last_accel_delay = new_step_delay; /* 保存加速过程中最后一次延时（脉冲周期）*/
					new_step_delay = g_srd.min_delay; /* 使用min_delay（对应最大速度speed）*/
					rest = 0; /* 清零余值 */
					g_srd.run_state = RUN; /* 设置为匀速运行状态 */
				}
				break;
 8000f30:	e08a      	b.n	8001048 <HAL_TIM_OC_DelayElapsedCallback+0x25c>
				} else if (new_step_delay <= g_srd.min_delay) /* 检查是否到达期望的最大速度 计数值越小速度越快，当你的速度和最大速度相等或更快就进入匀速*/
 8000f32:	8afa      	ldrh	r2, [r7, #22]
 8000f34:	4b4b      	ldr	r3, [pc, #300]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	f300 8085 	bgt.w	8001048 <HAL_TIM_OC_DelayElapsedCallback+0x25c>
					last_accel_delay = new_step_delay; /* 保存加速过程中最后一次延时（脉冲周期）*/
 8000f3e:	4a50      	ldr	r2, [pc, #320]	; (8001080 <HAL_TIM_OC_DelayElapsedCallback+0x294>)
 8000f40:	8afb      	ldrh	r3, [r7, #22]
 8000f42:	8013      	strh	r3, [r2, #0]
					new_step_delay = g_srd.min_delay; /* 使用min_delay（对应最大速度speed）*/
 8000f44:	4b47      	ldr	r3, [pc, #284]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	82fb      	strh	r3, [r7, #22]
					rest = 0; /* 清零余值 */
 8000f4a:	4b49      	ldr	r3, [pc, #292]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
					g_srd.run_state = RUN; /* 设置为匀速运行状态 */
 8000f50:	4b44      	ldr	r3, [pc, #272]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f52:	2203      	movs	r2, #3
 8000f54:	701a      	strb	r2, [r3, #0]
				break;
 8000f56:	e077      	b.n	8001048 <HAL_TIM_OC_DelayElapsedCallback+0x25c>

			case RUN:
				g_add_pulse_count++;
 8000f58:	4b47      	ldr	r3, [pc, #284]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	4a46      	ldr	r2, [pc, #280]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000f60:	6013      	str	r3, [r2, #0]
				step_count++; /* 步数加1 */
 8000f62:	4b42      	ldr	r3, [pc, #264]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	4a40      	ldr	r2, [pc, #256]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f6a:	6013      	str	r3, [r2, #0]
				if (g_srd.dir == CW) {
 8000f6c:	4b3d      	ldr	r3, [pc, #244]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f6e:	785b      	ldrb	r3, [r3, #1]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d105      	bne.n	8000f82 <HAL_TIM_OC_DelayElapsedCallback+0x196>
					g_step_position++; /* 绝对位置加1 */
 8000f76:	4b41      	ldr	r3, [pc, #260]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	4a3f      	ldr	r2, [pc, #252]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f7e:	6013      	str	r3, [r2, #0]
 8000f80:	e004      	b.n	8000f8c <HAL_TIM_OC_DelayElapsedCallback+0x1a0>
				} else {
					g_step_position--; /* 绝对位置减1*/
 8000f82:	4b3e      	ldr	r3, [pc, #248]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	4a3c      	ldr	r2, [pc, #240]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f8a:	6013      	str	r3, [r2, #0]
				}
				new_step_delay = g_srd.min_delay; /* 使用min_delay（对应最大速度speed）*/
 8000f8c:	4b35      	ldr	r3, [pc, #212]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	82fb      	strh	r3, [r7, #22]
				if (step_count >= g_srd.decel_start) /* 需要开始减速 */
 8000f92:	4b34      	ldr	r3, [pc, #208]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f94:	689a      	ldr	r2, [r3, #8]
 8000f96:	4b35      	ldr	r3, [pc, #212]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d856      	bhi.n	800104c <HAL_TIM_OC_DelayElapsedCallback+0x260>
				{
					g_srd.accel_count = g_srd.decel_val; /* 减速步数做为加速计数值 */
 8000f9e:	4b31      	ldr	r3, [pc, #196]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	4a30      	ldr	r2, [pc, #192]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fa4:	6153      	str	r3, [r2, #20]
					new_step_delay = last_accel_delay; /* 加阶段最后的延时做为减速阶段的起始延时(脉冲周期) */
 8000fa6:	4b36      	ldr	r3, [pc, #216]	; (8001080 <HAL_TIM_OC_DelayElapsedCallback+0x294>)
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	82fb      	strh	r3, [r7, #22]
					g_srd.run_state = DECEL; /* 状态改变为减速 */
 8000fac:	4b2d      	ldr	r3, [pc, #180]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fae:	2202      	movs	r2, #2
 8000fb0:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000fb2:	e04b      	b.n	800104c <HAL_TIM_OC_DelayElapsedCallback+0x260>

			case DECEL:
				step_count++; /* 步数加1 */
 8000fb4:	4b2d      	ldr	r3, [pc, #180]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a2c      	ldr	r2, [pc, #176]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000fbc:	6013      	str	r3, [r2, #0]
				g_add_pulse_count++;
 8000fbe:	4b2e      	ldr	r3, [pc, #184]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	4a2c      	ldr	r2, [pc, #176]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000fc6:	6013      	str	r3, [r2, #0]
				if (g_srd.dir == CW) {
 8000fc8:	4b26      	ldr	r3, [pc, #152]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fca:	785b      	ldrb	r3, [r3, #1]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d105      	bne.n	8000fde <HAL_TIM_OC_DelayElapsedCallback+0x1f2>
					g_step_position++; /* 绝对位置加1 */
 8000fd2:	4b2a      	ldr	r3, [pc, #168]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4a28      	ldr	r2, [pc, #160]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	e004      	b.n	8000fe8 <HAL_TIM_OC_DelayElapsedCallback+0x1fc>
				} else {
					g_step_position--; /* 绝对位置减1 */
 8000fde:	4b27      	ldr	r3, [pc, #156]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	4a25      	ldr	r2, [pc, #148]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fe6:	6013      	str	r3, [r2, #0]
				}
				g_srd.accel_count++;
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	4a1d      	ldr	r2, [pc, #116]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ff0:	6153      	str	r3, [r2, #20]
				new_step_delay = g_srd.step_delay
 8000ff2:	4b1c      	ldr	r3, [pc, #112]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
						- (((2 * g_srd.step_delay) + rest)
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	0059      	lsls	r1, r3, #1
 8000ffe:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4419      	add	r1, r3
								/ (4 * g_srd.accel_count + 1)); /* 计算新(下)一步脉冲周期(时间间隔) */
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	3301      	adds	r3, #1
 800100c:	fb91 f3f3 	sdiv	r3, r1, r3
						- (((2 * g_srd.step_delay) + rest)
 8001010:	b29b      	uxth	r3, r3
				new_step_delay = g_srd.step_delay
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	82fb      	strh	r3, [r7, #22]
				rest = ((2 * g_srd.step_delay) + rest)
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	005a      	lsls	r2, r3, #1
 800101c:	4b14      	ldr	r3, [pc, #80]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4413      	add	r3, r2
						% (4 * g_srd.accel_count + 1); /* 计算余数，下次计算补上余数，减少误差 */
 8001022:	4a10      	ldr	r2, [pc, #64]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001024:	6952      	ldr	r2, [r2, #20]
 8001026:	0092      	lsls	r2, r2, #2
 8001028:	3201      	adds	r2, #1
 800102a:	fb93 f1f2 	sdiv	r1, r3, r2
 800102e:	fb02 f201 	mul.w	r2, r2, r1
 8001032:	1a9b      	subs	r3, r3, r2
				rest = ((2 * g_srd.step_delay) + rest)
 8001034:	4a0e      	ldr	r2, [pc, #56]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8001036:	6013      	str	r3, [r2, #0]

				/* 检查是否为最后一步 */
				if (g_srd.accel_count >= 0) /* 判断减速步数是否从负值加到0是的话 减速完成 */
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	2b00      	cmp	r3, #0
 800103e:	db07      	blt.n	8001050 <HAL_TIM_OC_DelayElapsedCallback+0x264>
				{
					g_srd.run_state = STOP;
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001046:	e003      	b.n	8001050 <HAL_TIM_OC_DelayElapsedCallback+0x264>
				break;
 8001048:	bf00      	nop
 800104a:	e002      	b.n	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>
				break;
 800104c:	bf00      	nop
 800104e:	e000      	b.n	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>
				break;
 8001050:	bf00      	nop
			}
			g_srd.step_delay = new_step_delay; /* 为下个(新的)延时(脉冲周期)赋值 */
 8001052:	8afb      	ldrh	r3, [r7, #22]
 8001054:	4a03      	ldr	r2, [pc, #12]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001056:	6053      	str	r3, [r2, #4]
		}
	}
}
 8001058:	bf00      	nop
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200001dc 	.word	0x200001dc
 8001064:	20000000 	.word	0x20000000
 8001068:	200000b4 	.word	0x200000b4
 800106c:	200000b8 	.word	0x200000b8
 8001070:	200000bc 	.word	0x200000bc
 8001074:	200000ac 	.word	0x200000ac
 8001078:	200000b0 	.word	0x200000b0
 800107c:	200000a8 	.word	0x200000a8
 8001080:	200000c0 	.word	0x200000c0

08001084 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08c      	sub	sp, #48	; 0x30
 8001088:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108a:	f107 031c 	add.w	r3, r7, #28
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
 800109e:	4b9c      	ldr	r3, [pc, #624]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a9b      	ldr	r2, [pc, #620]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010a4:	f043 0310 	orr.w	r3, r3, #16
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b99      	ldr	r3, [pc, #612]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0310 	and.w	r3, r3, #16
 80010b2:	61bb      	str	r3, [r7, #24]
 80010b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	4b95      	ldr	r3, [pc, #596]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a94      	ldr	r2, [pc, #592]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b92      	ldr	r3, [pc, #584]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	4b8e      	ldr	r3, [pc, #568]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a8d      	ldr	r2, [pc, #564]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b8b      	ldr	r3, [pc, #556]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	4b87      	ldr	r3, [pc, #540]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a86      	ldr	r2, [pc, #536]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b84      	ldr	r3, [pc, #528]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	4b80      	ldr	r3, [pc, #512]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a7f      	ldr	r2, [pc, #508]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b7d      	ldr	r3, [pc, #500]	; (8001310 <MX_GPIO_Init+0x28c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	4b79      	ldr	r3, [pc, #484]	; (8001310 <MX_GPIO_Init+0x28c>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	4a78      	ldr	r2, [pc, #480]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001130:	f043 0308 	orr.w	r3, r3, #8
 8001134:	6313      	str	r3, [r2, #48]	; 0x30
 8001136:	4b76      	ldr	r3, [pc, #472]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|DIR1_Pin|DIR2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	21d0      	movs	r1, #208	; 0xd0
 8001146:	4873      	ldr	r0, [pc, #460]	; (8001314 <MX_GPIO_Init+0x290>)
 8001148:	f001 fdec 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2110      	movs	r1, #16
 8001150:	4871      	ldr	r0, [pc, #452]	; (8001318 <MX_GPIO_Init+0x294>)
 8001152:	f001 fde7 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	2101      	movs	r1, #1
 800115a:	4870      	ldr	r0, [pc, #448]	; (800131c <MX_GPIO_Init+0x298>)
 800115c:	f001 fde2 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR3_GPIO_Port, DIR3_Pin, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	2180      	movs	r1, #128	; 0x80
 8001164:	486e      	ldr	r0, [pc, #440]	; (8001320 <MX_GPIO_Init+0x29c>)
 8001166:	f001 fddd 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001170:	486a      	ldr	r0, [pc, #424]	; (800131c <MX_GPIO_Init+0x298>)
 8001172:	f001 fdd7 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN1_Pin|IN2_Pin|EN_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800117c:	4869      	ldr	r0, [pc, #420]	; (8001324 <MX_GPIO_Init+0x2a0>)
 800117e:	f001 fdd1 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KEY_GPIO_Port, KEY_Pin, GPIO_PIN_SET);
 8001182:	2201      	movs	r2, #1
 8001184:	2140      	movs	r1, #64	; 0x40
 8001186:	4867      	ldr	r0, [pc, #412]	; (8001324 <MX_GPIO_Init+0x2a0>)
 8001188:	f001 fdcc 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Sensor1_Pin|Sensor2_Pin|Sensor3_Pin;
 800118c:	231c      	movs	r3, #28
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001190:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001194:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001196:	2302      	movs	r3, #2
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	4619      	mov	r1, r3
 80011a0:	485f      	ldr	r0, [pc, #380]	; (8001320 <MX_GPIO_Init+0x29c>)
 80011a2:	f001 fc0b 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = EN1_Pin|DIR1_Pin|DIR2_Pin;
 80011a6:	23d0      	movs	r3, #208	; 0xd0
 80011a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b2:	2302      	movs	r3, #2
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	4619      	mov	r1, r3
 80011bc:	4855      	ldr	r0, [pc, #340]	; (8001314 <MX_GPIO_Init+0x290>)
 80011be:	f001 fbfd 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN2_Pin;
 80011c2:	2310      	movs	r3, #16
 80011c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c6:	2301      	movs	r3, #1
 80011c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ce:	2302      	movs	r3, #2
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN2_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 031c 	add.w	r3, r7, #28
 80011d6:	4619      	mov	r1, r3
 80011d8:	484f      	ldr	r0, [pc, #316]	; (8001318 <MX_GPIO_Init+0x294>)
 80011da:	f001 fbef 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = EN3_Pin|LED_Pin;
 80011de:	f248 0301 	movw	r3, #32769	; 0x8001
 80011e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ec:	2302      	movs	r3, #2
 80011ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	4619      	mov	r1, r3
 80011f6:	4849      	ldr	r0, [pc, #292]	; (800131c <MX_GPIO_Init+0x298>)
 80011f8:	f001 fbe0 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR3_Pin;
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001208:	2302      	movs	r3, #2
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DIR3_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	4619      	mov	r1, r3
 8001212:	4843      	ldr	r0, [pc, #268]	; (8001320 <MX_GPIO_Init+0x29c>)
 8001214:	f001 fbd2 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8001218:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001226:	2302      	movs	r3, #2
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4619      	mov	r1, r3
 8001230:	483c      	ldr	r0, [pc, #240]	; (8001324 <MX_GPIO_Init+0x2a0>)
 8001232:	f001 fbc3 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_Pin;
 8001236:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800123a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 031c 	add.w	r3, r7, #28
 800124c:	4619      	mov	r1, r3
 800124e:	4835      	ldr	r0, [pc, #212]	; (8001324 <MX_GPIO_Init+0x2a0>)
 8001250:	f001 fbb4 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8001254:	2340      	movs	r3, #64	; 0x40
 8001256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001258:	2301      	movs	r3, #1
 800125a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001260:	2300      	movs	r3, #0
 8001262:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001264:	f107 031c 	add.w	r3, r7, #28
 8001268:	4619      	mov	r1, r3
 800126a:	482e      	ldr	r0, [pc, #184]	; (8001324 <MX_GPIO_Init+0x2a0>)
 800126c:	f001 fba6 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Sensor4_Pin;
 8001270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001274:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800127a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800127c:	2302      	movs	r3, #2
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor4_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	4619      	mov	r1, r3
 8001286:	4825      	ldr	r0, [pc, #148]	; (800131c <MX_GPIO_Init+0x298>)
 8001288:	f001 fb98 	bl	80029bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800128c:	2303      	movs	r3, #3
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001290:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001294:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001296:	2302      	movs	r3, #2
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	481f      	ldr	r0, [pc, #124]	; (8001320 <MX_GPIO_Init+0x29c>)
 80012a2:	f001 fb8b 	bl	80029bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	2006      	movs	r0, #6
 80012ac:	f001 fabd 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012b0:	2006      	movs	r0, #6
 80012b2:	f001 fad6 	bl	8002862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2100      	movs	r1, #0
 80012ba:	2007      	movs	r0, #7
 80012bc:	f001 fab5 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80012c0:	2007      	movs	r0, #7
 80012c2:	f001 face 	bl	8002862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2102      	movs	r1, #2
 80012ca:	2008      	movs	r0, #8
 80012cc:	f001 faad 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80012d0:	2008      	movs	r0, #8
 80012d2:	f001 fac6 	bl	8002862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2102      	movs	r1, #2
 80012da:	2009      	movs	r0, #9
 80012dc:	f001 faa5 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80012e0:	2009      	movs	r0, #9
 80012e2:	f001 fabe 	bl	8002862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2102      	movs	r1, #2
 80012ea:	200a      	movs	r0, #10
 80012ec:	f001 fa9d 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012f0:	200a      	movs	r0, #10
 80012f2:	f001 fab6 	bl	8002862 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2102      	movs	r1, #2
 80012fa:	2017      	movs	r0, #23
 80012fc:	f001 fa95 	bl	800282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001300:	2017      	movs	r0, #23
 8001302:	f001 faae 	bl	8002862 <HAL_NVIC_EnableIRQ>

}
 8001306:	bf00      	nop
 8001308:	3730      	adds	r7, #48	; 0x30
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40023800 	.word	0x40023800
 8001314:	40020000 	.word	0x40020000
 8001318:	40020800 	.word	0x40020800
 800131c:	40020400 	.word	0x40020400
 8001320:	40021000 	.word	0x40021000
 8001324:	40020c00 	.word	0x40020c00

08001328 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {// 外部中断回调函数
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]
//	    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);
//	} else {
//	    Red[0] = 0;  // 未检测到满载，清除标志
//	}
//
	if (GPIO_Pin == GPIO_PIN_3) {
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	2b08      	cmp	r3, #8
 8001336:	d11a      	bne.n	800136e <HAL_GPIO_EXTI_Callback+0x46>
	    // 检查初始信号
	    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_RESET) {
 8001338:	2108      	movs	r1, #8
 800133a:	4835      	ldr	r0, [pc, #212]	; (8001410 <HAL_GPIO_EXTI_Callback+0xe8>)
 800133c:	f001 fcda 	bl	8002cf4 <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10f      	bne.n	8001366 <HAL_GPIO_EXTI_Callback+0x3e>
	        // 延迟 2 秒（可根据需要调整时间）
	        delay_us(2000000);
 8001346:	4833      	ldr	r0, [pc, #204]	; (8001414 <HAL_GPIO_EXTI_Callback+0xec>)
 8001348:	f004 f8be 	bl	80054c8 <delay_us>

	        // 再次确认红外信号
	        if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_RESET) {
 800134c:	2108      	movs	r1, #8
 800134e:	4830      	ldr	r0, [pc, #192]	; (8001410 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001350:	f001 fcd0 	bl	8002cf4 <HAL_GPIO_ReadPin>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d105      	bne.n	8001366 <HAL_GPIO_EXTI_Callback+0x3e>
	            Red[1] = 1;               // 设置满载标志
 800135a:	4b2f      	ldr	r3, [pc, #188]	; (8001418 <HAL_GPIO_EXTI_Callback+0xf0>)
 800135c:	2201      	movs	r2, #1
 800135e:	805a      	strh	r2, [r3, #2]
	            Infrared(1);              // 红外状态有效处理
 8001360:	2001      	movs	r0, #1
 8001362:	f004 f9c1 	bl	80056e8 <Infrared>
	        }
	    }
	    // 清除中断标志位
	    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8001366:	4b2d      	ldr	r3, [pc, #180]	; (800141c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001368:	2208      	movs	r2, #8
 800136a:	615a      	str	r2, [r3, #20]
 800136c:	e002      	b.n	8001374 <HAL_GPIO_EXTI_Callback+0x4c>
	} else {
	    Red[1] = 0;  // 未检测到满载，清除标志
 800136e:	4b2a      	ldr	r3, [pc, #168]	; (8001418 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001370:	2200      	movs	r2, #0
 8001372:	805a      	strh	r2, [r3, #2]
//	} else {
//	    Red[3] = 0;  // 未检测到满载，清除标志
//	}

    // 传送带掉落检测
    if (GPIO_Pin == GPIO_PIN_1) {  // 检测到一级光栅信号
 8001374:	88fb      	ldrh	r3, [r7, #6]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d11b      	bne.n	80013b2 <HAL_GPIO_EXTI_Callback+0x8a>
        // 获取当前时间
        uint32_t current_time = HAL_GetTick();
 800137a:	f001 f94b 	bl	8002614 <HAL_GetTick>
 800137e:	60f8      	str	r0, [r7, #12]

        // 检查是否超过了去抖动延时时间
        if ((current_time - last_debounce_time) >= debounce_delay) {
 8001380:	4b27      	ldr	r3, [pc, #156]	; (8001420 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	220a      	movs	r2, #10
 800138a:	4293      	cmp	r3, r2
 800138c:	d311      	bcc.n	80013b2 <HAL_GPIO_EXTI_Callback+0x8a>
            // 记录当前时间
            last_debounce_time = current_time;
 800138e:	4a24      	ldr	r2, [pc, #144]	; (8001420 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	6013      	str	r3, [r2, #0]

            // 再次检测引脚状态
            if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_1) == GPIO_PIN_RESET) {
 8001394:	2102      	movs	r1, #2
 8001396:	481e      	ldr	r0, [pc, #120]	; (8001410 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001398:	f001 fcac 	bl	8002cf4 <HAL_GPIO_ReadPin>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d107      	bne.n	80013b2 <HAL_GPIO_EXTI_Callback+0x8a>
                // 执行相应的动作
            	dj1_stop();
 80013a2:	f004 f977 	bl	8005694 <dj1_stop>
            	motor1_forward_flag = 0;
 80013a6:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <HAL_GPIO_EXTI_Callback+0xfc>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
                // 清除中断标志
                __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_1);
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <HAL_GPIO_EXTI_Callback+0xf4>)
 80013ae:	2202      	movs	r2, #2
 80013b0:	615a      	str	r2, [r3, #20]
            }
        }
    }

    if (GPIO_Pin == GPIO_PIN_0) {  // 检测到二级光栅信号
 80013b2:	88fb      	ldrh	r3, [r7, #6]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d126      	bne.n	8001406 <HAL_GPIO_EXTI_Callback+0xde>
        // 获取当前时间
        uint32_t current_time = HAL_GetTick();
 80013b8:	f001 f92c 	bl	8002614 <HAL_GetTick>
 80013bc:	60b8      	str	r0, [r7, #8]

        // 检查是否超过了去抖动延时时间
        if ((current_time - last_debounce_time) >= debounce_delay) {
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_GPIO_EXTI_Callback+0xf8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	220a      	movs	r2, #10
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d31c      	bcc.n	8001406 <HAL_GPIO_EXTI_Callback+0xde>
            // 记录当前时间
            last_debounce_time = current_time;
 80013cc:	4a14      	ldr	r2, [pc, #80]	; (8001420 <HAL_GPIO_EXTI_Callback+0xf8>)
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	6013      	str	r3, [r2, #0]

            // 再次检测引脚状态
            if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80013d2:	2101      	movs	r1, #1
 80013d4:	480e      	ldr	r0, [pc, #56]	; (8001410 <HAL_GPIO_EXTI_Callback+0xe8>)
 80013d6:	f001 fc8d 	bl	8002cf4 <HAL_GPIO_ReadPin>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d112      	bne.n	8001406 <HAL_GPIO_EXTI_Callback+0xde>
                // 执行相应的动作
            	dj2_stop();
 80013e0:	f004 f966 	bl	80056b0 <dj2_stop>
            	dj3_stop();
 80013e4:	f004 f972 	bl	80056cc <dj3_stop>
            	motor2_stop_flag = 1;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <HAL_GPIO_EXTI_Callback+0x100>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	701a      	strb	r2, [r3, #0]
            	motor2_forward_flag = 0;
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_GPIO_EXTI_Callback+0x104>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]
            	motor1_forward_flag = 0;
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_GPIO_EXTI_Callback+0xfc>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
                send_flag = 1; // 设置发送标志
 80013fa:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <HAL_GPIO_EXTI_Callback+0x108>)
 80013fc:	2201      	movs	r2, #1
 80013fe:	701a      	strb	r2, [r3, #0]
                // 清除中断标志
                __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8001400:	4b06      	ldr	r3, [pc, #24]	; (800141c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001402:	2201      	movs	r2, #1
 8001404:	615a      	str	r2, [r3, #20]
            }
        }
    }
}
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000
 8001414:	001e8480 	.word	0x001e8480
 8001418:	200000cc 	.word	0x200000cc
 800141c:	40013c00 	.word	0x40013c00
 8001420:	200000e0 	.word	0x200000e0
 8001424:	20000019 	.word	0x20000019
 8001428:	200000d6 	.word	0x200000d6
 800142c:	2000001a 	.word	0x2000001a
 8001430:	200000dc 	.word	0x200000dc

08001434 <is_valid_data>:

// 定义全局缓冲区
RingBuffer rx_buffer;

// 数据校验函数
uint8_t is_valid_data(uint8_t data) {
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
    return (data == '1' || data == '6' || data == '3' || data == '4' || data == '5' || data == '8');
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b31      	cmp	r3, #49	; 0x31
 8001442:	d00e      	beq.n	8001462 <is_valid_data+0x2e>
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	2b36      	cmp	r3, #54	; 0x36
 8001448:	d00b      	beq.n	8001462 <is_valid_data+0x2e>
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b33      	cmp	r3, #51	; 0x33
 800144e:	d008      	beq.n	8001462 <is_valid_data+0x2e>
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	2b34      	cmp	r3, #52	; 0x34
 8001454:	d005      	beq.n	8001462 <is_valid_data+0x2e>
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	2b35      	cmp	r3, #53	; 0x35
 800145a:	d002      	beq.n	8001462 <is_valid_data+0x2e>
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2b38      	cmp	r3, #56	; 0x38
 8001460:	d101      	bne.n	8001466 <is_valid_data+0x32>
 8001462:	2301      	movs	r3, #1
 8001464:	e000      	b.n	8001468 <is_valid_data+0x34>
 8001466:	2300      	movs	r3, #0
 8001468:	b2db      	uxtb	r3, r3
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
	...

08001478 <HAL_UART_RxCpltCallback>:

// USART2接收中断回调函数
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a18      	ldr	r2, [pc, #96]	; (80014e4 <HAL_UART_RxCpltCallback+0x6c>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d11a      	bne.n	80014be <HAL_UART_RxCpltCallback+0x46>
        HAL_UART_Receive_IT(&huart2, (uint8_t*)box, 1);
 8001488:	2201      	movs	r2, #1
 800148a:	4917      	ldr	r1, [pc, #92]	; (80014e8 <HAL_UART_RxCpltCallback+0x70>)
 800148c:	4815      	ldr	r0, [pc, #84]	; (80014e4 <HAL_UART_RxCpltCallback+0x6c>)
 800148e:	f003 f933 	bl	80046f8 <HAL_UART_Receive_IT>
        uint8_t received_data = box[0];  // 读取接收到的数据
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_UART_RxCpltCallback+0x70>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	73fb      	strb	r3, [r7, #15]
        // 检查数据是否合法
        if (is_valid_data(received_data)) {
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ffca 	bl	8001434 <is_valid_data>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d01a      	beq.n	80014dc <HAL_UART_RxCpltCallback+0x64>
            // 将合法数据存入缓冲区
            if (!RingBuffer_Write(&rx_buffer, received_data)) {
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	4619      	mov	r1, r3
 80014aa:	4810      	ldr	r0, [pc, #64]	; (80014ec <HAL_UART_RxCpltCallback+0x74>)
 80014ac:	f004 fb5e 	bl	8005b6c <RingBuffer_Write>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d112      	bne.n	80014dc <HAL_UART_RxCpltCallback+0x64>
                // 缓冲区已满，可以添加错误处理逻辑
                printf("Buffer is full!\n");
 80014b6:	480e      	ldr	r0, [pc, #56]	; (80014f0 <HAL_UART_RxCpltCallback+0x78>)
 80014b8:	f004 fd7e 	bl	8005fb8 <puts>
        }
    } else if (huart->Instance == TJC_UART_INS) {
        write1ByteToRingBuffer(RxBuffer[0]);
        HAL_UART_Receive_IT(&TJC_UART, RxBuffer, 1);  // 重新使能串口1接收中断
    }
}
 80014bc:	e00e      	b.n	80014dc <HAL_UART_RxCpltCallback+0x64>
    } else if (huart->Instance == TJC_UART_INS) {
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a0c      	ldr	r2, [pc, #48]	; (80014f4 <HAL_UART_RxCpltCallback+0x7c>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d109      	bne.n	80014dc <HAL_UART_RxCpltCallback+0x64>
        write1ByteToRingBuffer(RxBuffer[0]);
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <HAL_UART_RxCpltCallback+0x80>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f004 fc87 	bl	8005de0 <write1ByteToRingBuffer>
        HAL_UART_Receive_IT(&TJC_UART, RxBuffer, 1);  // 重新使能串口1接收中断
 80014d2:	2201      	movs	r2, #1
 80014d4:	4908      	ldr	r1, [pc, #32]	; (80014f8 <HAL_UART_RxCpltCallback+0x80>)
 80014d6:	4809      	ldr	r0, [pc, #36]	; (80014fc <HAL_UART_RxCpltCallback+0x84>)
 80014d8:	f003 f90e 	bl	80046f8 <HAL_UART_Receive_IT>
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000384 	.word	0x20000384
 80014e8:	200000c4 	.word	0x200000c4
 80014ec:	200000f0 	.word	0x200000f0
 80014f0:	08007200 	.word	0x08007200
 80014f4:	40011000 	.word	0x40011000
 80014f8:	200003cc 	.word	0x200003cc
 80014fc:	20000340 	.word	0x20000340

08001500 <ProcessBufferData>:

// 处理缓冲区数据
void ProcessBufferData(void) {
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
    uint8_t data;
    while (RingBuffer_Read(&rx_buffer, &data)) {  // 从缓冲区读取数据
 8001506:	e0e7      	b.n	80016d8 <ProcessBufferData+0x1d8>
        printf("Received data: %c, is_valid: %d\n", data, is_valid_data(data));  // 打印调试信息
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	461c      	mov	r4, r3
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ff90 	bl	8001434 <is_valid_data>
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	4621      	mov	r1, r4
 800151a:	4876      	ldr	r0, [pc, #472]	; (80016f4 <ProcessBufferData+0x1f4>)
 800151c:	f004 fcc6 	bl	8005eac <iprintf>
        if (is_valid_data(data)) {  // 检查数据是否合法
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff ff86 	bl	8001434 <is_valid_data>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	f000 80d3 	beq.w	80016d6 <ProcessBufferData+0x1d6>
            switch (data) {  // 根据数据执行舵机控制
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	3b31      	subs	r3, #49	; 0x31
 8001534:	2b07      	cmp	r3, #7
 8001536:	f200 80cf 	bhi.w	80016d8 <ProcessBufferData+0x1d8>
 800153a:	a201      	add	r2, pc, #4	; (adr r2, 8001540 <ProcessBufferData+0x40>)
 800153c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001540:	08001561 	.word	0x08001561
 8001544:	080016d9 	.word	0x080016d9
 8001548:	08001681 	.word	0x08001681
 800154c:	0800157f 	.word	0x0800157f
 8001550:	0800162b 	.word	0x0800162b
 8001554:	080015d5 	.word	0x080015d5
 8001558:	080016d9 	.word	0x080016d9
 800155c:	08001571 	.word	0x08001571
                case '1':
                    HAL_UART_Transmit(&huart2, (uint8_t*)tr, 1, 1000);
 8001560:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001564:	2201      	movs	r2, #1
 8001566:	4964      	ldr	r1, [pc, #400]	; (80016f8 <ProcessBufferData+0x1f8>)
 8001568:	4864      	ldr	r0, [pc, #400]	; (80016fc <ProcessBufferData+0x1fc>)
 800156a:	f002 ffee 	bl	800454a <HAL_UART_Transmit>
                    break;
 800156e:	e0b3      	b.n	80016d8 <ProcessBufferData+0x1d8>
                case '8':
                    rab[0] = box[0];
 8001570:	4b63      	ldr	r3, [pc, #396]	; (8001700 <ProcessBufferData+0x200>)
 8001572:	781a      	ldrb	r2, [r3, #0]
 8001574:	4b63      	ldr	r3, [pc, #396]	; (8001704 <ProcessBufferData+0x204>)
 8001576:	701a      	strb	r2, [r3, #0]
                    rubbish();
 8001578:	f004 fb58 	bl	8005c2c <rubbish>
                    break;
 800157c:	e0ac      	b.n	80016d8 <ProcessBufferData+0x1d8>
                case '4':
                    off();
 800157e:	f004 faa3 	bl	8005ac8 <off>
                    Servo_Control_down(9);
 8001582:	2009      	movs	r0, #9
 8001584:	f004 f988 	bl	8005898 <Servo_Control_down>
                    delay_us(20000);
 8001588:	f644 6020 	movw	r0, #20000	; 0x4e20
 800158c:	f003 ff9c 	bl	80054c8 <delay_us>
                    Servo_Control_up(3);
 8001590:	2003      	movs	r0, #3
 8001592:	f004 f949 	bl	8005828 <Servo_Control_up>
                    delay_us(500000);
 8001596:	485c      	ldr	r0, [pc, #368]	; (8001708 <ProcessBufferData+0x208>)
 8001598:	f003 ff96 	bl	80054c8 <delay_us>
                    Servo_Control_up(45);
 800159c:	202d      	movs	r0, #45	; 0x2d
 800159e:	f004 f943 	bl	8005828 <Servo_Control_up>
                    delay_us(20000);
 80015a2:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015a6:	f003 ff8f 	bl	80054c8 <delay_us>
                    Servo_Control_down(53);
 80015aa:	2035      	movs	r0, #53	; 0x35
 80015ac:	f004 f974 	bl	8005898 <Servo_Control_down>
                    delay_us(300000);
 80015b0:	4856      	ldr	r0, [pc, #344]	; (800170c <ProcessBufferData+0x20c>)
 80015b2:	f003 ff89 	bl	80054c8 <delay_us>
                    on();
 80015b6:	f004 faa7 	bl	8005b08 <on>
                	motor1_forward_flag = 1;
 80015ba:	4b55      	ldr	r3, [pc, #340]	; (8001710 <ProcessBufferData+0x210>)
 80015bc:	2201      	movs	r2, #1
 80015be:	701a      	strb	r2, [r3, #0]
                	motor2_forward_flag = 1;
 80015c0:	4b54      	ldr	r3, [pc, #336]	; (8001714 <ProcessBufferData+0x214>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 80015c6:	4b4e      	ldr	r3, [pc, #312]	; (8001700 <ProcessBufferData+0x200>)
 80015c8:	781a      	ldrb	r2, [r3, #0]
 80015ca:	4b4e      	ldr	r3, [pc, #312]	; (8001704 <ProcessBufferData+0x204>)
 80015cc:	701a      	strb	r2, [r3, #0]
                    rubbish();
 80015ce:	f004 fb2d 	bl	8005c2c <rubbish>
                    break;
 80015d2:	e081      	b.n	80016d8 <ProcessBufferData+0x1d8>
                case '6':
                    off();
 80015d4:	f004 fa78 	bl	8005ac8 <off>
                    Servo_Control_down(90);
 80015d8:	205a      	movs	r0, #90	; 0x5a
 80015da:	f004 f95d 	bl	8005898 <Servo_Control_down>
                    delay_us(20000);
 80015de:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015e2:	f003 ff71 	bl	80054c8 <delay_us>
                    Servo_Control_up(90);
 80015e6:	205a      	movs	r0, #90	; 0x5a
 80015e8:	f004 f91e 	bl	8005828 <Servo_Control_up>
                    delay_us(500000);
 80015ec:	4846      	ldr	r0, [pc, #280]	; (8001708 <ProcessBufferData+0x208>)
 80015ee:	f003 ff6b 	bl	80054c8 <delay_us>
                    Servo_Control_up(45);
 80015f2:	202d      	movs	r0, #45	; 0x2d
 80015f4:	f004 f918 	bl	8005828 <Servo_Control_up>
                    delay_us(20000);
 80015f8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015fc:	f003 ff64 	bl	80054c8 <delay_us>
                    Servo_Control_down(53);
 8001600:	2035      	movs	r0, #53	; 0x35
 8001602:	f004 f949 	bl	8005898 <Servo_Control_down>
                    delay_us(300000);
 8001606:	4841      	ldr	r0, [pc, #260]	; (800170c <ProcessBufferData+0x20c>)
 8001608:	f003 ff5e 	bl	80054c8 <delay_us>
                    on();
 800160c:	f004 fa7c 	bl	8005b08 <on>
                	motor1_forward_flag = 1;
 8001610:	4b3f      	ldr	r3, [pc, #252]	; (8001710 <ProcessBufferData+0x210>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
                	motor2_forward_flag = 1;
 8001616:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <ProcessBufferData+0x214>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 800161c:	4b38      	ldr	r3, [pc, #224]	; (8001700 <ProcessBufferData+0x200>)
 800161e:	781a      	ldrb	r2, [r3, #0]
 8001620:	4b38      	ldr	r3, [pc, #224]	; (8001704 <ProcessBufferData+0x204>)
 8001622:	701a      	strb	r2, [r3, #0]
                    rubbish();
 8001624:	f004 fb02 	bl	8005c2c <rubbish>
                    break;
 8001628:	e056      	b.n	80016d8 <ProcessBufferData+0x1d8>
                case '5':
                    off();
 800162a:	f004 fa4d 	bl	8005ac8 <off>
                    Servo_Control_down(10);
 800162e:	200a      	movs	r0, #10
 8001630:	f004 f932 	bl	8005898 <Servo_Control_down>
                    delay_us(20000);
 8001634:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001638:	f003 ff46 	bl	80054c8 <delay_us>
                    Servo_Control_up(75);
 800163c:	204b      	movs	r0, #75	; 0x4b
 800163e:	f004 f8f3 	bl	8005828 <Servo_Control_up>
                    delay_us(500000);
 8001642:	4831      	ldr	r0, [pc, #196]	; (8001708 <ProcessBufferData+0x208>)
 8001644:	f003 ff40 	bl	80054c8 <delay_us>
                    Servo_Control_up(45);
 8001648:	202d      	movs	r0, #45	; 0x2d
 800164a:	f004 f8ed 	bl	8005828 <Servo_Control_up>
                    delay_us(20000);
 800164e:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001652:	f003 ff39 	bl	80054c8 <delay_us>
                    Servo_Control_down(53);
 8001656:	2035      	movs	r0, #53	; 0x35
 8001658:	f004 f91e 	bl	8005898 <Servo_Control_down>
                    delay_us(300000);
 800165c:	482b      	ldr	r0, [pc, #172]	; (800170c <ProcessBufferData+0x20c>)
 800165e:	f003 ff33 	bl	80054c8 <delay_us>
                    on();
 8001662:	f004 fa51 	bl	8005b08 <on>
                	motor1_forward_flag = 1;
 8001666:	4b2a      	ldr	r3, [pc, #168]	; (8001710 <ProcessBufferData+0x210>)
 8001668:	2201      	movs	r2, #1
 800166a:	701a      	strb	r2, [r3, #0]
                	motor2_forward_flag = 1;
 800166c:	4b29      	ldr	r3, [pc, #164]	; (8001714 <ProcessBufferData+0x214>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 8001672:	4b23      	ldr	r3, [pc, #140]	; (8001700 <ProcessBufferData+0x200>)
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	4b23      	ldr	r3, [pc, #140]	; (8001704 <ProcessBufferData+0x204>)
 8001678:	701a      	strb	r2, [r3, #0]
                    rubbish();
 800167a:	f004 fad7 	bl	8005c2c <rubbish>
                    break;
 800167e:	e02b      	b.n	80016d8 <ProcessBufferData+0x1d8>
                case '3':
                    off();
 8001680:	f004 fa22 	bl	8005ac8 <off>
                    Servo_Control_down(115);
 8001684:	2073      	movs	r0, #115	; 0x73
 8001686:	f004 f907 	bl	8005898 <Servo_Control_down>
                    delay_us(20000);
 800168a:	f644 6020 	movw	r0, #20000	; 0x4e20
 800168e:	f003 ff1b 	bl	80054c8 <delay_us>
                    Servo_Control_up(5);
 8001692:	2005      	movs	r0, #5
 8001694:	f004 f8c8 	bl	8005828 <Servo_Control_up>
                    delay_us(500000);
 8001698:	481b      	ldr	r0, [pc, #108]	; (8001708 <ProcessBufferData+0x208>)
 800169a:	f003 ff15 	bl	80054c8 <delay_us>
                    Servo_Control_up(45);
 800169e:	202d      	movs	r0, #45	; 0x2d
 80016a0:	f004 f8c2 	bl	8005828 <Servo_Control_up>
                    delay_us(20000);
 80016a4:	f644 6020 	movw	r0, #20000	; 0x4e20
 80016a8:	f003 ff0e 	bl	80054c8 <delay_us>
                    Servo_Control_down(53);
 80016ac:	2035      	movs	r0, #53	; 0x35
 80016ae:	f004 f8f3 	bl	8005898 <Servo_Control_down>
                    delay_us(300000);
 80016b2:	4816      	ldr	r0, [pc, #88]	; (800170c <ProcessBufferData+0x20c>)
 80016b4:	f003 ff08 	bl	80054c8 <delay_us>
                    on();
 80016b8:	f004 fa26 	bl	8005b08 <on>
                	motor1_forward_flag = 1;
 80016bc:	4b14      	ldr	r3, [pc, #80]	; (8001710 <ProcessBufferData+0x210>)
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
                	motor2_forward_flag = 1;
 80016c2:	4b14      	ldr	r3, [pc, #80]	; (8001714 <ProcessBufferData+0x214>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 80016c8:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <ProcessBufferData+0x200>)
 80016ca:	781a      	ldrb	r2, [r3, #0]
 80016cc:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <ProcessBufferData+0x204>)
 80016ce:	701a      	strb	r2, [r3, #0]
                    rubbish();
 80016d0:	f004 faac 	bl	8005c2c <rubbish>
                    break;
 80016d4:	e000      	b.n	80016d8 <ProcessBufferData+0x1d8>
                default:
                    break;
            }
        }
 80016d6:	bf00      	nop
    while (RingBuffer_Read(&rx_buffer, &data)) {  // 从缓冲区读取数据
 80016d8:	1dfb      	adds	r3, r7, #7
 80016da:	4619      	mov	r1, r3
 80016dc:	480e      	ldr	r0, [pc, #56]	; (8001718 <ProcessBufferData+0x218>)
 80016de:	f004 fa74 	bl	8005bca <RingBuffer_Read>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f47f af0f 	bne.w	8001508 <ProcessBufferData+0x8>
    }
}
 80016ea:	bf00      	nop
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd90      	pop	{r4, r7, pc}
 80016f4:	08007210 	.word	0x08007210
 80016f8:	20000018 	.word	0x20000018
 80016fc:	20000384 	.word	0x20000384
 8001700:	200000c4 	.word	0x200000c4
 8001704:	200000c8 	.word	0x200000c8
 8001708:	0007a120 	.word	0x0007a120
 800170c:	000493e0 	.word	0x000493e0
 8001710:	20000019 	.word	0x20000019
 8001714:	2000001a 	.word	0x2000001a
 8001718:	200000f0 	.word	0x200000f0

0800171c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001720:	f000 ff12 	bl	8002548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001724:	f000 f8ca 	bl	80018bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001728:	f7ff fcac 	bl	8001084 <MX_GPIO_Init>
  MX_TIM3_Init();
 800172c:	f000 fb9e 	bl	8001e6c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001730:	f000 fd96 	bl	8002260 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001734:	f000 fdbe 	bl	80022b4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001738:	f000 fde6 	bl	8002308 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800173c:	f000 fa96 	bl	8001c6c <MX_TIM1_Init>
  MX_TIM9_Init();
 8001740:	f000 fbf8 	bl	8001f34 <MX_TIM9_Init>
  MX_TIM2_Init();
 8001744:	f000 fb3a 	bl	8001dbc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
    HAL_UART_Receive_IT(&huart2, (uint8_t*)box, 1);
 8001748:	2201      	movs	r2, #1
 800174a:	494a      	ldr	r1, [pc, #296]	; (8001874 <main+0x158>)
 800174c:	484a      	ldr	r0, [pc, #296]	; (8001878 <main+0x15c>)
 800174e:	f002 ffd3 	bl	80046f8 <HAL_UART_Receive_IT>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001752:	2100      	movs	r1, #0
 8001754:	4849      	ldr	r0, [pc, #292]	; (800187c <main+0x160>)
 8001756:	f002 f899 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800175a:	210c      	movs	r1, #12
 800175c:	4847      	ldr	r0, [pc, #284]	; (800187c <main+0x160>)
 800175e:	f002 f895 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001762:	2100      	movs	r1, #0
 8001764:	4846      	ldr	r0, [pc, #280]	; (8001880 <main+0x164>)
 8001766:	f002 f891 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800176a:	2104      	movs	r1, #4
 800176c:	4844      	ldr	r0, [pc, #272]	; (8001880 <main+0x164>)
 800176e:	f002 f88d 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001772:	2108      	movs	r1, #8
 8001774:	4842      	ldr	r0, [pc, #264]	; (8001880 <main+0x164>)
 8001776:	f002 f889 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800177a:	210c      	movs	r1, #12
 800177c:	4840      	ldr	r0, [pc, #256]	; (8001880 <main+0x164>)
 800177e:	f002 f885 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001782:	2100      	movs	r1, #0
 8001784:	483f      	ldr	r0, [pc, #252]	; (8001884 <main+0x168>)
 8001786:	f002 f881 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 800178a:	2104      	movs	r1, #4
 800178c:	483d      	ldr	r0, [pc, #244]	; (8001884 <main+0x168>)
 800178e:	f002 f87d 	bl	800388c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001792:	2100      	movs	r1, #0
 8001794:	483c      	ldr	r0, [pc, #240]	; (8001888 <main+0x16c>)
 8001796:	f002 f879 	bl	800388c <HAL_TIM_PWM_Start>

    initRingBuffer();  // 初始化环形缓冲区
 800179a:	f004 fb0f 	bl	8005dbc <initRingBuffer>
    HAL_UART_Receive_IT(&TJC_UART, RxBuffer, 1);  // 打开串口接收中断
 800179e:	2201      	movs	r2, #1
 80017a0:	493a      	ldr	r1, [pc, #232]	; (800188c <main+0x170>)
 80017a2:	483b      	ldr	r0, [pc, #236]	; (8001890 <main+0x174>)
 80017a4:	f002 ffa8 	bl	80046f8 <HAL_UART_Receive_IT>

    // 初始化缓冲区
    RingBuffer_Init(&rx_buffer);
 80017a8:	483a      	ldr	r0, [pc, #232]	; (8001894 <main+0x178>)
 80017aa:	f004 f9cd 	bl	8005b48 <RingBuffer_Init>
    // 启动USART2接收中断
    HAL_UART_Receive_IT(&huart2, (uint8_t*)box, 1);
 80017ae:	2201      	movs	r2, #1
 80017b0:	4930      	ldr	r1, [pc, #192]	; (8001874 <main+0x158>)
 80017b2:	4831      	ldr	r0, [pc, #196]	; (8001878 <main+0x15c>)
 80017b4:	f002 ffa0 	bl	80046f8 <HAL_UART_Receive_IT>

    //回正
    off();
 80017b8:	f004 f986 	bl	8005ac8 <off>
    Servo_Control_up(45);
 80017bc:	202d      	movs	r0, #45	; 0x2d
 80017be:	f004 f833 	bl	8005828 <Servo_Control_up>
    delay_us(20000);
 80017c2:	f644 6020 	movw	r0, #20000	; 0x4e20
 80017c6:	f003 fe7f 	bl	80054c8 <delay_us>
    Servo_Control_down(53);
 80017ca:	2035      	movs	r0, #53	; 0x35
 80017cc:	f004 f864 	bl	8005898 <Servo_Control_down>
    delay_us(1000000);
 80017d0:	4831      	ldr	r0, [pc, #196]	; (8001898 <main+0x17c>)
 80017d2:	f003 fe79 	bl	80054c8 <delay_us>
    on();
 80017d6:	f004 f997 	bl	8005b08 <on>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
            // 处理USART2缓冲区数据
            ProcessBufferData();
 80017da:	f7ff fe91 	bl	8001500 <ProcessBufferData>

            if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6) == GPIO_PIN_RESET) { // 按键处理
 80017de:	2140      	movs	r1, #64	; 0x40
 80017e0:	482e      	ldr	r0, [pc, #184]	; (800189c <main+0x180>)
 80017e2:	f001 fa87 	bl	8002cf4 <HAL_GPIO_ReadPin>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1f6      	bne.n	80017da <main+0xbe>

                if (send_flag) {
 80017ec:	4b2c      	ldr	r3, [pc, #176]	; (80018a0 <main+0x184>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <main+0xee>
                    HAL_UART_Transmit(&huart2, (uint8_t*)tr, 1, 1000);
 80017f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017fa:	2201      	movs	r2, #1
 80017fc:	4929      	ldr	r1, [pc, #164]	; (80018a4 <main+0x188>)
 80017fe:	481e      	ldr	r0, [pc, #120]	; (8001878 <main+0x15c>)
 8001800:	f002 fea3 	bl	800454a <HAL_UART_Transmit>
                    send_flag = 0;
 8001804:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <main+0x184>)
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
                }

                // 传送带控制
                if (motor1_forward_flag) {
 800180a:	4b27      	ldr	r3, [pc, #156]	; (80018a8 <main+0x18c>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <main+0xfa>
                    dj1();
 8001812:	f003 febd 	bl	8005590 <dj1>
                }

                if (motor2_forward_flag) {
 8001816:	4b25      	ldr	r3, [pc, #148]	; (80018ac <main+0x190>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <main+0x10a>
                	dj2();
 800181e:	f003 fedf 	bl	80055e0 <dj2>
                	dj3();
 8001822:	f003 ff0f 	bl	8005644 <dj3>
                }

                if (motor2_stop_flag) {
 8001826:	4b22      	ldr	r3, [pc, #136]	; (80018b0 <main+0x194>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d006      	beq.n	800183c <main+0x120>
                    dj2_stop();
 800182e:	f003 ff3f 	bl	80056b0 <dj2_stop>
                    dj3_stop();
 8001832:	f003 ff4b 	bl	80056cc <dj3_stop>
                    motor2_stop_flag = 0;
 8001836:	4b1e      	ldr	r3, [pc, #120]	; (80018b0 <main+0x194>)
 8001838:	2200      	movs	r2, #0
 800183a:	701a      	strb	r2, [r3, #0]
                }

                //满载检测
                full();
 800183c:	f003 ff82 	bl	8005744 <full>

                // 推杆压缩控制
                if (flag == 10) {
 8001840:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <main+0x198>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b0a      	cmp	r3, #10
 8001846:	d1c8      	bne.n	80017da <main+0xbe>
                    Forward();
 8001848:	f003 fe5a 	bl	8005500 <Forward>
                    delay_us(2200000);
 800184c:	481a      	ldr	r0, [pc, #104]	; (80018b8 <main+0x19c>)
 800184e:	f003 fe3b 	bl	80054c8 <delay_us>
                    Stop();
 8001852:	f003 fe85 	bl	8005560 <Stop>
                    delay_us(1000000);
 8001856:	4810      	ldr	r0, [pc, #64]	; (8001898 <main+0x17c>)
 8001858:	f003 fe36 	bl	80054c8 <delay_us>
                    Back();
 800185c:	f003 fe68 	bl	8005530 <Back>
                    delay_us(2200000);
 8001860:	4815      	ldr	r0, [pc, #84]	; (80018b8 <main+0x19c>)
 8001862:	f003 fe31 	bl	80054c8 <delay_us>
                    Stop();
 8001866:	f003 fe7b 	bl	8005560 <Stop>
                    flag = 0;
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <main+0x198>)
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
            ProcessBufferData();
 8001870:	e7b3      	b.n	80017da <main+0xbe>
 8001872:	bf00      	nop
 8001874:	200000c4 	.word	0x200000c4
 8001878:	20000384 	.word	0x20000384
 800187c:	200001dc 	.word	0x200001dc
 8001880:	20000224 	.word	0x20000224
 8001884:	2000026c 	.word	0x2000026c
 8001888:	200002b4 	.word	0x200002b4
 800188c:	200003cc 	.word	0x200003cc
 8001890:	20000340 	.word	0x20000340
 8001894:	200000f0 	.word	0x200000f0
 8001898:	000f4240 	.word	0x000f4240
 800189c:	40020c00 	.word	0x40020c00
 80018a0:	200000dc 	.word	0x200000dc
 80018a4:	20000018 	.word	0x20000018
 80018a8:	20000019 	.word	0x20000019
 80018ac:	2000001a 	.word	0x2000001a
 80018b0:	200000d6 	.word	0x200000d6
 80018b4:	200000d8 	.word	0x200000d8
 80018b8:	002191c0 	.word	0x002191c0

080018bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b094      	sub	sp, #80	; 0x50
 80018c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018c2:	f107 0320 	add.w	r3, r7, #32
 80018c6:	2230      	movs	r2, #48	; 0x30
 80018c8:	2100      	movs	r1, #0
 80018ca:	4618      	mov	r0, r3
 80018cc:	f004 fae6 	bl	8005e9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e0:	2300      	movs	r3, #0
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	4b27      	ldr	r3, [pc, #156]	; (8001984 <SystemClock_Config+0xc8>)
 80018e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e8:	4a26      	ldr	r2, [pc, #152]	; (8001984 <SystemClock_Config+0xc8>)
 80018ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ee:	6413      	str	r3, [r2, #64]	; 0x40
 80018f0:	4b24      	ldr	r3, [pc, #144]	; (8001984 <SystemClock_Config+0xc8>)
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018fc:	2300      	movs	r3, #0
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	4b21      	ldr	r3, [pc, #132]	; (8001988 <SystemClock_Config+0xcc>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a20      	ldr	r2, [pc, #128]	; (8001988 <SystemClock_Config+0xcc>)
 8001906:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800190a:	6013      	str	r3, [r2, #0]
 800190c:	4b1e      	ldr	r3, [pc, #120]	; (8001988 <SystemClock_Config+0xcc>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001918:	2301      	movs	r3, #1
 800191a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800191c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001920:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001922:	2302      	movs	r3, #2
 8001924:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001926:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800192c:	2304      	movs	r3, #4
 800192e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001930:	2348      	movs	r3, #72	; 0x48
 8001932:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001934:	2302      	movs	r3, #2
 8001936:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001938:	2304      	movs	r3, #4
 800193a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193c:	f107 0320 	add.w	r3, r7, #32
 8001940:	4618      	mov	r0, r3
 8001942:	f001 fa21 	bl	8002d88 <HAL_RCC_OscConfig>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800194c:	f000 f81e 	bl	800198c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001950:	230f      	movs	r3, #15
 8001952:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001954:	2302      	movs	r3, #2
 8001956:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800195c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001960:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001966:	f107 030c 	add.w	r3, r7, #12
 800196a:	2102      	movs	r1, #2
 800196c:	4618      	mov	r0, r3
 800196e:	f001 fc83 	bl	8003278 <HAL_RCC_ClockConfig>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001978:	f000 f808 	bl	800198c <Error_Handler>
  }
}
 800197c:	bf00      	nop
 800197e:	3750      	adds	r7, #80	; 0x50
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40023800 	.word	0x40023800
 8001988:	40007000 	.word	0x40007000

0800198c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001990:	b672      	cpsid	i
}
 8001992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8001994:	e7fe      	b.n	8001994 <Error_Handler+0x8>
	...

08001998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <HAL_MspInit+0x4c>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a6:	4a0f      	ldr	r2, [pc, #60]	; (80019e4 <HAL_MspInit+0x4c>)
 80019a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ac:	6453      	str	r3, [r2, #68]	; 0x44
 80019ae:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <HAL_MspInit+0x4c>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	603b      	str	r3, [r7, #0]
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <HAL_MspInit+0x4c>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	4a08      	ldr	r2, [pc, #32]	; (80019e4 <HAL_MspInit+0x4c>)
 80019c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c8:	6413      	str	r3, [r2, #64]	; 0x40
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_MspInit+0x4c>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800

080019e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <NMI_Handler+0x4>

080019ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f2:	e7fe      	b.n	80019f2 <HardFault_Handler+0x4>

080019f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <MemManage_Handler+0x4>

080019fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fe:	e7fe      	b.n	80019fe <BusFault_Handler+0x4>

08001a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <UsageFault_Handler+0x4>

08001a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a34:	f000 fdda 	bl	80025ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EN3_Pin);
 8001a40:	2001      	movs	r0, #1
 8001a42:	f001 f989 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STEP3_Pin);
 8001a4e:	2002      	movs	r0, #2
 8001a50:	f001 f982 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor1_Pin);
 8001a5c:	2004      	movs	r0, #4
 8001a5e:	f001 f97b 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor2_Pin);
 8001a6a:	2008      	movs	r0, #8
 8001a6c:	f001 f974 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor3_Pin);
 8001a78:	2010      	movs	r0, #16
 8001a7a:	f001 f96d 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor4_Pin);
 8001a86:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a8a:	f001 f965 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a98:	4803      	ldr	r0, [pc, #12]	; (8001aa8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001a9a:	f001 ffbf 	bl	8003a1c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8001a9e:	4803      	ldr	r0, [pc, #12]	; (8001aac <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8001aa0:	f001 ffbc 	bl	8003a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000224 	.word	0x20000224
 8001aac:	2000026c 	.word	0x2000026c

08001ab0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001ab6:	f001 ffb1 	bl	8003a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000224 	.word	0x20000224

08001ac4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <USART1_IRQHandler+0x10>)
 8001aca:	f002 fe45 	bl	8004758 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000340 	.word	0x20000340

08001ad8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <USART2_IRQHandler+0x10>)
 8001ade:	f002 fe3b 	bl	8004758 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000384 	.word	0x20000384

08001aec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <USART3_IRQHandler+0x10>)
 8001af2:	f002 fe31 	bl	8004758 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200002fc 	.word	0x200002fc

08001b00 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	e00a      	b.n	8001b28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b12:	f3af 8000 	nop.w
 8001b16:	4601      	mov	r1, r0
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	60ba      	str	r2, [r7, #8]
 8001b1e:	b2ca      	uxtb	r2, r1
 8001b20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3301      	adds	r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	dbf0      	blt.n	8001b12 <_read+0x12>
	}

return len;
 8001b30:	687b      	ldr	r3, [r7, #4]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b086      	sub	sp, #24
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	e009      	b.n	8001b60 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	1c5a      	adds	r2, r3, #1
 8001b50:	60ba      	str	r2, [r7, #8]
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	697a      	ldr	r2, [r7, #20]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	dbf1      	blt.n	8001b4c <_write+0x12>
	}
	return len;
 8001b68:	687b      	ldr	r3, [r7, #4]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <_close>:

int _close(int file)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b083      	sub	sp, #12
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
	return -1;
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b9a:	605a      	str	r2, [r3, #4]
	return 0;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <_isatty>:

int _isatty(int file)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
	return 1;
 8001bb2:	2301      	movs	r3, #1
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
	return 0;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
	...

08001bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be4:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <_sbrk+0x5c>)
 8001be6:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <_sbrk+0x60>)
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf0:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d102      	bne.n	8001bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <_sbrk+0x64>)
 8001bfa:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <_sbrk+0x68>)
 8001bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d207      	bcs.n	8001c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c0c:	f004 f91c 	bl	8005e48 <__errno>
 8001c10:	4603      	mov	r3, r0
 8001c12:	220c      	movs	r2, #12
 8001c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1a:	e009      	b.n	8001c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <_sbrk+0x64>)
 8001c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20020000 	.word	0x20020000
 8001c3c:	00000400 	.word	0x00000400
 8001c40:	200000e4 	.word	0x200000e4
 8001c44:	200005d8 	.word	0x200005d8

08001c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <SystemInit+0x20>)
 8001c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c52:	4a05      	ldr	r2, [pc, #20]	; (8001c68 <SystemInit+0x20>)
 8001c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b092      	sub	sp, #72	; 0x48
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c72:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
 8001c8c:	615a      	str	r2, [r3, #20]
 8001c8e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	2220      	movs	r2, #32
 8001c94:	2100      	movs	r1, #0
 8001c96:	4618      	mov	r0, r3
 8001c98:	f004 f900 	bl	8005e9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c9c:	4b45      	ldr	r3, [pc, #276]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001c9e:	4a46      	ldr	r2, [pc, #280]	; (8001db8 <MX_TIM1_Init+0x14c>)
 8001ca0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7200-1;
 8001ca2:	4b44      	ldr	r3, [pc, #272]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001ca4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001ca8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001caa:	4b42      	ldr	r3, [pc, #264]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001cb0:	4b40      	ldr	r3, [pc, #256]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001cb2:	22c8      	movs	r2, #200	; 0xc8
 8001cb4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb6:	4b3f      	ldr	r3, [pc, #252]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cbc:	4b3d      	ldr	r3, [pc, #244]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc2:	4b3c      	ldr	r3, [pc, #240]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cc8:	483a      	ldr	r0, [pc, #232]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001cca:	f001 fd8f 	bl	80037ec <HAL_TIM_PWM_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001cd4:	f7ff fe5a 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ce0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4833      	ldr	r0, [pc, #204]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001ce8:	f002 fb00 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001cf2:	f7ff fe4b 	bl	800198c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cf6:	2360      	movs	r3, #96	; 0x60
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d02:	2300      	movs	r3, #0
 8001d04:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d16:	2200      	movs	r2, #0
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4826      	ldr	r0, [pc, #152]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001d1c:	f001 ff86 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001d26:	f7ff fe31 	bl	800198c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2e:	2204      	movs	r2, #4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4820      	ldr	r0, [pc, #128]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001d34:	f001 ff7a 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001d3e:	f7ff fe25 	bl	800198c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d46:	2208      	movs	r2, #8
 8001d48:	4619      	mov	r1, r3
 8001d4a:	481a      	ldr	r0, [pc, #104]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001d4c:	f001 ff6e 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001d56:	f7ff fe19 	bl	800198c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d5e:	220c      	movs	r2, #12
 8001d60:	4619      	mov	r1, r3
 8001d62:	4814      	ldr	r0, [pc, #80]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001d64:	f001 ff62 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001d6e:	f7ff fe0d 	bl	800198c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d72:	2300      	movs	r3, #0
 8001d74:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d76:	2300      	movs	r3, #0
 8001d78:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d8a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	4619      	mov	r1, r3
 8001d94:	4807      	ldr	r0, [pc, #28]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001d96:	f002 fb25 	bl	80043e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001da0:	f7ff fdf4 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001da4:	4803      	ldr	r0, [pc, #12]	; (8001db4 <MX_TIM1_Init+0x148>)
 8001da6:	f000 f98d 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001daa:	bf00      	nop
 8001dac:	3748      	adds	r7, #72	; 0x48
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000224 	.word	0x20000224
 8001db8:	40010000 	.word	0x40010000

08001dbc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	; 0x28
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc2:	f107 0320 	add.w	r3, r7, #32
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dcc:	1d3b      	adds	r3, r7, #4
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
 8001dd4:	609a      	str	r2, [r3, #8]
 8001dd6:	60da      	str	r2, [r3, #12]
 8001dd8:	611a      	str	r2, [r3, #16]
 8001dda:	615a      	str	r2, [r3, #20]
 8001ddc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dde:	4b22      	ldr	r3, [pc, #136]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001de0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001de4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001de6:	4b20      	ldr	r3, [pc, #128]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001de8:	2247      	movs	r2, #71	; 0x47
 8001dea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dec:	4b1e      	ldr	r3, [pc, #120]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 180-1;
 8001df2:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001df4:	22b3      	movs	r2, #179	; 0xb3
 8001df6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df8:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfe:	4b1a      	ldr	r3, [pc, #104]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e04:	4818      	ldr	r0, [pc, #96]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001e06:	f001 fcf1 	bl	80037ec <HAL_TIM_PWM_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001e10:	f7ff fdbc 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e1c:	f107 0320 	add.w	r3, r7, #32
 8001e20:	4619      	mov	r1, r3
 8001e22:	4811      	ldr	r0, [pc, #68]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001e24:	f002 fa62 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001e2e:	f7ff fdad 	bl	800198c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e32:	2360      	movs	r3, #96	; 0x60
 8001e34:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	2200      	movs	r2, #0
 8001e46:	4619      	mov	r1, r3
 8001e48:	4807      	ldr	r0, [pc, #28]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001e4a:	f001 feef 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001e54:	f7ff fd9a 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e58:	4803      	ldr	r0, [pc, #12]	; (8001e68 <MX_TIM2_Init+0xac>)
 8001e5a:	f000 f933 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001e5e:	bf00      	nop
 8001e60:	3728      	adds	r7, #40	; 0x28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	200002b4 	.word	0x200002b4

08001e6c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	; 0x28
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e72:	f107 0320 	add.w	r3, r7, #32
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
 8001e88:	611a      	str	r2, [r3, #16]
 8001e8a:	615a      	str	r2, [r3, #20]
 8001e8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e8e:	4b27      	ldr	r3, [pc, #156]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001e90:	4a27      	ldr	r2, [pc, #156]	; (8001f30 <MX_TIM3_Init+0xc4>)
 8001e92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001e94:	4b25      	ldr	r3, [pc, #148]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001e96:	2247      	movs	r2, #71	; 0x47
 8001e98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9a:	4b24      	ldr	r3, [pc, #144]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8001ea0:	4b22      	ldr	r3, [pc, #136]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001ea2:	22c7      	movs	r2, #199	; 0xc7
 8001ea4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea6:	4b21      	ldr	r3, [pc, #132]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eac:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001eb2:	481e      	ldr	r0, [pc, #120]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001eb4:	f001 fc9a 	bl	80037ec <HAL_TIM_PWM_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001ebe:	f7ff fd65 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eca:	f107 0320 	add.w	r3, r7, #32
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4816      	ldr	r0, [pc, #88]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001ed2:	f002 fa0b 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001edc:	f7ff fd56 	bl	800198c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ee0:	2360      	movs	r3, #96	; 0x60
 8001ee2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ef0:	1d3b      	adds	r3, r7, #4
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480d      	ldr	r0, [pc, #52]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001ef8:	f001 fe98 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001f02:	f7ff fd43 	bl	800198c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f06:	1d3b      	adds	r3, r7, #4
 8001f08:	220c      	movs	r2, #12
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4807      	ldr	r0, [pc, #28]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001f0e:	f001 fe8d 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001f18:	f7ff fd38 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f1c:	4803      	ldr	r0, [pc, #12]	; (8001f2c <MX_TIM3_Init+0xc0>)
 8001f1e:	f000 f8d1 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001f22:	bf00      	nop
 8001f24:	3728      	adds	r7, #40	; 0x28
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	200001dc 	.word	0x200001dc
 8001f30:	40000400 	.word	0x40000400

08001f34 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
 8001f48:	615a      	str	r2, [r3, #20]
 8001f4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001f4c:	4b1f      	ldr	r3, [pc, #124]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f4e:	4a20      	ldr	r2, [pc, #128]	; (8001fd0 <MX_TIM9_Init+0x9c>)
 8001f50:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7200-1;
 8001f52:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f54:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001f58:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5a:	4b1c      	ldr	r3, [pc, #112]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 200-1;
 8001f60:	4b1a      	ldr	r3, [pc, #104]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f62:	22c7      	movs	r2, #199	; 0xc7
 8001f64:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f66:	4b19      	ldr	r3, [pc, #100]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6c:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001f72:	4816      	ldr	r0, [pc, #88]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f74:	f001 fc3a 	bl	80037ec <HAL_TIM_PWM_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8001f7e:	f7ff fd05 	bl	800198c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f82:	2360      	movs	r3, #96	; 0x60
 8001f84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f92:	1d3b      	adds	r3, r7, #4
 8001f94:	2200      	movs	r2, #0
 8001f96:	4619      	mov	r1, r3
 8001f98:	480c      	ldr	r0, [pc, #48]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001f9a:	f001 fe47 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8001fa4:	f7ff fcf2 	bl	800198c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fa8:	1d3b      	adds	r3, r7, #4
 8001faa:	2204      	movs	r2, #4
 8001fac:	4619      	mov	r1, r3
 8001fae:	4807      	ldr	r0, [pc, #28]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001fb0:	f001 fe3c 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8001fba:	f7ff fce7 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001fbe:	4803      	ldr	r0, [pc, #12]	; (8001fcc <MX_TIM9_Init+0x98>)
 8001fc0:	f000 f880 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001fc4:	bf00      	nop
 8001fc6:	3720      	adds	r7, #32
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	2000026c 	.word	0x2000026c
 8001fd0:	40014000 	.word	0x40014000

08001fd4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a34      	ldr	r2, [pc, #208]	; (80020b4 <HAL_TIM_PWM_MspInit+0xe0>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d11e      	bne.n	8002024 <HAL_TIM_PWM_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	4b33      	ldr	r3, [pc, #204]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fee:	4a32      	ldr	r2, [pc, #200]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ff6:	4b30      	ldr	r3, [pc, #192]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	2100      	movs	r1, #0
 8002006:	2018      	movs	r0, #24
 8002008:	f000 fc0f 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800200c:	2018      	movs	r0, #24
 800200e:	f000 fc28 	bl	8002862 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002012:	2200      	movs	r2, #0
 8002014:	2100      	movs	r1, #0
 8002016:	2019      	movs	r0, #25
 8002018:	f000 fc07 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800201c:	2019      	movs	r0, #25
 800201e:	f000 fc20 	bl	8002862 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002022:	e042      	b.n	80020aa <HAL_TIM_PWM_MspInit+0xd6>
  else if(tim_pwmHandle->Instance==TIM2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800202c:	d10e      	bne.n	800204c <HAL_TIM_PWM_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	4b21      	ldr	r3, [pc, #132]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	4a20      	ldr	r2, [pc, #128]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6413      	str	r3, [r2, #64]	; 0x40
 800203e:	4b1e      	ldr	r3, [pc, #120]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]
}
 800204a:	e02e      	b.n	80020aa <HAL_TIM_PWM_MspInit+0xd6>
  else if(tim_pwmHandle->Instance==TIM3)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a1a      	ldr	r2, [pc, #104]	; (80020bc <HAL_TIM_PWM_MspInit+0xe8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10e      	bne.n	8002074 <HAL_TIM_PWM_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	4a16      	ldr	r2, [pc, #88]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002060:	f043 0302 	orr.w	r3, r3, #2
 8002064:	6413      	str	r3, [r2, #64]	; 0x40
 8002066:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
}
 8002072:	e01a      	b.n	80020aa <HAL_TIM_PWM_MspInit+0xd6>
  else if(tim_pwmHandle->Instance==TIM9)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a11      	ldr	r2, [pc, #68]	; (80020c0 <HAL_TIM_PWM_MspInit+0xec>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d115      	bne.n	80020aa <HAL_TIM_PWM_MspInit+0xd6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	4b0d      	ldr	r3, [pc, #52]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002086:	4a0c      	ldr	r2, [pc, #48]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800208c:	6453      	str	r3, [r2, #68]	; 0x44
 800208e:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002096:	60bb      	str	r3, [r7, #8]
 8002098:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	2018      	movs	r0, #24
 80020a0:	f000 fbc3 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80020a4:	2018      	movs	r0, #24
 80020a6:	f000 fbdc 	bl	8002862 <HAL_NVIC_EnableIRQ>
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40010000 	.word	0x40010000
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40000400 	.word	0x40000400
 80020c0:	40014000 	.word	0x40014000

080020c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08c      	sub	sp, #48	; 0x30
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a57      	ldr	r2, [pc, #348]	; (8002240 <HAL_TIM_MspPostInit+0x17c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d11f      	bne.n	8002126 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	61bb      	str	r3, [r7, #24]
 80020ea:	4b56      	ldr	r3, [pc, #344]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	4a55      	ldr	r2, [pc, #340]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 80020f0:	f043 0310 	orr.w	r3, r3, #16
 80020f4:	6313      	str	r3, [r2, #48]	; 0x30
 80020f6:	4b53      	ldr	r3, [pc, #332]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	61bb      	str	r3, [r7, #24]
 8002100:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8002102:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8002106:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002110:	2300      	movs	r3, #0
 8002112:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002114:	2301      	movs	r3, #1
 8002116:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002118:	f107 031c 	add.w	r3, r7, #28
 800211c:	4619      	mov	r1, r3
 800211e:	484a      	ldr	r0, [pc, #296]	; (8002248 <HAL_TIM_MspPostInit+0x184>)
 8002120:	f000 fc4c 	bl	80029bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002124:	e088      	b.n	8002238 <HAL_TIM_MspPostInit+0x174>
  else if(timHandle->Instance==TIM2)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800212e:	d11e      	bne.n	800216e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	4b43      	ldr	r3, [pc, #268]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002138:	4a42      	ldr	r2, [pc, #264]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 800213a:	f043 0301 	orr.w	r3, r3, #1
 800213e:	6313      	str	r3, [r2, #48]	; 0x30
 8002140:	4b40      	ldr	r3, [pc, #256]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 8002142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP1_Pin;
 800214c:	2320      	movs	r3, #32
 800214e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	2302      	movs	r3, #2
 8002152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002158:	2302      	movs	r3, #2
 800215a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800215c:	2301      	movs	r3, #1
 800215e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP1_GPIO_Port, &GPIO_InitStruct);
 8002160:	f107 031c 	add.w	r3, r7, #28
 8002164:	4619      	mov	r1, r3
 8002166:	4839      	ldr	r0, [pc, #228]	; (800224c <HAL_TIM_MspPostInit+0x188>)
 8002168:	f000 fc28 	bl	80029bc <HAL_GPIO_Init>
}
 800216c:	e064      	b.n	8002238 <HAL_TIM_MspPostInit+0x174>
  else if(timHandle->Instance==TIM3)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a37      	ldr	r2, [pc, #220]	; (8002250 <HAL_TIM_MspPostInit+0x18c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d13c      	bne.n	80021f2 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002178:	2300      	movs	r3, #0
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	4b31      	ldr	r3, [pc, #196]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002180:	4a30      	ldr	r2, [pc, #192]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 8002182:	f043 0302 	orr.w	r3, r3, #2
 8002186:	6313      	str	r3, [r2, #48]	; 0x30
 8002188:	4b2e      	ldr	r3, [pc, #184]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 800219a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219c:	4a29      	ldr	r2, [pc, #164]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 800219e:	f043 0304 	orr.w	r3, r3, #4
 80021a2:	6313      	str	r3, [r2, #48]	; 0x30
 80021a4:	4b27      	ldr	r3, [pc, #156]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 80021a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP3_Pin;
 80021b0:	2302      	movs	r3, #2
 80021b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021bc:	2302      	movs	r3, #2
 80021be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021c0:	2302      	movs	r3, #2
 80021c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP3_GPIO_Port, &GPIO_InitStruct);
 80021c4:	f107 031c 	add.w	r3, r7, #28
 80021c8:	4619      	mov	r1, r3
 80021ca:	4822      	ldr	r0, [pc, #136]	; (8002254 <HAL_TIM_MspPostInit+0x190>)
 80021cc:	f000 fbf6 	bl	80029bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STEP2_Pin;
 80021d0:	2340      	movs	r3, #64	; 0x40
 80021d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d4:	2302      	movs	r3, #2
 80021d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021dc:	2302      	movs	r3, #2
 80021de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021e0:	2302      	movs	r3, #2
 80021e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 80021e4:	f107 031c 	add.w	r3, r7, #28
 80021e8:	4619      	mov	r1, r3
 80021ea:	481b      	ldr	r0, [pc, #108]	; (8002258 <HAL_TIM_MspPostInit+0x194>)
 80021ec:	f000 fbe6 	bl	80029bc <HAL_GPIO_Init>
}
 80021f0:	e022      	b.n	8002238 <HAL_TIM_MspPostInit+0x174>
  else if(timHandle->Instance==TIM9)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a19      	ldr	r2, [pc, #100]	; (800225c <HAL_TIM_MspPostInit+0x198>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d11d      	bne.n	8002238 <HAL_TIM_MspPostInit+0x174>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	4b10      	ldr	r3, [pc, #64]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 8002202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002204:	4a0f      	ldr	r2, [pc, #60]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 8002206:	f043 0310 	orr.w	r3, r3, #16
 800220a:	6313      	str	r3, [r2, #48]	; 0x30
 800220c:	4b0d      	ldr	r3, [pc, #52]	; (8002244 <HAL_TIM_MspPostInit+0x180>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	f003 0310 	and.w	r3, r3, #16
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002218:	2360      	movs	r3, #96	; 0x60
 800221a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002224:	2300      	movs	r3, #0
 8002226:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002228:	2303      	movs	r3, #3
 800222a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800222c:	f107 031c 	add.w	r3, r7, #28
 8002230:	4619      	mov	r1, r3
 8002232:	4805      	ldr	r0, [pc, #20]	; (8002248 <HAL_TIM_MspPostInit+0x184>)
 8002234:	f000 fbc2 	bl	80029bc <HAL_GPIO_Init>
}
 8002238:	bf00      	nop
 800223a:	3730      	adds	r7, #48	; 0x30
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40010000 	.word	0x40010000
 8002244:	40023800 	.word	0x40023800
 8002248:	40021000 	.word	0x40021000
 800224c:	40020000 	.word	0x40020000
 8002250:	40000400 	.word	0x40000400
 8002254:	40020400 	.word	0x40020400
 8002258:	40020800 	.word	0x40020800
 800225c:	40014000 	.word	0x40014000

08002260 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <MX_USART1_UART_Init+0x50>)
 8002268:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 800226c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002270:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002284:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 8002286:	220c      	movs	r2, #12
 8002288:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_USART1_UART_Init+0x4c>)
 8002298:	f002 f90a 	bl	80044b0 <HAL_UART_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022a2:	f7ff fb73 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000340 	.word	0x20000340
 80022b0:	40011000 	.word	0x40011000

080022b4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	; (8002304 <MX_USART2_UART_Init+0x50>)
 80022bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022d8:	4b09      	ldr	r3, [pc, #36]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022da:	220c      	movs	r2, #12
 80022dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022de:	4b08      	ldr	r3, [pc, #32]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ea:	4805      	ldr	r0, [pc, #20]	; (8002300 <MX_USART2_UART_Init+0x4c>)
 80022ec:	f002 f8e0 	bl	80044b0 <HAL_UART_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022f6:	f7ff fb49 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000384 	.word	0x20000384
 8002304:	40004400 	.word	0x40004400

08002308 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 800230e:	4a12      	ldr	r2, [pc, #72]	; (8002358 <MX_USART3_UART_Init+0x50>)
 8002310:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 8002314:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002318:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 8002328:	2200      	movs	r2, #0
 800232a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800232c:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 800232e:	220c      	movs	r2, #12
 8002330:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800233e:	4805      	ldr	r0, [pc, #20]	; (8002354 <MX_USART3_UART_Init+0x4c>)
 8002340:	f002 f8b6 	bl	80044b0 <HAL_UART_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800234a:	f7ff fb1f 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	200002fc 	.word	0x200002fc
 8002358:	40004800 	.word	0x40004800

0800235c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08e      	sub	sp, #56	; 0x38
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a58      	ldr	r2, [pc, #352]	; (80024dc <HAL_UART_MspInit+0x180>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d135      	bne.n	80023ea <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
 8002382:	4b57      	ldr	r3, [pc, #348]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	4a56      	ldr	r2, [pc, #344]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002388:	f043 0310 	orr.w	r3, r3, #16
 800238c:	6453      	str	r3, [r2, #68]	; 0x44
 800238e:	4b54      	ldr	r3, [pc, #336]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	f003 0310 	and.w	r3, r3, #16
 8002396:	623b      	str	r3, [r7, #32]
 8002398:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
 800239e:	4b50      	ldr	r3, [pc, #320]	; (80024e0 <HAL_UART_MspInit+0x184>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a4f      	ldr	r2, [pc, #316]	; (80024e0 <HAL_UART_MspInit+0x184>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b4d      	ldr	r3, [pc, #308]	; (80024e0 <HAL_UART_MspInit+0x184>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023bc:	2302      	movs	r3, #2
 80023be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c4:	2303      	movs	r3, #3
 80023c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023c8:	2307      	movs	r3, #7
 80023ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023d0:	4619      	mov	r1, r3
 80023d2:	4844      	ldr	r0, [pc, #272]	; (80024e4 <HAL_UART_MspInit+0x188>)
 80023d4:	f000 faf2 	bl	80029bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80023d8:	2200      	movs	r2, #0
 80023da:	2100      	movs	r1, #0
 80023dc:	2025      	movs	r0, #37	; 0x25
 80023de:	f000 fa24 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023e2:	2025      	movs	r0, #37	; 0x25
 80023e4:	f000 fa3d 	bl	8002862 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80023e8:	e073      	b.n	80024d2 <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART2)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a3e      	ldr	r2, [pc, #248]	; (80024e8 <HAL_UART_MspInit+0x18c>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d134      	bne.n	800245e <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023f4:	2300      	movs	r3, #0
 80023f6:	61bb      	str	r3, [r7, #24]
 80023f8:	4b39      	ldr	r3, [pc, #228]	; (80024e0 <HAL_UART_MspInit+0x184>)
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	4a38      	ldr	r2, [pc, #224]	; (80024e0 <HAL_UART_MspInit+0x184>)
 80023fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002402:	6413      	str	r3, [r2, #64]	; 0x40
 8002404:	4b36      	ldr	r3, [pc, #216]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240c:	61bb      	str	r3, [r7, #24]
 800240e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
 8002414:	4b32      	ldr	r3, [pc, #200]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	4a31      	ldr	r2, [pc, #196]	; (80024e0 <HAL_UART_MspInit+0x184>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6313      	str	r3, [r2, #48]	; 0x30
 8002420:	4b2f      	ldr	r3, [pc, #188]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800242c:	230c      	movs	r3, #12
 800242e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002438:	2303      	movs	r3, #3
 800243a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800243c:	2307      	movs	r3, #7
 800243e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002444:	4619      	mov	r1, r3
 8002446:	4827      	ldr	r0, [pc, #156]	; (80024e4 <HAL_UART_MspInit+0x188>)
 8002448:	f000 fab8 	bl	80029bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800244c:	2200      	movs	r2, #0
 800244e:	2101      	movs	r1, #1
 8002450:	2026      	movs	r0, #38	; 0x26
 8002452:	f000 f9ea 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002456:	2026      	movs	r0, #38	; 0x26
 8002458:	f000 fa03 	bl	8002862 <HAL_NVIC_EnableIRQ>
}
 800245c:	e039      	b.n	80024d2 <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART3)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a22      	ldr	r2, [pc, #136]	; (80024ec <HAL_UART_MspInit+0x190>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d134      	bne.n	80024d2 <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002468:	2300      	movs	r3, #0
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <HAL_UART_MspInit+0x184>)
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	4a1b      	ldr	r2, [pc, #108]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002472:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002476:	6413      	str	r3, [r2, #64]	; 0x40
 8002478:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_UART_MspInit+0x184>)
 800247a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002480:	613b      	str	r3, [r7, #16]
 8002482:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	4b15      	ldr	r3, [pc, #84]	; (80024e0 <HAL_UART_MspInit+0x184>)
 800248a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248c:	4a14      	ldr	r2, [pc, #80]	; (80024e0 <HAL_UART_MspInit+0x184>)
 800248e:	f043 0302 	orr.w	r3, r3, #2
 8002492:	6313      	str	r3, [r2, #48]	; 0x30
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <HAL_UART_MspInit+0x184>)
 8002496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80024a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80024a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	2302      	movs	r3, #2
 80024a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024b2:	2307      	movs	r3, #7
 80024b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ba:	4619      	mov	r1, r3
 80024bc:	480c      	ldr	r0, [pc, #48]	; (80024f0 <HAL_UART_MspInit+0x194>)
 80024be:	f000 fa7d 	bl	80029bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80024c2:	2200      	movs	r2, #0
 80024c4:	2100      	movs	r1, #0
 80024c6:	2027      	movs	r0, #39	; 0x27
 80024c8:	f000 f9af 	bl	800282a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024cc:	2027      	movs	r0, #39	; 0x27
 80024ce:	f000 f9c8 	bl	8002862 <HAL_NVIC_EnableIRQ>
}
 80024d2:	bf00      	nop
 80024d4:	3738      	adds	r7, #56	; 0x38
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40011000 	.word	0x40011000
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40020000 	.word	0x40020000
 80024e8:	40004400 	.word	0x40004400
 80024ec:	40004800 	.word	0x40004800
 80024f0:	40020400 	.word	0x40020400

080024f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800252c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024f8:	480d      	ldr	r0, [pc, #52]	; (8002530 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024fa:	490e      	ldr	r1, [pc, #56]	; (8002534 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024fc:	4a0e      	ldr	r2, [pc, #56]	; (8002538 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002500:	e002      	b.n	8002508 <LoopCopyDataInit>

08002502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002506:	3304      	adds	r3, #4

08002508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800250a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800250c:	d3f9      	bcc.n	8002502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800250e:	4a0b      	ldr	r2, [pc, #44]	; (800253c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002510:	4c0b      	ldr	r4, [pc, #44]	; (8002540 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002514:	e001      	b.n	800251a <LoopFillZerobss>

08002516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002518:	3204      	adds	r2, #4

0800251a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800251a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800251c:	d3fb      	bcc.n	8002516 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800251e:	f7ff fb93 	bl	8001c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002522:	f003 fc97 	bl	8005e54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002526:	f7ff f8f9 	bl	800171c <main>
  bx  lr    
 800252a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800252c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002534:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002538:	080073b0 	.word	0x080073b0
  ldr r2, =_sbss
 800253c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002540:	200005d8 	.word	0x200005d8

08002544 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002544:	e7fe      	b.n	8002544 <ADC_IRQHandler>
	...

08002548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800254c:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <HAL_Init+0x40>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0d      	ldr	r2, [pc, #52]	; (8002588 <HAL_Init+0x40>)
 8002552:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002556:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_Init+0x40>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0a      	ldr	r2, [pc, #40]	; (8002588 <HAL_Init+0x40>)
 800255e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002562:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002564:	4b08      	ldr	r3, [pc, #32]	; (8002588 <HAL_Init+0x40>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a07      	ldr	r2, [pc, #28]	; (8002588 <HAL_Init+0x40>)
 800256a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800256e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002570:	2003      	movs	r0, #3
 8002572:	f000 f94f 	bl	8002814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002576:	200f      	movs	r0, #15
 8002578:	f000 f808 	bl	800258c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800257c:	f7ff fa0c 	bl	8001998 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40023c00 	.word	0x40023c00

0800258c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002594:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <HAL_InitTick+0x54>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <HAL_InitTick+0x58>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	4619      	mov	r1, r3
 800259e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 f967 	bl	800287e <HAL_SYSTICK_Config>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00e      	b.n	80025d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b0f      	cmp	r3, #15
 80025be:	d80a      	bhi.n	80025d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c0:	2200      	movs	r2, #0
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	f000 f92f 	bl	800282a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025cc:	4a06      	ldr	r2, [pc, #24]	; (80025e8 <HAL_InitTick+0x5c>)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	e000      	b.n	80025d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	2000001c 	.word	0x2000001c
 80025e4:	20000024 	.word	0x20000024
 80025e8:	20000020 	.word	0x20000020

080025ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f0:	4b06      	ldr	r3, [pc, #24]	; (800260c <HAL_IncTick+0x20>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_IncTick+0x24>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4413      	add	r3, r2
 80025fc:	4a04      	ldr	r2, [pc, #16]	; (8002610 <HAL_IncTick+0x24>)
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000024 	.word	0x20000024
 8002610:	200003c8 	.word	0x200003c8

08002614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return uwTick;
 8002618:	4b03      	ldr	r3, [pc, #12]	; (8002628 <HAL_GetTick+0x14>)
 800261a:	681b      	ldr	r3, [r3, #0]
}
 800261c:	4618      	mov	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	200003c8 	.word	0x200003c8

0800262c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002634:	f7ff ffee 	bl	8002614 <HAL_GetTick>
 8002638:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002644:	d005      	beq.n	8002652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002646:	4b0a      	ldr	r3, [pc, #40]	; (8002670 <HAL_Delay+0x44>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4413      	add	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002652:	bf00      	nop
 8002654:	f7ff ffde 	bl	8002614 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	429a      	cmp	r2, r3
 8002662:	d8f7      	bhi.n	8002654 <HAL_Delay+0x28>
  {
  }
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000024 	.word	0x20000024

08002674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002690:	4013      	ands	r3, r2
 8002692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800269c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <__NVIC_SetPriorityGrouping+0x44>)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	60d3      	str	r3, [r2, #12]
}
 80026ac:	bf00      	nop
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <__NVIC_GetPriorityGrouping+0x18>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	0a1b      	lsrs	r3, r3, #8
 80026c6:	f003 0307 	and.w	r3, r3, #7
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	db0b      	blt.n	8002702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	f003 021f 	and.w	r2, r3, #31
 80026f0:	4907      	ldr	r1, [pc, #28]	; (8002710 <__NVIC_EnableIRQ+0x38>)
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2001      	movs	r0, #1
 80026fa:	fa00 f202 	lsl.w	r2, r0, r2
 80026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000e100 	.word	0xe000e100

08002714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002724:	2b00      	cmp	r3, #0
 8002726:	db0a      	blt.n	800273e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	b2da      	uxtb	r2, r3
 800272c:	490c      	ldr	r1, [pc, #48]	; (8002760 <__NVIC_SetPriority+0x4c>)
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	0112      	lsls	r2, r2, #4
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	440b      	add	r3, r1
 8002738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800273c:	e00a      	b.n	8002754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	4908      	ldr	r1, [pc, #32]	; (8002764 <__NVIC_SetPriority+0x50>)
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	3b04      	subs	r3, #4
 800274c:	0112      	lsls	r2, r2, #4
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	440b      	add	r3, r1
 8002752:	761a      	strb	r2, [r3, #24]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	; 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f1c3 0307 	rsb	r3, r3, #7
 8002782:	2b04      	cmp	r3, #4
 8002784:	bf28      	it	cs
 8002786:	2304      	movcs	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3304      	adds	r3, #4
 800278e:	2b06      	cmp	r3, #6
 8002790:	d902      	bls.n	8002798 <NVIC_EncodePriority+0x30>
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3b03      	subs	r3, #3
 8002796:	e000      	b.n	800279a <NVIC_EncodePriority+0x32>
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	f04f 32ff 	mov.w	r2, #4294967295
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	401a      	ands	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ba:	43d9      	mvns	r1, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	4313      	orrs	r3, r2
         );
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3724      	adds	r7, #36	; 0x24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027e0:	d301      	bcc.n	80027e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00f      	b.n	8002806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e6:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <SysTick_Config+0x40>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ee:	210f      	movs	r1, #15
 80027f0:	f04f 30ff 	mov.w	r0, #4294967295
 80027f4:	f7ff ff8e 	bl	8002714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <SysTick_Config+0x40>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fe:	4b04      	ldr	r3, [pc, #16]	; (8002810 <SysTick_Config+0x40>)
 8002800:	2207      	movs	r2, #7
 8002802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	e000e010 	.word	0xe000e010

08002814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ff29 	bl	8002674 <__NVIC_SetPriorityGrouping>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800283c:	f7ff ff3e 	bl	80026bc <__NVIC_GetPriorityGrouping>
 8002840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	6978      	ldr	r0, [r7, #20]
 8002848:	f7ff ff8e 	bl	8002768 <NVIC_EncodePriority>
 800284c:	4602      	mov	r2, r0
 800284e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff5d 	bl	8002714 <__NVIC_SetPriority>
}
 800285a:	bf00      	nop
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	4603      	mov	r3, r0
 800286a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800286c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff ff31 	bl	80026d8 <__NVIC_EnableIRQ>
}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ffa2 	bl	80027d0 <SysTick_Config>
 800288c:	4603      	mov	r3, r0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028a4:	f7ff feb6 	bl	8002614 <HAL_GetTick>
 80028a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d008      	beq.n	80028c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2280      	movs	r2, #128	; 0x80
 80028ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e052      	b.n	800296e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0216 	bic.w	r2, r2, #22
 80028d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d103      	bne.n	80028f8 <HAL_DMA_Abort+0x62>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d007      	beq.n	8002908 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0208 	bic.w	r2, r2, #8
 8002906:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002918:	e013      	b.n	8002942 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800291a:	f7ff fe7b 	bl	8002614 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b05      	cmp	r3, #5
 8002926:	d90c      	bls.n	8002942 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2203      	movs	r2, #3
 8002932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e015      	b.n	800296e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1e4      	bne.n	800291a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	223f      	movs	r2, #63	; 0x3f
 8002956:	409a      	lsls	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d004      	beq.n	8002994 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2280      	movs	r2, #128	; 0x80
 800298e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e00c      	b.n	80029ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2205      	movs	r2, #5
 8002998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029bc:	b480      	push	{r7}
 80029be:	b089      	sub	sp, #36	; 0x24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d2:	2300      	movs	r3, #0
 80029d4:	61fb      	str	r3, [r7, #28]
 80029d6:	e16b      	b.n	8002cb0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029d8:	2201      	movs	r2, #1
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	4013      	ands	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	f040 815a 	bne.w	8002caa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d005      	beq.n	8002a0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d130      	bne.n	8002a70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	2203      	movs	r2, #3
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4013      	ands	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a44:	2201      	movs	r2, #1
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	091b      	lsrs	r3, r3, #4
 8002a5a:	f003 0201 	and.w	r2, r3, #1
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d017      	beq.n	8002aac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	2203      	movs	r2, #3
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d123      	bne.n	8002b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	08da      	lsrs	r2, r3, #3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3208      	adds	r2, #8
 8002ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	220f      	movs	r2, #15
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	08da      	lsrs	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3208      	adds	r2, #8
 8002afa:	69b9      	ldr	r1, [r7, #24]
 8002afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	2203      	movs	r2, #3
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 0203 	and.w	r2, r3, #3
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 80b4 	beq.w	8002caa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	4b60      	ldr	r3, [pc, #384]	; (8002cc8 <HAL_GPIO_Init+0x30c>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	4a5f      	ldr	r2, [pc, #380]	; (8002cc8 <HAL_GPIO_Init+0x30c>)
 8002b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b50:	6453      	str	r3, [r2, #68]	; 0x44
 8002b52:	4b5d      	ldr	r3, [pc, #372]	; (8002cc8 <HAL_GPIO_Init+0x30c>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b5e:	4a5b      	ldr	r2, [pc, #364]	; (8002ccc <HAL_GPIO_Init+0x310>)
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	3302      	adds	r3, #2
 8002b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	220f      	movs	r2, #15
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a52      	ldr	r2, [pc, #328]	; (8002cd0 <HAL_GPIO_Init+0x314>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d02b      	beq.n	8002be2 <HAL_GPIO_Init+0x226>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a51      	ldr	r2, [pc, #324]	; (8002cd4 <HAL_GPIO_Init+0x318>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d025      	beq.n	8002bde <HAL_GPIO_Init+0x222>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a50      	ldr	r2, [pc, #320]	; (8002cd8 <HAL_GPIO_Init+0x31c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01f      	beq.n	8002bda <HAL_GPIO_Init+0x21e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4f      	ldr	r2, [pc, #316]	; (8002cdc <HAL_GPIO_Init+0x320>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d019      	beq.n	8002bd6 <HAL_GPIO_Init+0x21a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a4e      	ldr	r2, [pc, #312]	; (8002ce0 <HAL_GPIO_Init+0x324>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d013      	beq.n	8002bd2 <HAL_GPIO_Init+0x216>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a4d      	ldr	r2, [pc, #308]	; (8002ce4 <HAL_GPIO_Init+0x328>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00d      	beq.n	8002bce <HAL_GPIO_Init+0x212>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a4c      	ldr	r2, [pc, #304]	; (8002ce8 <HAL_GPIO_Init+0x32c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d007      	beq.n	8002bca <HAL_GPIO_Init+0x20e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a4b      	ldr	r2, [pc, #300]	; (8002cec <HAL_GPIO_Init+0x330>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d101      	bne.n	8002bc6 <HAL_GPIO_Init+0x20a>
 8002bc2:	2307      	movs	r3, #7
 8002bc4:	e00e      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bc6:	2308      	movs	r3, #8
 8002bc8:	e00c      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bca:	2306      	movs	r3, #6
 8002bcc:	e00a      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bce:	2305      	movs	r3, #5
 8002bd0:	e008      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bd2:	2304      	movs	r3, #4
 8002bd4:	e006      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e004      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e002      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_GPIO_Init+0x228>
 8002be2:	2300      	movs	r3, #0
 8002be4:	69fa      	ldr	r2, [r7, #28]
 8002be6:	f002 0203 	and.w	r2, r2, #3
 8002bea:	0092      	lsls	r2, r2, #2
 8002bec:	4093      	lsls	r3, r2
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bf4:	4935      	ldr	r1, [pc, #212]	; (8002ccc <HAL_GPIO_Init+0x310>)
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	089b      	lsrs	r3, r3, #2
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c02:	4b3b      	ldr	r3, [pc, #236]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c26:	4a32      	ldr	r2, [pc, #200]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c2c:	4b30      	ldr	r3, [pc, #192]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c50:	4a27      	ldr	r2, [pc, #156]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c56:	4b26      	ldr	r3, [pc, #152]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4013      	ands	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c7a:	4a1d      	ldr	r2, [pc, #116]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ca4:	4a12      	ldr	r2, [pc, #72]	; (8002cf0 <HAL_GPIO_Init+0x334>)
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	3301      	adds	r3, #1
 8002cae:	61fb      	str	r3, [r7, #28]
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	2b0f      	cmp	r3, #15
 8002cb4:	f67f ae90 	bls.w	80029d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cb8:	bf00      	nop
 8002cba:	bf00      	nop
 8002cbc:	3724      	adds	r7, #36	; 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40013800 	.word	0x40013800
 8002cd0:	40020000 	.word	0x40020000
 8002cd4:	40020400 	.word	0x40020400
 8002cd8:	40020800 	.word	0x40020800
 8002cdc:	40020c00 	.word	0x40020c00
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	40021400 	.word	0x40021400
 8002ce8:	40021800 	.word	0x40021800
 8002cec:	40021c00 	.word	0x40021c00
 8002cf0:	40013c00 	.word	0x40013c00

08002cf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	887b      	ldrh	r3, [r7, #2]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d002      	beq.n	8002d12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73fb      	strb	r3, [r7, #15]
 8002d10:	e001      	b.n	8002d16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d12:	2300      	movs	r3, #0
 8002d14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	807b      	strh	r3, [r7, #2]
 8002d30:	4613      	mov	r3, r2
 8002d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d34:	787b      	ldrb	r3, [r7, #1]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d3a:	887a      	ldrh	r2, [r7, #2]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d40:	e003      	b.n	8002d4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d42:	887b      	ldrh	r3, [r7, #2]
 8002d44:	041a      	lsls	r2, r3, #16
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	619a      	str	r2, [r3, #24]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
	...

08002d58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d62:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d64:	695a      	ldr	r2, [r3, #20]
 8002d66:	88fb      	ldrh	r3, [r7, #6]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d006      	beq.n	8002d7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d6e:	4a05      	ldr	r2, [pc, #20]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d74:	88fb      	ldrh	r3, [r7, #6]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fe fad6 	bl	8001328 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40013c00 	.word	0x40013c00

08002d88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e264      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d075      	beq.n	8002e92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002da6:	4ba3      	ldr	r3, [pc, #652]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 030c 	and.w	r3, r3, #12
 8002dae:	2b04      	cmp	r3, #4
 8002db0:	d00c      	beq.n	8002dcc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002db2:	4ba0      	ldr	r3, [pc, #640]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002dba:	2b08      	cmp	r3, #8
 8002dbc:	d112      	bne.n	8002de4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dbe:	4b9d      	ldr	r3, [pc, #628]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dca:	d10b      	bne.n	8002de4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dcc:	4b99      	ldr	r3, [pc, #612]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d05b      	beq.n	8002e90 <HAL_RCC_OscConfig+0x108>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d157      	bne.n	8002e90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e23f      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dec:	d106      	bne.n	8002dfc <HAL_RCC_OscConfig+0x74>
 8002dee:	4b91      	ldr	r3, [pc, #580]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a90      	ldr	r2, [pc, #576]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002df4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e01d      	b.n	8002e38 <HAL_RCC_OscConfig+0xb0>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e04:	d10c      	bne.n	8002e20 <HAL_RCC_OscConfig+0x98>
 8002e06:	4b8b      	ldr	r3, [pc, #556]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a8a      	ldr	r2, [pc, #552]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e10:	6013      	str	r3, [r2, #0]
 8002e12:	4b88      	ldr	r3, [pc, #544]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a87      	ldr	r2, [pc, #540]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	e00b      	b.n	8002e38 <HAL_RCC_OscConfig+0xb0>
 8002e20:	4b84      	ldr	r3, [pc, #528]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a83      	ldr	r2, [pc, #524]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	4b81      	ldr	r3, [pc, #516]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a80      	ldr	r2, [pc, #512]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d013      	beq.n	8002e68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e40:	f7ff fbe8 	bl	8002614 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e48:	f7ff fbe4 	bl	8002614 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b64      	cmp	r3, #100	; 0x64
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e204      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5a:	4b76      	ldr	r3, [pc, #472]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0xc0>
 8002e66:	e014      	b.n	8002e92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e68:	f7ff fbd4 	bl	8002614 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e70:	f7ff fbd0 	bl	8002614 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	; 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e1f0      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e82:	4b6c      	ldr	r3, [pc, #432]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0xe8>
 8002e8e:	e000      	b.n	8002e92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d063      	beq.n	8002f66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e9e:	4b65      	ldr	r3, [pc, #404]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 030c 	and.w	r3, r3, #12
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00b      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eaa:	4b62      	ldr	r3, [pc, #392]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002eb2:	2b08      	cmp	r3, #8
 8002eb4:	d11c      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eb6:	4b5f      	ldr	r3, [pc, #380]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d116      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ec2:	4b5c      	ldr	r3, [pc, #368]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_RCC_OscConfig+0x152>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d001      	beq.n	8002eda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e1c4      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eda:	4b56      	ldr	r3, [pc, #344]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	4952      	ldr	r1, [pc, #328]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eee:	e03a      	b.n	8002f66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d020      	beq.n	8002f3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ef8:	4b4f      	ldr	r3, [pc, #316]	; (8003038 <HAL_RCC_OscConfig+0x2b0>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efe:	f7ff fb89 	bl	8002614 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f06:	f7ff fb85 	bl	8002614 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e1a5      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f18:	4b46      	ldr	r3, [pc, #280]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f0      	beq.n	8002f06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f24:	4b43      	ldr	r3, [pc, #268]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	691b      	ldr	r3, [r3, #16]
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	4940      	ldr	r1, [pc, #256]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	600b      	str	r3, [r1, #0]
 8002f38:	e015      	b.n	8002f66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f3a:	4b3f      	ldr	r3, [pc, #252]	; (8003038 <HAL_RCC_OscConfig+0x2b0>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f40:	f7ff fb68 	bl	8002614 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f48:	f7ff fb64 	bl	8002614 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e184      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f5a:	4b36      	ldr	r3, [pc, #216]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f0      	bne.n	8002f48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d030      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d016      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f7a:	4b30      	ldr	r3, [pc, #192]	; (800303c <HAL_RCC_OscConfig+0x2b4>)
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f80:	f7ff fb48 	bl	8002614 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f88:	f7ff fb44 	bl	8002614 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e164      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f9a:	4b26      	ldr	r3, [pc, #152]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002f9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d0f0      	beq.n	8002f88 <HAL_RCC_OscConfig+0x200>
 8002fa6:	e015      	b.n	8002fd4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fa8:	4b24      	ldr	r3, [pc, #144]	; (800303c <HAL_RCC_OscConfig+0x2b4>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fae:	f7ff fb31 	bl	8002614 <HAL_GetTick>
 8002fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fb4:	e008      	b.n	8002fc8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fb6:	f7ff fb2d 	bl	8002614 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e14d      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fc8:	4b1a      	ldr	r3, [pc, #104]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002fca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1f0      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 80a0 	beq.w	8003122 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fe6:	4b13      	ldr	r3, [pc, #76]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10f      	bne.n	8003012 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60bb      	str	r3, [r7, #8]
 8002ff6:	4b0f      	ldr	r3, [pc, #60]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	4a0e      	ldr	r2, [pc, #56]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8002ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003000:	6413      	str	r3, [r2, #64]	; 0x40
 8003002:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <HAL_RCC_OscConfig+0x2ac>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800300e:	2301      	movs	r3, #1
 8003010:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003012:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <HAL_RCC_OscConfig+0x2b8>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301a:	2b00      	cmp	r3, #0
 800301c:	d121      	bne.n	8003062 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800301e:	4b08      	ldr	r3, [pc, #32]	; (8003040 <HAL_RCC_OscConfig+0x2b8>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a07      	ldr	r2, [pc, #28]	; (8003040 <HAL_RCC_OscConfig+0x2b8>)
 8003024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003028:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800302a:	f7ff faf3 	bl	8002614 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003030:	e011      	b.n	8003056 <HAL_RCC_OscConfig+0x2ce>
 8003032:	bf00      	nop
 8003034:	40023800 	.word	0x40023800
 8003038:	42470000 	.word	0x42470000
 800303c:	42470e80 	.word	0x42470e80
 8003040:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003044:	f7ff fae6 	bl	8002614 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e106      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003056:	4b85      	ldr	r3, [pc, #532]	; (800326c <HAL_RCC_OscConfig+0x4e4>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305e:	2b00      	cmp	r3, #0
 8003060:	d0f0      	beq.n	8003044 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d106      	bne.n	8003078 <HAL_RCC_OscConfig+0x2f0>
 800306a:	4b81      	ldr	r3, [pc, #516]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 800306c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306e:	4a80      	ldr	r2, [pc, #512]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003070:	f043 0301 	orr.w	r3, r3, #1
 8003074:	6713      	str	r3, [r2, #112]	; 0x70
 8003076:	e01c      	b.n	80030b2 <HAL_RCC_OscConfig+0x32a>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	2b05      	cmp	r3, #5
 800307e:	d10c      	bne.n	800309a <HAL_RCC_OscConfig+0x312>
 8003080:	4b7b      	ldr	r3, [pc, #492]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003084:	4a7a      	ldr	r2, [pc, #488]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003086:	f043 0304 	orr.w	r3, r3, #4
 800308a:	6713      	str	r3, [r2, #112]	; 0x70
 800308c:	4b78      	ldr	r3, [pc, #480]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 800308e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003090:	4a77      	ldr	r2, [pc, #476]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	6713      	str	r3, [r2, #112]	; 0x70
 8003098:	e00b      	b.n	80030b2 <HAL_RCC_OscConfig+0x32a>
 800309a:	4b75      	ldr	r3, [pc, #468]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 800309c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800309e:	4a74      	ldr	r2, [pc, #464]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 80030a0:	f023 0301 	bic.w	r3, r3, #1
 80030a4:	6713      	str	r3, [r2, #112]	; 0x70
 80030a6:	4b72      	ldr	r3, [pc, #456]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 80030a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030aa:	4a71      	ldr	r2, [pc, #452]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 80030ac:	f023 0304 	bic.w	r3, r3, #4
 80030b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d015      	beq.n	80030e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ba:	f7ff faab 	bl	8002614 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030c0:	e00a      	b.n	80030d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030c2:	f7ff faa7 	bl	8002614 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e0c5      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d8:	4b65      	ldr	r3, [pc, #404]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 80030da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0ee      	beq.n	80030c2 <HAL_RCC_OscConfig+0x33a>
 80030e4:	e014      	b.n	8003110 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e6:	f7ff fa95 	bl	8002614 <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ec:	e00a      	b.n	8003104 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ee:	f7ff fa91 	bl	8002614 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e0af      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003104:	4b5a      	ldr	r3, [pc, #360]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1ee      	bne.n	80030ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003110:	7dfb      	ldrb	r3, [r7, #23]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d105      	bne.n	8003122 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003116:	4b56      	ldr	r3, [pc, #344]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	4a55      	ldr	r2, [pc, #340]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 800311c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003120:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 809b 	beq.w	8003262 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800312c:	4b50      	ldr	r3, [pc, #320]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 030c 	and.w	r3, r3, #12
 8003134:	2b08      	cmp	r3, #8
 8003136:	d05c      	beq.n	80031f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	2b02      	cmp	r3, #2
 800313e:	d141      	bne.n	80031c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003140:	4b4c      	ldr	r3, [pc, #304]	; (8003274 <HAL_RCC_OscConfig+0x4ec>)
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003146:	f7ff fa65 	bl	8002614 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800314e:	f7ff fa61 	bl	8002614 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e081      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003160:	4b43      	ldr	r3, [pc, #268]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f0      	bne.n	800314e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69da      	ldr	r2, [r3, #28]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317a:	019b      	lsls	r3, r3, #6
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003182:	085b      	lsrs	r3, r3, #1
 8003184:	3b01      	subs	r3, #1
 8003186:	041b      	lsls	r3, r3, #16
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318e:	061b      	lsls	r3, r3, #24
 8003190:	4937      	ldr	r1, [pc, #220]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003192:	4313      	orrs	r3, r2
 8003194:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003196:	4b37      	ldr	r3, [pc, #220]	; (8003274 <HAL_RCC_OscConfig+0x4ec>)
 8003198:	2201      	movs	r2, #1
 800319a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319c:	f7ff fa3a 	bl	8002614 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031a4:	f7ff fa36 	bl	8002614 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e056      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031b6:	4b2e      	ldr	r3, [pc, #184]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x41c>
 80031c2:	e04e      	b.n	8003262 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c4:	4b2b      	ldr	r3, [pc, #172]	; (8003274 <HAL_RCC_OscConfig+0x4ec>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ca:	f7ff fa23 	bl	8002614 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031d2:	f7ff fa1f 	bl	8002614 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e03f      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031e4:	4b22      	ldr	r3, [pc, #136]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1f0      	bne.n	80031d2 <HAL_RCC_OscConfig+0x44a>
 80031f0:	e037      	b.n	8003262 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d101      	bne.n	80031fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e032      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031fe:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <HAL_RCC_OscConfig+0x4e8>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d028      	beq.n	800325e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003216:	429a      	cmp	r2, r3
 8003218:	d121      	bne.n	800325e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003224:	429a      	cmp	r2, r3
 8003226:	d11a      	bne.n	800325e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800322e:	4013      	ands	r3, r2
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003234:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003236:	4293      	cmp	r3, r2
 8003238:	d111      	bne.n	800325e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	085b      	lsrs	r3, r3, #1
 8003246:	3b01      	subs	r3, #1
 8003248:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800324a:	429a      	cmp	r2, r3
 800324c:	d107      	bne.n	800325e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003258:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800325a:	429a      	cmp	r2, r3
 800325c:	d001      	beq.n	8003262 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40007000 	.word	0x40007000
 8003270:	40023800 	.word	0x40023800
 8003274:	42470060 	.word	0x42470060

08003278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e0cc      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800328c:	4b68      	ldr	r3, [pc, #416]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d90c      	bls.n	80032b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329a:	4b65      	ldr	r3, [pc, #404]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a2:	4b63      	ldr	r3, [pc, #396]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d001      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e0b8      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d020      	beq.n	8003302 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032cc:	4b59      	ldr	r3, [pc, #356]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	4a58      	ldr	r2, [pc, #352]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032e4:	4b53      	ldr	r3, [pc, #332]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	4a52      	ldr	r2, [pc, #328]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f0:	4b50      	ldr	r3, [pc, #320]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	494d      	ldr	r1, [pc, #308]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d044      	beq.n	8003398 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d107      	bne.n	8003326 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003316:	4b47      	ldr	r3, [pc, #284]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d119      	bne.n	8003356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e07f      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d003      	beq.n	8003336 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003332:	2b03      	cmp	r3, #3
 8003334:	d107      	bne.n	8003346 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003336:	4b3f      	ldr	r3, [pc, #252]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d109      	bne.n	8003356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e06f      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003346:	4b3b      	ldr	r3, [pc, #236]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e067      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003356:	4b37      	ldr	r3, [pc, #220]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f023 0203 	bic.w	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4934      	ldr	r1, [pc, #208]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003364:	4313      	orrs	r3, r2
 8003366:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003368:	f7ff f954 	bl	8002614 <HAL_GetTick>
 800336c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800336e:	e00a      	b.n	8003386 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003370:	f7ff f950 	bl	8002614 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	f241 3288 	movw	r2, #5000	; 0x1388
 800337e:	4293      	cmp	r3, r2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e04f      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	4b2b      	ldr	r3, [pc, #172]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 020c 	and.w	r2, r3, #12
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	429a      	cmp	r2, r3
 8003396:	d1eb      	bne.n	8003370 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003398:	4b25      	ldr	r3, [pc, #148]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d20c      	bcs.n	80033c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a6:	4b22      	ldr	r3, [pc, #136]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	b2d2      	uxtb	r2, r2
 80033ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ae:	4b20      	ldr	r3, [pc, #128]	; (8003430 <HAL_RCC_ClockConfig+0x1b8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d001      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e032      	b.n	8003426 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d008      	beq.n	80033de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033cc:	4b19      	ldr	r3, [pc, #100]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	4916      	ldr	r1, [pc, #88]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d009      	beq.n	80033fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033ea:	4b12      	ldr	r3, [pc, #72]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	490e      	ldr	r1, [pc, #56]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033fe:	f000 f821 	bl	8003444 <HAL_RCC_GetSysClockFreq>
 8003402:	4602      	mov	r2, r0
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	091b      	lsrs	r3, r3, #4
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	490a      	ldr	r1, [pc, #40]	; (8003438 <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	5ccb      	ldrb	r3, [r1, r3]
 8003412:	fa22 f303 	lsr.w	r3, r2, r3
 8003416:	4a09      	ldr	r2, [pc, #36]	; (800343c <HAL_RCC_ClockConfig+0x1c4>)
 8003418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800341a:	4b09      	ldr	r3, [pc, #36]	; (8003440 <HAL_RCC_ClockConfig+0x1c8>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff f8b4 	bl	800258c <HAL_InitTick>

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40023c00 	.word	0x40023c00
 8003434:	40023800 	.word	0x40023800
 8003438:	080072f0 	.word	0x080072f0
 800343c:	2000001c 	.word	0x2000001c
 8003440:	20000020 	.word	0x20000020

08003444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003444:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003448:	b084      	sub	sp, #16
 800344a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800344c:	2300      	movs	r3, #0
 800344e:	607b      	str	r3, [r7, #4]
 8003450:	2300      	movs	r3, #0
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	2300      	movs	r3, #0
 8003456:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800345c:	4b67      	ldr	r3, [pc, #412]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 030c 	and.w	r3, r3, #12
 8003464:	2b08      	cmp	r3, #8
 8003466:	d00d      	beq.n	8003484 <HAL_RCC_GetSysClockFreq+0x40>
 8003468:	2b08      	cmp	r3, #8
 800346a:	f200 80bd 	bhi.w	80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800346e:	2b00      	cmp	r3, #0
 8003470:	d002      	beq.n	8003478 <HAL_RCC_GetSysClockFreq+0x34>
 8003472:	2b04      	cmp	r3, #4
 8003474:	d003      	beq.n	800347e <HAL_RCC_GetSysClockFreq+0x3a>
 8003476:	e0b7      	b.n	80035e8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003478:	4b61      	ldr	r3, [pc, #388]	; (8003600 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800347a:	60bb      	str	r3, [r7, #8]
       break;
 800347c:	e0b7      	b.n	80035ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800347e:	4b61      	ldr	r3, [pc, #388]	; (8003604 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003480:	60bb      	str	r3, [r7, #8]
      break;
 8003482:	e0b4      	b.n	80035ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003484:	4b5d      	ldr	r3, [pc, #372]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800348c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800348e:	4b5b      	ldr	r3, [pc, #364]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d04d      	beq.n	8003536 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800349a:	4b58      	ldr	r3, [pc, #352]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	099b      	lsrs	r3, r3, #6
 80034a0:	461a      	mov	r2, r3
 80034a2:	f04f 0300 	mov.w	r3, #0
 80034a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80034aa:	f04f 0100 	mov.w	r1, #0
 80034ae:	ea02 0800 	and.w	r8, r2, r0
 80034b2:	ea03 0901 	and.w	r9, r3, r1
 80034b6:	4640      	mov	r0, r8
 80034b8:	4649      	mov	r1, r9
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	f04f 0300 	mov.w	r3, #0
 80034c2:	014b      	lsls	r3, r1, #5
 80034c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80034c8:	0142      	lsls	r2, r0, #5
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	ebb0 0008 	subs.w	r0, r0, r8
 80034d2:	eb61 0109 	sbc.w	r1, r1, r9
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	f04f 0300 	mov.w	r3, #0
 80034de:	018b      	lsls	r3, r1, #6
 80034e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034e4:	0182      	lsls	r2, r0, #6
 80034e6:	1a12      	subs	r2, r2, r0
 80034e8:	eb63 0301 	sbc.w	r3, r3, r1
 80034ec:	f04f 0000 	mov.w	r0, #0
 80034f0:	f04f 0100 	mov.w	r1, #0
 80034f4:	00d9      	lsls	r1, r3, #3
 80034f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034fa:	00d0      	lsls	r0, r2, #3
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	eb12 0208 	adds.w	r2, r2, r8
 8003504:	eb43 0309 	adc.w	r3, r3, r9
 8003508:	f04f 0000 	mov.w	r0, #0
 800350c:	f04f 0100 	mov.w	r1, #0
 8003510:	0259      	lsls	r1, r3, #9
 8003512:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003516:	0250      	lsls	r0, r2, #9
 8003518:	4602      	mov	r2, r0
 800351a:	460b      	mov	r3, r1
 800351c:	4610      	mov	r0, r2
 800351e:	4619      	mov	r1, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	461a      	mov	r2, r3
 8003524:	f04f 0300 	mov.w	r3, #0
 8003528:	f7fd fac0 	bl	8000aac <__aeabi_uldivmod>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	4613      	mov	r3, r2
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	e04a      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003536:	4b31      	ldr	r3, [pc, #196]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	099b      	lsrs	r3, r3, #6
 800353c:	461a      	mov	r2, r3
 800353e:	f04f 0300 	mov.w	r3, #0
 8003542:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003546:	f04f 0100 	mov.w	r1, #0
 800354a:	ea02 0400 	and.w	r4, r2, r0
 800354e:	ea03 0501 	and.w	r5, r3, r1
 8003552:	4620      	mov	r0, r4
 8003554:	4629      	mov	r1, r5
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	014b      	lsls	r3, r1, #5
 8003560:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003564:	0142      	lsls	r2, r0, #5
 8003566:	4610      	mov	r0, r2
 8003568:	4619      	mov	r1, r3
 800356a:	1b00      	subs	r0, r0, r4
 800356c:	eb61 0105 	sbc.w	r1, r1, r5
 8003570:	f04f 0200 	mov.w	r2, #0
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	018b      	lsls	r3, r1, #6
 800357a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800357e:	0182      	lsls	r2, r0, #6
 8003580:	1a12      	subs	r2, r2, r0
 8003582:	eb63 0301 	sbc.w	r3, r3, r1
 8003586:	f04f 0000 	mov.w	r0, #0
 800358a:	f04f 0100 	mov.w	r1, #0
 800358e:	00d9      	lsls	r1, r3, #3
 8003590:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003594:	00d0      	lsls	r0, r2, #3
 8003596:	4602      	mov	r2, r0
 8003598:	460b      	mov	r3, r1
 800359a:	1912      	adds	r2, r2, r4
 800359c:	eb45 0303 	adc.w	r3, r5, r3
 80035a0:	f04f 0000 	mov.w	r0, #0
 80035a4:	f04f 0100 	mov.w	r1, #0
 80035a8:	0299      	lsls	r1, r3, #10
 80035aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80035ae:	0290      	lsls	r0, r2, #10
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4610      	mov	r0, r2
 80035b6:	4619      	mov	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	461a      	mov	r2, r3
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	f7fd fa74 	bl	8000aac <__aeabi_uldivmod>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	4613      	mov	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035cc:	4b0b      	ldr	r3, [pc, #44]	; (80035fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	0c1b      	lsrs	r3, r3, #16
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	3301      	adds	r3, #1
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	60bb      	str	r3, [r7, #8]
      break;
 80035e6:	e002      	b.n	80035ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035e8:	4b05      	ldr	r3, [pc, #20]	; (8003600 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80035ea:	60bb      	str	r3, [r7, #8]
      break;
 80035ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035ee:	68bb      	ldr	r3, [r7, #8]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3710      	adds	r7, #16
 80035f4:	46bd      	mov	sp, r7
 80035f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035fa:	bf00      	nop
 80035fc:	40023800 	.word	0x40023800
 8003600:	00f42400 	.word	0x00f42400
 8003604:	007a1200 	.word	0x007a1200

08003608 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800360c:	4b03      	ldr	r3, [pc, #12]	; (800361c <HAL_RCC_GetHCLKFreq+0x14>)
 800360e:	681b      	ldr	r3, [r3, #0]
}
 8003610:	4618      	mov	r0, r3
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	2000001c 	.word	0x2000001c

08003620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003624:	f7ff fff0 	bl	8003608 <HAL_RCC_GetHCLKFreq>
 8003628:	4602      	mov	r2, r0
 800362a:	4b05      	ldr	r3, [pc, #20]	; (8003640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	0a9b      	lsrs	r3, r3, #10
 8003630:	f003 0307 	and.w	r3, r3, #7
 8003634:	4903      	ldr	r1, [pc, #12]	; (8003644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003636:	5ccb      	ldrb	r3, [r1, r3]
 8003638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800363c:	4618      	mov	r0, r3
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40023800 	.word	0x40023800
 8003644:	08007300 	.word	0x08007300

08003648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800364c:	f7ff ffdc 	bl	8003608 <HAL_RCC_GetHCLKFreq>
 8003650:	4602      	mov	r2, r0
 8003652:	4b05      	ldr	r3, [pc, #20]	; (8003668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	0b5b      	lsrs	r3, r3, #13
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	4903      	ldr	r1, [pc, #12]	; (800366c <HAL_RCC_GetPCLK2Freq+0x24>)
 800365e:	5ccb      	ldrb	r3, [r1, r3]
 8003660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003664:	4618      	mov	r0, r3
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40023800 	.word	0x40023800
 800366c:	08007300 	.word	0x08007300

08003670 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	73fb      	strb	r3, [r7, #15]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b0c      	cmp	r3, #12
 8003682:	d841      	bhi.n	8003708 <HAL_TIM_OC_Stop_IT+0x98>
 8003684:	a201      	add	r2, pc, #4	; (adr r2, 800368c <HAL_TIM_OC_Stop_IT+0x1c>)
 8003686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800368a:	bf00      	nop
 800368c:	080036c1 	.word	0x080036c1
 8003690:	08003709 	.word	0x08003709
 8003694:	08003709 	.word	0x08003709
 8003698:	08003709 	.word	0x08003709
 800369c:	080036d3 	.word	0x080036d3
 80036a0:	08003709 	.word	0x08003709
 80036a4:	08003709 	.word	0x08003709
 80036a8:	08003709 	.word	0x08003709
 80036ac:	080036e5 	.word	0x080036e5
 80036b0:	08003709 	.word	0x08003709
 80036b4:	08003709 	.word	0x08003709
 80036b8:	08003709 	.word	0x08003709
 80036bc:	080036f7 	.word	0x080036f7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0202 	bic.w	r2, r2, #2
 80036ce:	60da      	str	r2, [r3, #12]
      break;
 80036d0:	e01d      	b.n	800370e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 0204 	bic.w	r2, r2, #4
 80036e0:	60da      	str	r2, [r3, #12]
      break;
 80036e2:	e014      	b.n	800370e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f022 0208 	bic.w	r2, r2, #8
 80036f2:	60da      	str	r2, [r3, #12]
      break;
 80036f4:	e00b      	b.n	800370e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68da      	ldr	r2, [r3, #12]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0210 	bic.w	r2, r2, #16
 8003704:	60da      	str	r2, [r3, #12]
      break;
 8003706:	e002      	b.n	800370e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
      break;
 800370c:	bf00      	nop
  }

  if (status == HAL_OK)
 800370e:	7bfb      	ldrb	r3, [r7, #15]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d161      	bne.n	80037d8 <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2200      	movs	r2, #0
 800371a:	6839      	ldr	r1, [r7, #0]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fdbf 	bl	80042a0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a2f      	ldr	r2, [pc, #188]	; (80037e4 <HAL_TIM_OC_Stop_IT+0x174>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d004      	beq.n	8003736 <HAL_TIM_OC_Stop_IT+0xc6>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a2d      	ldr	r2, [pc, #180]	; (80037e8 <HAL_TIM_OC_Stop_IT+0x178>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d101      	bne.n	800373a <HAL_TIM_OC_Stop_IT+0xca>
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <HAL_TIM_OC_Stop_IT+0xcc>
 800373a:	2300      	movs	r3, #0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d017      	beq.n	8003770 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6a1a      	ldr	r2, [r3, #32]
 8003746:	f241 1311 	movw	r3, #4369	; 0x1111
 800374a:	4013      	ands	r3, r2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10f      	bne.n	8003770 <HAL_TIM_OC_Stop_IT+0x100>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6a1a      	ldr	r2, [r3, #32]
 8003756:	f240 4344 	movw	r3, #1092	; 0x444
 800375a:	4013      	ands	r3, r2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d107      	bne.n	8003770 <HAL_TIM_OC_Stop_IT+0x100>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800376e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6a1a      	ldr	r2, [r3, #32]
 8003776:	f241 1311 	movw	r3, #4369	; 0x1111
 800377a:	4013      	ands	r3, r2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10f      	bne.n	80037a0 <HAL_TIM_OC_Stop_IT+0x130>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6a1a      	ldr	r2, [r3, #32]
 8003786:	f240 4344 	movw	r3, #1092	; 0x444
 800378a:	4013      	ands	r3, r2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d107      	bne.n	80037a0 <HAL_TIM_OC_Stop_IT+0x130>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0201 	bic.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d104      	bne.n	80037b0 <HAL_TIM_OC_Stop_IT+0x140>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037ae:	e013      	b.n	80037d8 <HAL_TIM_OC_Stop_IT+0x168>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d104      	bne.n	80037c0 <HAL_TIM_OC_Stop_IT+0x150>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037be:	e00b      	b.n	80037d8 <HAL_TIM_OC_Stop_IT+0x168>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d104      	bne.n	80037d0 <HAL_TIM_OC_Stop_IT+0x160>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037ce:	e003      	b.n	80037d8 <HAL_TIM_OC_Stop_IT+0x168>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40010000 	.word	0x40010000
 80037e8:	40010400 	.word	0x40010400

080037ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e041      	b.n	8003882 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d106      	bne.n	8003818 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7fe fbde 	bl	8001fd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2202      	movs	r2, #2
 800381c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3304      	adds	r3, #4
 8003828:	4619      	mov	r1, r3
 800382a:	4610      	mov	r0, r2
 800382c:	f000 fae8 	bl	8003e00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d109      	bne.n	80038b0 <HAL_TIM_PWM_Start+0x24>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	bf14      	ite	ne
 80038a8:	2301      	movne	r3, #1
 80038aa:	2300      	moveq	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	e022      	b.n	80038f6 <HAL_TIM_PWM_Start+0x6a>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d109      	bne.n	80038ca <HAL_TIM_PWM_Start+0x3e>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b01      	cmp	r3, #1
 80038c0:	bf14      	ite	ne
 80038c2:	2301      	movne	r3, #1
 80038c4:	2300      	moveq	r3, #0
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	e015      	b.n	80038f6 <HAL_TIM_PWM_Start+0x6a>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d109      	bne.n	80038e4 <HAL_TIM_PWM_Start+0x58>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b01      	cmp	r3, #1
 80038da:	bf14      	ite	ne
 80038dc:	2301      	movne	r3, #1
 80038de:	2300      	moveq	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	e008      	b.n	80038f6 <HAL_TIM_PWM_Start+0x6a>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	bf14      	ite	ne
 80038f0:	2301      	movne	r3, #1
 80038f2:	2300      	moveq	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e07c      	b.n	80039f8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d104      	bne.n	800390e <HAL_TIM_PWM_Start+0x82>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800390c:	e013      	b.n	8003936 <HAL_TIM_PWM_Start+0xaa>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	2b04      	cmp	r3, #4
 8003912:	d104      	bne.n	800391e <HAL_TIM_PWM_Start+0x92>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800391c:	e00b      	b.n	8003936 <HAL_TIM_PWM_Start+0xaa>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b08      	cmp	r3, #8
 8003922:	d104      	bne.n	800392e <HAL_TIM_PWM_Start+0xa2>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800392c:	e003      	b.n	8003936 <HAL_TIM_PWM_Start+0xaa>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2202      	movs	r2, #2
 8003932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2201      	movs	r2, #1
 800393c:	6839      	ldr	r1, [r7, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f000 fcae 	bl	80042a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a2d      	ldr	r2, [pc, #180]	; (8003a00 <HAL_TIM_PWM_Start+0x174>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d004      	beq.n	8003958 <HAL_TIM_PWM_Start+0xcc>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a2c      	ldr	r2, [pc, #176]	; (8003a04 <HAL_TIM_PWM_Start+0x178>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d101      	bne.n	800395c <HAL_TIM_PWM_Start+0xd0>
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <HAL_TIM_PWM_Start+0xd2>
 800395c:	2300      	movs	r3, #0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d007      	beq.n	8003972 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003970:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a22      	ldr	r2, [pc, #136]	; (8003a00 <HAL_TIM_PWM_Start+0x174>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d022      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003984:	d01d      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a1f      	ldr	r2, [pc, #124]	; (8003a08 <HAL_TIM_PWM_Start+0x17c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d018      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a1d      	ldr	r2, [pc, #116]	; (8003a0c <HAL_TIM_PWM_Start+0x180>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d013      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a1c      	ldr	r2, [pc, #112]	; (8003a10 <HAL_TIM_PWM_Start+0x184>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d00e      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a16      	ldr	r2, [pc, #88]	; (8003a04 <HAL_TIM_PWM_Start+0x178>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d009      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a18      	ldr	r2, [pc, #96]	; (8003a14 <HAL_TIM_PWM_Start+0x188>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d004      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x136>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a16      	ldr	r2, [pc, #88]	; (8003a18 <HAL_TIM_PWM_Start+0x18c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d111      	bne.n	80039e6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2b06      	cmp	r3, #6
 80039d2:	d010      	beq.n	80039f6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 0201 	orr.w	r2, r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e4:	e007      	b.n	80039f6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f042 0201 	orr.w	r2, r2, #1
 80039f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	40010000 	.word	0x40010000
 8003a04:	40010400 	.word	0x40010400
 8003a08:	40000400 	.word	0x40000400
 8003a0c:	40000800 	.word	0x40000800
 8003a10:	40000c00 	.word	0x40000c00
 8003a14:	40014000 	.word	0x40014000
 8003a18:	40001800 	.word	0x40001800

08003a1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d122      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d11b      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f06f 0202 	mvn.w	r2, #2
 8003a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f9b0 	bl	8003dc4 <HAL_TIM_IC_CaptureCallback>
 8003a64:	e005      	b.n	8003a72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7fd f9c0 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f9b3 	bl	8003dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0304 	and.w	r3, r3, #4
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d122      	bne.n	8003acc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b04      	cmp	r3, #4
 8003a92:	d11b      	bne.n	8003acc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0204 	mvn.w	r2, #4
 8003a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f986 	bl	8003dc4 <HAL_TIM_IC_CaptureCallback>
 8003ab8:	e005      	b.n	8003ac6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f7fd f996 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f989 	bl	8003dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d122      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0308 	and.w	r3, r3, #8
 8003ae4:	2b08      	cmp	r3, #8
 8003ae6:	d11b      	bne.n	8003b20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0208 	mvn.w	r2, #8
 8003af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2204      	movs	r2, #4
 8003af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f95c 	bl	8003dc4 <HAL_TIM_IC_CaptureCallback>
 8003b0c:	e005      	b.n	8003b1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7fd f96c 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f95f 	bl	8003dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0310 	and.w	r3, r3, #16
 8003b2a:	2b10      	cmp	r3, #16
 8003b2c:	d122      	bne.n	8003b74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0310 	and.w	r3, r3, #16
 8003b38:	2b10      	cmp	r3, #16
 8003b3a:	d11b      	bne.n	8003b74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0210 	mvn.w	r2, #16
 8003b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2208      	movs	r2, #8
 8003b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f932 	bl	8003dc4 <HAL_TIM_IC_CaptureCallback>
 8003b60:	e005      	b.n	8003b6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fd f942 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f935 	bl	8003dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d10e      	bne.n	8003ba0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d107      	bne.n	8003ba0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f06f 0201 	mvn.w	r2, #1
 8003b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f908 	bl	8003db0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	691b      	ldr	r3, [r3, #16]
 8003ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003baa:	2b80      	cmp	r3, #128	; 0x80
 8003bac:	d10e      	bne.n	8003bcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb8:	2b80      	cmp	r3, #128	; 0x80
 8003bba:	d107      	bne.n	8003bcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 fc68 	bl	800449c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd6:	2b40      	cmp	r3, #64	; 0x40
 8003bd8:	d10e      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003be4:	2b40      	cmp	r3, #64	; 0x40
 8003be6:	d107      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f8fa 	bl	8003dec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b20      	cmp	r3, #32
 8003c04:	d10e      	bne.n	8003c24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	f003 0320 	and.w	r3, r3, #32
 8003c10:	2b20      	cmp	r3, #32
 8003c12:	d107      	bne.n	8003c24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f06f 0220 	mvn.w	r2, #32
 8003c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fc32 	bl	8004488 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c24:	bf00      	nop
 8003c26:	3708      	adds	r7, #8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d101      	bne.n	8003c4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e0ae      	b.n	8003da8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b0c      	cmp	r3, #12
 8003c56:	f200 809f 	bhi.w	8003d98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c5a:	a201      	add	r2, pc, #4	; (adr r2, 8003c60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c60:	08003c95 	.word	0x08003c95
 8003c64:	08003d99 	.word	0x08003d99
 8003c68:	08003d99 	.word	0x08003d99
 8003c6c:	08003d99 	.word	0x08003d99
 8003c70:	08003cd5 	.word	0x08003cd5
 8003c74:	08003d99 	.word	0x08003d99
 8003c78:	08003d99 	.word	0x08003d99
 8003c7c:	08003d99 	.word	0x08003d99
 8003c80:	08003d17 	.word	0x08003d17
 8003c84:	08003d99 	.word	0x08003d99
 8003c88:	08003d99 	.word	0x08003d99
 8003c8c:	08003d99 	.word	0x08003d99
 8003c90:	08003d57 	.word	0x08003d57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f950 	bl	8003f40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	699a      	ldr	r2, [r3, #24]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0208 	orr.w	r2, r2, #8
 8003cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0204 	bic.w	r2, r2, #4
 8003cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6999      	ldr	r1, [r3, #24]
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	619a      	str	r2, [r3, #24]
      break;
 8003cd2:	e064      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68b9      	ldr	r1, [r7, #8]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 f9a0 	bl	8004020 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699a      	ldr	r2, [r3, #24]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6999      	ldr	r1, [r3, #24]
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	021a      	lsls	r2, r3, #8
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	430a      	orrs	r2, r1
 8003d12:	619a      	str	r2, [r3, #24]
      break;
 8003d14:	e043      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68b9      	ldr	r1, [r7, #8]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f000 f9f5 	bl	800410c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	69da      	ldr	r2, [r3, #28]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0208 	orr.w	r2, r2, #8
 8003d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	69da      	ldr	r2, [r3, #28]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0204 	bic.w	r2, r2, #4
 8003d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69d9      	ldr	r1, [r3, #28]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	691a      	ldr	r2, [r3, #16]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	61da      	str	r2, [r3, #28]
      break;
 8003d54:	e023      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68b9      	ldr	r1, [r7, #8]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fa49 	bl	80041f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69da      	ldr	r2, [r3, #28]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	69da      	ldr	r2, [r3, #28]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	69d9      	ldr	r1, [r3, #28]
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	021a      	lsls	r2, r3, #8
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	61da      	str	r2, [r3, #28]
      break;
 8003d96:	e002      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a40      	ldr	r2, [pc, #256]	; (8003f14 <TIM_Base_SetConfig+0x114>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d013      	beq.n	8003e40 <TIM_Base_SetConfig+0x40>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e1e:	d00f      	beq.n	8003e40 <TIM_Base_SetConfig+0x40>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a3d      	ldr	r2, [pc, #244]	; (8003f18 <TIM_Base_SetConfig+0x118>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d00b      	beq.n	8003e40 <TIM_Base_SetConfig+0x40>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a3c      	ldr	r2, [pc, #240]	; (8003f1c <TIM_Base_SetConfig+0x11c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d007      	beq.n	8003e40 <TIM_Base_SetConfig+0x40>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a3b      	ldr	r2, [pc, #236]	; (8003f20 <TIM_Base_SetConfig+0x120>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d003      	beq.n	8003e40 <TIM_Base_SetConfig+0x40>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a3a      	ldr	r2, [pc, #232]	; (8003f24 <TIM_Base_SetConfig+0x124>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d108      	bne.n	8003e52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a2f      	ldr	r2, [pc, #188]	; (8003f14 <TIM_Base_SetConfig+0x114>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d02b      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e60:	d027      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a2c      	ldr	r2, [pc, #176]	; (8003f18 <TIM_Base_SetConfig+0x118>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d023      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a2b      	ldr	r2, [pc, #172]	; (8003f1c <TIM_Base_SetConfig+0x11c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01f      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a2a      	ldr	r2, [pc, #168]	; (8003f20 <TIM_Base_SetConfig+0x120>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d01b      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a29      	ldr	r2, [pc, #164]	; (8003f24 <TIM_Base_SetConfig+0x124>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d017      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a28      	ldr	r2, [pc, #160]	; (8003f28 <TIM_Base_SetConfig+0x128>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d013      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a27      	ldr	r2, [pc, #156]	; (8003f2c <TIM_Base_SetConfig+0x12c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d00f      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a26      	ldr	r2, [pc, #152]	; (8003f30 <TIM_Base_SetConfig+0x130>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d00b      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a25      	ldr	r2, [pc, #148]	; (8003f34 <TIM_Base_SetConfig+0x134>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d007      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a24      	ldr	r2, [pc, #144]	; (8003f38 <TIM_Base_SetConfig+0x138>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d003      	beq.n	8003eb2 <TIM_Base_SetConfig+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a23      	ldr	r2, [pc, #140]	; (8003f3c <TIM_Base_SetConfig+0x13c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d108      	bne.n	8003ec4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a0a      	ldr	r2, [pc, #40]	; (8003f14 <TIM_Base_SetConfig+0x114>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d003      	beq.n	8003ef8 <TIM_Base_SetConfig+0xf8>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a0c      	ldr	r2, [pc, #48]	; (8003f24 <TIM_Base_SetConfig+0x124>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d103      	bne.n	8003f00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	691a      	ldr	r2, [r3, #16]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	615a      	str	r2, [r3, #20]
}
 8003f06:	bf00      	nop
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	40010000 	.word	0x40010000
 8003f18:	40000400 	.word	0x40000400
 8003f1c:	40000800 	.word	0x40000800
 8003f20:	40000c00 	.word	0x40000c00
 8003f24:	40010400 	.word	0x40010400
 8003f28:	40014000 	.word	0x40014000
 8003f2c:	40014400 	.word	0x40014400
 8003f30:	40014800 	.word	0x40014800
 8003f34:	40001800 	.word	0x40001800
 8003f38:	40001c00 	.word	0x40001c00
 8003f3c:	40002000 	.word	0x40002000

08003f40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b087      	sub	sp, #28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	f023 0201 	bic.w	r2, r3, #1
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f023 0303 	bic.w	r3, r3, #3
 8003f76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f023 0302 	bic.w	r3, r3, #2
 8003f88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a20      	ldr	r2, [pc, #128]	; (8004018 <TIM_OC1_SetConfig+0xd8>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d003      	beq.n	8003fa4 <TIM_OC1_SetConfig+0x64>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a1f      	ldr	r2, [pc, #124]	; (800401c <TIM_OC1_SetConfig+0xdc>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d10c      	bne.n	8003fbe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f023 0308 	bic.w	r3, r3, #8
 8003faa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f023 0304 	bic.w	r3, r3, #4
 8003fbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a15      	ldr	r2, [pc, #84]	; (8004018 <TIM_OC1_SetConfig+0xd8>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d003      	beq.n	8003fce <TIM_OC1_SetConfig+0x8e>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a14      	ldr	r2, [pc, #80]	; (800401c <TIM_OC1_SetConfig+0xdc>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d111      	bne.n	8003ff2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	621a      	str	r2, [r3, #32]
}
 800400c:	bf00      	nop
 800400e:	371c      	adds	r7, #28
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	40010000 	.word	0x40010000
 800401c:	40010400 	.word	0x40010400

08004020 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004020:	b480      	push	{r7}
 8004022:	b087      	sub	sp, #28
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	f023 0210 	bic.w	r2, r3, #16
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800404e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004056:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	021b      	lsls	r3, r3, #8
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	4313      	orrs	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f023 0320 	bic.w	r3, r3, #32
 800406a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	011b      	lsls	r3, r3, #4
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	4313      	orrs	r3, r2
 8004076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a22      	ldr	r2, [pc, #136]	; (8004104 <TIM_OC2_SetConfig+0xe4>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d003      	beq.n	8004088 <TIM_OC2_SetConfig+0x68>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a21      	ldr	r2, [pc, #132]	; (8004108 <TIM_OC2_SetConfig+0xe8>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d10d      	bne.n	80040a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800408e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	011b      	lsls	r3, r3, #4
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	4313      	orrs	r3, r2
 800409a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a17      	ldr	r2, [pc, #92]	; (8004104 <TIM_OC2_SetConfig+0xe4>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d003      	beq.n	80040b4 <TIM_OC2_SetConfig+0x94>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a16      	ldr	r2, [pc, #88]	; (8004108 <TIM_OC2_SetConfig+0xe8>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d113      	bne.n	80040dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	621a      	str	r2, [r3, #32]
}
 80040f6:	bf00      	nop
 80040f8:	371c      	adds	r7, #28
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40010000 	.word	0x40010000
 8004108:	40010400 	.word	0x40010400

0800410c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800410c:	b480      	push	{r7}
 800410e:	b087      	sub	sp, #28
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800413a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f023 0303 	bic.w	r3, r3, #3
 8004142:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	4313      	orrs	r3, r2
 800414c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004154:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	021b      	lsls	r3, r3, #8
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	4313      	orrs	r3, r2
 8004160:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a21      	ldr	r2, [pc, #132]	; (80041ec <TIM_OC3_SetConfig+0xe0>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d003      	beq.n	8004172 <TIM_OC3_SetConfig+0x66>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a20      	ldr	r2, [pc, #128]	; (80041f0 <TIM_OC3_SetConfig+0xe4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d10d      	bne.n	800418e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004178:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	021b      	lsls	r3, r3, #8
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	4313      	orrs	r3, r2
 8004184:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800418c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a16      	ldr	r2, [pc, #88]	; (80041ec <TIM_OC3_SetConfig+0xe0>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d003      	beq.n	800419e <TIM_OC3_SetConfig+0x92>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a15      	ldr	r2, [pc, #84]	; (80041f0 <TIM_OC3_SetConfig+0xe4>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d113      	bne.n	80041c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	011b      	lsls	r3, r3, #4
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	621a      	str	r2, [r3, #32]
}
 80041e0:	bf00      	nop
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr
 80041ec:	40010000 	.word	0x40010000
 80041f0:	40010400 	.word	0x40010400

080041f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800422a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	4313      	orrs	r3, r2
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800423e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	031b      	lsls	r3, r3, #12
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a12      	ldr	r2, [pc, #72]	; (8004298 <TIM_OC4_SetConfig+0xa4>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d003      	beq.n	800425c <TIM_OC4_SetConfig+0x68>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a11      	ldr	r2, [pc, #68]	; (800429c <TIM_OC4_SetConfig+0xa8>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d109      	bne.n	8004270 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004262:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	019b      	lsls	r3, r3, #6
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4313      	orrs	r3, r2
 800426e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	621a      	str	r2, [r3, #32]
}
 800428a:	bf00      	nop
 800428c:	371c      	adds	r7, #28
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010000 	.word	0x40010000
 800429c:	40010400 	.word	0x40010400

080042a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	f003 031f 	and.w	r3, r3, #31
 80042b2:	2201      	movs	r2, #1
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6a1a      	ldr	r2, [r3, #32]
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	43db      	mvns	r3, r3
 80042c2:	401a      	ands	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a1a      	ldr	r2, [r3, #32]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f003 031f 	and.w	r3, r3, #31
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	fa01 f303 	lsl.w	r3, r1, r3
 80042d8:	431a      	orrs	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	621a      	str	r2, [r3, #32]
}
 80042de:	bf00      	nop
 80042e0:	371c      	adds	r7, #28
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
	...

080042ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d101      	bne.n	8004304 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004300:	2302      	movs	r3, #2
 8004302:	e05a      	b.n	80043ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800432a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a21      	ldr	r2, [pc, #132]	; (80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d022      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004350:	d01d      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a1d      	ldr	r2, [pc, #116]	; (80043cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d018      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a1b      	ldr	r2, [pc, #108]	; (80043d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d013      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a1a      	ldr	r2, [pc, #104]	; (80043d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00e      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a18      	ldr	r2, [pc, #96]	; (80043d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d009      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a17      	ldr	r2, [pc, #92]	; (80043dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d004      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a15      	ldr	r2, [pc, #84]	; (80043e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d10c      	bne.n	80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004394:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	4313      	orrs	r3, r2
 800439e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3714      	adds	r7, #20
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40000400 	.word	0x40000400
 80043d0:	40000800 	.word	0x40000800
 80043d4:	40000c00 	.word	0x40000c00
 80043d8:	40010400 	.word	0x40010400
 80043dc:	40014000 	.word	0x40014000
 80043e0:	40001800 	.word	0x40001800

080043e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d101      	bne.n	8004400 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043fc:	2302      	movs	r3, #2
 80043fe:	e03d      	b.n	800447c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	4313      	orrs	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4313      	orrs	r3, r2
 800443e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	4313      	orrs	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3714      	adds	r7, #20
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e03f      	b.n	8004542 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fd ff40 	bl	800235c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2224      	movs	r2, #36	; 0x24
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 fe1f 	bl	8005138 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004508:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004518:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004528:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b08a      	sub	sp, #40	; 0x28
 800454e:	af02      	add	r7, sp, #8
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	603b      	str	r3, [r7, #0]
 8004556:	4613      	mov	r3, r2
 8004558:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b20      	cmp	r3, #32
 8004568:	d17c      	bne.n	8004664 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <HAL_UART_Transmit+0x2c>
 8004570:	88fb      	ldrh	r3, [r7, #6]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e075      	b.n	8004666 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004580:	2b01      	cmp	r3, #1
 8004582:	d101      	bne.n	8004588 <HAL_UART_Transmit+0x3e>
 8004584:	2302      	movs	r3, #2
 8004586:	e06e      	b.n	8004666 <HAL_UART_Transmit+0x11c>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2221      	movs	r2, #33	; 0x21
 800459a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800459e:	f7fe f839 	bl	8002614 <HAL_GetTick>
 80045a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	88fa      	ldrh	r2, [r7, #6]
 80045a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	88fa      	ldrh	r2, [r7, #6]
 80045ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b8:	d108      	bne.n	80045cc <HAL_UART_Transmit+0x82>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d104      	bne.n	80045cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	61bb      	str	r3, [r7, #24]
 80045ca:	e003      	b.n	80045d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045dc:	e02a      	b.n	8004634 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	9300      	str	r3, [sp, #0]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	2200      	movs	r2, #0
 80045e6:	2180      	movs	r1, #128	; 0x80
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 fb63 	bl	8004cb4 <UART_WaitOnFlagUntilTimeout>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e036      	b.n	8004666 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10b      	bne.n	8004616 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	881b      	ldrh	r3, [r3, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800460c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	3302      	adds	r3, #2
 8004612:	61bb      	str	r3, [r7, #24]
 8004614:	e007      	b.n	8004626 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	781a      	ldrb	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	3301      	adds	r3, #1
 8004624:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1cf      	bne.n	80045de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	2200      	movs	r2, #0
 8004646:	2140      	movs	r1, #64	; 0x40
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fb33 	bl	8004cb4 <UART_WaitOnFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e006      	b.n	8004666 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2220      	movs	r2, #32
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	e000      	b.n	8004666 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004664:	2302      	movs	r3, #2
  }
}
 8004666:	4618      	mov	r0, r3
 8004668:	3720      	adds	r7, #32
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800466e:	b480      	push	{r7}
 8004670:	b085      	sub	sp, #20
 8004672:	af00      	add	r7, sp, #0
 8004674:	60f8      	str	r0, [r7, #12]
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	4613      	mov	r3, r2
 800467a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b20      	cmp	r3, #32
 8004686:	d130      	bne.n	80046ea <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_UART_Transmit_IT+0x26>
 800468e:	88fb      	ldrh	r3, [r7, #6]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e029      	b.n	80046ec <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d101      	bne.n	80046a6 <HAL_UART_Transmit_IT+0x38>
 80046a2:	2302      	movs	r3, #2
 80046a4:	e022      	b.n	80046ec <HAL_UART_Transmit_IT+0x7e>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	88fa      	ldrh	r2, [r7, #6]
 80046b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	88fa      	ldrh	r2, [r7, #6]
 80046be:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2221      	movs	r2, #33	; 0x21
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80046e4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	e000      	b.n	80046ec <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80046ea:	2302      	movs	r3, #2
  }
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	4613      	mov	r3, r2
 8004704:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b20      	cmp	r3, #32
 8004710:	d11d      	bne.n	800474e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <HAL_UART_Receive_IT+0x26>
 8004718:	88fb      	ldrh	r3, [r7, #6]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d101      	bne.n	8004722 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e016      	b.n	8004750 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_UART_Receive_IT+0x38>
 800472c:	2302      	movs	r3, #2
 800472e:	e00f      	b.n	8004750 <HAL_UART_Receive_IT+0x58>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800473e:	88fb      	ldrh	r3, [r7, #6]
 8004740:	461a      	mov	r2, r3
 8004742:	68b9      	ldr	r1, [r7, #8]
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 fb23 	bl	8004d90 <UART_Start_Receive_IT>
 800474a:	4603      	mov	r3, r0
 800474c:	e000      	b.n	8004750 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800474e:	2302      	movs	r3, #2
  }
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b0ba      	sub	sp, #232	; 0xe8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800477e:	2300      	movs	r3, #0
 8004780:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004784:	2300      	movs	r3, #0
 8004786:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800478a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004796:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10f      	bne.n	80047be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800479e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047a2:	f003 0320 	and.w	r3, r3, #32
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d009      	beq.n	80047be <HAL_UART_IRQHandler+0x66>
 80047aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 fc03 	bl	8004fc2 <UART_Receive_IT>
      return;
 80047bc:	e256      	b.n	8004c6c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 80de 	beq.w	8004984 <HAL_UART_IRQHandler+0x22c>
 80047c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d106      	bne.n	80047e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047d8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80d1 	beq.w	8004984 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00b      	beq.n	8004806 <HAL_UART_IRQHandler+0xae>
 80047ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	f043 0201 	orr.w	r2, r3, #1
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00b      	beq.n	800482a <HAL_UART_IRQHandler+0xd2>
 8004812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d005      	beq.n	800482a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	f043 0202 	orr.w	r2, r3, #2
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800482a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00b      	beq.n	800484e <HAL_UART_IRQHandler+0xf6>
 8004836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d005      	beq.n	800484e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	f043 0204 	orr.w	r2, r3, #4
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800484e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004852:	f003 0308 	and.w	r3, r3, #8
 8004856:	2b00      	cmp	r3, #0
 8004858:	d011      	beq.n	800487e <HAL_UART_IRQHandler+0x126>
 800485a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	d105      	bne.n	8004872 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d005      	beq.n	800487e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	f043 0208 	orr.w	r2, r3, #8
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 81ed 	beq.w	8004c62 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b00      	cmp	r3, #0
 8004892:	d008      	beq.n	80048a6 <HAL_UART_IRQHandler+0x14e>
 8004894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004898:	f003 0320 	and.w	r3, r3, #32
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 fb8e 	bl	8004fc2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b0:	2b40      	cmp	r3, #64	; 0x40
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d103      	bne.n	80048d2 <HAL_UART_IRQHandler+0x17a>
 80048ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d04f      	beq.n	8004972 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fa96 	bl	8004e04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e2:	2b40      	cmp	r3, #64	; 0x40
 80048e4:	d141      	bne.n	800496a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	3314      	adds	r3, #20
 80048ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048f4:	e853 3f00 	ldrex	r3, [r3]
 80048f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80048fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004900:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004904:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3314      	adds	r3, #20
 800490e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004912:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004916:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800491e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004922:	e841 2300 	strex	r3, r2, [r1]
 8004926:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800492a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1d9      	bne.n	80048e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004936:	2b00      	cmp	r3, #0
 8004938:	d013      	beq.n	8004962 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800493e:	4a7d      	ldr	r2, [pc, #500]	; (8004b34 <HAL_UART_IRQHandler+0x3dc>)
 8004940:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004946:	4618      	mov	r0, r3
 8004948:	f7fe f815 	bl	8002976 <HAL_DMA_Abort_IT>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d016      	beq.n	8004980 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800495c:	4610      	mov	r0, r2
 800495e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004960:	e00e      	b.n	8004980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 f990 	bl	8004c88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004968:	e00a      	b.n	8004980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f98c 	bl	8004c88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004970:	e006      	b.n	8004980 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f988 	bl	8004c88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800497e:	e170      	b.n	8004c62 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004980:	bf00      	nop
    return;
 8004982:	e16e      	b.n	8004c62 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004988:	2b01      	cmp	r3, #1
 800498a:	f040 814a 	bne.w	8004c22 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800498e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004992:	f003 0310 	and.w	r3, r3, #16
 8004996:	2b00      	cmp	r3, #0
 8004998:	f000 8143 	beq.w	8004c22 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800499c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049a0:	f003 0310 	and.w	r3, r3, #16
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 813c 	beq.w	8004c22 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049aa:	2300      	movs	r3, #0
 80049ac:	60bb      	str	r3, [r7, #8]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	60bb      	str	r3, [r7, #8]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	60bb      	str	r3, [r7, #8]
 80049be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ca:	2b40      	cmp	r3, #64	; 0x40
 80049cc:	f040 80b4 	bne.w	8004b38 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 8140 	beq.w	8004c66 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049ee:	429a      	cmp	r2, r3
 80049f0:	f080 8139 	bcs.w	8004c66 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049fa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a06:	f000 8088 	beq.w	8004b1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	330c      	adds	r3, #12
 8004a10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	330c      	adds	r3, #12
 8004a32:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1d9      	bne.n	8004a0a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3314      	adds	r3, #20
 8004a5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a60:	e853 3f00 	ldrex	r3, [r3]
 8004a64:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a68:	f023 0301 	bic.w	r3, r3, #1
 8004a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3314      	adds	r3, #20
 8004a76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a7a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a7e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a80:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e1      	bne.n	8004a56 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3314      	adds	r3, #20
 8004a98:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004aa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aa4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3314      	adds	r3, #20
 8004ab2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ab6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ab8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004abc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004abe:	e841 2300 	strex	r3, r2, [r1]
 8004ac2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ac4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1e3      	bne.n	8004a92 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	330c      	adds	r3, #12
 8004ade:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ae2:	e853 3f00 	ldrex	r3, [r3]
 8004ae6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ae8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aea:	f023 0310 	bic.w	r3, r3, #16
 8004aee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	330c      	adds	r3, #12
 8004af8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004afc:	65ba      	str	r2, [r7, #88]	; 0x58
 8004afe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b02:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e3      	bne.n	8004ad8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fd febe 	bl	8002896 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	4619      	mov	r1, r3
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f8b6 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b30:	e099      	b.n	8004c66 <HAL_UART_IRQHandler+0x50e>
 8004b32:	bf00      	nop
 8004b34:	08004ecb 	.word	0x08004ecb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f000 808b 	beq.w	8004c6a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004b54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 8086 	beq.w	8004c6a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	330c      	adds	r3, #12
 8004b64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b68:	e853 3f00 	ldrex	r3, [r3]
 8004b6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	330c      	adds	r3, #12
 8004b7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004b82:	647a      	str	r2, [r7, #68]	; 0x44
 8004b84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b8a:	e841 2300 	strex	r3, r2, [r1]
 8004b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1e3      	bne.n	8004b5e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	3314      	adds	r3, #20
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	e853 3f00 	ldrex	r3, [r3]
 8004ba4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	f023 0301 	bic.w	r3, r3, #1
 8004bac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	3314      	adds	r3, #20
 8004bb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004bba:	633a      	str	r2, [r7, #48]	; 0x30
 8004bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e3      	bne.n	8004b96 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	330c      	adds	r3, #12
 8004be2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	e853 3f00 	ldrex	r3, [r3]
 8004bea:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f023 0310 	bic.w	r3, r3, #16
 8004bf2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	330c      	adds	r3, #12
 8004bfc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c00:	61fa      	str	r2, [r7, #28]
 8004c02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	69b9      	ldr	r1, [r7, #24]
 8004c06:	69fa      	ldr	r2, [r7, #28]
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e3      	bne.n	8004bdc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c18:	4619      	mov	r1, r3
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f83e 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c20:	e023      	b.n	8004c6a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d009      	beq.n	8004c42 <HAL_UART_IRQHandler+0x4ea>
 8004c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f959 	bl	8004ef2 <UART_Transmit_IT>
    return;
 8004c40:	e014      	b.n	8004c6c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00e      	beq.n	8004c6c <HAL_UART_IRQHandler+0x514>
 8004c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d008      	beq.n	8004c6c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f999 	bl	8004f92 <UART_EndTransmit_IT>
    return;
 8004c60:	e004      	b.n	8004c6c <HAL_UART_IRQHandler+0x514>
    return;
 8004c62:	bf00      	nop
 8004c64:	e002      	b.n	8004c6c <HAL_UART_IRQHandler+0x514>
      return;
 8004c66:	bf00      	nop
 8004c68:	e000      	b.n	8004c6c <HAL_UART_IRQHandler+0x514>
      return;
 8004c6a:	bf00      	nop
  }
}
 8004c6c:	37e8      	adds	r7, #232	; 0xe8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop

08004c74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b090      	sub	sp, #64	; 0x40
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cc4:	e050      	b.n	8004d68 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d04c      	beq.n	8004d68 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d007      	beq.n	8004ce4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cd4:	f7fd fc9e 	bl	8002614 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d241      	bcs.n	8004d68 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	330c      	adds	r3, #12
 8004cea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cee:	e853 3f00 	ldrex	r3, [r3]
 8004cf2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	330c      	adds	r3, #12
 8004d02:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d04:	637a      	str	r2, [r7, #52]	; 0x34
 8004d06:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d0c:	e841 2300 	strex	r3, r2, [r1]
 8004d10:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1e5      	bne.n	8004ce4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3314      	adds	r3, #20
 8004d1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	613b      	str	r3, [r7, #16]
   return(result);
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	3314      	adds	r3, #20
 8004d36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d38:	623a      	str	r2, [r7, #32]
 8004d3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3c:	69f9      	ldr	r1, [r7, #28]
 8004d3e:	6a3a      	ldr	r2, [r7, #32]
 8004d40:	e841 2300 	strex	r3, r2, [r1]
 8004d44:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e5      	bne.n	8004d18 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2220      	movs	r2, #32
 8004d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2220      	movs	r2, #32
 8004d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e00f      	b.n	8004d88 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	4013      	ands	r3, r2
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	bf0c      	ite	eq
 8004d78:	2301      	moveq	r3, #1
 8004d7a:	2300      	movne	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	461a      	mov	r2, r3
 8004d80:	79fb      	ldrb	r3, [r7, #7]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d09f      	beq.n	8004cc6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3740      	adds	r7, #64	; 0x40
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	88fa      	ldrh	r2, [r7, #6]
 8004da8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	88fa      	ldrh	r2, [r7, #6]
 8004dae:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2222      	movs	r2, #34	; 0x22
 8004dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dd4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695a      	ldr	r2, [r3, #20]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0201 	orr.w	r2, r2, #1
 8004de4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0220 	orr.w	r2, r2, #32
 8004df4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b095      	sub	sp, #84	; 0x54
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	330c      	adds	r3, #12
 8004e12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e16:	e853 3f00 	ldrex	r3, [r3]
 8004e1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	330c      	adds	r3, #12
 8004e2a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e2c:	643a      	str	r2, [r7, #64]	; 0x40
 8004e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e34:	e841 2300 	strex	r3, r2, [r1]
 8004e38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1e5      	bne.n	8004e0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	3314      	adds	r3, #20
 8004e46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	e853 3f00 	ldrex	r3, [r3]
 8004e4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	f023 0301 	bic.w	r3, r3, #1
 8004e56:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3314      	adds	r3, #20
 8004e5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e5      	bne.n	8004e40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d119      	bne.n	8004eb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	330c      	adds	r3, #12
 8004e82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	e853 3f00 	ldrex	r3, [r3]
 8004e8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f023 0310 	bic.w	r3, r3, #16
 8004e92:	647b      	str	r3, [r7, #68]	; 0x44
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	330c      	adds	r3, #12
 8004e9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e9c:	61ba      	str	r2, [r7, #24]
 8004e9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea0:	6979      	ldr	r1, [r7, #20]
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	e841 2300 	strex	r3, r2, [r1]
 8004ea8:	613b      	str	r3, [r7, #16]
   return(result);
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1e5      	bne.n	8004e7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004ebe:	bf00      	nop
 8004ec0:	3754      	adds	r7, #84	; 0x54
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b084      	sub	sp, #16
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f7ff fecf 	bl	8004c88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eea:	bf00      	nop
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b085      	sub	sp, #20
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b21      	cmp	r3, #33	; 0x21
 8004f04:	d13e      	bne.n	8004f84 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f0e:	d114      	bne.n	8004f3a <UART_Transmit_IT+0x48>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d110      	bne.n	8004f3a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	881b      	ldrh	r3, [r3, #0]
 8004f22:	461a      	mov	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f2c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	1c9a      	adds	r2, r3, #2
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	621a      	str	r2, [r3, #32]
 8004f38:	e008      	b.n	8004f4c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	1c59      	adds	r1, r3, #1
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6211      	str	r1, [r2, #32]
 8004f44:	781a      	ldrb	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	4619      	mov	r1, r3
 8004f5a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10f      	bne.n	8004f80 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f6e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f7e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f80:	2300      	movs	r3, #0
 8004f82:	e000      	b.n	8004f86 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f84:	2302      	movs	r3, #2
  }
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b082      	sub	sp, #8
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68da      	ldr	r2, [r3, #12]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fa8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2220      	movs	r2, #32
 8004fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7ff fe5e 	bl	8004c74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b08c      	sub	sp, #48	; 0x30
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b22      	cmp	r3, #34	; 0x22
 8004fd4:	f040 80ab 	bne.w	800512e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe0:	d117      	bne.n	8005012 <UART_Receive_IT+0x50>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d113      	bne.n	8005012 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005000:	b29a      	uxth	r2, r3
 8005002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005004:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800500a:	1c9a      	adds	r2, r3, #2
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	629a      	str	r2, [r3, #40]	; 0x28
 8005010:	e026      	b.n	8005060 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005016:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005018:	2300      	movs	r3, #0
 800501a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005024:	d007      	beq.n	8005036 <UART_Receive_IT+0x74>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10a      	bne.n	8005044 <UART_Receive_IT+0x82>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d106      	bne.n	8005044 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	b2da      	uxtb	r2, r3
 800503e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005040:	701a      	strb	r2, [r3, #0]
 8005042:	e008      	b.n	8005056 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	b2db      	uxtb	r3, r3
 800504c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005050:	b2da      	uxtb	r2, r3
 8005052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005054:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800505a:	1c5a      	adds	r2, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005064:	b29b      	uxth	r3, r3
 8005066:	3b01      	subs	r3, #1
 8005068:	b29b      	uxth	r3, r3
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	4619      	mov	r1, r3
 800506e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005070:	2b00      	cmp	r3, #0
 8005072:	d15a      	bne.n	800512a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68da      	ldr	r2, [r3, #12]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f022 0220 	bic.w	r2, r2, #32
 8005082:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005092:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0201 	bic.w	r2, r2, #1
 80050a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d135      	bne.n	8005120 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	330c      	adds	r3, #12
 80050c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	e853 3f00 	ldrex	r3, [r3]
 80050c8:	613b      	str	r3, [r7, #16]
   return(result);
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	f023 0310 	bic.w	r3, r3, #16
 80050d0:	627b      	str	r3, [r7, #36]	; 0x24
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	330c      	adds	r3, #12
 80050d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050da:	623a      	str	r2, [r7, #32]
 80050dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050de:	69f9      	ldr	r1, [r7, #28]
 80050e0:	6a3a      	ldr	r2, [r7, #32]
 80050e2:	e841 2300 	strex	r3, r2, [r1]
 80050e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e5      	bne.n	80050ba <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0310 	and.w	r3, r3, #16
 80050f8:	2b10      	cmp	r3, #16
 80050fa:	d10a      	bne.n	8005112 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050fc:	2300      	movs	r3, #0
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005116:	4619      	mov	r1, r3
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7ff fdbf 	bl	8004c9c <HAL_UARTEx_RxEventCallback>
 800511e:	e002      	b.n	8005126 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f7fc f9a9 	bl	8001478 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005126:	2300      	movs	r3, #0
 8005128:	e002      	b.n	8005130 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	e000      	b.n	8005130 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
  }
}
 8005130:	4618      	mov	r0, r3
 8005132:	3730      	adds	r7, #48	; 0x30
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800513c:	b09f      	sub	sp, #124	; 0x7c
 800513e:	af00      	add	r7, sp, #0
 8005140:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800514c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800514e:	68d9      	ldr	r1, [r3, #12]
 8005150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	ea40 0301 	orr.w	r3, r0, r1
 8005158:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800515a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800515c:	689a      	ldr	r2, [r3, #8]
 800515e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	431a      	orrs	r2, r3
 8005164:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005166:	695b      	ldr	r3, [r3, #20]
 8005168:	431a      	orrs	r2, r3
 800516a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	4313      	orrs	r3, r2
 8005170:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800517c:	f021 010c 	bic.w	r1, r1, #12
 8005180:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005186:	430b      	orrs	r3, r1
 8005188:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800518a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005196:	6999      	ldr	r1, [r3, #24]
 8005198:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	ea40 0301 	orr.w	r3, r0, r1
 80051a0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	4bc5      	ldr	r3, [pc, #788]	; (80054bc <UART_SetConfig+0x384>)
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d004      	beq.n	80051b6 <UART_SetConfig+0x7e>
 80051ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	4bc3      	ldr	r3, [pc, #780]	; (80054c0 <UART_SetConfig+0x388>)
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d103      	bne.n	80051be <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051b6:	f7fe fa47 	bl	8003648 <HAL_RCC_GetPCLK2Freq>
 80051ba:	6778      	str	r0, [r7, #116]	; 0x74
 80051bc:	e002      	b.n	80051c4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051be:	f7fe fa2f 	bl	8003620 <HAL_RCC_GetPCLK1Freq>
 80051c2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051c6:	69db      	ldr	r3, [r3, #28]
 80051c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051cc:	f040 80b6 	bne.w	800533c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051d2:	461c      	mov	r4, r3
 80051d4:	f04f 0500 	mov.w	r5, #0
 80051d8:	4622      	mov	r2, r4
 80051da:	462b      	mov	r3, r5
 80051dc:	1891      	adds	r1, r2, r2
 80051de:	6439      	str	r1, [r7, #64]	; 0x40
 80051e0:	415b      	adcs	r3, r3
 80051e2:	647b      	str	r3, [r7, #68]	; 0x44
 80051e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051e8:	1912      	adds	r2, r2, r4
 80051ea:	eb45 0303 	adc.w	r3, r5, r3
 80051ee:	f04f 0000 	mov.w	r0, #0
 80051f2:	f04f 0100 	mov.w	r1, #0
 80051f6:	00d9      	lsls	r1, r3, #3
 80051f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051fc:	00d0      	lsls	r0, r2, #3
 80051fe:	4602      	mov	r2, r0
 8005200:	460b      	mov	r3, r1
 8005202:	1911      	adds	r1, r2, r4
 8005204:	6639      	str	r1, [r7, #96]	; 0x60
 8005206:	416b      	adcs	r3, r5
 8005208:	667b      	str	r3, [r7, #100]	; 0x64
 800520a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	461a      	mov	r2, r3
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	1891      	adds	r1, r2, r2
 8005216:	63b9      	str	r1, [r7, #56]	; 0x38
 8005218:	415b      	adcs	r3, r3
 800521a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800521c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005220:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005224:	f7fb fc42 	bl	8000aac <__aeabi_uldivmod>
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	4ba5      	ldr	r3, [pc, #660]	; (80054c4 <UART_SetConfig+0x38c>)
 800522e:	fba3 2302 	umull	r2, r3, r3, r2
 8005232:	095b      	lsrs	r3, r3, #5
 8005234:	011e      	lsls	r6, r3, #4
 8005236:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005238:	461c      	mov	r4, r3
 800523a:	f04f 0500 	mov.w	r5, #0
 800523e:	4622      	mov	r2, r4
 8005240:	462b      	mov	r3, r5
 8005242:	1891      	adds	r1, r2, r2
 8005244:	6339      	str	r1, [r7, #48]	; 0x30
 8005246:	415b      	adcs	r3, r3
 8005248:	637b      	str	r3, [r7, #52]	; 0x34
 800524a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800524e:	1912      	adds	r2, r2, r4
 8005250:	eb45 0303 	adc.w	r3, r5, r3
 8005254:	f04f 0000 	mov.w	r0, #0
 8005258:	f04f 0100 	mov.w	r1, #0
 800525c:	00d9      	lsls	r1, r3, #3
 800525e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005262:	00d0      	lsls	r0, r2, #3
 8005264:	4602      	mov	r2, r0
 8005266:	460b      	mov	r3, r1
 8005268:	1911      	adds	r1, r2, r4
 800526a:	65b9      	str	r1, [r7, #88]	; 0x58
 800526c:	416b      	adcs	r3, r5
 800526e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005270:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	461a      	mov	r2, r3
 8005276:	f04f 0300 	mov.w	r3, #0
 800527a:	1891      	adds	r1, r2, r2
 800527c:	62b9      	str	r1, [r7, #40]	; 0x28
 800527e:	415b      	adcs	r3, r3
 8005280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005282:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005286:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800528a:	f7fb fc0f 	bl	8000aac <__aeabi_uldivmod>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4b8c      	ldr	r3, [pc, #560]	; (80054c4 <UART_SetConfig+0x38c>)
 8005294:	fba3 1302 	umull	r1, r3, r3, r2
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	2164      	movs	r1, #100	; 0x64
 800529c:	fb01 f303 	mul.w	r3, r1, r3
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	3332      	adds	r3, #50	; 0x32
 80052a6:	4a87      	ldr	r2, [pc, #540]	; (80054c4 <UART_SetConfig+0x38c>)
 80052a8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ac:	095b      	lsrs	r3, r3, #5
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052b4:	441e      	add	r6, r3
 80052b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052b8:	4618      	mov	r0, r3
 80052ba:	f04f 0100 	mov.w	r1, #0
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	1894      	adds	r4, r2, r2
 80052c4:	623c      	str	r4, [r7, #32]
 80052c6:	415b      	adcs	r3, r3
 80052c8:	627b      	str	r3, [r7, #36]	; 0x24
 80052ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052ce:	1812      	adds	r2, r2, r0
 80052d0:	eb41 0303 	adc.w	r3, r1, r3
 80052d4:	f04f 0400 	mov.w	r4, #0
 80052d8:	f04f 0500 	mov.w	r5, #0
 80052dc:	00dd      	lsls	r5, r3, #3
 80052de:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80052e2:	00d4      	lsls	r4, r2, #3
 80052e4:	4622      	mov	r2, r4
 80052e6:	462b      	mov	r3, r5
 80052e8:	1814      	adds	r4, r2, r0
 80052ea:	653c      	str	r4, [r7, #80]	; 0x50
 80052ec:	414b      	adcs	r3, r1
 80052ee:	657b      	str	r3, [r7, #84]	; 0x54
 80052f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	461a      	mov	r2, r3
 80052f6:	f04f 0300 	mov.w	r3, #0
 80052fa:	1891      	adds	r1, r2, r2
 80052fc:	61b9      	str	r1, [r7, #24]
 80052fe:	415b      	adcs	r3, r3
 8005300:	61fb      	str	r3, [r7, #28]
 8005302:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005306:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800530a:	f7fb fbcf 	bl	8000aac <__aeabi_uldivmod>
 800530e:	4602      	mov	r2, r0
 8005310:	460b      	mov	r3, r1
 8005312:	4b6c      	ldr	r3, [pc, #432]	; (80054c4 <UART_SetConfig+0x38c>)
 8005314:	fba3 1302 	umull	r1, r3, r3, r2
 8005318:	095b      	lsrs	r3, r3, #5
 800531a:	2164      	movs	r1, #100	; 0x64
 800531c:	fb01 f303 	mul.w	r3, r1, r3
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	00db      	lsls	r3, r3, #3
 8005324:	3332      	adds	r3, #50	; 0x32
 8005326:	4a67      	ldr	r2, [pc, #412]	; (80054c4 <UART_SetConfig+0x38c>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	095b      	lsrs	r3, r3, #5
 800532e:	f003 0207 	and.w	r2, r3, #7
 8005332:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4432      	add	r2, r6
 8005338:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800533a:	e0b9      	b.n	80054b0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800533c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800533e:	461c      	mov	r4, r3
 8005340:	f04f 0500 	mov.w	r5, #0
 8005344:	4622      	mov	r2, r4
 8005346:	462b      	mov	r3, r5
 8005348:	1891      	adds	r1, r2, r2
 800534a:	6139      	str	r1, [r7, #16]
 800534c:	415b      	adcs	r3, r3
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005354:	1912      	adds	r2, r2, r4
 8005356:	eb45 0303 	adc.w	r3, r5, r3
 800535a:	f04f 0000 	mov.w	r0, #0
 800535e:	f04f 0100 	mov.w	r1, #0
 8005362:	00d9      	lsls	r1, r3, #3
 8005364:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005368:	00d0      	lsls	r0, r2, #3
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	eb12 0804 	adds.w	r8, r2, r4
 8005372:	eb43 0905 	adc.w	r9, r3, r5
 8005376:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	4618      	mov	r0, r3
 800537c:	f04f 0100 	mov.w	r1, #0
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	f04f 0300 	mov.w	r3, #0
 8005388:	008b      	lsls	r3, r1, #2
 800538a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800538e:	0082      	lsls	r2, r0, #2
 8005390:	4640      	mov	r0, r8
 8005392:	4649      	mov	r1, r9
 8005394:	f7fb fb8a 	bl	8000aac <__aeabi_uldivmod>
 8005398:	4602      	mov	r2, r0
 800539a:	460b      	mov	r3, r1
 800539c:	4b49      	ldr	r3, [pc, #292]	; (80054c4 <UART_SetConfig+0x38c>)
 800539e:	fba3 2302 	umull	r2, r3, r3, r2
 80053a2:	095b      	lsrs	r3, r3, #5
 80053a4:	011e      	lsls	r6, r3, #4
 80053a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053a8:	4618      	mov	r0, r3
 80053aa:	f04f 0100 	mov.w	r1, #0
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	1894      	adds	r4, r2, r2
 80053b4:	60bc      	str	r4, [r7, #8]
 80053b6:	415b      	adcs	r3, r3
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053be:	1812      	adds	r2, r2, r0
 80053c0:	eb41 0303 	adc.w	r3, r1, r3
 80053c4:	f04f 0400 	mov.w	r4, #0
 80053c8:	f04f 0500 	mov.w	r5, #0
 80053cc:	00dd      	lsls	r5, r3, #3
 80053ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80053d2:	00d4      	lsls	r4, r2, #3
 80053d4:	4622      	mov	r2, r4
 80053d6:	462b      	mov	r3, r5
 80053d8:	1814      	adds	r4, r2, r0
 80053da:	64bc      	str	r4, [r7, #72]	; 0x48
 80053dc:	414b      	adcs	r3, r1
 80053de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	4618      	mov	r0, r3
 80053e6:	f04f 0100 	mov.w	r1, #0
 80053ea:	f04f 0200 	mov.w	r2, #0
 80053ee:	f04f 0300 	mov.w	r3, #0
 80053f2:	008b      	lsls	r3, r1, #2
 80053f4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80053f8:	0082      	lsls	r2, r0, #2
 80053fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80053fe:	f7fb fb55 	bl	8000aac <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4b2f      	ldr	r3, [pc, #188]	; (80054c4 <UART_SetConfig+0x38c>)
 8005408:	fba3 1302 	umull	r1, r3, r3, r2
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	2164      	movs	r1, #100	; 0x64
 8005410:	fb01 f303 	mul.w	r3, r1, r3
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	3332      	adds	r3, #50	; 0x32
 800541a:	4a2a      	ldr	r2, [pc, #168]	; (80054c4 <UART_SetConfig+0x38c>)
 800541c:	fba2 2303 	umull	r2, r3, r2, r3
 8005420:	095b      	lsrs	r3, r3, #5
 8005422:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005426:	441e      	add	r6, r3
 8005428:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800542a:	4618      	mov	r0, r3
 800542c:	f04f 0100 	mov.w	r1, #0
 8005430:	4602      	mov	r2, r0
 8005432:	460b      	mov	r3, r1
 8005434:	1894      	adds	r4, r2, r2
 8005436:	603c      	str	r4, [r7, #0]
 8005438:	415b      	adcs	r3, r3
 800543a:	607b      	str	r3, [r7, #4]
 800543c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005440:	1812      	adds	r2, r2, r0
 8005442:	eb41 0303 	adc.w	r3, r1, r3
 8005446:	f04f 0400 	mov.w	r4, #0
 800544a:	f04f 0500 	mov.w	r5, #0
 800544e:	00dd      	lsls	r5, r3, #3
 8005450:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005454:	00d4      	lsls	r4, r2, #3
 8005456:	4622      	mov	r2, r4
 8005458:	462b      	mov	r3, r5
 800545a:	eb12 0a00 	adds.w	sl, r2, r0
 800545e:	eb43 0b01 	adc.w	fp, r3, r1
 8005462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	4618      	mov	r0, r3
 8005468:	f04f 0100 	mov.w	r1, #0
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	008b      	lsls	r3, r1, #2
 8005476:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800547a:	0082      	lsls	r2, r0, #2
 800547c:	4650      	mov	r0, sl
 800547e:	4659      	mov	r1, fp
 8005480:	f7fb fb14 	bl	8000aac <__aeabi_uldivmod>
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	4b0e      	ldr	r3, [pc, #56]	; (80054c4 <UART_SetConfig+0x38c>)
 800548a:	fba3 1302 	umull	r1, r3, r3, r2
 800548e:	095b      	lsrs	r3, r3, #5
 8005490:	2164      	movs	r1, #100	; 0x64
 8005492:	fb01 f303 	mul.w	r3, r1, r3
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	3332      	adds	r3, #50	; 0x32
 800549c:	4a09      	ldr	r2, [pc, #36]	; (80054c4 <UART_SetConfig+0x38c>)
 800549e:	fba2 2303 	umull	r2, r3, r2, r3
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	f003 020f 	and.w	r2, r3, #15
 80054a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4432      	add	r2, r6
 80054ae:	609a      	str	r2, [r3, #8]
}
 80054b0:	bf00      	nop
 80054b2:	377c      	adds	r7, #124	; 0x7c
 80054b4:	46bd      	mov	sp, r7
 80054b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ba:	bf00      	nop
 80054bc:	40011000 	.word	0x40011000
 80054c0:	40011400 	.word	0x40011400
 80054c4:	51eb851f 	.word	0x51eb851f

080054c8 <delay_us>:
 */

#include "delay.h"

void delay_us(uint32_t us) //利用CPU循环实现的非精准应用的微秒延时函数
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
    uint32_t delay = (HAL_RCC_GetHCLKFreq() / 8000000 * us); //使用HAL_RCC_GetHCLKFreq()函数获取主频值，经算法得到1微秒的循环次数
 80054d0:	f7fe f89a 	bl	8003608 <HAL_RCC_GetHCLKFreq>
 80054d4:	4603      	mov	r3, r0
 80054d6:	4a09      	ldr	r2, [pc, #36]	; (80054fc <delay_us+0x34>)
 80054d8:	fba2 2303 	umull	r2, r3, r2, r3
 80054dc:	0d5a      	lsrs	r2, r3, #21
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	fb02 f303 	mul.w	r3, r2, r3
 80054e4:	60fb      	str	r3, [r7, #12]
    while (delay--); //循环delay次，达到1微秒延时
 80054e6:	bf00      	nop
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	1e5a      	subs	r2, r3, #1
 80054ec:	60fa      	str	r2, [r7, #12]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1fa      	bne.n	80054e8 <delay_us+0x20>
}
 80054f2:	bf00      	nop
 80054f4:	bf00      	nop
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	431bde83 	.word	0x431bde83

08005500 <Forward>:
 */

#include "direct_m.h"

void Forward()
{
 8005500:	b580      	push	{r7, lr}
 8005502:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_RESET);
 8005504:	2200      	movs	r2, #0
 8005506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800550a:	4808      	ldr	r0, [pc, #32]	; (800552c <Forward+0x2c>)
 800550c:	f7fd fc0a 	bl	8002d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN1_Pin, GPIO_PIN_SET);
 8005510:	2201      	movs	r2, #1
 8005512:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005516:	4805      	ldr	r0, [pc, #20]	; (800552c <Forward+0x2c>)
 8005518:	f7fd fc04 	bl	8002d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN2_Pin, GPIO_PIN_RESET);
 800551c:	2200      	movs	r2, #0
 800551e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005522:	4802      	ldr	r0, [pc, #8]	; (800552c <Forward+0x2c>)
 8005524:	f7fd fbfe 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8005528:	bf00      	nop
 800552a:	bd80      	pop	{r7, pc}
 800552c:	40020c00 	.word	0x40020c00

08005530 <Back>:

void Back()
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_RESET);
 8005534:	2200      	movs	r2, #0
 8005536:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800553a:	4808      	ldr	r0, [pc, #32]	; (800555c <Back+0x2c>)
 800553c:	f7fd fbf2 	bl	8002d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN1_Pin, GPIO_PIN_RESET);
 8005540:	2200      	movs	r2, #0
 8005542:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005546:	4805      	ldr	r0, [pc, #20]	; (800555c <Back+0x2c>)
 8005548:	f7fd fbec 	bl	8002d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN2_Pin, GPIO_PIN_SET);
 800554c:	2201      	movs	r2, #1
 800554e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005552:	4802      	ldr	r0, [pc, #8]	; (800555c <Back+0x2c>)
 8005554:	f7fd fbe6 	bl	8002d24 <HAL_GPIO_WritePin>
	}
 8005558:	bf00      	nop
 800555a:	bd80      	pop	{r7, pc}
 800555c:	40020c00 	.word	0x40020c00

08005560 <Stop>:

void Stop()
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_RESET);
 8005564:	2200      	movs	r2, #0
 8005566:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800556a:	4808      	ldr	r0, [pc, #32]	; (800558c <Stop+0x2c>)
 800556c:	f7fd fbda 	bl	8002d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN1_Pin, GPIO_PIN_SET);
 8005570:	2201      	movs	r2, #1
 8005572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005576:	4805      	ldr	r0, [pc, #20]	; (800558c <Stop+0x2c>)
 8005578:	f7fd fbd4 	bl	8002d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN2_Pin, GPIO_PIN_SET);
 800557c:	2201      	movs	r2, #1
 800557e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005582:	4802      	ldr	r0, [pc, #8]	; (800558c <Stop+0x2c>)
 8005584:	f7fd fbce 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8005588:	bf00      	nop
 800558a:	bd80      	pop	{r7, pc}
 800558c:	40020c00 	.word	0x40020c00

08005590 <dj1>:
 */

#include "ele.h"

void dj1()
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_RESET);
 8005596:	2200      	movs	r2, #0
 8005598:	2110      	movs	r1, #16
 800559a:	480f      	ldr	r0, [pc, #60]	; (80055d8 <dj1+0x48>)
 800559c:	f7fd fbc2 	bl	8002d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_SET);
 80055a0:	2201      	movs	r2, #1
 80055a2:	2140      	movs	r1, #64	; 0x40
 80055a4:	480c      	ldr	r0, [pc, #48]	; (80055d8 <dj1+0x48>)
 80055a6:	f7fd fbbd 	bl	8002d24 <HAL_GPIO_WritePin>

    for(int i=0;i<10;i++){
 80055aa:	2300      	movs	r3, #0
 80055ac:	607b      	str	r3, [r7, #4]
 80055ae:	e009      	b.n	80055c4 <dj1+0x34>
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,i);
 80055b0:	4b0a      	ldr	r3, [pc, #40]	; (80055dc <dj1+0x4c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	635a      	str	r2, [r3, #52]	; 0x34
		delay_us(10);
 80055b8:	200a      	movs	r0, #10
 80055ba:	f7ff ff85 	bl	80054c8 <delay_us>
    for(int i=0;i<10;i++){
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3301      	adds	r3, #1
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b09      	cmp	r3, #9
 80055c8:	ddf2      	ble.n	80055b0 <dj1+0x20>
            }
   HAL_Delay(100);
 80055ca:	2064      	movs	r0, #100	; 0x64
 80055cc:	f7fd f82e 	bl	800262c <HAL_Delay>
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40020000 	.word	0x40020000
 80055dc:	200002b4 	.word	0x200002b4

080055e0 <dj2>:

void dj2()
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, EN2_Pin, GPIO_PIN_RESET);
 80055e6:	2200      	movs	r2, #0
 80055e8:	2110      	movs	r1, #16
 80055ea:	4813      	ldr	r0, [pc, #76]	; (8005638 <dj2+0x58>)
 80055ec:	f7fd fb9a 	bl	8002d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DIR2_Pin, GPIO_PIN_RESET);
 80055f0:	2200      	movs	r2, #0
 80055f2:	2180      	movs	r1, #128	; 0x80
 80055f4:	4811      	ldr	r0, [pc, #68]	; (800563c <dj2+0x5c>)
 80055f6:	f7fd fb95 	bl	8002d24 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 80055fa:	4b11      	ldr	r3, [pc, #68]	; (8005640 <dj2+0x60>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2200      	movs	r2, #0
 8005600:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_Delay(400);
 8005602:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8005606:	f7fd f811 	bl	800262c <HAL_Delay>

    for(int i=0;i<10;i++){
 800560a:	2300      	movs	r3, #0
 800560c:	607b      	str	r3, [r7, #4]
 800560e:	e009      	b.n	8005624 <dj2+0x44>
     	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,i);
 8005610:	4b0b      	ldr	r3, [pc, #44]	; (8005640 <dj2+0x60>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	635a      	str	r2, [r3, #52]	; 0x34
    	delay_us(10);
 8005618:	200a      	movs	r0, #10
 800561a:	f7ff ff55 	bl	80054c8 <delay_us>
    for(int i=0;i<10;i++){
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	3301      	adds	r3, #1
 8005622:	607b      	str	r3, [r7, #4]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b09      	cmp	r3, #9
 8005628:	ddf2      	ble.n	8005610 <dj2+0x30>
    }
      HAL_Delay(100);
 800562a:	2064      	movs	r0, #100	; 0x64
 800562c:	f7fc fffe 	bl	800262c <HAL_Delay>
}
 8005630:	bf00      	nop
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40020800 	.word	0x40020800
 800563c:	40020000 	.word	0x40020000
 8005640:	200001dc 	.word	0x200001dc

08005644 <dj3>:

void dj3()
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, EN3_Pin, GPIO_PIN_RESET);
 800564a:	2200      	movs	r2, #0
 800564c:	2101      	movs	r1, #1
 800564e:	480e      	ldr	r0, [pc, #56]	; (8005688 <dj3+0x44>)
 8005650:	f7fd fb68 	bl	8002d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, DIR3_Pin, GPIO_PIN_RESET);
 8005654:	2200      	movs	r2, #0
 8005656:	2180      	movs	r1, #128	; 0x80
 8005658:	480c      	ldr	r0, [pc, #48]	; (800568c <dj3+0x48>)
 800565a:	f7fd fb63 	bl	8002d24 <HAL_GPIO_WritePin>

	for(int i=0;i<10;i++){
 800565e:	2300      	movs	r3, #0
 8005660:	607b      	str	r3, [r7, #4]
 8005662:	e009      	b.n	8005678 <dj3+0x34>
	    __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,i);
 8005664:	4b0a      	ldr	r3, [pc, #40]	; (8005690 <dj3+0x4c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	641a      	str	r2, [r3, #64]	; 0x40
	     delay_us(10);
 800566c:	200a      	movs	r0, #10
 800566e:	f7ff ff2b 	bl	80054c8 <delay_us>
	for(int i=0;i<10;i++){
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	3301      	adds	r3, #1
 8005676:	607b      	str	r3, [r7, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b09      	cmp	r3, #9
 800567c:	ddf2      	ble.n	8005664 <dj3+0x20>
	}
}
 800567e:	bf00      	nop
 8005680:	bf00      	nop
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	40020400 	.word	0x40020400
 800568c:	40021000 	.word	0x40021000
 8005690:	200001dc 	.word	0x200001dc

08005694 <dj1_stop>:

void dj1_stop()
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,0);
 8005698:	4b04      	ldr	r3, [pc, #16]	; (80056ac <dj1_stop+0x18>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2200      	movs	r2, #0
 800569e:	635a      	str	r2, [r3, #52]	; 0x34
}
 80056a0:	bf00      	nop
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	200002b4 	.word	0x200002b4

080056b0 <dj2_stop>:

void dj2_stop()
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 80056b4:	4b04      	ldr	r3, [pc, #16]	; (80056c8 <dj2_stop+0x18>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2200      	movs	r2, #0
 80056ba:	635a      	str	r2, [r3, #52]	; 0x34
}
 80056bc:	bf00      	nop
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	200001dc 	.word	0x200001dc

080056cc <dj3_stop>:

void dj3_stop()
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 80056d0:	4b04      	ldr	r3, [pc, #16]	; (80056e4 <dj3_stop+0x18>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2200      	movs	r2, #0
 80056d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80056d8:	bf00      	nop
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	200001dc 	.word	0x200001dc

080056e8 <Infrared>:

#include "Infrared.h"
#include "../../icode/tjc_usart/tjc_usart.h"

void Infrared(uint8_t a)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	4603      	mov	r3, r0
 80056f0:	71fb      	strb	r3, [r7, #7]
	    if(Red[0] == 1)  //检测到红外信号2
 80056f2:	4b12      	ldr	r3, [pc, #72]	; (800573c <Infrared+0x54>)
 80056f4:	881b      	ldrh	r3, [r3, #0]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d103      	bne.n	8005702 <Infrared+0x1a>
	        {
		            bin[0]=2; //有害垃圾桶2发送满载信号
 80056fa:	4b11      	ldr	r3, [pc, #68]	; (8005740 <Infrared+0x58>)
 80056fc:	2202      	movs	r2, #2
 80056fe:	801a      	strh	r2, [r3, #0]

		else if (Red[3] == 1)  //检测到红外信号5
			{
					bin[0]=5; //可回收垃圾桶5发送满载信号
				  }
}
 8005700:	e016      	b.n	8005730 <Infrared+0x48>
		else if(Red[1] == 1)  //检测到红外信号3
 8005702:	4b0e      	ldr	r3, [pc, #56]	; (800573c <Infrared+0x54>)
 8005704:	885b      	ldrh	r3, [r3, #2]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d103      	bne.n	8005712 <Infrared+0x2a>
			        bin[0]=3; //厨余垃圾桶3发送满载信号
 800570a:	4b0d      	ldr	r3, [pc, #52]	; (8005740 <Infrared+0x58>)
 800570c:	2203      	movs	r2, #3
 800570e:	801a      	strh	r2, [r3, #0]
}
 8005710:	e00e      	b.n	8005730 <Infrared+0x48>
		else if(Red[2] == 1)//检测到红外信号4
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <Infrared+0x54>)
 8005714:	889b      	ldrh	r3, [r3, #4]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d103      	bne.n	8005722 <Infrared+0x3a>
					bin[0]=4; //其他垃圾桶4发送满载信号
 800571a:	4b09      	ldr	r3, [pc, #36]	; (8005740 <Infrared+0x58>)
 800571c:	2204      	movs	r2, #4
 800571e:	801a      	strh	r2, [r3, #0]
}
 8005720:	e006      	b.n	8005730 <Infrared+0x48>
		else if (Red[3] == 1)  //检测到红外信号5
 8005722:	4b06      	ldr	r3, [pc, #24]	; (800573c <Infrared+0x54>)
 8005724:	88db      	ldrh	r3, [r3, #6]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d102      	bne.n	8005730 <Infrared+0x48>
					bin[0]=5; //可回收垃圾桶5发送满载信号
 800572a:	4b05      	ldr	r3, [pc, #20]	; (8005740 <Infrared+0x58>)
 800572c:	2205      	movs	r2, #5
 800572e:	801a      	strh	r2, [r3, #0]
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr
 800573c:	200000cc 	.word	0x200000cc
 8005740:	200000d4 	.word	0x200000d4

08005744 <full>:

// 发送满载函数
void full(void) {
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
    switch (bin[0]) {
 8005748:	4b2d      	ldr	r3, [pc, #180]	; (8005800 <full+0xbc>)
 800574a:	881b      	ldrh	r3, [r3, #0]
 800574c:	3b02      	subs	r3, #2
 800574e:	2b03      	cmp	r3, #3
 8005750:	d852      	bhi.n	80057f8 <full+0xb4>
 8005752:	a201      	add	r2, pc, #4	; (adr r2, 8005758 <full+0x14>)
 8005754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005758:	0800578d 	.word	0x0800578d
 800575c:	080057b1 	.word	0x080057b1
 8005760:	080057d5 	.word	0x080057d5
 8005764:	08005769 	.word	0x08005769
        case 5:
            sprintf(str, "t5.txt=\"已满载\"");
 8005768:	4926      	ldr	r1, [pc, #152]	; (8005804 <full+0xc0>)
 800576a:	4827      	ldr	r0, [pc, #156]	; (8005808 <full+0xc4>)
 800576c:	f000 fc2c 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005770:	4825      	ldr	r0, [pc, #148]	; (8005808 <full+0xc4>)
 8005772:	f000 fb03 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m4,1");
 8005776:	4925      	ldr	r1, [pc, #148]	; (800580c <full+0xc8>)
 8005778:	4823      	ldr	r0, [pc, #140]	; (8005808 <full+0xc4>)
 800577a:	f000 fc25 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 800577e:	4822      	ldr	r0, [pc, #136]	; (8005808 <full+0xc4>)
 8005780:	f000 fafc 	bl	8005d7c <tjc_send_string>
            bin[0]=0;
 8005784:	4b1e      	ldr	r3, [pc, #120]	; (8005800 <full+0xbc>)
 8005786:	2200      	movs	r2, #0
 8005788:	801a      	strh	r2, [r3, #0]
            break;
 800578a:	e036      	b.n	80057fa <full+0xb6>
        case 2:
            sprintf(str, "t6.txt=\"已满载\"");
 800578c:	4920      	ldr	r1, [pc, #128]	; (8005810 <full+0xcc>)
 800578e:	481e      	ldr	r0, [pc, #120]	; (8005808 <full+0xc4>)
 8005790:	f000 fc1a 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005794:	481c      	ldr	r0, [pc, #112]	; (8005808 <full+0xc4>)
 8005796:	f000 faf1 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m5,1");
 800579a:	491e      	ldr	r1, [pc, #120]	; (8005814 <full+0xd0>)
 800579c:	481a      	ldr	r0, [pc, #104]	; (8005808 <full+0xc4>)
 800579e:	f000 fc13 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 80057a2:	4819      	ldr	r0, [pc, #100]	; (8005808 <full+0xc4>)
 80057a4:	f000 faea 	bl	8005d7c <tjc_send_string>
            bin[0]=0;
 80057a8:	4b15      	ldr	r3, [pc, #84]	; (8005800 <full+0xbc>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	801a      	strh	r2, [r3, #0]
            break;
 80057ae:	e024      	b.n	80057fa <full+0xb6>
        case 3:
            sprintf(str, "t7.txt=\"已满载\"");
 80057b0:	4919      	ldr	r1, [pc, #100]	; (8005818 <full+0xd4>)
 80057b2:	4815      	ldr	r0, [pc, #84]	; (8005808 <full+0xc4>)
 80057b4:	f000 fc08 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 80057b8:	4813      	ldr	r0, [pc, #76]	; (8005808 <full+0xc4>)
 80057ba:	f000 fadf 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m6,1");
 80057be:	4917      	ldr	r1, [pc, #92]	; (800581c <full+0xd8>)
 80057c0:	4811      	ldr	r0, [pc, #68]	; (8005808 <full+0xc4>)
 80057c2:	f000 fc01 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 80057c6:	4810      	ldr	r0, [pc, #64]	; (8005808 <full+0xc4>)
 80057c8:	f000 fad8 	bl	8005d7c <tjc_send_string>
            bin[0]=0;
 80057cc:	4b0c      	ldr	r3, [pc, #48]	; (8005800 <full+0xbc>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	801a      	strh	r2, [r3, #0]
            break;
 80057d2:	e012      	b.n	80057fa <full+0xb6>
        case 4:
            sprintf(str, "t8.txt=\"已满载\"");
 80057d4:	4912      	ldr	r1, [pc, #72]	; (8005820 <full+0xdc>)
 80057d6:	480c      	ldr	r0, [pc, #48]	; (8005808 <full+0xc4>)
 80057d8:	f000 fbf6 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 80057dc:	480a      	ldr	r0, [pc, #40]	; (8005808 <full+0xc4>)
 80057de:	f000 facd 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m7,1");
 80057e2:	4910      	ldr	r1, [pc, #64]	; (8005824 <full+0xe0>)
 80057e4:	4808      	ldr	r0, [pc, #32]	; (8005808 <full+0xc4>)
 80057e6:	f000 fbef 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 80057ea:	4807      	ldr	r0, [pc, #28]	; (8005808 <full+0xc4>)
 80057ec:	f000 fac6 	bl	8005d7c <tjc_send_string>
            bin[0]=0;
 80057f0:	4b03      	ldr	r3, [pc, #12]	; (8005800 <full+0xbc>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	801a      	strh	r2, [r3, #0]
            break;
 80057f6:	e000      	b.n	80057fa <full+0xb6>
        default:
            break;
 80057f8:	bf00      	nop
    }
}
 80057fa:	bf00      	nop
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	200000d4 	.word	0x200000d4
 8005804:	08007234 	.word	0x08007234
 8005808:	20000178 	.word	0x20000178
 800580c:	08007244 	.word	0x08007244
 8005810:	08007250 	.word	0x08007250
 8005814:	08007260 	.word	0x08007260
 8005818:	0800726c 	.word	0x0800726c
 800581c:	0800727c 	.word	0x0800727c
 8005820:	08007288 	.word	0x08007288
 8005824:	08007298 	.word	0x08007298

08005828 <Servo_Control_up>:
 */
#include "motor.h"
#include "../../icode/delay/delay.h"

void Servo_Control_up(uint16_t angle)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	4603      	mov	r3, r0
 8005830:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 8005832:	88fb      	ldrh	r3, [r7, #6]
 8005834:	4618      	mov	r0, r3
 8005836:	f7fa fe6d 	bl	8000514 <__aeabi_i2d>
 800583a:	a315      	add	r3, pc, #84	; (adr r3, 8005890 <Servo_Control_up+0x68>)
 800583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005840:	f7fa fed2 	bl	80005e8 <__aeabi_dmul>
 8005844:	4602      	mov	r2, r0
 8005846:	460b      	mov	r3, r1
 8005848:	4610      	mov	r0, r2
 800584a:	4619      	mov	r1, r3
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	4b0d      	ldr	r3, [pc, #52]	; (8005888 <Servo_Control_up+0x60>)
 8005852:	f7fa fd13 	bl	800027c <__adddf3>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	4610      	mov	r0, r2
 800585c:	4619      	mov	r1, r3
 800585e:	f7fb f8d5 	bl	8000a0c <__aeabi_d2f>
 8005862:	4603      	mov	r3, r0
 8005864:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t )temp);
 8005866:	edd7 7a03 	vldr	s15, [r7, #12]
 800586a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800586e:	ee17 3a90 	vmov	r3, s15
 8005872:	b29a      	uxth	r2, r3
 8005874:	4b05      	ldr	r3, [pc, #20]	; (800588c <Servo_Control_up+0x64>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	635a      	str	r2, [r3, #52]	; 0x34
}
 800587a:	bf00      	nop
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	f3af 8000 	nop.w
 8005888:	40140000 	.word	0x40140000
 800588c:	20000224 	.word	0x20000224
 8005890:	1c71c71c 	.word	0x1c71c71c
 8005894:	3fbc71c7 	.word	0x3fbc71c7

08005898 <Servo_Control_down>:

void Servo_Control_down(uint16_t angle)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	4603      	mov	r3, r0
 80058a0:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7fa fe35 	bl	8000514 <__aeabi_i2d>
 80058aa:	a315      	add	r3, pc, #84	; (adr r3, 8005900 <Servo_Control_down+0x68>)
 80058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b0:	f7fa fe9a 	bl	80005e8 <__aeabi_dmul>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4610      	mov	r0, r2
 80058ba:	4619      	mov	r1, r3
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	4b0d      	ldr	r3, [pc, #52]	; (80058f8 <Servo_Control_down+0x60>)
 80058c2:	f7fa fcdb 	bl	800027c <__adddf3>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4610      	mov	r0, r2
 80058cc:	4619      	mov	r1, r3
 80058ce:	f7fb f89d 	bl	8000a0c <__aeabi_d2f>
 80058d2:	4603      	mov	r3, r0
 80058d4:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t )temp);
 80058d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80058da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058de:	ee17 3a90 	vmov	r3, s15
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	4b05      	ldr	r3, [pc, #20]	; (80058fc <Servo_Control_down+0x64>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80058ea:	bf00      	nop
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	f3af 8000 	nop.w
 80058f8:	40140000 	.word	0x40140000
 80058fc:	20000224 	.word	0x20000224
 8005900:	1c71c71c 	.word	0x1c71c71c
 8005904:	3fbc71c7 	.word	0x3fbc71c7

08005908 <Servo_Control_a>:

void Servo_Control_a(uint16_t angle)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	4618      	mov	r0, r3
 8005916:	f7fa fdfd 	bl	8000514 <__aeabi_i2d>
 800591a:	a315      	add	r3, pc, #84	; (adr r3, 8005970 <Servo_Control_a+0x68>)
 800591c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005920:	f7fa fe62 	bl	80005e8 <__aeabi_dmul>
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	4610      	mov	r0, r2
 800592a:	4619      	mov	r1, r3
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	4b0d      	ldr	r3, [pc, #52]	; (8005968 <Servo_Control_a+0x60>)
 8005932:	f7fa fca3 	bl	800027c <__adddf3>
 8005936:	4602      	mov	r2, r0
 8005938:	460b      	mov	r3, r1
 800593a:	4610      	mov	r0, r2
 800593c:	4619      	mov	r1, r3
 800593e:	f7fb f865 	bl	8000a0c <__aeabi_d2f>
 8005942:	4603      	mov	r3, r0
 8005944:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t )temp);
 8005946:	edd7 7a03 	vldr	s15, [r7, #12]
 800594a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800594e:	ee17 3a90 	vmov	r3, s15
 8005952:	b29a      	uxth	r2, r3
 8005954:	4b05      	ldr	r3, [pc, #20]	; (800596c <Servo_Control_a+0x64>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800595a:	bf00      	nop
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	f3af 8000 	nop.w
 8005968:	40140000 	.word	0x40140000
 800596c:	20000224 	.word	0x20000224
 8005970:	1c71c71c 	.word	0x1c71c71c
 8005974:	3fbc71c7 	.word	0x3fbc71c7

08005978 <Servo_Control_b>:

void Servo_Control_b(uint16_t angle)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	4603      	mov	r3, r0
 8005980:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 8005982:	88fb      	ldrh	r3, [r7, #6]
 8005984:	4618      	mov	r0, r3
 8005986:	f7fa fdc5 	bl	8000514 <__aeabi_i2d>
 800598a:	a315      	add	r3, pc, #84	; (adr r3, 80059e0 <Servo_Control_b+0x68>)
 800598c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005990:	f7fa fe2a 	bl	80005e8 <__aeabi_dmul>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4610      	mov	r0, r2
 800599a:	4619      	mov	r1, r3
 800599c:	f04f 0200 	mov.w	r2, #0
 80059a0:	4b0d      	ldr	r3, [pc, #52]	; (80059d8 <Servo_Control_b+0x60>)
 80059a2:	f7fa fc6b 	bl	800027c <__adddf3>
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	4610      	mov	r0, r2
 80059ac:	4619      	mov	r1, r3
 80059ae:	f7fb f82d 	bl	8000a0c <__aeabi_d2f>
 80059b2:	4603      	mov	r3, r0
 80059b4:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t )temp);
 80059b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80059ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059be:	ee17 3a90 	vmov	r3, s15
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	4b05      	ldr	r3, [pc, #20]	; (80059dc <Servo_Control_b+0x64>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80059ca:	bf00      	nop
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	f3af 8000 	nop.w
 80059d8:	40140000 	.word	0x40140000
 80059dc:	20000224 	.word	0x20000224
 80059e0:	1c71c71c 	.word	0x1c71c71c
 80059e4:	3fbc71c7 	.word	0x3fbc71c7

080059e8 <Servo_Control_c>:

void Servo_Control_c(uint16_t angle)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	4603      	mov	r3, r0
 80059f0:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 80059f2:	88fb      	ldrh	r3, [r7, #6]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7fa fd8d 	bl	8000514 <__aeabi_i2d>
 80059fa:	a315      	add	r3, pc, #84	; (adr r3, 8005a50 <Servo_Control_c+0x68>)
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	f7fa fdf2 	bl	80005e8 <__aeabi_dmul>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	4610      	mov	r0, r2
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	f04f 0200 	mov.w	r2, #0
 8005a10:	4b0d      	ldr	r3, [pc, #52]	; (8005a48 <Servo_Control_c+0x60>)
 8005a12:	f7fa fc33 	bl	800027c <__adddf3>
 8005a16:	4602      	mov	r2, r0
 8005a18:	460b      	mov	r3, r1
 8005a1a:	4610      	mov	r0, r2
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	f7fa fff5 	bl	8000a0c <__aeabi_d2f>
 8005a22:	4603      	mov	r3, r0
 8005a24:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, (uint16_t )temp);
 8005a26:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a2e:	ee17 3a90 	vmov	r3, s15
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	4b05      	ldr	r3, [pc, #20]	; (8005a4c <Servo_Control_c+0x64>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	f3af 8000 	nop.w
 8005a48:	40140000 	.word	0x40140000
 8005a4c:	2000026c 	.word	0x2000026c
 8005a50:	1c71c71c 	.word	0x1c71c71c
 8005a54:	3fbc71c7 	.word	0x3fbc71c7

08005a58 <Servo_Control_d>:

void Servo_Control_d(uint16_t angle)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	4603      	mov	r3, r0
 8005a60:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 8005a62:	88fb      	ldrh	r3, [r7, #6]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f7fa fd55 	bl	8000514 <__aeabi_i2d>
 8005a6a:	a315      	add	r3, pc, #84	; (adr r3, 8005ac0 <Servo_Control_d+0x68>)
 8005a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a70:	f7fa fdba 	bl	80005e8 <__aeabi_dmul>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4610      	mov	r0, r2
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	f04f 0200 	mov.w	r2, #0
 8005a80:	4b0d      	ldr	r3, [pc, #52]	; (8005ab8 <Servo_Control_d+0x60>)
 8005a82:	f7fa fbfb 	bl	800027c <__adddf3>
 8005a86:	4602      	mov	r2, r0
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4610      	mov	r0, r2
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	f7fa ffbd 	bl	8000a0c <__aeabi_d2f>
 8005a92:	4603      	mov	r3, r0
 8005a94:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, (uint16_t )temp);
 8005a96:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a9e:	ee17 3a90 	vmov	r3, s15
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	4b05      	ldr	r3, [pc, #20]	; (8005abc <Servo_Control_d+0x64>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005aaa:	bf00      	nop
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	f3af 8000 	nop.w
 8005ab8:	40140000 	.word	0x40140000
 8005abc:	2000026c 	.word	0x2000026c
 8005ac0:	1c71c71c 	.word	0x1c71c71c
 8005ac4:	3fbc71c7 	.word	0x3fbc71c7

08005ac8 <off>:

//45中间，75/15最外面
void off()
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
	Servo_Control_d(60);
 8005acc:	203c      	movs	r0, #60	; 0x3c
 8005ace:	f7ff ffc3 	bl	8005a58 <Servo_Control_d>
	delay_us(100000);
 8005ad2:	480b      	ldr	r0, [pc, #44]	; (8005b00 <off+0x38>)
 8005ad4:	f7ff fcf8 	bl	80054c8 <delay_us>
	Servo_Control_c(70);
 8005ad8:	2046      	movs	r0, #70	; 0x46
 8005ada:	f7ff ff85 	bl	80059e8 <Servo_Control_c>
	delay_us(100000);
 8005ade:	4808      	ldr	r0, [pc, #32]	; (8005b00 <off+0x38>)
 8005ae0:	f7ff fcf2 	bl	80054c8 <delay_us>
	Servo_Control_b(40);
 8005ae4:	2028      	movs	r0, #40	; 0x28
 8005ae6:	f7ff ff47 	bl	8005978 <Servo_Control_b>
	delay_us(100000);
 8005aea:	4805      	ldr	r0, [pc, #20]	; (8005b00 <off+0x38>)
 8005aec:	f7ff fcec 	bl	80054c8 <delay_us>
	Servo_Control_a(70);
 8005af0:	2046      	movs	r0, #70	; 0x46
 8005af2:	f7ff ff09 	bl	8005908 <Servo_Control_a>
	delay_us(300000);
 8005af6:	4803      	ldr	r0, [pc, #12]	; (8005b04 <off+0x3c>)
 8005af8:	f7ff fce6 	bl	80054c8 <delay_us>
}
 8005afc:	bf00      	nop
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	000186a0 	.word	0x000186a0
 8005b04:	000493e0 	.word	0x000493e0

08005b08 <on>:

void on()
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	af00      	add	r7, sp, #0
	Servo_Control_a(35);
 8005b0c:	2023      	movs	r0, #35	; 0x23
 8005b0e:	f7ff fefb 	bl	8005908 <Servo_Control_a>
	delay_us(100000);
 8005b12:	480b      	ldr	r0, [pc, #44]	; (8005b40 <on+0x38>)
 8005b14:	f7ff fcd8 	bl	80054c8 <delay_us>
	Servo_Control_b(70);
 8005b18:	2046      	movs	r0, #70	; 0x46
 8005b1a:	f7ff ff2d 	bl	8005978 <Servo_Control_b>
	delay_us(100000);
 8005b1e:	4808      	ldr	r0, [pc, #32]	; (8005b40 <on+0x38>)
 8005b20:	f7ff fcd2 	bl	80054c8 <delay_us>
	Servo_Control_c(40);
 8005b24:	2028      	movs	r0, #40	; 0x28
 8005b26:	f7ff ff5f 	bl	80059e8 <Servo_Control_c>
	delay_us(100000);
 8005b2a:	4805      	ldr	r0, [pc, #20]	; (8005b40 <on+0x38>)
 8005b2c:	f7ff fccc 	bl	80054c8 <delay_us>
	Servo_Control_d(30);
 8005b30:	201e      	movs	r0, #30
 8005b32:	f7ff ff91 	bl	8005a58 <Servo_Control_d>
	delay_us(300000);
 8005b36:	4803      	ldr	r0, [pc, #12]	; (8005b44 <on+0x3c>)
 8005b38:	f7ff fcc6 	bl	80054c8 <delay_us>
}
 8005b3c:	bf00      	nop
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	000186a0 	.word	0x000186a0
 8005b44:	000493e0 	.word	0x000493e0

08005b48 <RingBuffer_Init>:
 */

#include "ring_buffer.h"

// 初始化缓冲区
void RingBuffer_Init(RingBuffer *buf) {
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
    buf->head = 0;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
    buf->tail = 0;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <RingBuffer_Write>:
    buf->head = 0;
    buf->tail = 0;
}

// 向缓冲区写入数据
uint8_t RingBuffer_Write(RingBuffer *buf, uint8_t data) {
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	460b      	mov	r3, r1
 8005b76:	70fb      	strb	r3, [r7, #3]
    uint16_t next_head = (buf->head + 1) % BUFFER_SIZE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	3301      	adds	r3, #1
 8005b82:	425a      	negs	r2, r3
 8005b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005b8c:	bf58      	it	pl
 8005b8e:	4253      	negpl	r3, r2
 8005b90:	81fb      	strh	r3, [r7, #14]
    if (next_head != buf->tail) {  // 检查缓冲区是否已满
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	89fa      	ldrh	r2, [r7, #14]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d00d      	beq.n	8005bbc <RingBuffer_Write+0x50>
        buf->data[buf->head] = data;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	4619      	mov	r1, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	78fa      	ldrb	r2, [r7, #3]
 8005bae:	545a      	strb	r2, [r3, r1]
        buf->head = next_head;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	89fa      	ldrh	r2, [r7, #14]
 8005bb4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
        return 1;  // 写入成功
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e000      	b.n	8005bbe <RingBuffer_Write+0x52>
    }
    return 0;  // 缓冲区已满，写入失败
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <RingBuffer_Read>:

// 从缓冲区读取数据
uint8_t RingBuffer_Read(RingBuffer *buf, uint8_t *data) {
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]
    if (buf->tail != buf->head) {  // 检查缓冲区是否有数据
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d01a      	beq.n	8005c1e <RingBuffer_Read+0x54>
        *data = buf->data[buf->tail];
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	5c9a      	ldrb	r2, [r3, r2]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	701a      	strb	r2, [r3, #0]
        buf->tail = (buf->tail + 1) % BUFFER_SIZE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	3301      	adds	r3, #1
 8005c04:	425a      	negs	r2, r3
 8005c06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005c0e:	bf58      	it	pl
 8005c10:	4253      	negpl	r3, r2
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
        return 1;  // 读取成功
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e000      	b.n	8005c20 <RingBuffer_Read+0x56>
    }
    return 0;  // 缓冲区为空，读取失败
 8005c1e:	2300      	movs	r3, #0
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <rubbish>:
 */
#include "rubbish.h"


void rubbish(void)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	af00      	add	r7, sp, #0
    switch (rab[0])
 8005c30:	4b3a      	ldr	r3, [pc, #232]	; (8005d1c <rubbish+0xf0>)
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	3b33      	subs	r3, #51	; 0x33
 8005c36:	2b05      	cmp	r3, #5
 8005c38:	d86d      	bhi.n	8005d16 <rubbish+0xea>
 8005c3a:	a201      	add	r2, pc, #4	; (adr r2, 8005c40 <rubbish+0x14>)
 8005c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c40:	08005ca9 	.word	0x08005ca9
 8005c44:	08005cd1 	.word	0x08005cd1
 8005c48:	08005c59 	.word	0x08005c59
 8005c4c:	08005c81 	.word	0x08005c81
 8005c50:	08005d17 	.word	0x08005d17
 8005c54:	08005cf9 	.word	0x08005cf9
    {
        case '5':
            sprintf(str, "page 1");
 8005c58:	4931      	ldr	r1, [pc, #196]	; (8005d20 <rubbish+0xf4>)
 8005c5a:	4832      	ldr	r0, [pc, #200]	; (8005d24 <rubbish+0xf8>)
 8005c5c:	f000 f9b4 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005c60:	4830      	ldr	r0, [pc, #192]	; (8005d24 <rubbish+0xf8>)
 8005c62:	f000 f88b 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m0,1");
 8005c66:	4930      	ldr	r1, [pc, #192]	; (8005d28 <rubbish+0xfc>)
 8005c68:	482e      	ldr	r0, [pc, #184]	; (8005d24 <rubbish+0xf8>)
 8005c6a:	f000 f9ad 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005c6e:	482d      	ldr	r0, [pc, #180]	; (8005d24 <rubbish+0xf8>)
 8005c70:	f000 f884 	bl	8005d7c <tjc_send_string>
            flag++;
 8005c74:	4b2d      	ldr	r3, [pc, #180]	; (8005d2c <rubbish+0x100>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	4a2c      	ldr	r2, [pc, #176]	; (8005d2c <rubbish+0x100>)
 8005c7c:	6013      	str	r3, [r2, #0]
            break;
 8005c7e:	e04b      	b.n	8005d18 <rubbish+0xec>
        case '6':
            sprintf(str, "page 1");
 8005c80:	4927      	ldr	r1, [pc, #156]	; (8005d20 <rubbish+0xf4>)
 8005c82:	4828      	ldr	r0, [pc, #160]	; (8005d24 <rubbish+0xf8>)
 8005c84:	f000 f9a0 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005c88:	4826      	ldr	r0, [pc, #152]	; (8005d24 <rubbish+0xf8>)
 8005c8a:	f000 f877 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m1,1");
 8005c8e:	4928      	ldr	r1, [pc, #160]	; (8005d30 <rubbish+0x104>)
 8005c90:	4824      	ldr	r0, [pc, #144]	; (8005d24 <rubbish+0xf8>)
 8005c92:	f000 f999 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005c96:	4823      	ldr	r0, [pc, #140]	; (8005d24 <rubbish+0xf8>)
 8005c98:	f000 f870 	bl	8005d7c <tjc_send_string>
            flag++;
 8005c9c:	4b23      	ldr	r3, [pc, #140]	; (8005d2c <rubbish+0x100>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	4a22      	ldr	r2, [pc, #136]	; (8005d2c <rubbish+0x100>)
 8005ca4:	6013      	str	r3, [r2, #0]
            break;
 8005ca6:	e037      	b.n	8005d18 <rubbish+0xec>
        case '3':
            sprintf(str, "page 1");
 8005ca8:	491d      	ldr	r1, [pc, #116]	; (8005d20 <rubbish+0xf4>)
 8005caa:	481e      	ldr	r0, [pc, #120]	; (8005d24 <rubbish+0xf8>)
 8005cac:	f000 f98c 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005cb0:	481c      	ldr	r0, [pc, #112]	; (8005d24 <rubbish+0xf8>)
 8005cb2:	f000 f863 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m2,1");
 8005cb6:	491f      	ldr	r1, [pc, #124]	; (8005d34 <rubbish+0x108>)
 8005cb8:	481a      	ldr	r0, [pc, #104]	; (8005d24 <rubbish+0xf8>)
 8005cba:	f000 f985 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005cbe:	4819      	ldr	r0, [pc, #100]	; (8005d24 <rubbish+0xf8>)
 8005cc0:	f000 f85c 	bl	8005d7c <tjc_send_string>
            flag++;
 8005cc4:	4b19      	ldr	r3, [pc, #100]	; (8005d2c <rubbish+0x100>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4a18      	ldr	r2, [pc, #96]	; (8005d2c <rubbish+0x100>)
 8005ccc:	6013      	str	r3, [r2, #0]
            break;
 8005cce:	e023      	b.n	8005d18 <rubbish+0xec>
        case '4':
            sprintf(str, "page 1");
 8005cd0:	4913      	ldr	r1, [pc, #76]	; (8005d20 <rubbish+0xf4>)
 8005cd2:	4814      	ldr	r0, [pc, #80]	; (8005d24 <rubbish+0xf8>)
 8005cd4:	f000 f978 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005cd8:	4812      	ldr	r0, [pc, #72]	; (8005d24 <rubbish+0xf8>)
 8005cda:	f000 f84f 	bl	8005d7c <tjc_send_string>
            sprintf(str, "click m3,1");
 8005cde:	4916      	ldr	r1, [pc, #88]	; (8005d38 <rubbish+0x10c>)
 8005ce0:	4810      	ldr	r0, [pc, #64]	; (8005d24 <rubbish+0xf8>)
 8005ce2:	f000 f971 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005ce6:	480f      	ldr	r0, [pc, #60]	; (8005d24 <rubbish+0xf8>)
 8005ce8:	f000 f848 	bl	8005d7c <tjc_send_string>
            flag++;
 8005cec:	4b0f      	ldr	r3, [pc, #60]	; (8005d2c <rubbish+0x100>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	4a0e      	ldr	r2, [pc, #56]	; (8005d2c <rubbish+0x100>)
 8005cf4:	6013      	str	r3, [r2, #0]
            break;
 8005cf6:	e00f      	b.n	8005d18 <rubbish+0xec>
        case '8'://播放视频
            sprintf(str, "page 2");
 8005cf8:	4910      	ldr	r1, [pc, #64]	; (8005d3c <rubbish+0x110>)
 8005cfa:	480a      	ldr	r0, [pc, #40]	; (8005d24 <rubbish+0xf8>)
 8005cfc:	f000 f964 	bl	8005fc8 <siprintf>
            tjc_send_string(str);
 8005d00:	4808      	ldr	r0, [pc, #32]	; (8005d24 <rubbish+0xf8>)
 8005d02:	f000 f83b 	bl	8005d7c <tjc_send_string>
			sprintf(str, "click m20,1");
 8005d06:	490e      	ldr	r1, [pc, #56]	; (8005d40 <rubbish+0x114>)
 8005d08:	4806      	ldr	r0, [pc, #24]	; (8005d24 <rubbish+0xf8>)
 8005d0a:	f000 f95d 	bl	8005fc8 <siprintf>
			tjc_send_string(str);
 8005d0e:	4805      	ldr	r0, [pc, #20]	; (8005d24 <rubbish+0xf8>)
 8005d10:	f000 f834 	bl	8005d7c <tjc_send_string>
            break;
 8005d14:	e000      	b.n	8005d18 <rubbish+0xec>
        default:
            break;
 8005d16:	bf00      	nop
    }
}
 8005d18:	bf00      	nop
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	200000c8 	.word	0x200000c8
 8005d20:	080072a4 	.word	0x080072a4
 8005d24:	20000178 	.word	0x20000178
 8005d28:	080072ac 	.word	0x080072ac
 8005d2c:	200000d8 	.word	0x200000d8
 8005d30:	080072b8 	.word	0x080072b8
 8005d34:	080072c4 	.word	0x080072c4
 8005d38:	080072d0 	.word	0x080072d0
 8005d3c:	080072dc 	.word	0x080072dc
 8005d40:	080072e4 	.word	0x080072e4

08005d44 <uart_send_char>:
输入参数：		要发送的单个字符
返回值： 		无
修改记录：
**********************************************************/
void uart_send_char(char ch)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	71fb      	strb	r3, [r7, #7]
	uint8_t ch2 = (uint8_t)ch;
 8005d4e:	79fb      	ldrb	r3, [r7, #7]
 8005d50:	73fb      	strb	r3, [r7, #15]
    //当串口0忙的时候等待，不忙的时候再发送传进来的字符
	//while(__HAL_UART_GET_FLAG(&TJC_UART, UART_FLAG_TXE) == RESET);	//等待发送完毕
	while(__HAL_UART_GET_FLAG(&TJC_UART, UART_FLAG_TC) == RESET);
 8005d52:	bf00      	nop
 8005d54:	4b08      	ldr	r3, [pc, #32]	; (8005d78 <uart_send_char+0x34>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5e:	2b40      	cmp	r3, #64	; 0x40
 8005d60:	d1f8      	bne.n	8005d54 <uart_send_char+0x10>
    //发送单个字符
	HAL_UART_Transmit_IT(&TJC_UART, &ch2, 1);
 8005d62:	f107 030f 	add.w	r3, r7, #15
 8005d66:	2201      	movs	r2, #1
 8005d68:	4619      	mov	r1, r3
 8005d6a:	4803      	ldr	r0, [pc, #12]	; (8005d78 <uart_send_char+0x34>)
 8005d6c:	f7fe fc7f 	bl	800466e <HAL_UART_Transmit_IT>
	return;
 8005d70:	bf00      	nop
}
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	20000340 	.word	0x20000340

08005d7c <tjc_send_string>:
返回值： 		无
示例:			tjc_send_val("n0", "val", 100); 发出的数据就是 n0.val=100
修改记录：
**********************************************************/
void tjc_send_string(char* str)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
    //当前字符串地址不在结尾 并且 字符串首地址不为空
    while(*str!=0&&str!=0)
 8005d84:	e006      	b.n	8005d94 <tjc_send_string+0x18>
    {
        //发送字符串首地址中的字符，并且在发送完成之后首地址自增
        uart_send_char(*str++);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	1c5a      	adds	r2, r3, #1
 8005d8a:	607a      	str	r2, [r7, #4]
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7ff ffd8 	bl	8005d44 <uart_send_char>
    while(*str!=0&&str!=0)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d002      	beq.n	8005da2 <tjc_send_string+0x26>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1f1      	bne.n	8005d86 <tjc_send_string+0xa>
    }
	uart_send_char(0xff);
 8005da2:	20ff      	movs	r0, #255	; 0xff
 8005da4:	f7ff ffce 	bl	8005d44 <uart_send_char>
	uart_send_char(0xff);
 8005da8:	20ff      	movs	r0, #255	; 0xff
 8005daa:	f7ff ffcb 	bl	8005d44 <uart_send_char>
	uart_send_char(0xff);
 8005dae:	20ff      	movs	r0, #255	; 0xff
 8005db0:	f7ff ffc8 	bl	8005d44 <uart_send_char>
	return;
 8005db4:	bf00      	nop
}
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <initRingBuffer>:
输入参数：
返回值： 		void
修改记录：
**********************************************************/
void initRingBuffer(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
	//初始化相关信息
	ringBuffer.Head = 0;
 8005dc0:	4b06      	ldr	r3, [pc, #24]	; (8005ddc <initRingBuffer+0x20>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	801a      	strh	r2, [r3, #0]
	ringBuffer.Tail = 0;
 8005dc6:	4b05      	ldr	r3, [pc, #20]	; (8005ddc <initRingBuffer+0x20>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	805a      	strh	r2, [r3, #2]
	ringBuffer.Length = 0;
 8005dcc:	4b03      	ldr	r3, [pc, #12]	; (8005ddc <initRingBuffer+0x20>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	809a      	strh	r2, [r3, #4]
	return;
 8005dd2:	bf00      	nop
}
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	200003d0 	.word	0x200003d0

08005de0 <write1ByteToRingBuffer>:
输入参数：		要写入的1字节数据
返回值： 		void
修改记录：
**********************************************************/
void write1ByteToRingBuffer(uint8_t data)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	4603      	mov	r3, r0
 8005de8:	71fb      	strb	r3, [r7, #7]
	if(ringBuffer.Length >= RINGBUFFER_LEN) //判断缓冲区是否已满
 8005dea:	4b15      	ldr	r3, [pc, #84]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005dec:	889b      	ldrh	r3, [r3, #4]
 8005dee:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005df2:	d21e      	bcs.n	8005e32 <write1ByteToRingBuffer+0x52>
	{
	return ;
	}
	ringBuffer.Ring_data[ringBuffer.Tail]=data;
 8005df4:	4b12      	ldr	r3, [pc, #72]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005df6:	885b      	ldrh	r3, [r3, #2]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	4b11      	ldr	r3, [pc, #68]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005dfc:	4413      	add	r3, r2
 8005dfe:	79fa      	ldrb	r2, [r7, #7]
 8005e00:	719a      	strb	r2, [r3, #6]
	ringBuffer.Tail = (ringBuffer.Tail+1)%RINGBUFFER_LEN;//防止越界非法访问
 8005e02:	4b0f      	ldr	r3, [pc, #60]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005e04:	885b      	ldrh	r3, [r3, #2]
 8005e06:	3301      	adds	r3, #1
 8005e08:	4a0e      	ldr	r2, [pc, #56]	; (8005e44 <write1ByteToRingBuffer+0x64>)
 8005e0a:	fb82 1203 	smull	r1, r2, r2, r3
 8005e0e:	1151      	asrs	r1, r2, #5
 8005e10:	17da      	asrs	r2, r3, #31
 8005e12:	1a8a      	subs	r2, r1, r2
 8005e14:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005e18:	fb01 f202 	mul.w	r2, r1, r2
 8005e1c:	1a9a      	subs	r2, r3, r2
 8005e1e:	b292      	uxth	r2, r2
 8005e20:	4b07      	ldr	r3, [pc, #28]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005e22:	805a      	strh	r2, [r3, #2]
	ringBuffer.Length++;
 8005e24:	4b06      	ldr	r3, [pc, #24]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005e26:	889b      	ldrh	r3, [r3, #4]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <write1ByteToRingBuffer+0x60>)
 8005e2e:	809a      	strh	r2, [r3, #4]
	return ;
 8005e30:	e000      	b.n	8005e34 <write1ByteToRingBuffer+0x54>
	return ;
 8005e32:	bf00      	nop
}
 8005e34:	370c      	adds	r7, #12
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	200003d0 	.word	0x200003d0
 8005e44:	10624dd3 	.word	0x10624dd3

08005e48 <__errno>:
 8005e48:	4b01      	ldr	r3, [pc, #4]	; (8005e50 <__errno+0x8>)
 8005e4a:	6818      	ldr	r0, [r3, #0]
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	20000028 	.word	0x20000028

08005e54 <__libc_init_array>:
 8005e54:	b570      	push	{r4, r5, r6, lr}
 8005e56:	4d0d      	ldr	r5, [pc, #52]	; (8005e8c <__libc_init_array+0x38>)
 8005e58:	4c0d      	ldr	r4, [pc, #52]	; (8005e90 <__libc_init_array+0x3c>)
 8005e5a:	1b64      	subs	r4, r4, r5
 8005e5c:	10a4      	asrs	r4, r4, #2
 8005e5e:	2600      	movs	r6, #0
 8005e60:	42a6      	cmp	r6, r4
 8005e62:	d109      	bne.n	8005e78 <__libc_init_array+0x24>
 8005e64:	4d0b      	ldr	r5, [pc, #44]	; (8005e94 <__libc_init_array+0x40>)
 8005e66:	4c0c      	ldr	r4, [pc, #48]	; (8005e98 <__libc_init_array+0x44>)
 8005e68:	f001 f9be 	bl	80071e8 <_init>
 8005e6c:	1b64      	subs	r4, r4, r5
 8005e6e:	10a4      	asrs	r4, r4, #2
 8005e70:	2600      	movs	r6, #0
 8005e72:	42a6      	cmp	r6, r4
 8005e74:	d105      	bne.n	8005e82 <__libc_init_array+0x2e>
 8005e76:	bd70      	pop	{r4, r5, r6, pc}
 8005e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e7c:	4798      	blx	r3
 8005e7e:	3601      	adds	r6, #1
 8005e80:	e7ee      	b.n	8005e60 <__libc_init_array+0xc>
 8005e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e86:	4798      	blx	r3
 8005e88:	3601      	adds	r6, #1
 8005e8a:	e7f2      	b.n	8005e72 <__libc_init_array+0x1e>
 8005e8c:	080073a8 	.word	0x080073a8
 8005e90:	080073a8 	.word	0x080073a8
 8005e94:	080073a8 	.word	0x080073a8
 8005e98:	080073ac 	.word	0x080073ac

08005e9c <memset>:
 8005e9c:	4402      	add	r2, r0
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d100      	bne.n	8005ea6 <memset+0xa>
 8005ea4:	4770      	bx	lr
 8005ea6:	f803 1b01 	strb.w	r1, [r3], #1
 8005eaa:	e7f9      	b.n	8005ea0 <memset+0x4>

08005eac <iprintf>:
 8005eac:	b40f      	push	{r0, r1, r2, r3}
 8005eae:	4b0a      	ldr	r3, [pc, #40]	; (8005ed8 <iprintf+0x2c>)
 8005eb0:	b513      	push	{r0, r1, r4, lr}
 8005eb2:	681c      	ldr	r4, [r3, #0]
 8005eb4:	b124      	cbz	r4, 8005ec0 <iprintf+0x14>
 8005eb6:	69a3      	ldr	r3, [r4, #24]
 8005eb8:	b913      	cbnz	r3, 8005ec0 <iprintf+0x14>
 8005eba:	4620      	mov	r0, r4
 8005ebc:	f000 fa7e 	bl	80063bc <__sinit>
 8005ec0:	ab05      	add	r3, sp, #20
 8005ec2:	9a04      	ldr	r2, [sp, #16]
 8005ec4:	68a1      	ldr	r1, [r4, #8]
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	4620      	mov	r0, r4
 8005eca:	f000 fdab 	bl	8006a24 <_vfiprintf_r>
 8005ece:	b002      	add	sp, #8
 8005ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed4:	b004      	add	sp, #16
 8005ed6:	4770      	bx	lr
 8005ed8:	20000028 	.word	0x20000028

08005edc <_puts_r>:
 8005edc:	b570      	push	{r4, r5, r6, lr}
 8005ede:	460e      	mov	r6, r1
 8005ee0:	4605      	mov	r5, r0
 8005ee2:	b118      	cbz	r0, 8005eec <_puts_r+0x10>
 8005ee4:	6983      	ldr	r3, [r0, #24]
 8005ee6:	b90b      	cbnz	r3, 8005eec <_puts_r+0x10>
 8005ee8:	f000 fa68 	bl	80063bc <__sinit>
 8005eec:	69ab      	ldr	r3, [r5, #24]
 8005eee:	68ac      	ldr	r4, [r5, #8]
 8005ef0:	b913      	cbnz	r3, 8005ef8 <_puts_r+0x1c>
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	f000 fa62 	bl	80063bc <__sinit>
 8005ef8:	4b2c      	ldr	r3, [pc, #176]	; (8005fac <_puts_r+0xd0>)
 8005efa:	429c      	cmp	r4, r3
 8005efc:	d120      	bne.n	8005f40 <_puts_r+0x64>
 8005efe:	686c      	ldr	r4, [r5, #4]
 8005f00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f02:	07db      	lsls	r3, r3, #31
 8005f04:	d405      	bmi.n	8005f12 <_puts_r+0x36>
 8005f06:	89a3      	ldrh	r3, [r4, #12]
 8005f08:	0598      	lsls	r0, r3, #22
 8005f0a:	d402      	bmi.n	8005f12 <_puts_r+0x36>
 8005f0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f0e:	f000 faf3 	bl	80064f8 <__retarget_lock_acquire_recursive>
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	0719      	lsls	r1, r3, #28
 8005f16:	d51d      	bpl.n	8005f54 <_puts_r+0x78>
 8005f18:	6923      	ldr	r3, [r4, #16]
 8005f1a:	b1db      	cbz	r3, 8005f54 <_puts_r+0x78>
 8005f1c:	3e01      	subs	r6, #1
 8005f1e:	68a3      	ldr	r3, [r4, #8]
 8005f20:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f24:	3b01      	subs	r3, #1
 8005f26:	60a3      	str	r3, [r4, #8]
 8005f28:	bb39      	cbnz	r1, 8005f7a <_puts_r+0x9e>
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	da38      	bge.n	8005fa0 <_puts_r+0xc4>
 8005f2e:	4622      	mov	r2, r4
 8005f30:	210a      	movs	r1, #10
 8005f32:	4628      	mov	r0, r5
 8005f34:	f000 f868 	bl	8006008 <__swbuf_r>
 8005f38:	3001      	adds	r0, #1
 8005f3a:	d011      	beq.n	8005f60 <_puts_r+0x84>
 8005f3c:	250a      	movs	r5, #10
 8005f3e:	e011      	b.n	8005f64 <_puts_r+0x88>
 8005f40:	4b1b      	ldr	r3, [pc, #108]	; (8005fb0 <_puts_r+0xd4>)
 8005f42:	429c      	cmp	r4, r3
 8005f44:	d101      	bne.n	8005f4a <_puts_r+0x6e>
 8005f46:	68ac      	ldr	r4, [r5, #8]
 8005f48:	e7da      	b.n	8005f00 <_puts_r+0x24>
 8005f4a:	4b1a      	ldr	r3, [pc, #104]	; (8005fb4 <_puts_r+0xd8>)
 8005f4c:	429c      	cmp	r4, r3
 8005f4e:	bf08      	it	eq
 8005f50:	68ec      	ldreq	r4, [r5, #12]
 8005f52:	e7d5      	b.n	8005f00 <_puts_r+0x24>
 8005f54:	4621      	mov	r1, r4
 8005f56:	4628      	mov	r0, r5
 8005f58:	f000 f8a8 	bl	80060ac <__swsetup_r>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	d0dd      	beq.n	8005f1c <_puts_r+0x40>
 8005f60:	f04f 35ff 	mov.w	r5, #4294967295
 8005f64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f66:	07da      	lsls	r2, r3, #31
 8005f68:	d405      	bmi.n	8005f76 <_puts_r+0x9a>
 8005f6a:	89a3      	ldrh	r3, [r4, #12]
 8005f6c:	059b      	lsls	r3, r3, #22
 8005f6e:	d402      	bmi.n	8005f76 <_puts_r+0x9a>
 8005f70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f72:	f000 fac2 	bl	80064fa <__retarget_lock_release_recursive>
 8005f76:	4628      	mov	r0, r5
 8005f78:	bd70      	pop	{r4, r5, r6, pc}
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	da04      	bge.n	8005f88 <_puts_r+0xac>
 8005f7e:	69a2      	ldr	r2, [r4, #24]
 8005f80:	429a      	cmp	r2, r3
 8005f82:	dc06      	bgt.n	8005f92 <_puts_r+0xb6>
 8005f84:	290a      	cmp	r1, #10
 8005f86:	d004      	beq.n	8005f92 <_puts_r+0xb6>
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	1c5a      	adds	r2, r3, #1
 8005f8c:	6022      	str	r2, [r4, #0]
 8005f8e:	7019      	strb	r1, [r3, #0]
 8005f90:	e7c5      	b.n	8005f1e <_puts_r+0x42>
 8005f92:	4622      	mov	r2, r4
 8005f94:	4628      	mov	r0, r5
 8005f96:	f000 f837 	bl	8006008 <__swbuf_r>
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d1bf      	bne.n	8005f1e <_puts_r+0x42>
 8005f9e:	e7df      	b.n	8005f60 <_puts_r+0x84>
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	250a      	movs	r5, #10
 8005fa4:	1c5a      	adds	r2, r3, #1
 8005fa6:	6022      	str	r2, [r4, #0]
 8005fa8:	701d      	strb	r5, [r3, #0]
 8005faa:	e7db      	b.n	8005f64 <_puts_r+0x88>
 8005fac:	0800732c 	.word	0x0800732c
 8005fb0:	0800734c 	.word	0x0800734c
 8005fb4:	0800730c 	.word	0x0800730c

08005fb8 <puts>:
 8005fb8:	4b02      	ldr	r3, [pc, #8]	; (8005fc4 <puts+0xc>)
 8005fba:	4601      	mov	r1, r0
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	f7ff bf8d 	b.w	8005edc <_puts_r>
 8005fc2:	bf00      	nop
 8005fc4:	20000028 	.word	0x20000028

08005fc8 <siprintf>:
 8005fc8:	b40e      	push	{r1, r2, r3}
 8005fca:	b500      	push	{lr}
 8005fcc:	b09c      	sub	sp, #112	; 0x70
 8005fce:	ab1d      	add	r3, sp, #116	; 0x74
 8005fd0:	9002      	str	r0, [sp, #8]
 8005fd2:	9006      	str	r0, [sp, #24]
 8005fd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fd8:	4809      	ldr	r0, [pc, #36]	; (8006000 <siprintf+0x38>)
 8005fda:	9107      	str	r1, [sp, #28]
 8005fdc:	9104      	str	r1, [sp, #16]
 8005fde:	4909      	ldr	r1, [pc, #36]	; (8006004 <siprintf+0x3c>)
 8005fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fe4:	9105      	str	r1, [sp, #20]
 8005fe6:	6800      	ldr	r0, [r0, #0]
 8005fe8:	9301      	str	r3, [sp, #4]
 8005fea:	a902      	add	r1, sp, #8
 8005fec:	f000 fbf0 	bl	80067d0 <_svfiprintf_r>
 8005ff0:	9b02      	ldr	r3, [sp, #8]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	701a      	strb	r2, [r3, #0]
 8005ff6:	b01c      	add	sp, #112	; 0x70
 8005ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ffc:	b003      	add	sp, #12
 8005ffe:	4770      	bx	lr
 8006000:	20000028 	.word	0x20000028
 8006004:	ffff0208 	.word	0xffff0208

08006008 <__swbuf_r>:
 8006008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600a:	460e      	mov	r6, r1
 800600c:	4614      	mov	r4, r2
 800600e:	4605      	mov	r5, r0
 8006010:	b118      	cbz	r0, 800601a <__swbuf_r+0x12>
 8006012:	6983      	ldr	r3, [r0, #24]
 8006014:	b90b      	cbnz	r3, 800601a <__swbuf_r+0x12>
 8006016:	f000 f9d1 	bl	80063bc <__sinit>
 800601a:	4b21      	ldr	r3, [pc, #132]	; (80060a0 <__swbuf_r+0x98>)
 800601c:	429c      	cmp	r4, r3
 800601e:	d12b      	bne.n	8006078 <__swbuf_r+0x70>
 8006020:	686c      	ldr	r4, [r5, #4]
 8006022:	69a3      	ldr	r3, [r4, #24]
 8006024:	60a3      	str	r3, [r4, #8]
 8006026:	89a3      	ldrh	r3, [r4, #12]
 8006028:	071a      	lsls	r2, r3, #28
 800602a:	d52f      	bpl.n	800608c <__swbuf_r+0x84>
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	b36b      	cbz	r3, 800608c <__swbuf_r+0x84>
 8006030:	6923      	ldr	r3, [r4, #16]
 8006032:	6820      	ldr	r0, [r4, #0]
 8006034:	1ac0      	subs	r0, r0, r3
 8006036:	6963      	ldr	r3, [r4, #20]
 8006038:	b2f6      	uxtb	r6, r6
 800603a:	4283      	cmp	r3, r0
 800603c:	4637      	mov	r7, r6
 800603e:	dc04      	bgt.n	800604a <__swbuf_r+0x42>
 8006040:	4621      	mov	r1, r4
 8006042:	4628      	mov	r0, r5
 8006044:	f000 f926 	bl	8006294 <_fflush_r>
 8006048:	bb30      	cbnz	r0, 8006098 <__swbuf_r+0x90>
 800604a:	68a3      	ldr	r3, [r4, #8]
 800604c:	3b01      	subs	r3, #1
 800604e:	60a3      	str	r3, [r4, #8]
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	6022      	str	r2, [r4, #0]
 8006056:	701e      	strb	r6, [r3, #0]
 8006058:	6963      	ldr	r3, [r4, #20]
 800605a:	3001      	adds	r0, #1
 800605c:	4283      	cmp	r3, r0
 800605e:	d004      	beq.n	800606a <__swbuf_r+0x62>
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	07db      	lsls	r3, r3, #31
 8006064:	d506      	bpl.n	8006074 <__swbuf_r+0x6c>
 8006066:	2e0a      	cmp	r6, #10
 8006068:	d104      	bne.n	8006074 <__swbuf_r+0x6c>
 800606a:	4621      	mov	r1, r4
 800606c:	4628      	mov	r0, r5
 800606e:	f000 f911 	bl	8006294 <_fflush_r>
 8006072:	b988      	cbnz	r0, 8006098 <__swbuf_r+0x90>
 8006074:	4638      	mov	r0, r7
 8006076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006078:	4b0a      	ldr	r3, [pc, #40]	; (80060a4 <__swbuf_r+0x9c>)
 800607a:	429c      	cmp	r4, r3
 800607c:	d101      	bne.n	8006082 <__swbuf_r+0x7a>
 800607e:	68ac      	ldr	r4, [r5, #8]
 8006080:	e7cf      	b.n	8006022 <__swbuf_r+0x1a>
 8006082:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <__swbuf_r+0xa0>)
 8006084:	429c      	cmp	r4, r3
 8006086:	bf08      	it	eq
 8006088:	68ec      	ldreq	r4, [r5, #12]
 800608a:	e7ca      	b.n	8006022 <__swbuf_r+0x1a>
 800608c:	4621      	mov	r1, r4
 800608e:	4628      	mov	r0, r5
 8006090:	f000 f80c 	bl	80060ac <__swsetup_r>
 8006094:	2800      	cmp	r0, #0
 8006096:	d0cb      	beq.n	8006030 <__swbuf_r+0x28>
 8006098:	f04f 37ff 	mov.w	r7, #4294967295
 800609c:	e7ea      	b.n	8006074 <__swbuf_r+0x6c>
 800609e:	bf00      	nop
 80060a0:	0800732c 	.word	0x0800732c
 80060a4:	0800734c 	.word	0x0800734c
 80060a8:	0800730c 	.word	0x0800730c

080060ac <__swsetup_r>:
 80060ac:	4b32      	ldr	r3, [pc, #200]	; (8006178 <__swsetup_r+0xcc>)
 80060ae:	b570      	push	{r4, r5, r6, lr}
 80060b0:	681d      	ldr	r5, [r3, #0]
 80060b2:	4606      	mov	r6, r0
 80060b4:	460c      	mov	r4, r1
 80060b6:	b125      	cbz	r5, 80060c2 <__swsetup_r+0x16>
 80060b8:	69ab      	ldr	r3, [r5, #24]
 80060ba:	b913      	cbnz	r3, 80060c2 <__swsetup_r+0x16>
 80060bc:	4628      	mov	r0, r5
 80060be:	f000 f97d 	bl	80063bc <__sinit>
 80060c2:	4b2e      	ldr	r3, [pc, #184]	; (800617c <__swsetup_r+0xd0>)
 80060c4:	429c      	cmp	r4, r3
 80060c6:	d10f      	bne.n	80060e8 <__swsetup_r+0x3c>
 80060c8:	686c      	ldr	r4, [r5, #4]
 80060ca:	89a3      	ldrh	r3, [r4, #12]
 80060cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060d0:	0719      	lsls	r1, r3, #28
 80060d2:	d42c      	bmi.n	800612e <__swsetup_r+0x82>
 80060d4:	06dd      	lsls	r5, r3, #27
 80060d6:	d411      	bmi.n	80060fc <__swsetup_r+0x50>
 80060d8:	2309      	movs	r3, #9
 80060da:	6033      	str	r3, [r6, #0]
 80060dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060e0:	81a3      	strh	r3, [r4, #12]
 80060e2:	f04f 30ff 	mov.w	r0, #4294967295
 80060e6:	e03e      	b.n	8006166 <__swsetup_r+0xba>
 80060e8:	4b25      	ldr	r3, [pc, #148]	; (8006180 <__swsetup_r+0xd4>)
 80060ea:	429c      	cmp	r4, r3
 80060ec:	d101      	bne.n	80060f2 <__swsetup_r+0x46>
 80060ee:	68ac      	ldr	r4, [r5, #8]
 80060f0:	e7eb      	b.n	80060ca <__swsetup_r+0x1e>
 80060f2:	4b24      	ldr	r3, [pc, #144]	; (8006184 <__swsetup_r+0xd8>)
 80060f4:	429c      	cmp	r4, r3
 80060f6:	bf08      	it	eq
 80060f8:	68ec      	ldreq	r4, [r5, #12]
 80060fa:	e7e6      	b.n	80060ca <__swsetup_r+0x1e>
 80060fc:	0758      	lsls	r0, r3, #29
 80060fe:	d512      	bpl.n	8006126 <__swsetup_r+0x7a>
 8006100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006102:	b141      	cbz	r1, 8006116 <__swsetup_r+0x6a>
 8006104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006108:	4299      	cmp	r1, r3
 800610a:	d002      	beq.n	8006112 <__swsetup_r+0x66>
 800610c:	4630      	mov	r0, r6
 800610e:	f000 fa59 	bl	80065c4 <_free_r>
 8006112:	2300      	movs	r3, #0
 8006114:	6363      	str	r3, [r4, #52]	; 0x34
 8006116:	89a3      	ldrh	r3, [r4, #12]
 8006118:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800611c:	81a3      	strh	r3, [r4, #12]
 800611e:	2300      	movs	r3, #0
 8006120:	6063      	str	r3, [r4, #4]
 8006122:	6923      	ldr	r3, [r4, #16]
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	89a3      	ldrh	r3, [r4, #12]
 8006128:	f043 0308 	orr.w	r3, r3, #8
 800612c:	81a3      	strh	r3, [r4, #12]
 800612e:	6923      	ldr	r3, [r4, #16]
 8006130:	b94b      	cbnz	r3, 8006146 <__swsetup_r+0x9a>
 8006132:	89a3      	ldrh	r3, [r4, #12]
 8006134:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613c:	d003      	beq.n	8006146 <__swsetup_r+0x9a>
 800613e:	4621      	mov	r1, r4
 8006140:	4630      	mov	r0, r6
 8006142:	f000 f9ff 	bl	8006544 <__smakebuf_r>
 8006146:	89a0      	ldrh	r0, [r4, #12]
 8006148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800614c:	f010 0301 	ands.w	r3, r0, #1
 8006150:	d00a      	beq.n	8006168 <__swsetup_r+0xbc>
 8006152:	2300      	movs	r3, #0
 8006154:	60a3      	str	r3, [r4, #8]
 8006156:	6963      	ldr	r3, [r4, #20]
 8006158:	425b      	negs	r3, r3
 800615a:	61a3      	str	r3, [r4, #24]
 800615c:	6923      	ldr	r3, [r4, #16]
 800615e:	b943      	cbnz	r3, 8006172 <__swsetup_r+0xc6>
 8006160:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006164:	d1ba      	bne.n	80060dc <__swsetup_r+0x30>
 8006166:	bd70      	pop	{r4, r5, r6, pc}
 8006168:	0781      	lsls	r1, r0, #30
 800616a:	bf58      	it	pl
 800616c:	6963      	ldrpl	r3, [r4, #20]
 800616e:	60a3      	str	r3, [r4, #8]
 8006170:	e7f4      	b.n	800615c <__swsetup_r+0xb0>
 8006172:	2000      	movs	r0, #0
 8006174:	e7f7      	b.n	8006166 <__swsetup_r+0xba>
 8006176:	bf00      	nop
 8006178:	20000028 	.word	0x20000028
 800617c:	0800732c 	.word	0x0800732c
 8006180:	0800734c 	.word	0x0800734c
 8006184:	0800730c 	.word	0x0800730c

08006188 <__sflush_r>:
 8006188:	898a      	ldrh	r2, [r1, #12]
 800618a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800618e:	4605      	mov	r5, r0
 8006190:	0710      	lsls	r0, r2, #28
 8006192:	460c      	mov	r4, r1
 8006194:	d458      	bmi.n	8006248 <__sflush_r+0xc0>
 8006196:	684b      	ldr	r3, [r1, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	dc05      	bgt.n	80061a8 <__sflush_r+0x20>
 800619c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800619e:	2b00      	cmp	r3, #0
 80061a0:	dc02      	bgt.n	80061a8 <__sflush_r+0x20>
 80061a2:	2000      	movs	r0, #0
 80061a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061aa:	2e00      	cmp	r6, #0
 80061ac:	d0f9      	beq.n	80061a2 <__sflush_r+0x1a>
 80061ae:	2300      	movs	r3, #0
 80061b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061b4:	682f      	ldr	r7, [r5, #0]
 80061b6:	602b      	str	r3, [r5, #0]
 80061b8:	d032      	beq.n	8006220 <__sflush_r+0x98>
 80061ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061bc:	89a3      	ldrh	r3, [r4, #12]
 80061be:	075a      	lsls	r2, r3, #29
 80061c0:	d505      	bpl.n	80061ce <__sflush_r+0x46>
 80061c2:	6863      	ldr	r3, [r4, #4]
 80061c4:	1ac0      	subs	r0, r0, r3
 80061c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061c8:	b10b      	cbz	r3, 80061ce <__sflush_r+0x46>
 80061ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061cc:	1ac0      	subs	r0, r0, r3
 80061ce:	2300      	movs	r3, #0
 80061d0:	4602      	mov	r2, r0
 80061d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061d4:	6a21      	ldr	r1, [r4, #32]
 80061d6:	4628      	mov	r0, r5
 80061d8:	47b0      	blx	r6
 80061da:	1c43      	adds	r3, r0, #1
 80061dc:	89a3      	ldrh	r3, [r4, #12]
 80061de:	d106      	bne.n	80061ee <__sflush_r+0x66>
 80061e0:	6829      	ldr	r1, [r5, #0]
 80061e2:	291d      	cmp	r1, #29
 80061e4:	d82c      	bhi.n	8006240 <__sflush_r+0xb8>
 80061e6:	4a2a      	ldr	r2, [pc, #168]	; (8006290 <__sflush_r+0x108>)
 80061e8:	40ca      	lsrs	r2, r1
 80061ea:	07d6      	lsls	r6, r2, #31
 80061ec:	d528      	bpl.n	8006240 <__sflush_r+0xb8>
 80061ee:	2200      	movs	r2, #0
 80061f0:	6062      	str	r2, [r4, #4]
 80061f2:	04d9      	lsls	r1, r3, #19
 80061f4:	6922      	ldr	r2, [r4, #16]
 80061f6:	6022      	str	r2, [r4, #0]
 80061f8:	d504      	bpl.n	8006204 <__sflush_r+0x7c>
 80061fa:	1c42      	adds	r2, r0, #1
 80061fc:	d101      	bne.n	8006202 <__sflush_r+0x7a>
 80061fe:	682b      	ldr	r3, [r5, #0]
 8006200:	b903      	cbnz	r3, 8006204 <__sflush_r+0x7c>
 8006202:	6560      	str	r0, [r4, #84]	; 0x54
 8006204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006206:	602f      	str	r7, [r5, #0]
 8006208:	2900      	cmp	r1, #0
 800620a:	d0ca      	beq.n	80061a2 <__sflush_r+0x1a>
 800620c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006210:	4299      	cmp	r1, r3
 8006212:	d002      	beq.n	800621a <__sflush_r+0x92>
 8006214:	4628      	mov	r0, r5
 8006216:	f000 f9d5 	bl	80065c4 <_free_r>
 800621a:	2000      	movs	r0, #0
 800621c:	6360      	str	r0, [r4, #52]	; 0x34
 800621e:	e7c1      	b.n	80061a4 <__sflush_r+0x1c>
 8006220:	6a21      	ldr	r1, [r4, #32]
 8006222:	2301      	movs	r3, #1
 8006224:	4628      	mov	r0, r5
 8006226:	47b0      	blx	r6
 8006228:	1c41      	adds	r1, r0, #1
 800622a:	d1c7      	bne.n	80061bc <__sflush_r+0x34>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d0c4      	beq.n	80061bc <__sflush_r+0x34>
 8006232:	2b1d      	cmp	r3, #29
 8006234:	d001      	beq.n	800623a <__sflush_r+0xb2>
 8006236:	2b16      	cmp	r3, #22
 8006238:	d101      	bne.n	800623e <__sflush_r+0xb6>
 800623a:	602f      	str	r7, [r5, #0]
 800623c:	e7b1      	b.n	80061a2 <__sflush_r+0x1a>
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006244:	81a3      	strh	r3, [r4, #12]
 8006246:	e7ad      	b.n	80061a4 <__sflush_r+0x1c>
 8006248:	690f      	ldr	r7, [r1, #16]
 800624a:	2f00      	cmp	r7, #0
 800624c:	d0a9      	beq.n	80061a2 <__sflush_r+0x1a>
 800624e:	0793      	lsls	r3, r2, #30
 8006250:	680e      	ldr	r6, [r1, #0]
 8006252:	bf08      	it	eq
 8006254:	694b      	ldreq	r3, [r1, #20]
 8006256:	600f      	str	r7, [r1, #0]
 8006258:	bf18      	it	ne
 800625a:	2300      	movne	r3, #0
 800625c:	eba6 0807 	sub.w	r8, r6, r7
 8006260:	608b      	str	r3, [r1, #8]
 8006262:	f1b8 0f00 	cmp.w	r8, #0
 8006266:	dd9c      	ble.n	80061a2 <__sflush_r+0x1a>
 8006268:	6a21      	ldr	r1, [r4, #32]
 800626a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800626c:	4643      	mov	r3, r8
 800626e:	463a      	mov	r2, r7
 8006270:	4628      	mov	r0, r5
 8006272:	47b0      	blx	r6
 8006274:	2800      	cmp	r0, #0
 8006276:	dc06      	bgt.n	8006286 <__sflush_r+0xfe>
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800627e:	81a3      	strh	r3, [r4, #12]
 8006280:	f04f 30ff 	mov.w	r0, #4294967295
 8006284:	e78e      	b.n	80061a4 <__sflush_r+0x1c>
 8006286:	4407      	add	r7, r0
 8006288:	eba8 0800 	sub.w	r8, r8, r0
 800628c:	e7e9      	b.n	8006262 <__sflush_r+0xda>
 800628e:	bf00      	nop
 8006290:	20400001 	.word	0x20400001

08006294 <_fflush_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	690b      	ldr	r3, [r1, #16]
 8006298:	4605      	mov	r5, r0
 800629a:	460c      	mov	r4, r1
 800629c:	b913      	cbnz	r3, 80062a4 <_fflush_r+0x10>
 800629e:	2500      	movs	r5, #0
 80062a0:	4628      	mov	r0, r5
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	b118      	cbz	r0, 80062ae <_fflush_r+0x1a>
 80062a6:	6983      	ldr	r3, [r0, #24]
 80062a8:	b90b      	cbnz	r3, 80062ae <_fflush_r+0x1a>
 80062aa:	f000 f887 	bl	80063bc <__sinit>
 80062ae:	4b14      	ldr	r3, [pc, #80]	; (8006300 <_fflush_r+0x6c>)
 80062b0:	429c      	cmp	r4, r3
 80062b2:	d11b      	bne.n	80062ec <_fflush_r+0x58>
 80062b4:	686c      	ldr	r4, [r5, #4]
 80062b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d0ef      	beq.n	800629e <_fflush_r+0xa>
 80062be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80062c0:	07d0      	lsls	r0, r2, #31
 80062c2:	d404      	bmi.n	80062ce <_fflush_r+0x3a>
 80062c4:	0599      	lsls	r1, r3, #22
 80062c6:	d402      	bmi.n	80062ce <_fflush_r+0x3a>
 80062c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062ca:	f000 f915 	bl	80064f8 <__retarget_lock_acquire_recursive>
 80062ce:	4628      	mov	r0, r5
 80062d0:	4621      	mov	r1, r4
 80062d2:	f7ff ff59 	bl	8006188 <__sflush_r>
 80062d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062d8:	07da      	lsls	r2, r3, #31
 80062da:	4605      	mov	r5, r0
 80062dc:	d4e0      	bmi.n	80062a0 <_fflush_r+0xc>
 80062de:	89a3      	ldrh	r3, [r4, #12]
 80062e0:	059b      	lsls	r3, r3, #22
 80062e2:	d4dd      	bmi.n	80062a0 <_fflush_r+0xc>
 80062e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062e6:	f000 f908 	bl	80064fa <__retarget_lock_release_recursive>
 80062ea:	e7d9      	b.n	80062a0 <_fflush_r+0xc>
 80062ec:	4b05      	ldr	r3, [pc, #20]	; (8006304 <_fflush_r+0x70>)
 80062ee:	429c      	cmp	r4, r3
 80062f0:	d101      	bne.n	80062f6 <_fflush_r+0x62>
 80062f2:	68ac      	ldr	r4, [r5, #8]
 80062f4:	e7df      	b.n	80062b6 <_fflush_r+0x22>
 80062f6:	4b04      	ldr	r3, [pc, #16]	; (8006308 <_fflush_r+0x74>)
 80062f8:	429c      	cmp	r4, r3
 80062fa:	bf08      	it	eq
 80062fc:	68ec      	ldreq	r4, [r5, #12]
 80062fe:	e7da      	b.n	80062b6 <_fflush_r+0x22>
 8006300:	0800732c 	.word	0x0800732c
 8006304:	0800734c 	.word	0x0800734c
 8006308:	0800730c 	.word	0x0800730c

0800630c <std>:
 800630c:	2300      	movs	r3, #0
 800630e:	b510      	push	{r4, lr}
 8006310:	4604      	mov	r4, r0
 8006312:	e9c0 3300 	strd	r3, r3, [r0]
 8006316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800631a:	6083      	str	r3, [r0, #8]
 800631c:	8181      	strh	r1, [r0, #12]
 800631e:	6643      	str	r3, [r0, #100]	; 0x64
 8006320:	81c2      	strh	r2, [r0, #14]
 8006322:	6183      	str	r3, [r0, #24]
 8006324:	4619      	mov	r1, r3
 8006326:	2208      	movs	r2, #8
 8006328:	305c      	adds	r0, #92	; 0x5c
 800632a:	f7ff fdb7 	bl	8005e9c <memset>
 800632e:	4b05      	ldr	r3, [pc, #20]	; (8006344 <std+0x38>)
 8006330:	6263      	str	r3, [r4, #36]	; 0x24
 8006332:	4b05      	ldr	r3, [pc, #20]	; (8006348 <std+0x3c>)
 8006334:	62a3      	str	r3, [r4, #40]	; 0x28
 8006336:	4b05      	ldr	r3, [pc, #20]	; (800634c <std+0x40>)
 8006338:	62e3      	str	r3, [r4, #44]	; 0x2c
 800633a:	4b05      	ldr	r3, [pc, #20]	; (8006350 <std+0x44>)
 800633c:	6224      	str	r4, [r4, #32]
 800633e:	6323      	str	r3, [r4, #48]	; 0x30
 8006340:	bd10      	pop	{r4, pc}
 8006342:	bf00      	nop
 8006344:	08006fcd 	.word	0x08006fcd
 8006348:	08006fef 	.word	0x08006fef
 800634c:	08007027 	.word	0x08007027
 8006350:	0800704b 	.word	0x0800704b

08006354 <_cleanup_r>:
 8006354:	4901      	ldr	r1, [pc, #4]	; (800635c <_cleanup_r+0x8>)
 8006356:	f000 b8af 	b.w	80064b8 <_fwalk_reent>
 800635a:	bf00      	nop
 800635c:	08006295 	.word	0x08006295

08006360 <__sfmoreglue>:
 8006360:	b570      	push	{r4, r5, r6, lr}
 8006362:	1e4a      	subs	r2, r1, #1
 8006364:	2568      	movs	r5, #104	; 0x68
 8006366:	4355      	muls	r5, r2
 8006368:	460e      	mov	r6, r1
 800636a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800636e:	f000 f979 	bl	8006664 <_malloc_r>
 8006372:	4604      	mov	r4, r0
 8006374:	b140      	cbz	r0, 8006388 <__sfmoreglue+0x28>
 8006376:	2100      	movs	r1, #0
 8006378:	e9c0 1600 	strd	r1, r6, [r0]
 800637c:	300c      	adds	r0, #12
 800637e:	60a0      	str	r0, [r4, #8]
 8006380:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006384:	f7ff fd8a 	bl	8005e9c <memset>
 8006388:	4620      	mov	r0, r4
 800638a:	bd70      	pop	{r4, r5, r6, pc}

0800638c <__sfp_lock_acquire>:
 800638c:	4801      	ldr	r0, [pc, #4]	; (8006394 <__sfp_lock_acquire+0x8>)
 800638e:	f000 b8b3 	b.w	80064f8 <__retarget_lock_acquire_recursive>
 8006392:	bf00      	nop
 8006394:	200005d2 	.word	0x200005d2

08006398 <__sfp_lock_release>:
 8006398:	4801      	ldr	r0, [pc, #4]	; (80063a0 <__sfp_lock_release+0x8>)
 800639a:	f000 b8ae 	b.w	80064fa <__retarget_lock_release_recursive>
 800639e:	bf00      	nop
 80063a0:	200005d2 	.word	0x200005d2

080063a4 <__sinit_lock_acquire>:
 80063a4:	4801      	ldr	r0, [pc, #4]	; (80063ac <__sinit_lock_acquire+0x8>)
 80063a6:	f000 b8a7 	b.w	80064f8 <__retarget_lock_acquire_recursive>
 80063aa:	bf00      	nop
 80063ac:	200005cd 	.word	0x200005cd

080063b0 <__sinit_lock_release>:
 80063b0:	4801      	ldr	r0, [pc, #4]	; (80063b8 <__sinit_lock_release+0x8>)
 80063b2:	f000 b8a2 	b.w	80064fa <__retarget_lock_release_recursive>
 80063b6:	bf00      	nop
 80063b8:	200005cd 	.word	0x200005cd

080063bc <__sinit>:
 80063bc:	b510      	push	{r4, lr}
 80063be:	4604      	mov	r4, r0
 80063c0:	f7ff fff0 	bl	80063a4 <__sinit_lock_acquire>
 80063c4:	69a3      	ldr	r3, [r4, #24]
 80063c6:	b11b      	cbz	r3, 80063d0 <__sinit+0x14>
 80063c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063cc:	f7ff bff0 	b.w	80063b0 <__sinit_lock_release>
 80063d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80063d4:	6523      	str	r3, [r4, #80]	; 0x50
 80063d6:	4b13      	ldr	r3, [pc, #76]	; (8006424 <__sinit+0x68>)
 80063d8:	4a13      	ldr	r2, [pc, #76]	; (8006428 <__sinit+0x6c>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80063de:	42a3      	cmp	r3, r4
 80063e0:	bf04      	itt	eq
 80063e2:	2301      	moveq	r3, #1
 80063e4:	61a3      	streq	r3, [r4, #24]
 80063e6:	4620      	mov	r0, r4
 80063e8:	f000 f820 	bl	800642c <__sfp>
 80063ec:	6060      	str	r0, [r4, #4]
 80063ee:	4620      	mov	r0, r4
 80063f0:	f000 f81c 	bl	800642c <__sfp>
 80063f4:	60a0      	str	r0, [r4, #8]
 80063f6:	4620      	mov	r0, r4
 80063f8:	f000 f818 	bl	800642c <__sfp>
 80063fc:	2200      	movs	r2, #0
 80063fe:	60e0      	str	r0, [r4, #12]
 8006400:	2104      	movs	r1, #4
 8006402:	6860      	ldr	r0, [r4, #4]
 8006404:	f7ff ff82 	bl	800630c <std>
 8006408:	68a0      	ldr	r0, [r4, #8]
 800640a:	2201      	movs	r2, #1
 800640c:	2109      	movs	r1, #9
 800640e:	f7ff ff7d 	bl	800630c <std>
 8006412:	68e0      	ldr	r0, [r4, #12]
 8006414:	2202      	movs	r2, #2
 8006416:	2112      	movs	r1, #18
 8006418:	f7ff ff78 	bl	800630c <std>
 800641c:	2301      	movs	r3, #1
 800641e:	61a3      	str	r3, [r4, #24]
 8006420:	e7d2      	b.n	80063c8 <__sinit+0xc>
 8006422:	bf00      	nop
 8006424:	08007308 	.word	0x08007308
 8006428:	08006355 	.word	0x08006355

0800642c <__sfp>:
 800642c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800642e:	4607      	mov	r7, r0
 8006430:	f7ff ffac 	bl	800638c <__sfp_lock_acquire>
 8006434:	4b1e      	ldr	r3, [pc, #120]	; (80064b0 <__sfp+0x84>)
 8006436:	681e      	ldr	r6, [r3, #0]
 8006438:	69b3      	ldr	r3, [r6, #24]
 800643a:	b913      	cbnz	r3, 8006442 <__sfp+0x16>
 800643c:	4630      	mov	r0, r6
 800643e:	f7ff ffbd 	bl	80063bc <__sinit>
 8006442:	3648      	adds	r6, #72	; 0x48
 8006444:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006448:	3b01      	subs	r3, #1
 800644a:	d503      	bpl.n	8006454 <__sfp+0x28>
 800644c:	6833      	ldr	r3, [r6, #0]
 800644e:	b30b      	cbz	r3, 8006494 <__sfp+0x68>
 8006450:	6836      	ldr	r6, [r6, #0]
 8006452:	e7f7      	b.n	8006444 <__sfp+0x18>
 8006454:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006458:	b9d5      	cbnz	r5, 8006490 <__sfp+0x64>
 800645a:	4b16      	ldr	r3, [pc, #88]	; (80064b4 <__sfp+0x88>)
 800645c:	60e3      	str	r3, [r4, #12]
 800645e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006462:	6665      	str	r5, [r4, #100]	; 0x64
 8006464:	f000 f847 	bl	80064f6 <__retarget_lock_init_recursive>
 8006468:	f7ff ff96 	bl	8006398 <__sfp_lock_release>
 800646c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006470:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006474:	6025      	str	r5, [r4, #0]
 8006476:	61a5      	str	r5, [r4, #24]
 8006478:	2208      	movs	r2, #8
 800647a:	4629      	mov	r1, r5
 800647c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006480:	f7ff fd0c 	bl	8005e9c <memset>
 8006484:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006488:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800648c:	4620      	mov	r0, r4
 800648e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006490:	3468      	adds	r4, #104	; 0x68
 8006492:	e7d9      	b.n	8006448 <__sfp+0x1c>
 8006494:	2104      	movs	r1, #4
 8006496:	4638      	mov	r0, r7
 8006498:	f7ff ff62 	bl	8006360 <__sfmoreglue>
 800649c:	4604      	mov	r4, r0
 800649e:	6030      	str	r0, [r6, #0]
 80064a0:	2800      	cmp	r0, #0
 80064a2:	d1d5      	bne.n	8006450 <__sfp+0x24>
 80064a4:	f7ff ff78 	bl	8006398 <__sfp_lock_release>
 80064a8:	230c      	movs	r3, #12
 80064aa:	603b      	str	r3, [r7, #0]
 80064ac:	e7ee      	b.n	800648c <__sfp+0x60>
 80064ae:	bf00      	nop
 80064b0:	08007308 	.word	0x08007308
 80064b4:	ffff0001 	.word	0xffff0001

080064b8 <_fwalk_reent>:
 80064b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064bc:	4606      	mov	r6, r0
 80064be:	4688      	mov	r8, r1
 80064c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80064c4:	2700      	movs	r7, #0
 80064c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064ca:	f1b9 0901 	subs.w	r9, r9, #1
 80064ce:	d505      	bpl.n	80064dc <_fwalk_reent+0x24>
 80064d0:	6824      	ldr	r4, [r4, #0]
 80064d2:	2c00      	cmp	r4, #0
 80064d4:	d1f7      	bne.n	80064c6 <_fwalk_reent+0xe>
 80064d6:	4638      	mov	r0, r7
 80064d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064dc:	89ab      	ldrh	r3, [r5, #12]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d907      	bls.n	80064f2 <_fwalk_reent+0x3a>
 80064e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80064e6:	3301      	adds	r3, #1
 80064e8:	d003      	beq.n	80064f2 <_fwalk_reent+0x3a>
 80064ea:	4629      	mov	r1, r5
 80064ec:	4630      	mov	r0, r6
 80064ee:	47c0      	blx	r8
 80064f0:	4307      	orrs	r7, r0
 80064f2:	3568      	adds	r5, #104	; 0x68
 80064f4:	e7e9      	b.n	80064ca <_fwalk_reent+0x12>

080064f6 <__retarget_lock_init_recursive>:
 80064f6:	4770      	bx	lr

080064f8 <__retarget_lock_acquire_recursive>:
 80064f8:	4770      	bx	lr

080064fa <__retarget_lock_release_recursive>:
 80064fa:	4770      	bx	lr

080064fc <__swhatbuf_r>:
 80064fc:	b570      	push	{r4, r5, r6, lr}
 80064fe:	460e      	mov	r6, r1
 8006500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006504:	2900      	cmp	r1, #0
 8006506:	b096      	sub	sp, #88	; 0x58
 8006508:	4614      	mov	r4, r2
 800650a:	461d      	mov	r5, r3
 800650c:	da07      	bge.n	800651e <__swhatbuf_r+0x22>
 800650e:	2300      	movs	r3, #0
 8006510:	602b      	str	r3, [r5, #0]
 8006512:	89b3      	ldrh	r3, [r6, #12]
 8006514:	061a      	lsls	r2, r3, #24
 8006516:	d410      	bmi.n	800653a <__swhatbuf_r+0x3e>
 8006518:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800651c:	e00e      	b.n	800653c <__swhatbuf_r+0x40>
 800651e:	466a      	mov	r2, sp
 8006520:	f000 fdba 	bl	8007098 <_fstat_r>
 8006524:	2800      	cmp	r0, #0
 8006526:	dbf2      	blt.n	800650e <__swhatbuf_r+0x12>
 8006528:	9a01      	ldr	r2, [sp, #4]
 800652a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800652e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006532:	425a      	negs	r2, r3
 8006534:	415a      	adcs	r2, r3
 8006536:	602a      	str	r2, [r5, #0]
 8006538:	e7ee      	b.n	8006518 <__swhatbuf_r+0x1c>
 800653a:	2340      	movs	r3, #64	; 0x40
 800653c:	2000      	movs	r0, #0
 800653e:	6023      	str	r3, [r4, #0]
 8006540:	b016      	add	sp, #88	; 0x58
 8006542:	bd70      	pop	{r4, r5, r6, pc}

08006544 <__smakebuf_r>:
 8006544:	898b      	ldrh	r3, [r1, #12]
 8006546:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006548:	079d      	lsls	r5, r3, #30
 800654a:	4606      	mov	r6, r0
 800654c:	460c      	mov	r4, r1
 800654e:	d507      	bpl.n	8006560 <__smakebuf_r+0x1c>
 8006550:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	6123      	str	r3, [r4, #16]
 8006558:	2301      	movs	r3, #1
 800655a:	6163      	str	r3, [r4, #20]
 800655c:	b002      	add	sp, #8
 800655e:	bd70      	pop	{r4, r5, r6, pc}
 8006560:	ab01      	add	r3, sp, #4
 8006562:	466a      	mov	r2, sp
 8006564:	f7ff ffca 	bl	80064fc <__swhatbuf_r>
 8006568:	9900      	ldr	r1, [sp, #0]
 800656a:	4605      	mov	r5, r0
 800656c:	4630      	mov	r0, r6
 800656e:	f000 f879 	bl	8006664 <_malloc_r>
 8006572:	b948      	cbnz	r0, 8006588 <__smakebuf_r+0x44>
 8006574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006578:	059a      	lsls	r2, r3, #22
 800657a:	d4ef      	bmi.n	800655c <__smakebuf_r+0x18>
 800657c:	f023 0303 	bic.w	r3, r3, #3
 8006580:	f043 0302 	orr.w	r3, r3, #2
 8006584:	81a3      	strh	r3, [r4, #12]
 8006586:	e7e3      	b.n	8006550 <__smakebuf_r+0xc>
 8006588:	4b0d      	ldr	r3, [pc, #52]	; (80065c0 <__smakebuf_r+0x7c>)
 800658a:	62b3      	str	r3, [r6, #40]	; 0x28
 800658c:	89a3      	ldrh	r3, [r4, #12]
 800658e:	6020      	str	r0, [r4, #0]
 8006590:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006594:	81a3      	strh	r3, [r4, #12]
 8006596:	9b00      	ldr	r3, [sp, #0]
 8006598:	6163      	str	r3, [r4, #20]
 800659a:	9b01      	ldr	r3, [sp, #4]
 800659c:	6120      	str	r0, [r4, #16]
 800659e:	b15b      	cbz	r3, 80065b8 <__smakebuf_r+0x74>
 80065a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a4:	4630      	mov	r0, r6
 80065a6:	f000 fd89 	bl	80070bc <_isatty_r>
 80065aa:	b128      	cbz	r0, 80065b8 <__smakebuf_r+0x74>
 80065ac:	89a3      	ldrh	r3, [r4, #12]
 80065ae:	f023 0303 	bic.w	r3, r3, #3
 80065b2:	f043 0301 	orr.w	r3, r3, #1
 80065b6:	81a3      	strh	r3, [r4, #12]
 80065b8:	89a0      	ldrh	r0, [r4, #12]
 80065ba:	4305      	orrs	r5, r0
 80065bc:	81a5      	strh	r5, [r4, #12]
 80065be:	e7cd      	b.n	800655c <__smakebuf_r+0x18>
 80065c0:	08006355 	.word	0x08006355

080065c4 <_free_r>:
 80065c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065c6:	2900      	cmp	r1, #0
 80065c8:	d048      	beq.n	800665c <_free_r+0x98>
 80065ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ce:	9001      	str	r0, [sp, #4]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f1a1 0404 	sub.w	r4, r1, #4
 80065d6:	bfb8      	it	lt
 80065d8:	18e4      	addlt	r4, r4, r3
 80065da:	f000 fdb9 	bl	8007150 <__malloc_lock>
 80065de:	4a20      	ldr	r2, [pc, #128]	; (8006660 <_free_r+0x9c>)
 80065e0:	9801      	ldr	r0, [sp, #4]
 80065e2:	6813      	ldr	r3, [r2, #0]
 80065e4:	4615      	mov	r5, r2
 80065e6:	b933      	cbnz	r3, 80065f6 <_free_r+0x32>
 80065e8:	6063      	str	r3, [r4, #4]
 80065ea:	6014      	str	r4, [r2, #0]
 80065ec:	b003      	add	sp, #12
 80065ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065f2:	f000 bdb3 	b.w	800715c <__malloc_unlock>
 80065f6:	42a3      	cmp	r3, r4
 80065f8:	d90b      	bls.n	8006612 <_free_r+0x4e>
 80065fa:	6821      	ldr	r1, [r4, #0]
 80065fc:	1862      	adds	r2, r4, r1
 80065fe:	4293      	cmp	r3, r2
 8006600:	bf04      	itt	eq
 8006602:	681a      	ldreq	r2, [r3, #0]
 8006604:	685b      	ldreq	r3, [r3, #4]
 8006606:	6063      	str	r3, [r4, #4]
 8006608:	bf04      	itt	eq
 800660a:	1852      	addeq	r2, r2, r1
 800660c:	6022      	streq	r2, [r4, #0]
 800660e:	602c      	str	r4, [r5, #0]
 8006610:	e7ec      	b.n	80065ec <_free_r+0x28>
 8006612:	461a      	mov	r2, r3
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	b10b      	cbz	r3, 800661c <_free_r+0x58>
 8006618:	42a3      	cmp	r3, r4
 800661a:	d9fa      	bls.n	8006612 <_free_r+0x4e>
 800661c:	6811      	ldr	r1, [r2, #0]
 800661e:	1855      	adds	r5, r2, r1
 8006620:	42a5      	cmp	r5, r4
 8006622:	d10b      	bne.n	800663c <_free_r+0x78>
 8006624:	6824      	ldr	r4, [r4, #0]
 8006626:	4421      	add	r1, r4
 8006628:	1854      	adds	r4, r2, r1
 800662a:	42a3      	cmp	r3, r4
 800662c:	6011      	str	r1, [r2, #0]
 800662e:	d1dd      	bne.n	80065ec <_free_r+0x28>
 8006630:	681c      	ldr	r4, [r3, #0]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	6053      	str	r3, [r2, #4]
 8006636:	4421      	add	r1, r4
 8006638:	6011      	str	r1, [r2, #0]
 800663a:	e7d7      	b.n	80065ec <_free_r+0x28>
 800663c:	d902      	bls.n	8006644 <_free_r+0x80>
 800663e:	230c      	movs	r3, #12
 8006640:	6003      	str	r3, [r0, #0]
 8006642:	e7d3      	b.n	80065ec <_free_r+0x28>
 8006644:	6825      	ldr	r5, [r4, #0]
 8006646:	1961      	adds	r1, r4, r5
 8006648:	428b      	cmp	r3, r1
 800664a:	bf04      	itt	eq
 800664c:	6819      	ldreq	r1, [r3, #0]
 800664e:	685b      	ldreq	r3, [r3, #4]
 8006650:	6063      	str	r3, [r4, #4]
 8006652:	bf04      	itt	eq
 8006654:	1949      	addeq	r1, r1, r5
 8006656:	6021      	streq	r1, [r4, #0]
 8006658:	6054      	str	r4, [r2, #4]
 800665a:	e7c7      	b.n	80065ec <_free_r+0x28>
 800665c:	b003      	add	sp, #12
 800665e:	bd30      	pop	{r4, r5, pc}
 8006660:	200000e8 	.word	0x200000e8

08006664 <_malloc_r>:
 8006664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006666:	1ccd      	adds	r5, r1, #3
 8006668:	f025 0503 	bic.w	r5, r5, #3
 800666c:	3508      	adds	r5, #8
 800666e:	2d0c      	cmp	r5, #12
 8006670:	bf38      	it	cc
 8006672:	250c      	movcc	r5, #12
 8006674:	2d00      	cmp	r5, #0
 8006676:	4606      	mov	r6, r0
 8006678:	db01      	blt.n	800667e <_malloc_r+0x1a>
 800667a:	42a9      	cmp	r1, r5
 800667c:	d903      	bls.n	8006686 <_malloc_r+0x22>
 800667e:	230c      	movs	r3, #12
 8006680:	6033      	str	r3, [r6, #0]
 8006682:	2000      	movs	r0, #0
 8006684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006686:	f000 fd63 	bl	8007150 <__malloc_lock>
 800668a:	4921      	ldr	r1, [pc, #132]	; (8006710 <_malloc_r+0xac>)
 800668c:	680a      	ldr	r2, [r1, #0]
 800668e:	4614      	mov	r4, r2
 8006690:	b99c      	cbnz	r4, 80066ba <_malloc_r+0x56>
 8006692:	4f20      	ldr	r7, [pc, #128]	; (8006714 <_malloc_r+0xb0>)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	b923      	cbnz	r3, 80066a2 <_malloc_r+0x3e>
 8006698:	4621      	mov	r1, r4
 800669a:	4630      	mov	r0, r6
 800669c:	f000 fc86 	bl	8006fac <_sbrk_r>
 80066a0:	6038      	str	r0, [r7, #0]
 80066a2:	4629      	mov	r1, r5
 80066a4:	4630      	mov	r0, r6
 80066a6:	f000 fc81 	bl	8006fac <_sbrk_r>
 80066aa:	1c43      	adds	r3, r0, #1
 80066ac:	d123      	bne.n	80066f6 <_malloc_r+0x92>
 80066ae:	230c      	movs	r3, #12
 80066b0:	6033      	str	r3, [r6, #0]
 80066b2:	4630      	mov	r0, r6
 80066b4:	f000 fd52 	bl	800715c <__malloc_unlock>
 80066b8:	e7e3      	b.n	8006682 <_malloc_r+0x1e>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	1b5b      	subs	r3, r3, r5
 80066be:	d417      	bmi.n	80066f0 <_malloc_r+0x8c>
 80066c0:	2b0b      	cmp	r3, #11
 80066c2:	d903      	bls.n	80066cc <_malloc_r+0x68>
 80066c4:	6023      	str	r3, [r4, #0]
 80066c6:	441c      	add	r4, r3
 80066c8:	6025      	str	r5, [r4, #0]
 80066ca:	e004      	b.n	80066d6 <_malloc_r+0x72>
 80066cc:	6863      	ldr	r3, [r4, #4]
 80066ce:	42a2      	cmp	r2, r4
 80066d0:	bf0c      	ite	eq
 80066d2:	600b      	streq	r3, [r1, #0]
 80066d4:	6053      	strne	r3, [r2, #4]
 80066d6:	4630      	mov	r0, r6
 80066d8:	f000 fd40 	bl	800715c <__malloc_unlock>
 80066dc:	f104 000b 	add.w	r0, r4, #11
 80066e0:	1d23      	adds	r3, r4, #4
 80066e2:	f020 0007 	bic.w	r0, r0, #7
 80066e6:	1ac2      	subs	r2, r0, r3
 80066e8:	d0cc      	beq.n	8006684 <_malloc_r+0x20>
 80066ea:	1a1b      	subs	r3, r3, r0
 80066ec:	50a3      	str	r3, [r4, r2]
 80066ee:	e7c9      	b.n	8006684 <_malloc_r+0x20>
 80066f0:	4622      	mov	r2, r4
 80066f2:	6864      	ldr	r4, [r4, #4]
 80066f4:	e7cc      	b.n	8006690 <_malloc_r+0x2c>
 80066f6:	1cc4      	adds	r4, r0, #3
 80066f8:	f024 0403 	bic.w	r4, r4, #3
 80066fc:	42a0      	cmp	r0, r4
 80066fe:	d0e3      	beq.n	80066c8 <_malloc_r+0x64>
 8006700:	1a21      	subs	r1, r4, r0
 8006702:	4630      	mov	r0, r6
 8006704:	f000 fc52 	bl	8006fac <_sbrk_r>
 8006708:	3001      	adds	r0, #1
 800670a:	d1dd      	bne.n	80066c8 <_malloc_r+0x64>
 800670c:	e7cf      	b.n	80066ae <_malloc_r+0x4a>
 800670e:	bf00      	nop
 8006710:	200000e8 	.word	0x200000e8
 8006714:	200000ec 	.word	0x200000ec

08006718 <__ssputs_r>:
 8006718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800671c:	688e      	ldr	r6, [r1, #8]
 800671e:	429e      	cmp	r6, r3
 8006720:	4682      	mov	sl, r0
 8006722:	460c      	mov	r4, r1
 8006724:	4690      	mov	r8, r2
 8006726:	461f      	mov	r7, r3
 8006728:	d838      	bhi.n	800679c <__ssputs_r+0x84>
 800672a:	898a      	ldrh	r2, [r1, #12]
 800672c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006730:	d032      	beq.n	8006798 <__ssputs_r+0x80>
 8006732:	6825      	ldr	r5, [r4, #0]
 8006734:	6909      	ldr	r1, [r1, #16]
 8006736:	eba5 0901 	sub.w	r9, r5, r1
 800673a:	6965      	ldr	r5, [r4, #20]
 800673c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006740:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006744:	3301      	adds	r3, #1
 8006746:	444b      	add	r3, r9
 8006748:	106d      	asrs	r5, r5, #1
 800674a:	429d      	cmp	r5, r3
 800674c:	bf38      	it	cc
 800674e:	461d      	movcc	r5, r3
 8006750:	0553      	lsls	r3, r2, #21
 8006752:	d531      	bpl.n	80067b8 <__ssputs_r+0xa0>
 8006754:	4629      	mov	r1, r5
 8006756:	f7ff ff85 	bl	8006664 <_malloc_r>
 800675a:	4606      	mov	r6, r0
 800675c:	b950      	cbnz	r0, 8006774 <__ssputs_r+0x5c>
 800675e:	230c      	movs	r3, #12
 8006760:	f8ca 3000 	str.w	r3, [sl]
 8006764:	89a3      	ldrh	r3, [r4, #12]
 8006766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800676a:	81a3      	strh	r3, [r4, #12]
 800676c:	f04f 30ff 	mov.w	r0, #4294967295
 8006770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006774:	6921      	ldr	r1, [r4, #16]
 8006776:	464a      	mov	r2, r9
 8006778:	f000 fcc2 	bl	8007100 <memcpy>
 800677c:	89a3      	ldrh	r3, [r4, #12]
 800677e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006786:	81a3      	strh	r3, [r4, #12]
 8006788:	6126      	str	r6, [r4, #16]
 800678a:	6165      	str	r5, [r4, #20]
 800678c:	444e      	add	r6, r9
 800678e:	eba5 0509 	sub.w	r5, r5, r9
 8006792:	6026      	str	r6, [r4, #0]
 8006794:	60a5      	str	r5, [r4, #8]
 8006796:	463e      	mov	r6, r7
 8006798:	42be      	cmp	r6, r7
 800679a:	d900      	bls.n	800679e <__ssputs_r+0x86>
 800679c:	463e      	mov	r6, r7
 800679e:	4632      	mov	r2, r6
 80067a0:	6820      	ldr	r0, [r4, #0]
 80067a2:	4641      	mov	r1, r8
 80067a4:	f000 fcba 	bl	800711c <memmove>
 80067a8:	68a3      	ldr	r3, [r4, #8]
 80067aa:	6822      	ldr	r2, [r4, #0]
 80067ac:	1b9b      	subs	r3, r3, r6
 80067ae:	4432      	add	r2, r6
 80067b0:	60a3      	str	r3, [r4, #8]
 80067b2:	6022      	str	r2, [r4, #0]
 80067b4:	2000      	movs	r0, #0
 80067b6:	e7db      	b.n	8006770 <__ssputs_r+0x58>
 80067b8:	462a      	mov	r2, r5
 80067ba:	f000 fcd5 	bl	8007168 <_realloc_r>
 80067be:	4606      	mov	r6, r0
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d1e1      	bne.n	8006788 <__ssputs_r+0x70>
 80067c4:	6921      	ldr	r1, [r4, #16]
 80067c6:	4650      	mov	r0, sl
 80067c8:	f7ff fefc 	bl	80065c4 <_free_r>
 80067cc:	e7c7      	b.n	800675e <__ssputs_r+0x46>
	...

080067d0 <_svfiprintf_r>:
 80067d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d4:	4698      	mov	r8, r3
 80067d6:	898b      	ldrh	r3, [r1, #12]
 80067d8:	061b      	lsls	r3, r3, #24
 80067da:	b09d      	sub	sp, #116	; 0x74
 80067dc:	4607      	mov	r7, r0
 80067de:	460d      	mov	r5, r1
 80067e0:	4614      	mov	r4, r2
 80067e2:	d50e      	bpl.n	8006802 <_svfiprintf_r+0x32>
 80067e4:	690b      	ldr	r3, [r1, #16]
 80067e6:	b963      	cbnz	r3, 8006802 <_svfiprintf_r+0x32>
 80067e8:	2140      	movs	r1, #64	; 0x40
 80067ea:	f7ff ff3b 	bl	8006664 <_malloc_r>
 80067ee:	6028      	str	r0, [r5, #0]
 80067f0:	6128      	str	r0, [r5, #16]
 80067f2:	b920      	cbnz	r0, 80067fe <_svfiprintf_r+0x2e>
 80067f4:	230c      	movs	r3, #12
 80067f6:	603b      	str	r3, [r7, #0]
 80067f8:	f04f 30ff 	mov.w	r0, #4294967295
 80067fc:	e0d1      	b.n	80069a2 <_svfiprintf_r+0x1d2>
 80067fe:	2340      	movs	r3, #64	; 0x40
 8006800:	616b      	str	r3, [r5, #20]
 8006802:	2300      	movs	r3, #0
 8006804:	9309      	str	r3, [sp, #36]	; 0x24
 8006806:	2320      	movs	r3, #32
 8006808:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800680c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006810:	2330      	movs	r3, #48	; 0x30
 8006812:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80069bc <_svfiprintf_r+0x1ec>
 8006816:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800681a:	f04f 0901 	mov.w	r9, #1
 800681e:	4623      	mov	r3, r4
 8006820:	469a      	mov	sl, r3
 8006822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006826:	b10a      	cbz	r2, 800682c <_svfiprintf_r+0x5c>
 8006828:	2a25      	cmp	r2, #37	; 0x25
 800682a:	d1f9      	bne.n	8006820 <_svfiprintf_r+0x50>
 800682c:	ebba 0b04 	subs.w	fp, sl, r4
 8006830:	d00b      	beq.n	800684a <_svfiprintf_r+0x7a>
 8006832:	465b      	mov	r3, fp
 8006834:	4622      	mov	r2, r4
 8006836:	4629      	mov	r1, r5
 8006838:	4638      	mov	r0, r7
 800683a:	f7ff ff6d 	bl	8006718 <__ssputs_r>
 800683e:	3001      	adds	r0, #1
 8006840:	f000 80aa 	beq.w	8006998 <_svfiprintf_r+0x1c8>
 8006844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006846:	445a      	add	r2, fp
 8006848:	9209      	str	r2, [sp, #36]	; 0x24
 800684a:	f89a 3000 	ldrb.w	r3, [sl]
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 80a2 	beq.w	8006998 <_svfiprintf_r+0x1c8>
 8006854:	2300      	movs	r3, #0
 8006856:	f04f 32ff 	mov.w	r2, #4294967295
 800685a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800685e:	f10a 0a01 	add.w	sl, sl, #1
 8006862:	9304      	str	r3, [sp, #16]
 8006864:	9307      	str	r3, [sp, #28]
 8006866:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800686a:	931a      	str	r3, [sp, #104]	; 0x68
 800686c:	4654      	mov	r4, sl
 800686e:	2205      	movs	r2, #5
 8006870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006874:	4851      	ldr	r0, [pc, #324]	; (80069bc <_svfiprintf_r+0x1ec>)
 8006876:	f7f9 fcab 	bl	80001d0 <memchr>
 800687a:	9a04      	ldr	r2, [sp, #16]
 800687c:	b9d8      	cbnz	r0, 80068b6 <_svfiprintf_r+0xe6>
 800687e:	06d0      	lsls	r0, r2, #27
 8006880:	bf44      	itt	mi
 8006882:	2320      	movmi	r3, #32
 8006884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006888:	0711      	lsls	r1, r2, #28
 800688a:	bf44      	itt	mi
 800688c:	232b      	movmi	r3, #43	; 0x2b
 800688e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006892:	f89a 3000 	ldrb.w	r3, [sl]
 8006896:	2b2a      	cmp	r3, #42	; 0x2a
 8006898:	d015      	beq.n	80068c6 <_svfiprintf_r+0xf6>
 800689a:	9a07      	ldr	r2, [sp, #28]
 800689c:	4654      	mov	r4, sl
 800689e:	2000      	movs	r0, #0
 80068a0:	f04f 0c0a 	mov.w	ip, #10
 80068a4:	4621      	mov	r1, r4
 80068a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068aa:	3b30      	subs	r3, #48	; 0x30
 80068ac:	2b09      	cmp	r3, #9
 80068ae:	d94e      	bls.n	800694e <_svfiprintf_r+0x17e>
 80068b0:	b1b0      	cbz	r0, 80068e0 <_svfiprintf_r+0x110>
 80068b2:	9207      	str	r2, [sp, #28]
 80068b4:	e014      	b.n	80068e0 <_svfiprintf_r+0x110>
 80068b6:	eba0 0308 	sub.w	r3, r0, r8
 80068ba:	fa09 f303 	lsl.w	r3, r9, r3
 80068be:	4313      	orrs	r3, r2
 80068c0:	9304      	str	r3, [sp, #16]
 80068c2:	46a2      	mov	sl, r4
 80068c4:	e7d2      	b.n	800686c <_svfiprintf_r+0x9c>
 80068c6:	9b03      	ldr	r3, [sp, #12]
 80068c8:	1d19      	adds	r1, r3, #4
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	9103      	str	r1, [sp, #12]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	bfbb      	ittet	lt
 80068d2:	425b      	neglt	r3, r3
 80068d4:	f042 0202 	orrlt.w	r2, r2, #2
 80068d8:	9307      	strge	r3, [sp, #28]
 80068da:	9307      	strlt	r3, [sp, #28]
 80068dc:	bfb8      	it	lt
 80068de:	9204      	strlt	r2, [sp, #16]
 80068e0:	7823      	ldrb	r3, [r4, #0]
 80068e2:	2b2e      	cmp	r3, #46	; 0x2e
 80068e4:	d10c      	bne.n	8006900 <_svfiprintf_r+0x130>
 80068e6:	7863      	ldrb	r3, [r4, #1]
 80068e8:	2b2a      	cmp	r3, #42	; 0x2a
 80068ea:	d135      	bne.n	8006958 <_svfiprintf_r+0x188>
 80068ec:	9b03      	ldr	r3, [sp, #12]
 80068ee:	1d1a      	adds	r2, r3, #4
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	9203      	str	r2, [sp, #12]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	bfb8      	it	lt
 80068f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80068fc:	3402      	adds	r4, #2
 80068fe:	9305      	str	r3, [sp, #20]
 8006900:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80069cc <_svfiprintf_r+0x1fc>
 8006904:	7821      	ldrb	r1, [r4, #0]
 8006906:	2203      	movs	r2, #3
 8006908:	4650      	mov	r0, sl
 800690a:	f7f9 fc61 	bl	80001d0 <memchr>
 800690e:	b140      	cbz	r0, 8006922 <_svfiprintf_r+0x152>
 8006910:	2340      	movs	r3, #64	; 0x40
 8006912:	eba0 000a 	sub.w	r0, r0, sl
 8006916:	fa03 f000 	lsl.w	r0, r3, r0
 800691a:	9b04      	ldr	r3, [sp, #16]
 800691c:	4303      	orrs	r3, r0
 800691e:	3401      	adds	r4, #1
 8006920:	9304      	str	r3, [sp, #16]
 8006922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006926:	4826      	ldr	r0, [pc, #152]	; (80069c0 <_svfiprintf_r+0x1f0>)
 8006928:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800692c:	2206      	movs	r2, #6
 800692e:	f7f9 fc4f 	bl	80001d0 <memchr>
 8006932:	2800      	cmp	r0, #0
 8006934:	d038      	beq.n	80069a8 <_svfiprintf_r+0x1d8>
 8006936:	4b23      	ldr	r3, [pc, #140]	; (80069c4 <_svfiprintf_r+0x1f4>)
 8006938:	bb1b      	cbnz	r3, 8006982 <_svfiprintf_r+0x1b2>
 800693a:	9b03      	ldr	r3, [sp, #12]
 800693c:	3307      	adds	r3, #7
 800693e:	f023 0307 	bic.w	r3, r3, #7
 8006942:	3308      	adds	r3, #8
 8006944:	9303      	str	r3, [sp, #12]
 8006946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006948:	4433      	add	r3, r6
 800694a:	9309      	str	r3, [sp, #36]	; 0x24
 800694c:	e767      	b.n	800681e <_svfiprintf_r+0x4e>
 800694e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006952:	460c      	mov	r4, r1
 8006954:	2001      	movs	r0, #1
 8006956:	e7a5      	b.n	80068a4 <_svfiprintf_r+0xd4>
 8006958:	2300      	movs	r3, #0
 800695a:	3401      	adds	r4, #1
 800695c:	9305      	str	r3, [sp, #20]
 800695e:	4619      	mov	r1, r3
 8006960:	f04f 0c0a 	mov.w	ip, #10
 8006964:	4620      	mov	r0, r4
 8006966:	f810 2b01 	ldrb.w	r2, [r0], #1
 800696a:	3a30      	subs	r2, #48	; 0x30
 800696c:	2a09      	cmp	r2, #9
 800696e:	d903      	bls.n	8006978 <_svfiprintf_r+0x1a8>
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0c5      	beq.n	8006900 <_svfiprintf_r+0x130>
 8006974:	9105      	str	r1, [sp, #20]
 8006976:	e7c3      	b.n	8006900 <_svfiprintf_r+0x130>
 8006978:	fb0c 2101 	mla	r1, ip, r1, r2
 800697c:	4604      	mov	r4, r0
 800697e:	2301      	movs	r3, #1
 8006980:	e7f0      	b.n	8006964 <_svfiprintf_r+0x194>
 8006982:	ab03      	add	r3, sp, #12
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	462a      	mov	r2, r5
 8006988:	4b0f      	ldr	r3, [pc, #60]	; (80069c8 <_svfiprintf_r+0x1f8>)
 800698a:	a904      	add	r1, sp, #16
 800698c:	4638      	mov	r0, r7
 800698e:	f3af 8000 	nop.w
 8006992:	1c42      	adds	r2, r0, #1
 8006994:	4606      	mov	r6, r0
 8006996:	d1d6      	bne.n	8006946 <_svfiprintf_r+0x176>
 8006998:	89ab      	ldrh	r3, [r5, #12]
 800699a:	065b      	lsls	r3, r3, #25
 800699c:	f53f af2c 	bmi.w	80067f8 <_svfiprintf_r+0x28>
 80069a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069a2:	b01d      	add	sp, #116	; 0x74
 80069a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a8:	ab03      	add	r3, sp, #12
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	462a      	mov	r2, r5
 80069ae:	4b06      	ldr	r3, [pc, #24]	; (80069c8 <_svfiprintf_r+0x1f8>)
 80069b0:	a904      	add	r1, sp, #16
 80069b2:	4638      	mov	r0, r7
 80069b4:	f000 f9d4 	bl	8006d60 <_printf_i>
 80069b8:	e7eb      	b.n	8006992 <_svfiprintf_r+0x1c2>
 80069ba:	bf00      	nop
 80069bc:	0800736c 	.word	0x0800736c
 80069c0:	08007376 	.word	0x08007376
 80069c4:	00000000 	.word	0x00000000
 80069c8:	08006719 	.word	0x08006719
 80069cc:	08007372 	.word	0x08007372

080069d0 <__sfputc_r>:
 80069d0:	6893      	ldr	r3, [r2, #8]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	b410      	push	{r4}
 80069d8:	6093      	str	r3, [r2, #8]
 80069da:	da08      	bge.n	80069ee <__sfputc_r+0x1e>
 80069dc:	6994      	ldr	r4, [r2, #24]
 80069de:	42a3      	cmp	r3, r4
 80069e0:	db01      	blt.n	80069e6 <__sfputc_r+0x16>
 80069e2:	290a      	cmp	r1, #10
 80069e4:	d103      	bne.n	80069ee <__sfputc_r+0x1e>
 80069e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069ea:	f7ff bb0d 	b.w	8006008 <__swbuf_r>
 80069ee:	6813      	ldr	r3, [r2, #0]
 80069f0:	1c58      	adds	r0, r3, #1
 80069f2:	6010      	str	r0, [r2, #0]
 80069f4:	7019      	strb	r1, [r3, #0]
 80069f6:	4608      	mov	r0, r1
 80069f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069fc:	4770      	bx	lr

080069fe <__sfputs_r>:
 80069fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a00:	4606      	mov	r6, r0
 8006a02:	460f      	mov	r7, r1
 8006a04:	4614      	mov	r4, r2
 8006a06:	18d5      	adds	r5, r2, r3
 8006a08:	42ac      	cmp	r4, r5
 8006a0a:	d101      	bne.n	8006a10 <__sfputs_r+0x12>
 8006a0c:	2000      	movs	r0, #0
 8006a0e:	e007      	b.n	8006a20 <__sfputs_r+0x22>
 8006a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a14:	463a      	mov	r2, r7
 8006a16:	4630      	mov	r0, r6
 8006a18:	f7ff ffda 	bl	80069d0 <__sfputc_r>
 8006a1c:	1c43      	adds	r3, r0, #1
 8006a1e:	d1f3      	bne.n	8006a08 <__sfputs_r+0xa>
 8006a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a24 <_vfiprintf_r>:
 8006a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a28:	460d      	mov	r5, r1
 8006a2a:	b09d      	sub	sp, #116	; 0x74
 8006a2c:	4614      	mov	r4, r2
 8006a2e:	4698      	mov	r8, r3
 8006a30:	4606      	mov	r6, r0
 8006a32:	b118      	cbz	r0, 8006a3c <_vfiprintf_r+0x18>
 8006a34:	6983      	ldr	r3, [r0, #24]
 8006a36:	b90b      	cbnz	r3, 8006a3c <_vfiprintf_r+0x18>
 8006a38:	f7ff fcc0 	bl	80063bc <__sinit>
 8006a3c:	4b89      	ldr	r3, [pc, #548]	; (8006c64 <_vfiprintf_r+0x240>)
 8006a3e:	429d      	cmp	r5, r3
 8006a40:	d11b      	bne.n	8006a7a <_vfiprintf_r+0x56>
 8006a42:	6875      	ldr	r5, [r6, #4]
 8006a44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a46:	07d9      	lsls	r1, r3, #31
 8006a48:	d405      	bmi.n	8006a56 <_vfiprintf_r+0x32>
 8006a4a:	89ab      	ldrh	r3, [r5, #12]
 8006a4c:	059a      	lsls	r2, r3, #22
 8006a4e:	d402      	bmi.n	8006a56 <_vfiprintf_r+0x32>
 8006a50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a52:	f7ff fd51 	bl	80064f8 <__retarget_lock_acquire_recursive>
 8006a56:	89ab      	ldrh	r3, [r5, #12]
 8006a58:	071b      	lsls	r3, r3, #28
 8006a5a:	d501      	bpl.n	8006a60 <_vfiprintf_r+0x3c>
 8006a5c:	692b      	ldr	r3, [r5, #16]
 8006a5e:	b9eb      	cbnz	r3, 8006a9c <_vfiprintf_r+0x78>
 8006a60:	4629      	mov	r1, r5
 8006a62:	4630      	mov	r0, r6
 8006a64:	f7ff fb22 	bl	80060ac <__swsetup_r>
 8006a68:	b1c0      	cbz	r0, 8006a9c <_vfiprintf_r+0x78>
 8006a6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a6c:	07dc      	lsls	r4, r3, #31
 8006a6e:	d50e      	bpl.n	8006a8e <_vfiprintf_r+0x6a>
 8006a70:	f04f 30ff 	mov.w	r0, #4294967295
 8006a74:	b01d      	add	sp, #116	; 0x74
 8006a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a7a:	4b7b      	ldr	r3, [pc, #492]	; (8006c68 <_vfiprintf_r+0x244>)
 8006a7c:	429d      	cmp	r5, r3
 8006a7e:	d101      	bne.n	8006a84 <_vfiprintf_r+0x60>
 8006a80:	68b5      	ldr	r5, [r6, #8]
 8006a82:	e7df      	b.n	8006a44 <_vfiprintf_r+0x20>
 8006a84:	4b79      	ldr	r3, [pc, #484]	; (8006c6c <_vfiprintf_r+0x248>)
 8006a86:	429d      	cmp	r5, r3
 8006a88:	bf08      	it	eq
 8006a8a:	68f5      	ldreq	r5, [r6, #12]
 8006a8c:	e7da      	b.n	8006a44 <_vfiprintf_r+0x20>
 8006a8e:	89ab      	ldrh	r3, [r5, #12]
 8006a90:	0598      	lsls	r0, r3, #22
 8006a92:	d4ed      	bmi.n	8006a70 <_vfiprintf_r+0x4c>
 8006a94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a96:	f7ff fd30 	bl	80064fa <__retarget_lock_release_recursive>
 8006a9a:	e7e9      	b.n	8006a70 <_vfiprintf_r+0x4c>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006aa0:	2320      	movs	r3, #32
 8006aa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006aaa:	2330      	movs	r3, #48	; 0x30
 8006aac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006c70 <_vfiprintf_r+0x24c>
 8006ab0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ab4:	f04f 0901 	mov.w	r9, #1
 8006ab8:	4623      	mov	r3, r4
 8006aba:	469a      	mov	sl, r3
 8006abc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ac0:	b10a      	cbz	r2, 8006ac6 <_vfiprintf_r+0xa2>
 8006ac2:	2a25      	cmp	r2, #37	; 0x25
 8006ac4:	d1f9      	bne.n	8006aba <_vfiprintf_r+0x96>
 8006ac6:	ebba 0b04 	subs.w	fp, sl, r4
 8006aca:	d00b      	beq.n	8006ae4 <_vfiprintf_r+0xc0>
 8006acc:	465b      	mov	r3, fp
 8006ace:	4622      	mov	r2, r4
 8006ad0:	4629      	mov	r1, r5
 8006ad2:	4630      	mov	r0, r6
 8006ad4:	f7ff ff93 	bl	80069fe <__sfputs_r>
 8006ad8:	3001      	adds	r0, #1
 8006ada:	f000 80aa 	beq.w	8006c32 <_vfiprintf_r+0x20e>
 8006ade:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ae0:	445a      	add	r2, fp
 8006ae2:	9209      	str	r2, [sp, #36]	; 0x24
 8006ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 80a2 	beq.w	8006c32 <_vfiprintf_r+0x20e>
 8006aee:	2300      	movs	r3, #0
 8006af0:	f04f 32ff 	mov.w	r2, #4294967295
 8006af4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006af8:	f10a 0a01 	add.w	sl, sl, #1
 8006afc:	9304      	str	r3, [sp, #16]
 8006afe:	9307      	str	r3, [sp, #28]
 8006b00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b04:	931a      	str	r3, [sp, #104]	; 0x68
 8006b06:	4654      	mov	r4, sl
 8006b08:	2205      	movs	r2, #5
 8006b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b0e:	4858      	ldr	r0, [pc, #352]	; (8006c70 <_vfiprintf_r+0x24c>)
 8006b10:	f7f9 fb5e 	bl	80001d0 <memchr>
 8006b14:	9a04      	ldr	r2, [sp, #16]
 8006b16:	b9d8      	cbnz	r0, 8006b50 <_vfiprintf_r+0x12c>
 8006b18:	06d1      	lsls	r1, r2, #27
 8006b1a:	bf44      	itt	mi
 8006b1c:	2320      	movmi	r3, #32
 8006b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b22:	0713      	lsls	r3, r2, #28
 8006b24:	bf44      	itt	mi
 8006b26:	232b      	movmi	r3, #43	; 0x2b
 8006b28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b30:	2b2a      	cmp	r3, #42	; 0x2a
 8006b32:	d015      	beq.n	8006b60 <_vfiprintf_r+0x13c>
 8006b34:	9a07      	ldr	r2, [sp, #28]
 8006b36:	4654      	mov	r4, sl
 8006b38:	2000      	movs	r0, #0
 8006b3a:	f04f 0c0a 	mov.w	ip, #10
 8006b3e:	4621      	mov	r1, r4
 8006b40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b44:	3b30      	subs	r3, #48	; 0x30
 8006b46:	2b09      	cmp	r3, #9
 8006b48:	d94e      	bls.n	8006be8 <_vfiprintf_r+0x1c4>
 8006b4a:	b1b0      	cbz	r0, 8006b7a <_vfiprintf_r+0x156>
 8006b4c:	9207      	str	r2, [sp, #28]
 8006b4e:	e014      	b.n	8006b7a <_vfiprintf_r+0x156>
 8006b50:	eba0 0308 	sub.w	r3, r0, r8
 8006b54:	fa09 f303 	lsl.w	r3, r9, r3
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	9304      	str	r3, [sp, #16]
 8006b5c:	46a2      	mov	sl, r4
 8006b5e:	e7d2      	b.n	8006b06 <_vfiprintf_r+0xe2>
 8006b60:	9b03      	ldr	r3, [sp, #12]
 8006b62:	1d19      	adds	r1, r3, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	9103      	str	r1, [sp, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	bfbb      	ittet	lt
 8006b6c:	425b      	neglt	r3, r3
 8006b6e:	f042 0202 	orrlt.w	r2, r2, #2
 8006b72:	9307      	strge	r3, [sp, #28]
 8006b74:	9307      	strlt	r3, [sp, #28]
 8006b76:	bfb8      	it	lt
 8006b78:	9204      	strlt	r2, [sp, #16]
 8006b7a:	7823      	ldrb	r3, [r4, #0]
 8006b7c:	2b2e      	cmp	r3, #46	; 0x2e
 8006b7e:	d10c      	bne.n	8006b9a <_vfiprintf_r+0x176>
 8006b80:	7863      	ldrb	r3, [r4, #1]
 8006b82:	2b2a      	cmp	r3, #42	; 0x2a
 8006b84:	d135      	bne.n	8006bf2 <_vfiprintf_r+0x1ce>
 8006b86:	9b03      	ldr	r3, [sp, #12]
 8006b88:	1d1a      	adds	r2, r3, #4
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	9203      	str	r2, [sp, #12]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	bfb8      	it	lt
 8006b92:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b96:	3402      	adds	r4, #2
 8006b98:	9305      	str	r3, [sp, #20]
 8006b9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006c80 <_vfiprintf_r+0x25c>
 8006b9e:	7821      	ldrb	r1, [r4, #0]
 8006ba0:	2203      	movs	r2, #3
 8006ba2:	4650      	mov	r0, sl
 8006ba4:	f7f9 fb14 	bl	80001d0 <memchr>
 8006ba8:	b140      	cbz	r0, 8006bbc <_vfiprintf_r+0x198>
 8006baa:	2340      	movs	r3, #64	; 0x40
 8006bac:	eba0 000a 	sub.w	r0, r0, sl
 8006bb0:	fa03 f000 	lsl.w	r0, r3, r0
 8006bb4:	9b04      	ldr	r3, [sp, #16]
 8006bb6:	4303      	orrs	r3, r0
 8006bb8:	3401      	adds	r4, #1
 8006bba:	9304      	str	r3, [sp, #16]
 8006bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bc0:	482c      	ldr	r0, [pc, #176]	; (8006c74 <_vfiprintf_r+0x250>)
 8006bc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bc6:	2206      	movs	r2, #6
 8006bc8:	f7f9 fb02 	bl	80001d0 <memchr>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	d03f      	beq.n	8006c50 <_vfiprintf_r+0x22c>
 8006bd0:	4b29      	ldr	r3, [pc, #164]	; (8006c78 <_vfiprintf_r+0x254>)
 8006bd2:	bb1b      	cbnz	r3, 8006c1c <_vfiprintf_r+0x1f8>
 8006bd4:	9b03      	ldr	r3, [sp, #12]
 8006bd6:	3307      	adds	r3, #7
 8006bd8:	f023 0307 	bic.w	r3, r3, #7
 8006bdc:	3308      	adds	r3, #8
 8006bde:	9303      	str	r3, [sp, #12]
 8006be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006be2:	443b      	add	r3, r7
 8006be4:	9309      	str	r3, [sp, #36]	; 0x24
 8006be6:	e767      	b.n	8006ab8 <_vfiprintf_r+0x94>
 8006be8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bec:	460c      	mov	r4, r1
 8006bee:	2001      	movs	r0, #1
 8006bf0:	e7a5      	b.n	8006b3e <_vfiprintf_r+0x11a>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	3401      	adds	r4, #1
 8006bf6:	9305      	str	r3, [sp, #20]
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	f04f 0c0a 	mov.w	ip, #10
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c04:	3a30      	subs	r2, #48	; 0x30
 8006c06:	2a09      	cmp	r2, #9
 8006c08:	d903      	bls.n	8006c12 <_vfiprintf_r+0x1ee>
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d0c5      	beq.n	8006b9a <_vfiprintf_r+0x176>
 8006c0e:	9105      	str	r1, [sp, #20]
 8006c10:	e7c3      	b.n	8006b9a <_vfiprintf_r+0x176>
 8006c12:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c16:	4604      	mov	r4, r0
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e7f0      	b.n	8006bfe <_vfiprintf_r+0x1da>
 8006c1c:	ab03      	add	r3, sp, #12
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	462a      	mov	r2, r5
 8006c22:	4b16      	ldr	r3, [pc, #88]	; (8006c7c <_vfiprintf_r+0x258>)
 8006c24:	a904      	add	r1, sp, #16
 8006c26:	4630      	mov	r0, r6
 8006c28:	f3af 8000 	nop.w
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	1c78      	adds	r0, r7, #1
 8006c30:	d1d6      	bne.n	8006be0 <_vfiprintf_r+0x1bc>
 8006c32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c34:	07d9      	lsls	r1, r3, #31
 8006c36:	d405      	bmi.n	8006c44 <_vfiprintf_r+0x220>
 8006c38:	89ab      	ldrh	r3, [r5, #12]
 8006c3a:	059a      	lsls	r2, r3, #22
 8006c3c:	d402      	bmi.n	8006c44 <_vfiprintf_r+0x220>
 8006c3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c40:	f7ff fc5b 	bl	80064fa <__retarget_lock_release_recursive>
 8006c44:	89ab      	ldrh	r3, [r5, #12]
 8006c46:	065b      	lsls	r3, r3, #25
 8006c48:	f53f af12 	bmi.w	8006a70 <_vfiprintf_r+0x4c>
 8006c4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c4e:	e711      	b.n	8006a74 <_vfiprintf_r+0x50>
 8006c50:	ab03      	add	r3, sp, #12
 8006c52:	9300      	str	r3, [sp, #0]
 8006c54:	462a      	mov	r2, r5
 8006c56:	4b09      	ldr	r3, [pc, #36]	; (8006c7c <_vfiprintf_r+0x258>)
 8006c58:	a904      	add	r1, sp, #16
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f000 f880 	bl	8006d60 <_printf_i>
 8006c60:	e7e4      	b.n	8006c2c <_vfiprintf_r+0x208>
 8006c62:	bf00      	nop
 8006c64:	0800732c 	.word	0x0800732c
 8006c68:	0800734c 	.word	0x0800734c
 8006c6c:	0800730c 	.word	0x0800730c
 8006c70:	0800736c 	.word	0x0800736c
 8006c74:	08007376 	.word	0x08007376
 8006c78:	00000000 	.word	0x00000000
 8006c7c:	080069ff 	.word	0x080069ff
 8006c80:	08007372 	.word	0x08007372

08006c84 <_printf_common>:
 8006c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c88:	4616      	mov	r6, r2
 8006c8a:	4699      	mov	r9, r3
 8006c8c:	688a      	ldr	r2, [r1, #8]
 8006c8e:	690b      	ldr	r3, [r1, #16]
 8006c90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c94:	4293      	cmp	r3, r2
 8006c96:	bfb8      	it	lt
 8006c98:	4613      	movlt	r3, r2
 8006c9a:	6033      	str	r3, [r6, #0]
 8006c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ca0:	4607      	mov	r7, r0
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	b10a      	cbz	r2, 8006caa <_printf_common+0x26>
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	6033      	str	r3, [r6, #0]
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	0699      	lsls	r1, r3, #26
 8006cae:	bf42      	ittt	mi
 8006cb0:	6833      	ldrmi	r3, [r6, #0]
 8006cb2:	3302      	addmi	r3, #2
 8006cb4:	6033      	strmi	r3, [r6, #0]
 8006cb6:	6825      	ldr	r5, [r4, #0]
 8006cb8:	f015 0506 	ands.w	r5, r5, #6
 8006cbc:	d106      	bne.n	8006ccc <_printf_common+0x48>
 8006cbe:	f104 0a19 	add.w	sl, r4, #25
 8006cc2:	68e3      	ldr	r3, [r4, #12]
 8006cc4:	6832      	ldr	r2, [r6, #0]
 8006cc6:	1a9b      	subs	r3, r3, r2
 8006cc8:	42ab      	cmp	r3, r5
 8006cca:	dc26      	bgt.n	8006d1a <_printf_common+0x96>
 8006ccc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006cd0:	1e13      	subs	r3, r2, #0
 8006cd2:	6822      	ldr	r2, [r4, #0]
 8006cd4:	bf18      	it	ne
 8006cd6:	2301      	movne	r3, #1
 8006cd8:	0692      	lsls	r2, r2, #26
 8006cda:	d42b      	bmi.n	8006d34 <_printf_common+0xb0>
 8006cdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	47c0      	blx	r8
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d01e      	beq.n	8006d28 <_printf_common+0xa4>
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	68e5      	ldr	r5, [r4, #12]
 8006cee:	6832      	ldr	r2, [r6, #0]
 8006cf0:	f003 0306 	and.w	r3, r3, #6
 8006cf4:	2b04      	cmp	r3, #4
 8006cf6:	bf08      	it	eq
 8006cf8:	1aad      	subeq	r5, r5, r2
 8006cfa:	68a3      	ldr	r3, [r4, #8]
 8006cfc:	6922      	ldr	r2, [r4, #16]
 8006cfe:	bf0c      	ite	eq
 8006d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d04:	2500      	movne	r5, #0
 8006d06:	4293      	cmp	r3, r2
 8006d08:	bfc4      	itt	gt
 8006d0a:	1a9b      	subgt	r3, r3, r2
 8006d0c:	18ed      	addgt	r5, r5, r3
 8006d0e:	2600      	movs	r6, #0
 8006d10:	341a      	adds	r4, #26
 8006d12:	42b5      	cmp	r5, r6
 8006d14:	d11a      	bne.n	8006d4c <_printf_common+0xc8>
 8006d16:	2000      	movs	r0, #0
 8006d18:	e008      	b.n	8006d2c <_printf_common+0xa8>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	4652      	mov	r2, sl
 8006d1e:	4649      	mov	r1, r9
 8006d20:	4638      	mov	r0, r7
 8006d22:	47c0      	blx	r8
 8006d24:	3001      	adds	r0, #1
 8006d26:	d103      	bne.n	8006d30 <_printf_common+0xac>
 8006d28:	f04f 30ff 	mov.w	r0, #4294967295
 8006d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d30:	3501      	adds	r5, #1
 8006d32:	e7c6      	b.n	8006cc2 <_printf_common+0x3e>
 8006d34:	18e1      	adds	r1, r4, r3
 8006d36:	1c5a      	adds	r2, r3, #1
 8006d38:	2030      	movs	r0, #48	; 0x30
 8006d3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d3e:	4422      	add	r2, r4
 8006d40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d48:	3302      	adds	r3, #2
 8006d4a:	e7c7      	b.n	8006cdc <_printf_common+0x58>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	4622      	mov	r2, r4
 8006d50:	4649      	mov	r1, r9
 8006d52:	4638      	mov	r0, r7
 8006d54:	47c0      	blx	r8
 8006d56:	3001      	adds	r0, #1
 8006d58:	d0e6      	beq.n	8006d28 <_printf_common+0xa4>
 8006d5a:	3601      	adds	r6, #1
 8006d5c:	e7d9      	b.n	8006d12 <_printf_common+0x8e>
	...

08006d60 <_printf_i>:
 8006d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d64:	460c      	mov	r4, r1
 8006d66:	4691      	mov	r9, r2
 8006d68:	7e27      	ldrb	r7, [r4, #24]
 8006d6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006d6c:	2f78      	cmp	r7, #120	; 0x78
 8006d6e:	4680      	mov	r8, r0
 8006d70:	469a      	mov	sl, r3
 8006d72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d76:	d807      	bhi.n	8006d88 <_printf_i+0x28>
 8006d78:	2f62      	cmp	r7, #98	; 0x62
 8006d7a:	d80a      	bhi.n	8006d92 <_printf_i+0x32>
 8006d7c:	2f00      	cmp	r7, #0
 8006d7e:	f000 80d8 	beq.w	8006f32 <_printf_i+0x1d2>
 8006d82:	2f58      	cmp	r7, #88	; 0x58
 8006d84:	f000 80a3 	beq.w	8006ece <_printf_i+0x16e>
 8006d88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d90:	e03a      	b.n	8006e08 <_printf_i+0xa8>
 8006d92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d96:	2b15      	cmp	r3, #21
 8006d98:	d8f6      	bhi.n	8006d88 <_printf_i+0x28>
 8006d9a:	a001      	add	r0, pc, #4	; (adr r0, 8006da0 <_printf_i+0x40>)
 8006d9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006da0:	08006df9 	.word	0x08006df9
 8006da4:	08006e0d 	.word	0x08006e0d
 8006da8:	08006d89 	.word	0x08006d89
 8006dac:	08006d89 	.word	0x08006d89
 8006db0:	08006d89 	.word	0x08006d89
 8006db4:	08006d89 	.word	0x08006d89
 8006db8:	08006e0d 	.word	0x08006e0d
 8006dbc:	08006d89 	.word	0x08006d89
 8006dc0:	08006d89 	.word	0x08006d89
 8006dc4:	08006d89 	.word	0x08006d89
 8006dc8:	08006d89 	.word	0x08006d89
 8006dcc:	08006f19 	.word	0x08006f19
 8006dd0:	08006e3d 	.word	0x08006e3d
 8006dd4:	08006efb 	.word	0x08006efb
 8006dd8:	08006d89 	.word	0x08006d89
 8006ddc:	08006d89 	.word	0x08006d89
 8006de0:	08006f3b 	.word	0x08006f3b
 8006de4:	08006d89 	.word	0x08006d89
 8006de8:	08006e3d 	.word	0x08006e3d
 8006dec:	08006d89 	.word	0x08006d89
 8006df0:	08006d89 	.word	0x08006d89
 8006df4:	08006f03 	.word	0x08006f03
 8006df8:	680b      	ldr	r3, [r1, #0]
 8006dfa:	1d1a      	adds	r2, r3, #4
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	600a      	str	r2, [r1, #0]
 8006e00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e0a3      	b.n	8006f54 <_printf_i+0x1f4>
 8006e0c:	6825      	ldr	r5, [r4, #0]
 8006e0e:	6808      	ldr	r0, [r1, #0]
 8006e10:	062e      	lsls	r6, r5, #24
 8006e12:	f100 0304 	add.w	r3, r0, #4
 8006e16:	d50a      	bpl.n	8006e2e <_printf_i+0xce>
 8006e18:	6805      	ldr	r5, [r0, #0]
 8006e1a:	600b      	str	r3, [r1, #0]
 8006e1c:	2d00      	cmp	r5, #0
 8006e1e:	da03      	bge.n	8006e28 <_printf_i+0xc8>
 8006e20:	232d      	movs	r3, #45	; 0x2d
 8006e22:	426d      	negs	r5, r5
 8006e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e28:	485e      	ldr	r0, [pc, #376]	; (8006fa4 <_printf_i+0x244>)
 8006e2a:	230a      	movs	r3, #10
 8006e2c:	e019      	b.n	8006e62 <_printf_i+0x102>
 8006e2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006e32:	6805      	ldr	r5, [r0, #0]
 8006e34:	600b      	str	r3, [r1, #0]
 8006e36:	bf18      	it	ne
 8006e38:	b22d      	sxthne	r5, r5
 8006e3a:	e7ef      	b.n	8006e1c <_printf_i+0xbc>
 8006e3c:	680b      	ldr	r3, [r1, #0]
 8006e3e:	6825      	ldr	r5, [r4, #0]
 8006e40:	1d18      	adds	r0, r3, #4
 8006e42:	6008      	str	r0, [r1, #0]
 8006e44:	0628      	lsls	r0, r5, #24
 8006e46:	d501      	bpl.n	8006e4c <_printf_i+0xec>
 8006e48:	681d      	ldr	r5, [r3, #0]
 8006e4a:	e002      	b.n	8006e52 <_printf_i+0xf2>
 8006e4c:	0669      	lsls	r1, r5, #25
 8006e4e:	d5fb      	bpl.n	8006e48 <_printf_i+0xe8>
 8006e50:	881d      	ldrh	r5, [r3, #0]
 8006e52:	4854      	ldr	r0, [pc, #336]	; (8006fa4 <_printf_i+0x244>)
 8006e54:	2f6f      	cmp	r7, #111	; 0x6f
 8006e56:	bf0c      	ite	eq
 8006e58:	2308      	moveq	r3, #8
 8006e5a:	230a      	movne	r3, #10
 8006e5c:	2100      	movs	r1, #0
 8006e5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e62:	6866      	ldr	r6, [r4, #4]
 8006e64:	60a6      	str	r6, [r4, #8]
 8006e66:	2e00      	cmp	r6, #0
 8006e68:	bfa2      	ittt	ge
 8006e6a:	6821      	ldrge	r1, [r4, #0]
 8006e6c:	f021 0104 	bicge.w	r1, r1, #4
 8006e70:	6021      	strge	r1, [r4, #0]
 8006e72:	b90d      	cbnz	r5, 8006e78 <_printf_i+0x118>
 8006e74:	2e00      	cmp	r6, #0
 8006e76:	d04d      	beq.n	8006f14 <_printf_i+0x1b4>
 8006e78:	4616      	mov	r6, r2
 8006e7a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e7e:	fb03 5711 	mls	r7, r3, r1, r5
 8006e82:	5dc7      	ldrb	r7, [r0, r7]
 8006e84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e88:	462f      	mov	r7, r5
 8006e8a:	42bb      	cmp	r3, r7
 8006e8c:	460d      	mov	r5, r1
 8006e8e:	d9f4      	bls.n	8006e7a <_printf_i+0x11a>
 8006e90:	2b08      	cmp	r3, #8
 8006e92:	d10b      	bne.n	8006eac <_printf_i+0x14c>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	07df      	lsls	r7, r3, #31
 8006e98:	d508      	bpl.n	8006eac <_printf_i+0x14c>
 8006e9a:	6923      	ldr	r3, [r4, #16]
 8006e9c:	6861      	ldr	r1, [r4, #4]
 8006e9e:	4299      	cmp	r1, r3
 8006ea0:	bfde      	ittt	le
 8006ea2:	2330      	movle	r3, #48	; 0x30
 8006ea4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ea8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006eac:	1b92      	subs	r2, r2, r6
 8006eae:	6122      	str	r2, [r4, #16]
 8006eb0:	f8cd a000 	str.w	sl, [sp]
 8006eb4:	464b      	mov	r3, r9
 8006eb6:	aa03      	add	r2, sp, #12
 8006eb8:	4621      	mov	r1, r4
 8006eba:	4640      	mov	r0, r8
 8006ebc:	f7ff fee2 	bl	8006c84 <_printf_common>
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	d14c      	bne.n	8006f5e <_printf_i+0x1fe>
 8006ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec8:	b004      	add	sp, #16
 8006eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ece:	4835      	ldr	r0, [pc, #212]	; (8006fa4 <_printf_i+0x244>)
 8006ed0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	680e      	ldr	r6, [r1, #0]
 8006ed8:	061f      	lsls	r7, r3, #24
 8006eda:	f856 5b04 	ldr.w	r5, [r6], #4
 8006ede:	600e      	str	r6, [r1, #0]
 8006ee0:	d514      	bpl.n	8006f0c <_printf_i+0x1ac>
 8006ee2:	07d9      	lsls	r1, r3, #31
 8006ee4:	bf44      	itt	mi
 8006ee6:	f043 0320 	orrmi.w	r3, r3, #32
 8006eea:	6023      	strmi	r3, [r4, #0]
 8006eec:	b91d      	cbnz	r5, 8006ef6 <_printf_i+0x196>
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	f023 0320 	bic.w	r3, r3, #32
 8006ef4:	6023      	str	r3, [r4, #0]
 8006ef6:	2310      	movs	r3, #16
 8006ef8:	e7b0      	b.n	8006e5c <_printf_i+0xfc>
 8006efa:	6823      	ldr	r3, [r4, #0]
 8006efc:	f043 0320 	orr.w	r3, r3, #32
 8006f00:	6023      	str	r3, [r4, #0]
 8006f02:	2378      	movs	r3, #120	; 0x78
 8006f04:	4828      	ldr	r0, [pc, #160]	; (8006fa8 <_printf_i+0x248>)
 8006f06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f0a:	e7e3      	b.n	8006ed4 <_printf_i+0x174>
 8006f0c:	065e      	lsls	r6, r3, #25
 8006f0e:	bf48      	it	mi
 8006f10:	b2ad      	uxthmi	r5, r5
 8006f12:	e7e6      	b.n	8006ee2 <_printf_i+0x182>
 8006f14:	4616      	mov	r6, r2
 8006f16:	e7bb      	b.n	8006e90 <_printf_i+0x130>
 8006f18:	680b      	ldr	r3, [r1, #0]
 8006f1a:	6826      	ldr	r6, [r4, #0]
 8006f1c:	6960      	ldr	r0, [r4, #20]
 8006f1e:	1d1d      	adds	r5, r3, #4
 8006f20:	600d      	str	r5, [r1, #0]
 8006f22:	0635      	lsls	r5, r6, #24
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	d501      	bpl.n	8006f2c <_printf_i+0x1cc>
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	e002      	b.n	8006f32 <_printf_i+0x1d2>
 8006f2c:	0671      	lsls	r1, r6, #25
 8006f2e:	d5fb      	bpl.n	8006f28 <_printf_i+0x1c8>
 8006f30:	8018      	strh	r0, [r3, #0]
 8006f32:	2300      	movs	r3, #0
 8006f34:	6123      	str	r3, [r4, #16]
 8006f36:	4616      	mov	r6, r2
 8006f38:	e7ba      	b.n	8006eb0 <_printf_i+0x150>
 8006f3a:	680b      	ldr	r3, [r1, #0]
 8006f3c:	1d1a      	adds	r2, r3, #4
 8006f3e:	600a      	str	r2, [r1, #0]
 8006f40:	681e      	ldr	r6, [r3, #0]
 8006f42:	6862      	ldr	r2, [r4, #4]
 8006f44:	2100      	movs	r1, #0
 8006f46:	4630      	mov	r0, r6
 8006f48:	f7f9 f942 	bl	80001d0 <memchr>
 8006f4c:	b108      	cbz	r0, 8006f52 <_printf_i+0x1f2>
 8006f4e:	1b80      	subs	r0, r0, r6
 8006f50:	6060      	str	r0, [r4, #4]
 8006f52:	6863      	ldr	r3, [r4, #4]
 8006f54:	6123      	str	r3, [r4, #16]
 8006f56:	2300      	movs	r3, #0
 8006f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f5c:	e7a8      	b.n	8006eb0 <_printf_i+0x150>
 8006f5e:	6923      	ldr	r3, [r4, #16]
 8006f60:	4632      	mov	r2, r6
 8006f62:	4649      	mov	r1, r9
 8006f64:	4640      	mov	r0, r8
 8006f66:	47d0      	blx	sl
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d0ab      	beq.n	8006ec4 <_printf_i+0x164>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	079b      	lsls	r3, r3, #30
 8006f70:	d413      	bmi.n	8006f9a <_printf_i+0x23a>
 8006f72:	68e0      	ldr	r0, [r4, #12]
 8006f74:	9b03      	ldr	r3, [sp, #12]
 8006f76:	4298      	cmp	r0, r3
 8006f78:	bfb8      	it	lt
 8006f7a:	4618      	movlt	r0, r3
 8006f7c:	e7a4      	b.n	8006ec8 <_printf_i+0x168>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	4632      	mov	r2, r6
 8006f82:	4649      	mov	r1, r9
 8006f84:	4640      	mov	r0, r8
 8006f86:	47d0      	blx	sl
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d09b      	beq.n	8006ec4 <_printf_i+0x164>
 8006f8c:	3501      	adds	r5, #1
 8006f8e:	68e3      	ldr	r3, [r4, #12]
 8006f90:	9903      	ldr	r1, [sp, #12]
 8006f92:	1a5b      	subs	r3, r3, r1
 8006f94:	42ab      	cmp	r3, r5
 8006f96:	dcf2      	bgt.n	8006f7e <_printf_i+0x21e>
 8006f98:	e7eb      	b.n	8006f72 <_printf_i+0x212>
 8006f9a:	2500      	movs	r5, #0
 8006f9c:	f104 0619 	add.w	r6, r4, #25
 8006fa0:	e7f5      	b.n	8006f8e <_printf_i+0x22e>
 8006fa2:	bf00      	nop
 8006fa4:	0800737d 	.word	0x0800737d
 8006fa8:	0800738e 	.word	0x0800738e

08006fac <_sbrk_r>:
 8006fac:	b538      	push	{r3, r4, r5, lr}
 8006fae:	4d06      	ldr	r5, [pc, #24]	; (8006fc8 <_sbrk_r+0x1c>)
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	4608      	mov	r0, r1
 8006fb6:	602b      	str	r3, [r5, #0]
 8006fb8:	f7fa fe10 	bl	8001bdc <_sbrk>
 8006fbc:	1c43      	adds	r3, r0, #1
 8006fbe:	d102      	bne.n	8006fc6 <_sbrk_r+0x1a>
 8006fc0:	682b      	ldr	r3, [r5, #0]
 8006fc2:	b103      	cbz	r3, 8006fc6 <_sbrk_r+0x1a>
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	bd38      	pop	{r3, r4, r5, pc}
 8006fc8:	200005d4 	.word	0x200005d4

08006fcc <__sread>:
 8006fcc:	b510      	push	{r4, lr}
 8006fce:	460c      	mov	r4, r1
 8006fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd4:	f000 f8ee 	bl	80071b4 <_read_r>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	bfab      	itete	ge
 8006fdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006fde:	89a3      	ldrhlt	r3, [r4, #12]
 8006fe0:	181b      	addge	r3, r3, r0
 8006fe2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006fe6:	bfac      	ite	ge
 8006fe8:	6563      	strge	r3, [r4, #84]	; 0x54
 8006fea:	81a3      	strhlt	r3, [r4, #12]
 8006fec:	bd10      	pop	{r4, pc}

08006fee <__swrite>:
 8006fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff2:	461f      	mov	r7, r3
 8006ff4:	898b      	ldrh	r3, [r1, #12]
 8006ff6:	05db      	lsls	r3, r3, #23
 8006ff8:	4605      	mov	r5, r0
 8006ffa:	460c      	mov	r4, r1
 8006ffc:	4616      	mov	r6, r2
 8006ffe:	d505      	bpl.n	800700c <__swrite+0x1e>
 8007000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007004:	2302      	movs	r3, #2
 8007006:	2200      	movs	r2, #0
 8007008:	f000 f868 	bl	80070dc <_lseek_r>
 800700c:	89a3      	ldrh	r3, [r4, #12]
 800700e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007012:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007016:	81a3      	strh	r3, [r4, #12]
 8007018:	4632      	mov	r2, r6
 800701a:	463b      	mov	r3, r7
 800701c:	4628      	mov	r0, r5
 800701e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007022:	f000 b817 	b.w	8007054 <_write_r>

08007026 <__sseek>:
 8007026:	b510      	push	{r4, lr}
 8007028:	460c      	mov	r4, r1
 800702a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800702e:	f000 f855 	bl	80070dc <_lseek_r>
 8007032:	1c43      	adds	r3, r0, #1
 8007034:	89a3      	ldrh	r3, [r4, #12]
 8007036:	bf15      	itete	ne
 8007038:	6560      	strne	r0, [r4, #84]	; 0x54
 800703a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800703e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007042:	81a3      	strheq	r3, [r4, #12]
 8007044:	bf18      	it	ne
 8007046:	81a3      	strhne	r3, [r4, #12]
 8007048:	bd10      	pop	{r4, pc}

0800704a <__sclose>:
 800704a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800704e:	f000 b813 	b.w	8007078 <_close_r>
	...

08007054 <_write_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	4d07      	ldr	r5, [pc, #28]	; (8007074 <_write_r+0x20>)
 8007058:	4604      	mov	r4, r0
 800705a:	4608      	mov	r0, r1
 800705c:	4611      	mov	r1, r2
 800705e:	2200      	movs	r2, #0
 8007060:	602a      	str	r2, [r5, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	f7fa fd69 	bl	8001b3a <_write>
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d102      	bne.n	8007072 <_write_r+0x1e>
 800706c:	682b      	ldr	r3, [r5, #0]
 800706e:	b103      	cbz	r3, 8007072 <_write_r+0x1e>
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	200005d4 	.word	0x200005d4

08007078 <_close_r>:
 8007078:	b538      	push	{r3, r4, r5, lr}
 800707a:	4d06      	ldr	r5, [pc, #24]	; (8007094 <_close_r+0x1c>)
 800707c:	2300      	movs	r3, #0
 800707e:	4604      	mov	r4, r0
 8007080:	4608      	mov	r0, r1
 8007082:	602b      	str	r3, [r5, #0]
 8007084:	f7fa fd75 	bl	8001b72 <_close>
 8007088:	1c43      	adds	r3, r0, #1
 800708a:	d102      	bne.n	8007092 <_close_r+0x1a>
 800708c:	682b      	ldr	r3, [r5, #0]
 800708e:	b103      	cbz	r3, 8007092 <_close_r+0x1a>
 8007090:	6023      	str	r3, [r4, #0]
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	200005d4 	.word	0x200005d4

08007098 <_fstat_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	4d07      	ldr	r5, [pc, #28]	; (80070b8 <_fstat_r+0x20>)
 800709c:	2300      	movs	r3, #0
 800709e:	4604      	mov	r4, r0
 80070a0:	4608      	mov	r0, r1
 80070a2:	4611      	mov	r1, r2
 80070a4:	602b      	str	r3, [r5, #0]
 80070a6:	f7fa fd70 	bl	8001b8a <_fstat>
 80070aa:	1c43      	adds	r3, r0, #1
 80070ac:	d102      	bne.n	80070b4 <_fstat_r+0x1c>
 80070ae:	682b      	ldr	r3, [r5, #0]
 80070b0:	b103      	cbz	r3, 80070b4 <_fstat_r+0x1c>
 80070b2:	6023      	str	r3, [r4, #0]
 80070b4:	bd38      	pop	{r3, r4, r5, pc}
 80070b6:	bf00      	nop
 80070b8:	200005d4 	.word	0x200005d4

080070bc <_isatty_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	4d06      	ldr	r5, [pc, #24]	; (80070d8 <_isatty_r+0x1c>)
 80070c0:	2300      	movs	r3, #0
 80070c2:	4604      	mov	r4, r0
 80070c4:	4608      	mov	r0, r1
 80070c6:	602b      	str	r3, [r5, #0]
 80070c8:	f7fa fd6f 	bl	8001baa <_isatty>
 80070cc:	1c43      	adds	r3, r0, #1
 80070ce:	d102      	bne.n	80070d6 <_isatty_r+0x1a>
 80070d0:	682b      	ldr	r3, [r5, #0]
 80070d2:	b103      	cbz	r3, 80070d6 <_isatty_r+0x1a>
 80070d4:	6023      	str	r3, [r4, #0]
 80070d6:	bd38      	pop	{r3, r4, r5, pc}
 80070d8:	200005d4 	.word	0x200005d4

080070dc <_lseek_r>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	4d07      	ldr	r5, [pc, #28]	; (80070fc <_lseek_r+0x20>)
 80070e0:	4604      	mov	r4, r0
 80070e2:	4608      	mov	r0, r1
 80070e4:	4611      	mov	r1, r2
 80070e6:	2200      	movs	r2, #0
 80070e8:	602a      	str	r2, [r5, #0]
 80070ea:	461a      	mov	r2, r3
 80070ec:	f7fa fd68 	bl	8001bc0 <_lseek>
 80070f0:	1c43      	adds	r3, r0, #1
 80070f2:	d102      	bne.n	80070fa <_lseek_r+0x1e>
 80070f4:	682b      	ldr	r3, [r5, #0]
 80070f6:	b103      	cbz	r3, 80070fa <_lseek_r+0x1e>
 80070f8:	6023      	str	r3, [r4, #0]
 80070fa:	bd38      	pop	{r3, r4, r5, pc}
 80070fc:	200005d4 	.word	0x200005d4

08007100 <memcpy>:
 8007100:	440a      	add	r2, r1
 8007102:	4291      	cmp	r1, r2
 8007104:	f100 33ff 	add.w	r3, r0, #4294967295
 8007108:	d100      	bne.n	800710c <memcpy+0xc>
 800710a:	4770      	bx	lr
 800710c:	b510      	push	{r4, lr}
 800710e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007112:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007116:	4291      	cmp	r1, r2
 8007118:	d1f9      	bne.n	800710e <memcpy+0xe>
 800711a:	bd10      	pop	{r4, pc}

0800711c <memmove>:
 800711c:	4288      	cmp	r0, r1
 800711e:	b510      	push	{r4, lr}
 8007120:	eb01 0402 	add.w	r4, r1, r2
 8007124:	d902      	bls.n	800712c <memmove+0x10>
 8007126:	4284      	cmp	r4, r0
 8007128:	4623      	mov	r3, r4
 800712a:	d807      	bhi.n	800713c <memmove+0x20>
 800712c:	1e43      	subs	r3, r0, #1
 800712e:	42a1      	cmp	r1, r4
 8007130:	d008      	beq.n	8007144 <memmove+0x28>
 8007132:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007136:	f803 2f01 	strb.w	r2, [r3, #1]!
 800713a:	e7f8      	b.n	800712e <memmove+0x12>
 800713c:	4402      	add	r2, r0
 800713e:	4601      	mov	r1, r0
 8007140:	428a      	cmp	r2, r1
 8007142:	d100      	bne.n	8007146 <memmove+0x2a>
 8007144:	bd10      	pop	{r4, pc}
 8007146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800714a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800714e:	e7f7      	b.n	8007140 <memmove+0x24>

08007150 <__malloc_lock>:
 8007150:	4801      	ldr	r0, [pc, #4]	; (8007158 <__malloc_lock+0x8>)
 8007152:	f7ff b9d1 	b.w	80064f8 <__retarget_lock_acquire_recursive>
 8007156:	bf00      	nop
 8007158:	200005ce 	.word	0x200005ce

0800715c <__malloc_unlock>:
 800715c:	4801      	ldr	r0, [pc, #4]	; (8007164 <__malloc_unlock+0x8>)
 800715e:	f7ff b9cc 	b.w	80064fa <__retarget_lock_release_recursive>
 8007162:	bf00      	nop
 8007164:	200005ce 	.word	0x200005ce

08007168 <_realloc_r>:
 8007168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716a:	4607      	mov	r7, r0
 800716c:	4614      	mov	r4, r2
 800716e:	460e      	mov	r6, r1
 8007170:	b921      	cbnz	r1, 800717c <_realloc_r+0x14>
 8007172:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007176:	4611      	mov	r1, r2
 8007178:	f7ff ba74 	b.w	8006664 <_malloc_r>
 800717c:	b922      	cbnz	r2, 8007188 <_realloc_r+0x20>
 800717e:	f7ff fa21 	bl	80065c4 <_free_r>
 8007182:	4625      	mov	r5, r4
 8007184:	4628      	mov	r0, r5
 8007186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007188:	f000 f826 	bl	80071d8 <_malloc_usable_size_r>
 800718c:	42a0      	cmp	r0, r4
 800718e:	d20f      	bcs.n	80071b0 <_realloc_r+0x48>
 8007190:	4621      	mov	r1, r4
 8007192:	4638      	mov	r0, r7
 8007194:	f7ff fa66 	bl	8006664 <_malloc_r>
 8007198:	4605      	mov	r5, r0
 800719a:	2800      	cmp	r0, #0
 800719c:	d0f2      	beq.n	8007184 <_realloc_r+0x1c>
 800719e:	4631      	mov	r1, r6
 80071a0:	4622      	mov	r2, r4
 80071a2:	f7ff ffad 	bl	8007100 <memcpy>
 80071a6:	4631      	mov	r1, r6
 80071a8:	4638      	mov	r0, r7
 80071aa:	f7ff fa0b 	bl	80065c4 <_free_r>
 80071ae:	e7e9      	b.n	8007184 <_realloc_r+0x1c>
 80071b0:	4635      	mov	r5, r6
 80071b2:	e7e7      	b.n	8007184 <_realloc_r+0x1c>

080071b4 <_read_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4d07      	ldr	r5, [pc, #28]	; (80071d4 <_read_r+0x20>)
 80071b8:	4604      	mov	r4, r0
 80071ba:	4608      	mov	r0, r1
 80071bc:	4611      	mov	r1, r2
 80071be:	2200      	movs	r2, #0
 80071c0:	602a      	str	r2, [r5, #0]
 80071c2:	461a      	mov	r2, r3
 80071c4:	f7fa fc9c 	bl	8001b00 <_read>
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	d102      	bne.n	80071d2 <_read_r+0x1e>
 80071cc:	682b      	ldr	r3, [r5, #0]
 80071ce:	b103      	cbz	r3, 80071d2 <_read_r+0x1e>
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	200005d4 	.word	0x200005d4

080071d8 <_malloc_usable_size_r>:
 80071d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071dc:	1f18      	subs	r0, r3, #4
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bfbc      	itt	lt
 80071e2:	580b      	ldrlt	r3, [r1, r0]
 80071e4:	18c0      	addlt	r0, r0, r3
 80071e6:	4770      	bx	lr

080071e8 <_init>:
 80071e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ea:	bf00      	nop
 80071ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ee:	bc08      	pop	{r3}
 80071f0:	469e      	mov	lr, r3
 80071f2:	4770      	bx	lr

080071f4 <_fini>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	bf00      	nop
 80071f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fa:	bc08      	pop	{r3}
 80071fc:	469e      	mov	lr, r3
 80071fe:	4770      	bx	lr
