<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI VALE3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">TLBI VALE3, TLB Invalidate by VA, Last level, EL3</h1><p>The TLBI VALE3 characteristics are:</p><h2>Purpose</h2>
        <p>If EL3 is implemented, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:</p>

      
        <ul>
<li>
<p>The entry is a stage 1 translation table entry, from the final level of the translation table walk.</p>

</li><li>
<p>The entry would be used to translate the specified VA using the EL3 translation regime.</p>

</li></ul>

      
        <p>The invalidation applies to the PE that executes this System instruction.</p>
      <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
        <p>TLBI VALE3 is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><p>The TLBI VALE3 input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#0_63">RES0</a></td><td class="lr" colspan="4"><a href="#TTL_47">TTL</a></td><td class="lr" colspan="12"><a href="#VA55:12_43">VA[55:12]</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#VA55:12_43">VA[55:12]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:48]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TTL_47">TTL, bits [47:44]
                  <div style="font-size:smaller;"><br />When ARMv8.4-TTL is implemented:
                </div></h4>
          
  <p>Translation Table Level. Indicates the level of the page table walk that holds the leaf entry for the address being invalidated.</p>

          <table class="valuetable"><tr><th>TTL</th><th>Meaning</th></tr><tr><td class="bitfield">0b00xx</td><td>
  <p>No information supplied as to the translation table level. Hardware must assume that the entry can be from any level. In this case, TTL&lt;1:0&gt; is <span class="arm-defined-word">RES0</span>.</p>
</td></tr><tr><td class="bitfield">0b01xx</td><td>
  <p>The entry comes from a 4KB translation granule. The level of walk for the leaf level <span class="binarynumber">0bxx</span> is encoded as:</p>
<p><span class="binarynumber">0b00</span> : Reserved. Treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b01</span> : Level 1.</p>
<p><span class="binarynumber">0b10</span> : Level 2.</p>
<p><span class="binarynumber">0b11</span> : Level 3.</p>
</td></tr><tr><td class="bitfield">0b10xx</td><td>
  <p>The entry comes from a 16KB translation granule. The level of walk for the leaf level <span class="binarynumber">0bxx</span> is encoded as:</p>
<p><span class="binarynumber">0b00</span> : Reserved. Treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b01</span> : Reserved. Treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b10</span> : Level 2.</p>
<p><span class="binarynumber">0b11</span> : Level 3.</p>
</td></tr><tr><td class="bitfield">0b11xx</td><td>
  <p>The entry comes from a 64KB translation granule. The level of walk for the leaf level <span class="binarynumber">0bxx</span> is encoded as:</p>
<p><span class="binarynumber">0b00</span> : Reserved. Treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b01</span> : Level 1.</p>
<p><span class="binarynumber">0b10</span> : Level 2.</p>
<p><span class="binarynumber">0b11</span> : Level 3.</p>
</td></tr></table>
            
  <p>If an incorrect value of the TTL field is specified for the entry being invalidated by the instruction, then no entries are required by the architecture to be invalidated from the TLB.</p>

          <h4 id="0_47"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="VA55:12_43">VA[55:12], bits [43:0]
                  </h4>
          
  <p>Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this System instruction.</p>
<p>If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as <span class="arm-defined-word">RES0</span>.</p>
<p>The treatment of the low-order bits of this field depends on the translation granule size, as follows:</p>
<ul>
<li>
<p>Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.</p>

</li><li>
<p>Where a 16KB translation granule is being used, bits [1:0] of this field are <span class="arm-defined-word">RES0</span> and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.</p>

</li><li>
<p>Where a 64KB translation granule is being used, bits [3:0] of this field are <span class="arm-defined-word">RES0</span> and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.</p>

</li></ul>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Executing the TLBI VALE3 instruction</h2><p>Accesses to this instruction use the following encodings:</p><h4 class="assembler">TLBI VALE3{, &lt;Xt&gt;}</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b110</td><td>0b1000</td><td>0b0111</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    TLBI_VALE3(X[t]);
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
