--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf vga_test.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.385ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKFX
  Logical resource: video_pll_m0/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 697 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.363ns.
--------------------------------------------------------------------------------

Paths for end point vtd0/color_bar_m0/v_cnt_2 (SLICE_X9Y27.A3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_5 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.624 - 0.716)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_5 to vtd0/color_bar_m0/v_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.BQ       Tcko                  0.430   vtd0/color_bar_m0/h_cnt<7>
                                                       vtd0/color_bar_m0/h_cnt_5
    SLICE_X11Y15.D2      net (fanout=4)        0.961   vtd0/color_bar_m0/h_cnt<5>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y27.A3       net (fanout=12)       1.541   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y27.CLK      Tas                   0.373   vtd0/color_bar_m0/v_cnt<3>
                                                       vtd0/color_bar_m0/v_cnt_2_dpot
                                                       vtd0/color_bar_m0/v_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.321ns logic, 2.661ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_10 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.319 - 0.340)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_10 to vtd0/color_bar_m0/v_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CQ      Tcko                  0.430   vtd0/color_bar_m0/h_cnt<11>
                                                       vtd0/color_bar_m0/h_cnt_10
    SLICE_X11Y15.D1      net (fanout=4)        0.742   vtd0/color_bar_m0/h_cnt<10>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y27.A3       net (fanout=12)       1.541   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y27.CLK      Tas                   0.373   vtd0/color_bar_m0/v_cnt<3>
                                                       vtd0/color_bar_m0/v_cnt_2_dpot
                                                       vtd0/color_bar_m0/v_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (1.321ns logic, 2.442ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_7 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.624 - 0.716)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_7 to vtd0/color_bar_m0/v_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.DQ       Tcko                  0.430   vtd0/color_bar_m0/h_cnt<7>
                                                       vtd0/color_bar_m0/h_cnt_7
    SLICE_X11Y15.D3      net (fanout=16)       0.650   vtd0/color_bar_m0/h_cnt<7>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y27.A3       net (fanout=12)       1.541   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y27.CLK      Tas                   0.373   vtd0/color_bar_m0/v_cnt<3>
                                                       vtd0/color_bar_m0/v_cnt_2_dpot
                                                       vtd0/color_bar_m0/v_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.321ns logic, 2.350ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point vtd0/color_bar_m0/v_cnt_6 (SLICE_X9Y28.A4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_5 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.626 - 0.716)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_5 to vtd0/color_bar_m0/v_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.BQ       Tcko                  0.430   vtd0/color_bar_m0/h_cnt<7>
                                                       vtd0/color_bar_m0/h_cnt_5
    SLICE_X11Y15.D2      net (fanout=4)        0.961   vtd0/color_bar_m0/h_cnt<5>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y28.A4       net (fanout=12)       1.510   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y28.CLK      Tas                   0.373   vtd0/color_bar_m0/v_cnt<7>
                                                       vtd0/color_bar_m0/v_cnt_6_dpot
                                                       vtd0/color_bar_m0/v_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.321ns logic, 2.630ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_10 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_10 to vtd0/color_bar_m0/v_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CQ      Tcko                  0.430   vtd0/color_bar_m0/h_cnt<11>
                                                       vtd0/color_bar_m0/h_cnt_10
    SLICE_X11Y15.D1      net (fanout=4)        0.742   vtd0/color_bar_m0/h_cnt<10>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y28.A4       net (fanout=12)       1.510   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y28.CLK      Tas                   0.373   vtd0/color_bar_m0/v_cnt<7>
                                                       vtd0/color_bar_m0/v_cnt_6_dpot
                                                       vtd0/color_bar_m0/v_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.321ns logic, 2.411ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_7 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.626 - 0.716)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_7 to vtd0/color_bar_m0/v_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.DQ       Tcko                  0.430   vtd0/color_bar_m0/h_cnt<7>
                                                       vtd0/color_bar_m0/h_cnt_7
    SLICE_X11Y15.D3      net (fanout=16)       0.650   vtd0/color_bar_m0/h_cnt<7>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y28.A4       net (fanout=12)       1.510   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X9Y28.CLK      Tas                   0.373   vtd0/color_bar_m0/v_cnt<7>
                                                       vtd0/color_bar_m0/v_cnt_6_dpot
                                                       vtd0/color_bar_m0/v_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.321ns logic, 2.319ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point vtd0/color_bar_m0/v_cnt_10 (SLICE_X11Y29.A4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_5 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_10 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.627 - 0.716)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_5 to vtd0/color_bar_m0/v_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.BQ       Tcko                  0.430   vtd0/color_bar_m0/h_cnt<7>
                                                       vtd0/color_bar_m0/h_cnt_5
    SLICE_X11Y15.D2      net (fanout=4)        0.961   vtd0/color_bar_m0/h_cnt<5>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X11Y29.A4      net (fanout=12)       1.489   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X11Y29.CLK     Tas                   0.373   vtd0/color_bar_m0/v_cnt<11>
                                                       vtd0/color_bar_m0/v_cnt_10_dpot
                                                       vtd0/color_bar_m0/v_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.321ns logic, 2.609ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_10 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_10 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_10 to vtd0/color_bar_m0/v_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CQ      Tcko                  0.430   vtd0/color_bar_m0/h_cnt<11>
                                                       vtd0/color_bar_m0/h_cnt_10
    SLICE_X11Y15.D1      net (fanout=4)        0.742   vtd0/color_bar_m0/h_cnt<10>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X11Y29.A4      net (fanout=12)       1.489   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X11Y29.CLK     Tas                   0.373   vtd0/color_bar_m0/v_cnt<11>
                                                       vtd0/color_bar_m0/v_cnt_10_dpot
                                                       vtd0/color_bar_m0/v_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.321ns logic, 2.390ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vtd0/color_bar_m0/h_cnt_7 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_10 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.619ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.627 - 0.716)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vtd0/color_bar_m0/h_cnt_7 to vtd0/color_bar_m0/v_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.DQ       Tcko                  0.430   vtd0/color_bar_m0/h_cnt<7>
                                                       vtd0/color_bar_m0/h_cnt_7
    SLICE_X11Y15.D3      net (fanout=16)       0.650   vtd0/color_bar_m0/h_cnt<7>
    SLICE_X11Y15.D       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/_n0255_inv1_SW1
    SLICE_X11Y15.C6      net (fanout=3)        0.159   N8
    SLICE_X11Y15.C       Tilo                  0.259   vtd0/color_bar_m0/h_active
                                                       vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X11Y29.A4      net (fanout=12)       1.489   vtd0/color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1_rstpot
    SLICE_X11Y29.CLK     Tas                   0.373   vtd0/color_bar_m0/v_cnt<11>
                                                       vtd0/color_bar_m0/v_cnt_10_dpot
                                                       vtd0/color_bar_m0/v_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.321ns logic, 2.298ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vtd0/color_bar_m0/v_cnt_0 (SLICE_X11Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vtd0/color_bar_m0/v_cnt_0 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vtd0/color_bar_m0/v_cnt_0 to vtd0/color_bar_m0/v_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.AQ      Tcko                  0.198   vtd0/color_bar_m0/v_cnt<1>
                                                       vtd0/color_bar_m0/v_cnt_0
    SLICE_X11Y27.A6      net (fanout=5)        0.031   vtd0/color_bar_m0/v_cnt<0>
    SLICE_X11Y27.CLK     Tah         (-Th)    -0.215   vtd0/color_bar_m0/v_cnt<1>
                                                       vtd0/color_bar_m0/v_cnt_0_dpot
                                                       vtd0/color_bar_m0/v_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point vtd0/color_bar_m0/v_cnt_10 (SLICE_X11Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vtd0/color_bar_m0/v_cnt_10 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vtd0/color_bar_m0/v_cnt_10 to vtd0/color_bar_m0/v_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.AQ      Tcko                  0.198   vtd0/color_bar_m0/v_cnt<11>
                                                       vtd0/color_bar_m0/v_cnt_10
    SLICE_X11Y29.A6      net (fanout=3)        0.031   vtd0/color_bar_m0/v_cnt<10>
    SLICE_X11Y29.CLK     Tah         (-Th)    -0.215   vtd0/color_bar_m0/v_cnt<11>
                                                       vtd0/color_bar_m0/v_cnt_10_dpot
                                                       vtd0/color_bar_m0/v_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point vtd0/color_bar_m0/v_cnt_4 (SLICE_X11Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vtd0/color_bar_m0/v_cnt_4 (FF)
  Destination:          vtd0/color_bar_m0/v_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vtd0/color_bar_m0/v_cnt_4 to vtd0/color_bar_m0/v_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.198   vtd0/color_bar_m0/v_cnt<5>
                                                       vtd0/color_bar_m0/v_cnt_4
    SLICE_X11Y28.A6      net (fanout=3)        0.033   vtd0/color_bar_m0/v_cnt<4>
    SLICE_X11Y28.CLK     Tah         (-Th)    -0.215   vtd0/color_bar_m0/v_cnt<5>
                                                       vtd0/color_bar_m0/v_cnt_4_dpot
                                                       vtd0/color_bar_m0/v_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------
Slack: 14.904ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vtd0/color_bar_m0/video_active_d0/CLK
  Logical resource: vtd0/color_bar_m0/video_active_d0/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 14.904ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: vtd0/color_bar_m0/video_active_d0/SR
  Logical resource: vtd0/color_bar_m0/video_active_d0/SR
  Location pin: SLICE_X8Y15.SR
  Clock network: rst_n_INV_1_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      5.672ns|            0|            0|            0|          697|
| TS_video_pll_m0_clkfx         |     15.385ns|      4.363ns|          N/A|            0|            0|          697|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.363|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 697 paths, 0 nets, and 321 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 25 16:16:39 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



