Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 01:25:59 2023
| Host         : LAPTOP-09QC7VD2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main3_final_timing_summary_routed.rpt -pb main3_final_timing_summary_routed.pb -rpx main3_final_timing_summary_routed.rpx -warn_on_violation
| Design       : main3_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    38          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: run_mode_unit/clk_blink_unit/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.178        0.000                      0                  192        0.249        0.000                      0                  192        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.178        0.000                      0                  192        0.249        0.000                      0                  192        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.086ns (25.697%)  route 3.140ns (74.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.364    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.543    run_mode_unit/clk_blink_unit/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.086ns (25.697%)  route 3.140ns (74.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.364    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.543    run_mode_unit/clk_blink_unit/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.086ns (25.697%)  route 3.140ns (74.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.364    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.543    run_mode_unit/clk_blink_unit/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.086ns (25.697%)  route 3.140ns (74.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.844     9.364    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.543    run_mode_unit/clk_blink_unit/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.086ns (26.460%)  route 3.018ns (73.540%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.722     9.243    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[5]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    run_mode_unit/clk_blink_unit/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.086ns (26.460%)  route 3.018ns (73.540%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.722     9.243    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[6]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    run_mode_unit/clk_blink_unit/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.086ns (26.460%)  route 3.018ns (73.540%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.722     9.243    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    run_mode_unit/clk_blink_unit/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.086ns (26.460%)  route 3.018ns (73.540%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.722     9.243    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.842    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[8]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    run_mode_unit/clk_blink_unit/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.086ns (26.780%)  route 2.969ns (73.220%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.673     9.194    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y26         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.503    14.844    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[10]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    run_mode_unit/clk_blink_unit/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.086ns (26.780%)  route 2.969ns (73.220%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.617     5.138    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  run_mode_unit/clk_blink_unit/count_reg[7]/Q
                         net (fo=2, routed)           0.809     6.465    run_mode_unit/clk_blink_unit/count_reg_n_0_[7]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.589 f  run_mode_unit/clk_blink_unit/count[31]_i_7/O
                         net (fo=1, routed)           0.429     7.018    run_mode_unit/clk_blink_unit/count[31]_i_7_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.118     7.136 f  run_mode_unit/clk_blink_unit/count[31]_i_3/O
                         net (fo=2, routed)           1.059     8.195    run_mode_unit/clk_blink_unit/count[31]_i_3_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I1_O)        0.326     8.521 r  run_mode_unit/clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.673     9.194    run_mode_unit/clk_blink_unit/clk_temp
    SLICE_X60Y26         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.503    14.844    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[11]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    run_mode_unit/clk_blink_unit/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  clk_blink_unit/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    clk_blink_unit/count[0]
    SLICE_X64Y7          LUT1 (Prop_lut1_I0_O)        0.043     1.859 r  clk_blink_unit/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    clk_blink_unit/count_0[0]
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y7          FDRE (Hold_fdre_C_D)         0.133     1.610    clk_blink_unit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.581     1.464    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk_refresh_unit/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk_refresh_unit/counter_reg[15]/Q
                         net (fo=4, routed)           0.118     1.723    clk_refresh_unit/counter_reg[15]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clk_refresh_unit/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    clk_refresh_unit/counter_reg[12]_i_1_n_4
    SLICE_X61Y24         FDRE                                         r  clk_refresh_unit/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.848     1.975    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk_refresh_unit/counter_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    clk_refresh_unit/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           0.175     1.815    clk_blink_unit/dp_OBUF
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  clk_blink_unit/clk_temp_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    clk_blink_unit/clk_temp_i_1__0_n_0
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.120     1.596    clk_blink_unit/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.467    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_refresh_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_refresh_unit/counter_reg[3]/Q
                         net (fo=5, routed)           0.120     1.728    clk_refresh_unit/counter_reg[3]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clk_refresh_unit/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clk_refresh_unit/counter_reg[0]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  clk_refresh_unit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.852     1.979    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_refresh_unit/counter_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_refresh_unit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  clk_blink_unit/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_blink_unit/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.736    clk_blink_unit/count[24]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clk_blink_unit/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.844    clk_blink_unit/data0[24]
    SLICE_X65Y12         FDRE                                         r  clk_blink_unit/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     1.989    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  clk_blink_unit/count_reg[24]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    clk_blink_unit/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.581     1.464    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  clk_refresh_unit/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk_refresh_unit/counter_reg[19]/Q
                         net (fo=4, routed)           0.120     1.725    clk_refresh_unit/counter_reg[19]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clk_refresh_unit/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clk_refresh_unit/counter_reg[16]_i_1_n_4
    SLICE_X61Y25         FDRE                                         r  clk_refresh_unit/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.848     1.975    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  clk_refresh_unit/counter_reg[19]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    clk_refresh_unit/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.467    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_refresh_unit/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_refresh_unit/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.728    clk_refresh_unit/counter_reg[7]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clk_refresh_unit/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clk_refresh_unit/counter_reg[4]_i_1_n_4
    SLICE_X61Y22         FDRE                                         r  clk_refresh_unit/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.851     1.978    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_refresh_unit/counter_reg[7]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_refresh_unit/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  clk_blink_unit/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_blink_unit/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.738    clk_blink_unit/count[12]
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clk_blink_unit/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.846    clk_blink_unit/data0[12]
    SLICE_X65Y9          FDRE                                         r  clk_blink_unit/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  clk_blink_unit/count_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    clk_blink_unit/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  clk_blink_unit/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_blink_unit/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.737    clk_blink_unit/count[16]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clk_blink_unit/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_blink_unit/data0[16]
    SLICE_X65Y10         FDRE                                         r  clk_blink_unit/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  clk_blink_unit/count_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_blink_unit/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_blink_unit/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.737    clk_blink_unit/count[20]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clk_blink_unit/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_blink_unit/data0[20]
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/count_reg[20]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_blink_unit/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    clk_blink_unit/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    clk_blink_unit/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    clk_blink_unit/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    clk_blink_unit/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_blink_unit/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_blink_unit/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_blink_unit/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_blink_unit/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    clk_blink_unit/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.881ns  (logic 5.357ns (38.594%)  route 8.524ns (61.406%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.977     5.431    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X60Y32         LUT5 (Prop_lut5_I3_O)        0.124     5.555 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.968     6.522    set_mode_unit/set_mode_unit/min_tens_carry_add_reg[3]_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.123     7.769    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.893 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.456    10.349    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.881 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.881    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.657ns  (logic 5.330ns (39.030%)  route 8.326ns (60.970%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.762     5.216    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.340 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.792     6.132    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X63Y31         LUT4 (Prop_lut4_I2_O)        0.124     6.256 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.499     7.755    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  set_mode_unit/set_mode_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.274    10.152    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.657 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.657    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.545ns  (logic 5.346ns (39.465%)  route 8.200ns (60.535%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.804     5.257    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.124     5.381 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.117     6.498    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.181     7.803    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.927 r  set_mode_unit/set_mode_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.098    10.026    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.545 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.545    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.499ns  (logic 5.361ns (39.715%)  route 8.138ns (60.285%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.977     5.431    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X60Y32         LUT5 (Prop_lut5_I3_O)        0.124     5.555 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.968     6.522    set_mode_unit/set_mode_unit/min_tens_carry_add_reg[3]_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.646 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.124     7.770    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.894 r  set_mode_unit/set_mode_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.069     9.963    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.499 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.499    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 5.336ns (39.578%)  route 8.147ns (60.422%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.804     5.257    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.124     5.381 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.117     6.498    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.329     7.951    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.075 r  set_mode_unit/set_mode_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.898     9.973    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.483 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.483    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.347ns  (logic 5.361ns (40.168%)  route 7.986ns (59.832%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.804     5.257    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.124     5.381 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.117     6.498    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.968     7.590    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.714 r  set_mode_unit/set_mode_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.097     9.812    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.347 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.347    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.293ns  (logic 5.355ns (40.283%)  route 7.938ns (59.717%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.804     5.257    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.124     5.381 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.117     6.498    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.118     7.740    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.864 r  set_mode_unit/set_mode_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.900     9.764    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.293 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.293    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            run_mode_unit/min_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 1.978ns (22.154%)  route 6.950ns (77.846%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.107     5.561    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X60Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.685 f  set_mode_unit/set_mode_unit/min_out[3]_i_6/O
                         net (fo=1, routed)           1.030     6.715    set_mode_unit/set_mode_unit/min_out[3]_i_6_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  set_mode_unit/set_mode_unit/min_out[3]_i_2/O
                         net (fo=5, routed)           0.748     7.587    set_mode_unit/set_mode_unit/digit_store[8]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.711 r  set_mode_unit/set_mode_unit/min_out[7]_i_4/O
                         net (fo=7, routed)           1.064     8.775    set_mode_unit/set_mode_unit/after_first_reg_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.152     8.927 r  set_mode_unit/set_mode_unit/min_out[5]_i_1/O
                         net (fo=1, routed)           0.000     8.927    run_mode_unit/min_out_reg[6]_0[5]
    SLICE_X61Y32         FDRE                                         r  run_mode_unit/min_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            run_mode_unit/min_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 1.950ns (21.909%)  route 6.950ns (78.091%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.107     5.561    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X60Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.685 f  set_mode_unit/set_mode_unit/min_out[3]_i_6/O
                         net (fo=1, routed)           1.030     6.715    set_mode_unit/set_mode_unit/min_out[3]_i_6_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  set_mode_unit/set_mode_unit/min_out[3]_i_2/O
                         net (fo=5, routed)           0.748     7.587    set_mode_unit/set_mode_unit/digit_store[8]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.711 r  set_mode_unit/set_mode_unit/min_out[7]_i_4/O
                         net (fo=7, routed)           1.064     8.775    set_mode_unit/set_mode_unit/after_first_reg_0
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.899 r  set_mode_unit/set_mode_unit/min_out[4]_i_1/O
                         net (fo=1, routed)           0.000     8.899    run_mode_unit/min_out_reg[6]_0[4]
    SLICE_X61Y32         FDRE                                         r  run_mode_unit/min_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            run_mode_unit/min_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 2.182ns (24.940%)  route 6.566ns (75.060%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.804     5.257    run_mode_unit/btnU_IBUF
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.153     5.410 r  run_mode_unit/min_out[6]_i_5/O
                         net (fo=6, routed)           0.985     6.395    set_mode_unit/set_mode_unit/min_out_reg[6]_1
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.327     6.722 r  set_mode_unit/set_mode_unit/min_out[6]_i_2/O
                         net (fo=3, routed)           1.113     7.835    set_mode_unit/set_mode_unit/digit_store[13]
    SLICE_X61Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.959 r  set_mode_unit/set_mode_unit/min_out[7]_i_3/O
                         net (fo=1, routed)           0.665     8.624    run_mode_unit/min_out_reg[7]_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.748 r  run_mode_unit/min_out[7]_i_1/O
                         net (fo=1, routed)           0.000     8.748    run_mode_unit/min_out[7]_i_1_n_0
    SLICE_X61Y34         FDRE                                         r  run_mode_unit/min_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[1]/C
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[1]/Q
                         net (fo=15, routed)          0.133     0.274    run_mode_unit/sec_out_reg[5]_0[1]
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  run_mode_unit/min_ones_carry_add[3]_i_2/O
                         net (fo=1, routed)           0.000     0.319    set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]_0[2]
    SLICE_X63Y33         FDRE                                         r  set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            set_mode_unit/set_mode_unit/min_tens_carry_add_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.292%)  route 0.191ns (50.708%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[4]/C
    SLICE_X62Y32         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[4]/Q
                         net (fo=15, routed)          0.191     0.332    run_mode_unit/sec_out_reg[5]_0[4]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  run_mode_unit/min_tens_carry_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    set_mode_unit/set_mode_unit/min_tens_carry_add_reg[3]_2[2]
    SLICE_X61Y31         FDRE                                         r  set_mode_unit/set_mode_unit/min_tens_carry_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[0]/C
    SLICE_X62Y30         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  run_mode_unit/sec_out_reg[0]/Q
                         net (fo=16, routed)          0.197     0.338    run_mode_unit/sec_out_reg[5]_0[0]
    SLICE_X62Y30         LUT4 (Prop_lut4_I0_O)        0.045     0.383 r  run_mode_unit/sec_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    run_mode_unit/sec_out[0]_i_1_n_0
    SLICE_X62Y30         FDSE                                         r  run_mode_unit/sec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_stage_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mode_stage_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE                         0.000     0.000 r  mode_stage_reg/C
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mode_stage_reg/Q
                         net (fo=61, routed)          0.205     0.346    mode_stage
    SLICE_X61Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mode_stage_i_1/O
                         net (fo=1, routed)           0.000     0.391    mode_stage_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  mode_stage_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/sec_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.182%)  route 0.208ns (52.818%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[1]/C
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[1]/Q
                         net (fo=15, routed)          0.208     0.349    run_mode_unit/sec_out_reg[5]_0[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  run_mode_unit/sec_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.394    run_mode_unit/sec_out[3]_i_2_n_0
    SLICE_X62Y33         FDSE                                         r  run_mode_unit/sec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.051%)  route 0.209ns (52.949%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[4]/C
    SLICE_X62Y32         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[4]/Q
                         net (fo=15, routed)          0.209     0.350    run_mode_unit/sec_out_reg[5]_0[4]
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.395 r  run_mode_unit/sec_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.395    run_mode_unit/p_1_in[5]
    SLICE_X62Y32         FDRE                                         r  run_mode_unit/sec_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_stage_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            set_mode_unit/set_mode_unit/min_tens_carry_minus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.050%)  route 0.209ns (52.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE                         0.000     0.000 r  mode_stage_reg/C
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mode_stage_reg/Q
                         net (fo=61, routed)          0.209     0.350    run_mode_unit/mode_stage
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.395 r  run_mode_unit/min_tens_carry_minus[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    set_mode_unit/set_mode_unit/min_tens_carry_minus_reg[3]_0[2]
    SLICE_X63Y31         FDSE                                         r  set_mode_unit/set_mode_unit/min_tens_carry_minus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/sec_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.183ns (45.507%)  route 0.219ns (54.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[1]/C
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[1]/Q
                         net (fo=15, routed)          0.219     0.360    run_mode_unit/sec_out_reg[5]_0[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.042     0.402 r  run_mode_unit/sec_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    run_mode_unit/sec_out[2]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  run_mode_unit/sec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/sec_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.910%)  route 0.219ns (54.090%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[1]/C
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[1]/Q
                         net (fo=15, routed)          0.219     0.360    run_mode_unit/sec_out_reg[5]_0[1]
    SLICE_X62Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.405 r  run_mode_unit/sec_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    run_mode_unit/sec_out[1]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  run_mode_unit/sec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.787%)  route 0.220ns (54.213%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[4]/C
    SLICE_X62Y32         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[4]/Q
                         net (fo=15, routed)          0.220     0.361    run_mode_unit/sec_out_reg[5]_0[4]
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.045     0.406 r  run_mode_unit/sec_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.406    run_mode_unit/p_1_in[4]
    SLICE_X62Y32         FDSE                                         r  run_mode_unit/sec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 4.016ns (70.548%)  route 1.676ns (29.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.635     5.156    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           1.676     7.351    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.848 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    10.848    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.363ns (79.873%)  route 0.343ns (20.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           0.343     1.984    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.182 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.182    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





