============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Aug 12 10:30:58 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.456968s wall, 3.198021s user + 0.187201s system = 3.385222s CPU (97.9%)

RUN-1004 : used memory is 249 MB, reserved memory is 229 MB, peak memory is 249 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;   "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;   "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.727646s wall, 2.792418s user + 0.031200s system = 2.823618s CPU (103.5%)

RUN-1004 : used memory is 210 MB, reserved memory is 178 MB, peak memory is 279 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.172436s wall, 1.045207s user + 0.062400s system = 1.107607s CPU (94.5%)

RUN-1004 : used memory is 237 MB, reserved memory is 203 MB, peak memory is 279 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 97 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7700/0 useful/useless nets, 6837/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10156/0 useful/useless nets, 9293/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10154/0 useful/useless nets, 9291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11002/0 useful/useless nets, 10139/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 41352, tnet num: 10993, tinst num: 10114, tnode num: 76783, tedge num: 78196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.243056s wall, 1.185608s user + 0.062400s system = 1.248008s CPU (100.4%)

RUN-1004 : used memory is 353 MB, reserved memory is 319 MB, peak memory is 353 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.013942s wall, 12.776482s user + 0.156001s system = 12.932483s CPU (99.4%)

RUN-1004 : used memory is 332 MB, reserved memory is 305 MB, peak memory is 413 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.229965s wall, 2.168414s user + 0.078001s system = 2.246414s CPU (100.7%)

RUN-1004 : used memory is 348 MB, reserved memory is 313 MB, peak memory is 413 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6120/24 useful/useless nets, 2449/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6011/109 useful/useless nets, 2340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6011/0 useful/useless nets, 2340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.353263s wall, 3.276021s user + 0.031200s system = 3.307221s CPU (98.6%)

RUN-1004 : used memory is 351 MB, reserved memory is 318 MB, peak memory is 413 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6042/0 useful/useless nets, 2372/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6039/0 useful/useless nets, 2369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6095/1 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6095/0 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6235/6 useful/useless nets, 2566/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 26567, tnet num: 6236, tinst num: 2561, tnode num: 33797, tedge num: 45262.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6130/0 useful/useless nets, 2461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1902 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1989 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3276 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4150 nodes)...
SYN-4004 : #6: Packed 65 SEQ (10679 nodes)...
SYN-4004 : #7: Packed 82 SEQ (9642 nodes)...
SYN-4004 : #8: Packed 91 SEQ (3851 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2233 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.101935s wall, 2.589617s user + 0.062400s system = 2.652017s CPU (85.5%)

RUN-1004 : used memory is 417 MB, reserved memory is 401 MB, peak memory is 424 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.793389s wall, 6.130839s user + 0.140401s system = 6.271240s CPU (92.3%)

RUN-1004 : used memory is 417 MB, reserved memory is 401 MB, peak memory is 424 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing high"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s) with high effort.
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2187 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.153935s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (102.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 957250
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 574261, overlap = 191.25
PHY-3002 : Step(2): len = 403538, overlap = 255.5
PHY-3002 : Step(3): len = 315376, overlap = 285.5
PHY-3002 : Step(4): len = 254993, overlap = 309.75
PHY-3002 : Step(5): len = 209327, overlap = 324.5
PHY-3002 : Step(6): len = 170572, overlap = 344.75
PHY-3002 : Step(7): len = 138923, overlap = 361.25
PHY-3002 : Step(8): len = 118784, overlap = 379
PHY-3002 : Step(9): len = 97067.7, overlap = 389.75
PHY-3002 : Step(10): len = 89012.6, overlap = 392.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.80466e-07
PHY-3002 : Step(11): len = 87049.4, overlap = 393
PHY-3002 : Step(12): len = 86905.7, overlap = 390.75
PHY-3002 : Step(13): len = 94161.8, overlap = 373.75
PHY-3002 : Step(14): len = 93002.9, overlap = 369.75
PHY-3002 : Step(15): len = 95346, overlap = 353.5
PHY-3002 : Step(16): len = 94140, overlap = 352
PHY-3002 : Step(17): len = 95462.6, overlap = 350.5
PHY-3002 : Step(18): len = 96524.5, overlap = 346.75
PHY-3002 : Step(19): len = 95605.7, overlap = 343.25
PHY-3002 : Step(20): len = 96425.8, overlap = 342.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76093e-06
PHY-3002 : Step(21): len = 97216.7, overlap = 342.75
PHY-3002 : Step(22): len = 100607, overlap = 339
PHY-3002 : Step(23): len = 102961, overlap = 337.25
PHY-3002 : Step(24): len = 107479, overlap = 335
PHY-3002 : Step(25): len = 111106, overlap = 315.25
PHY-3002 : Step(26): len = 112406, overlap = 297
PHY-3002 : Step(27): len = 114449, overlap = 289
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.52186e-06
PHY-3002 : Step(28): len = 114593, overlap = 285
PHY-3002 : Step(29): len = 117085, overlap = 280
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34372e-06
PHY-3002 : Step(30): len = 119023, overlap = 271
PHY-3002 : Step(31): len = 134255, overlap = 249.25
PHY-3002 : Step(32): len = 135544, overlap = 235.5
PHY-3002 : Step(33): len = 134647, overlap = 229.25
PHY-3002 : Step(34): len = 135923, overlap = 213.75
PHY-3002 : Step(35): len = 137006, overlap = 208.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26874e-05
PHY-3002 : Step(36): len = 137728, overlap = 206
PHY-3002 : Step(37): len = 145593, overlap = 194
PHY-3002 : Step(38): len = 152025, overlap = 180
PHY-3002 : Step(39): len = 150167, overlap = 176.5
PHY-3002 : Step(40): len = 149955, overlap = 172.5
PHY-3002 : Step(41): len = 150411, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.53749e-05
PHY-3002 : Step(42): len = 150693, overlap = 165.5
PHY-3002 : Step(43): len = 152459, overlap = 162.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006436s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (484.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.071732s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.675024s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7052e-06
PHY-3002 : Step(44): len = 155191, overlap = 159
PHY-3002 : Step(45): len = 156354, overlap = 169.5
PHY-3002 : Step(46): len = 155429, overlap = 175
PHY-3002 : Step(47): len = 153182, overlap = 182
PHY-3002 : Step(48): len = 150241, overlap = 188
PHY-3002 : Step(49): len = 147396, overlap = 192.75
PHY-3002 : Step(50): len = 144193, overlap = 197.75
PHY-3002 : Step(51): len = 141423, overlap = 201.25
PHY-3002 : Step(52): len = 138852, overlap = 206.75
PHY-3002 : Step(53): len = 136752, overlap = 212.75
PHY-3002 : Step(54): len = 135288, overlap = 218.5
PHY-3002 : Step(55): len = 134806, overlap = 219.75
PHY-3002 : Step(56): len = 134186, overlap = 226.75
PHY-3002 : Step(57): len = 134071, overlap = 229.75
PHY-3002 : Step(58): len = 134612, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4104e-06
PHY-3002 : Step(59): len = 135857, overlap = 224.25
PHY-3002 : Step(60): len = 139610, overlap = 215.5
PHY-3002 : Step(61): len = 141341, overlap = 206
PHY-3002 : Step(62): len = 142516, overlap = 201.25
PHY-3002 : Step(63): len = 145352, overlap = 196.75
PHY-3002 : Step(64): len = 146544, overlap = 193.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88208e-05
PHY-3002 : Step(65): len = 148261, overlap = 188.25
PHY-3002 : Step(66): len = 157293, overlap = 177.25
PHY-3002 : Step(67): len = 158779, overlap = 170.5
PHY-3002 : Step(68): len = 158800, overlap = 162.5
PHY-3002 : Step(69): len = 159770, overlap = 157.5
PHY-3002 : Step(70): len = 160169, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76416e-05
PHY-3002 : Step(71): len = 163065, overlap = 152
PHY-3002 : Step(72): len = 172576, overlap = 142.25
PHY-3002 : Step(73): len = 172388, overlap = 139.5
PHY-3002 : Step(74): len = 171567, overlap = 137
PHY-3002 : Step(75): len = 171727, overlap = 137.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.52832e-05
PHY-3002 : Step(76): len = 176889, overlap = 129.5
PHY-3002 : Step(77): len = 182875, overlap = 127.5
PHY-3002 : Step(78): len = 183518, overlap = 126.25
PHY-3002 : Step(79): len = 184262, overlap = 118
PHY-3002 : Step(80): len = 184618, overlap = 114.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.032758s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.687730s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08823e-05
PHY-3002 : Step(81): len = 191597, overlap = 207
PHY-3002 : Step(82): len = 194716, overlap = 190.5
PHY-3002 : Step(83): len = 193129, overlap = 190
PHY-3002 : Step(84): len = 189211, overlap = 183.25
PHY-3002 : Step(85): len = 183299, overlap = 195.75
PHY-3002 : Step(86): len = 177232, overlap = 205
PHY-3002 : Step(87): len = 173140, overlap = 210
PHY-3002 : Step(88): len = 170472, overlap = 210
PHY-3002 : Step(89): len = 167953, overlap = 219
PHY-3002 : Step(90): len = 165419, overlap = 221.5
PHY-3002 : Step(91): len = 163115, overlap = 225.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101765
PHY-3002 : Step(92): len = 170856, overlap = 207
PHY-3002 : Step(93): len = 177256, overlap = 194.75
PHY-3002 : Step(94): len = 178540, overlap = 189.5
PHY-3002 : Step(95): len = 178048, overlap = 193.75
PHY-3002 : Step(96): len = 178073, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203529
PHY-3002 : Step(97): len = 185430, overlap = 184.25
PHY-3002 : Step(98): len = 190237, overlap = 177.5
PHY-3002 : Step(99): len = 193092, overlap = 164.5
PHY-3002 : Step(100): len = 193342, overlap = 164.5
PHY-3002 : Step(101): len = 193445, overlap = 167.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407058
PHY-3002 : Step(102): len = 199255, overlap = 159.5
PHY-3002 : Step(103): len = 201343, overlap = 157.75
PHY-3002 : Step(104): len = 206651, overlap = 154.5
PHY-3002 : Step(105): len = 207657, overlap = 150.25
PHY-3002 : Step(106): len = 207438, overlap = 150
PHY-3002 : Step(107): len = 207445, overlap = 152.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000729462
PHY-3002 : Step(108): len = 211238, overlap = 146.25
PHY-3002 : Step(109): len = 212528, overlap = 148.25
PHY-3002 : Step(110): len = 214346, overlap = 147.5
PHY-3002 : Step(111): len = 215685, overlap = 147.5
PHY-3002 : Step(112): len = 216093, overlap = 146.25
PHY-3002 : Step(113): len = 216264, overlap = 146.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00138679
PHY-3002 : Step(114): len = 218601, overlap = 148.25
PHY-3002 : Step(115): len = 219390, overlap = 146.5
PHY-3002 : Step(116): len = 220778, overlap = 152.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00217976
PHY-3002 : Step(117): len = 221543, overlap = 152.25
PHY-3002 : Step(118): len = 222875, overlap = 150.75
PHY-3002 : Step(119): len = 223469, overlap = 148
PHY-3002 : Step(120): len = 224168, overlap = 146.25
PHY-3002 : Step(121): len = 224795, overlap = 146
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0031402
PHY-3002 : Step(122): len = 225370, overlap = 145.5
PHY-3002 : Step(123): len = 226349, overlap = 144.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00361916
PHY-3002 : Step(124): len = 226545, overlap = 144.25
PHY-3002 : Step(125): len = 227640, overlap = 141.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00397233
PHY-3002 : Step(126): len = 227744, overlap = 142
PHY-3002 : Step(127): len = 228889, overlap = 141.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00460968
PHY-3002 : Step(128): len = 228952, overlap = 142
PHY-3002 : Step(129): len = 229574, overlap = 142.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00531484
PHY-3002 : Step(130): len = 229698, overlap = 142
PHY-3002 : Step(131): len = 230606, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.247723s wall, 0.156001s user + 0.109201s system = 0.265202s CPU (107.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.030201s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731350s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349863
PHY-3002 : Step(132): len = 229912, overlap = 97.5
PHY-3002 : Step(133): len = 225708, overlap = 106.5
PHY-3002 : Step(134): len = 220627, overlap = 124
PHY-3002 : Step(135): len = 217937, overlap = 127.25
PHY-3002 : Step(136): len = 215532, overlap = 129.75
PHY-3002 : Step(137): len = 214380, overlap = 134
PHY-3002 : Step(138): len = 213552, overlap = 135.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000693334
PHY-3002 : Step(139): len = 217099, overlap = 128
PHY-3002 : Step(140): len = 217716, overlap = 128.5
PHY-3002 : Step(141): len = 218632, overlap = 127.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119363
PHY-3002 : Step(142): len = 220426, overlap = 125
PHY-3002 : Step(143): len = 221398, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.138874s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (101.1%)

PHY-3001 : Legalized: Len = 249095, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 39, deltaY = 43.
PHY-3001 : Final: Len = 250887, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start placement optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.566722s wall, 0.592804s user + 0.015600s system = 0.608404s CPU (107.4%)

OPT-1001 : Start: WNS 1821 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 97 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2086 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2187 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Initial: Len = 250972, Over = 0
PHY-3001 : Final: Len = 250972, Over = 0
PHY-3001 : End incremental legalization;  0.341477s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (105.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.566010s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (102.0%)

OPT-1001 : Iter 1: improved WNS 1821 TNS 0 NUM_FEPS 0
OPT-1001 : End placement optimization;  2.552935s wall, 2.589617s user + 0.031200s system = 2.620817s CPU (102.7%)

OPT-1001 : End physical optimization;  2.559216s wall, 2.589617s user + 0.031200s system = 2.620817s CPU (102.4%)

RUN-1003 : finish command "place" in  20.121692s wall, 24.850959s user + 1.450809s system = 26.301769s CPU (130.7%)

RUN-1004 : used memory is 410 MB, reserved memory is 415 MB, peak memory is 424 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3008 to 2296
PHY-1001 : Pin misalignment score is improved from 2296 to 2263
PHY-1001 : Pin misalignment score is improved from 2263 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2262
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2374 to 2308
PHY-1001 : Pin misalignment score is improved from 2308 to 2303
PHY-1001 : Pin misalignment score is improved from 2303 to 2303
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  3.530568s wall, 3.510022s user + 0.000000s system = 3.510022s CPU (99.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 314200, over cnt = 1740(21%), over = 3452, worst = 11
PHY-1002 : len = 322248, over cnt = 1463(18%), over = 2408, worst = 5
PHY-1002 : len = 330480, over cnt = 1398(17%), over = 1956, worst = 4
PHY-1002 : len = 354160, over cnt = 1018(12%), over = 1123, worst = 2
PHY-1002 : len = 372672, over cnt = 814(10%), over = 839, worst = 2
PHY-1002 : len = 386728, over cnt = 696(8%), over = 710, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 110 out of 5993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.263427s wall, 5.382034s user + 0.062400s system = 5.444435s CPU (103.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.187322s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63408, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.775912s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (86.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 63328, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 63320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.006432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 683632, over cnt = 2049(1%), over = 2116, worst = 3
PHY-1001 : End Routed; 25.284422s wall, 29.858591s user + 0.109201s system = 29.967792s CPU (118.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 615752, over cnt = 1139(0%), over = 1144, worst = 2
PHY-1001 : End DR Iter 1; 24.349233s wall, 24.180155s user + 0.000000s system = 24.180155s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 609120, over cnt = 529(0%), over = 531, worst = 2
PHY-1001 : End DR Iter 2; 5.516752s wall, 5.506835s user + 0.000000s system = 5.506835s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 612192, over cnt = 164(0%), over = 164, worst = 1
PHY-1001 : End DR Iter 3; 2.424554s wall, 2.449216s user + 0.000000s system = 2.449216s CPU (101.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 615872, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End DR Iter 4; 1.233450s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 618680, over cnt = 33(0%), over = 33, worst = 1
PHY-1001 : End DR Iter 5; 1.158720s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 620512, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.092484s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 7; 0.768864s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.244828s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.329422s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.260285s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (101.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.333730s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.346216s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (98.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.334425s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 621016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.332176s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 621192, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 1.786112s wall, 1.747211s user + 0.015600s system = 1.762811s CPU (98.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 621200, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.374528s wall, 3.307221s user + 0.000000s system = 3.307221s CPU (98.0%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 621224, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.364965s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (99.4%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 621288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 1.930785s wall, 1.840812s user + 0.015600s system = 1.856412s CPU (96.1%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 621648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 621648
PHY-1001 : End DC Iter 5; 0.574327s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.5%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  90.777530s wall, 94.677007s user + 0.265202s system = 94.942209s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  99.720072s wall, 103.740665s user + 0.374402s system = 104.115067s CPU (104.4%)

RUN-1004 : used memory is 492 MB, reserved memory is 534 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 4147   out of   4480   92.57%
#reg                 2800   out of   4480   62.50%
#le                  4147
  #lut only          1347   out of   4147   32.48%
  #reg only             0   out of   4147    0.00%
  #lut&reg           2800   out of   4147   67.52%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.602048s wall, 2.496016s user + 0.031200s system = 2.527216s CPU (97.1%)

RUN-1004 : used memory is 497 MB, reserved memory is 534 MB, peak memory is 526 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2190, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.671357s wall, 3.634823s user + 0.031200s system = 3.666024s CPU (99.9%)

RUN-1004 : used memory is 543 MB, reserved memory is 580 MB, peak memory is 543 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2192
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5993, pip num: 57385
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 161614 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  12.528622s wall, 23.821353s user + 0.078001s system = 23.899353s CPU (190.8%)

RUN-1004 : used memory is 575 MB, reserved memory is 605 MB, peak memory is 584 MB
