$date
  Fri Apr 19 12:36:17 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! d $end
$var reg 1 " cp $end
$var reg 1 # s $end
$var reg 1 $ r $end
$var reg 1 % q $end
$var reg 1 & nq $end
$scope module d_bist $end
$var reg 1 ' d $end
$var reg 1 ( cp $end
$var reg 1 ) s $end
$var reg 1 * r $end
$var reg 1 + q $end
$var reg 1 , nq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
0%
1&
X'
X(
X)
X*
0+
1,
#1000000
0!
0"
0#
0$
0'
0(
0)
0*
#2000000
1!
1'
#3000000
0!
1$
1%
0&
0'
1*
1+
0,
#4000000
1!
1'
#5000000
0!
1#
0$
0%
1&
0'
1)
0*
0+
1,
#6000000
1!
1'
#7000000
0!
1$
0'
1*
#8000000
1!
1'
#9000000
0!
1"
0#
0$
0'
1(
0)
0*
#10000000
1!
1'
#11000000
0!
1$
1%
0&
0'
1*
1+
0,
#12000000
1!
1'
#13000000
0!
1#
0$
0%
1&
0'
1)
0*
0+
1,
#14000000
1!
1'
#15000000
0!
1$
0'
1*
#16000000
1!
1'
#17000000
0"
1%
0&
0(
1+
0,
#18000000
1"
1(
#19000000
