// Seed: 659611376
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  generate
    supply0 id_3;
  endgenerate
  assign module_1.type_1 = 0;
  wor id_4;
  assign id_4 = id_3;
  for (id_5 = 1; 1; id_4 = 1) begin : LABEL_0
    always @(posedge id_0 - (1) or posedge id_5) id_4 = id_3;
  end
  wire id_6;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wand id_3
);
  tri0 id_5;
  always @(posedge id_2);
  assign id_5 = id_2;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
