library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity kogge_stone_adder_16_bit is
	port(
		A : in std_logic_vector(15 downto 0);
		B : in std_logic_vector(15 downto 0);
		C: out std_logic_vector(15 downto 0);
		M: in std_logic;
		Cin: in std_logic
	);
end entity;

architecture behav of kogge_stone_adder_16_bit is
	