// Seed: 1903751171
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    output supply0 id_4
    , id_6
);
  assign id_4 = id_2 ? 1 : id_6 == id_3;
  wire module_0;
  wire id_7;
  wire id_8;
  tri0 id_9 = id_3;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri   id_7,
    output uwire id_8
);
  wire id_10;
  module_0(
      id_0, id_5, id_4, id_1, id_8
  );
endmodule
