$date
  Tue Apr 30 14:07:58 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register_tb $end
$var reg 8 ! wr[7:0] $end
$var reg 8 " rd1[7:0] $end
$var reg 8 # rd2[7:0] $end
$var reg 1 $ dist $end
$var reg 1 % clk $end
$var reg 1 & reg_write $end
$var reg 2 ' r1[1:0] $end
$var reg 2 ( r2[1:0] $end
$var reg 2 ) op[1:0] $end
$var reg 2 * rd[1:0] $end
$scope module register1 $end
$var reg 2 + r1[1:0] $end
$var reg 2 , r2[1:0] $end
$var reg 2 - op[1:0] $end
$var reg 1 . dist $end
$var reg 1 / clk $end
$var reg 8 0 wr[7:0] $end
$var reg 1 1 reg_write $end
$var reg 2 2 rd[1:0] $end
$var reg 8 3 rd1[7:0] $end
$var reg 8 4 rd2[7:0] $end
$var reg 8 5 regout1[7:0] $end
$var reg 8 6 regout2[7:0] $end
$var reg 8 7 regout3[7:0] $end
$var reg 8 8 regout4[7:0] $end
$var reg 1 9 regenable1 $end
$var reg 1 : regenable2 $end
$var reg 1 ; regenable3 $end
$var reg 1 < regenable4 $end
$scope module reg1 $end
$var reg 8 = i[7:0] $end
$var reg 1 > clock $end
$var reg 1 ? enable $end
$var reg 8 @ o[7:0] $end
$var reg 8 A temp[7:0] $end
$upscope $end
$scope module reg2 $end
$var reg 8 B i[7:0] $end
$var reg 1 C clock $end
$var reg 1 D enable $end
$var reg 8 E o[7:0] $end
$var reg 8 F temp[7:0] $end
$upscope $end
$scope module reg3 $end
$var reg 8 G i[7:0] $end
$var reg 1 H clock $end
$var reg 1 I enable $end
$var reg 8 J o[7:0] $end
$var reg 8 K temp[7:0] $end
$upscope $end
$scope module reg4 $end
$var reg 8 L i[7:0] $end
$var reg 1 M clock $end
$var reg 1 N enable $end
$var reg 8 O o[7:0] $end
$var reg 8 P temp[7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
bUUUUUUUU "
bUUUUUUUU #
0$
U%
0&
b00 '
b00 (
b01 )
b00 *
b00 +
b00 ,
b01 -
0.
U/
b00000000 0
01
b00 2
bUUUUUUUU 3
bUUUUUUUU 4
bUUUUUUUU 5
bUUUUUUUU 6
bUUUUUUUU 7
bUUUUUUUU 8
09
0:
0;
0<
b00000000 =
U>
0?
bUUUUUUUU @
b00000000 A
b00000000 B
UC
0D
bUUUUUUUU E
b00000000 F
b00000000 G
UH
0I
bUUUUUUUU J
b00000000 K
b00000000 L
UM
0N
bUUUUUUUU O
b00000000 P
#500000
0%
0/
0>
0C
0H
0M
#1000000
b11111111 !
1&
b11111111 0
11
bUUUUUUUU 3
bUUUUUUUU 4
19
b11111111 =
1?
b11111111 B
b11111111 G
b11111111 L
#1500000
b11111111 "
bXXXXXXXX #
1%
1/
b11111111 3
bXXXXXXXX 4
b11111111 5
b00000000 6
b00000000 7
b00000000 8
1>
b11111111 @
b11111111 A
1C
b00000000 E
1H
b00000000 J
1M
b00000000 O
#2000000
b00000000 !
0&
b00000000 0
01
b11111111 3
bXXXXXXXX 4
09
b00000000 =
0?
b00000000 B
b00000000 G
b00000000 L
#2500000
0%
0/
0>
0C
0H
0M
#3000000
b10101010 !
b1X1X1X1X "
1&
b10101010 0
11
b1X1X1X1X 3
bXXXXXXXX 4
19
b10101010 =
1?
b10101010 B
b10101010 G
b10101010 L
#3500000
b10101010 "
bX0X0X0X0 #
1%
1/
b10101010 3
bX0X0X0X0 4
b10101010 5
1>
b10101010 @
b10101010 A
1C
1H
1M
#4000000
b00000000 !
0&
b00000000 0
01
b10101010 3
bX0X0X0X0 4
09
b00000000 =
0?
b00000000 B
b00000000 G
b00000000 L
#4500000
0%
0/
0>
0C
0H
0M
#5000000
b10101010 3
bX0X0X0X0 4
#5500000
1%
1/
1>
1C
1H
1M
#6000000
