INFO: [VRFC 10-2263] Analyzing Verilog file "E:/3310Labs/Lab2A_342/Lab2A_342.sim/sim_1/synth/func/xsim/xor_array_tb_342_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_array_342
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/3310Labs/Lab2A_342/Lab2A_342.srcs/sim_1/new/xor_gate_tb_342.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_array_tb_342'
