  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5.11 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.91 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.22 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.15 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,435 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 318 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'reg': Complete partitioning on dimension 1. (fir.cpp:9:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_1> at fir.cpp:54:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at fir.cpp:9:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< sample_loop> at fir.cpp:12:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_1> at fir.cpp:43:22 
INFO: [HLS 214-291] Loop 'shift_loop' is marked as complete unroll implied by the pipeline pragma (fir.cpp:14:14)
INFO: [HLS 214-291] Loop 'fir_loop' is marked as complete unroll implied by the pipeline pragma (fir.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'shift_loop' (fir.cpp:14:14) in function 'fir' completely with a factor of 9 (fir.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'fir_loop' (fir.cpp:25:12) in function 'fir' completely with a factor of 10 (fir.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fir.cpp:43:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fir.cpp:54:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.33 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.359 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'top' (fir.cpp:62:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_task'
	 'fir'
	 'write_task'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:54:37) to (fir.cpp:58:9) in function 'write_task'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fir.cpp:47:13) to (fir.cpp:43:22) in function 'read_task'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-876] Unable to schedule the whole 71 cycles bus request operation ('empty_51', fir.cpp:43) on port 'gmem' (fir.cpp:43) within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
Resolution: For help on HLS 200-876 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-876.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'sample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 832.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_task_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 832.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 832.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 832.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_task' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_task'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir' pipeline 'sample_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_12ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_task_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_task_Pipeline_VITIS_LOOP_54_1' pipeline 'VITIS_LOOP_54_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_task_Pipeline_VITIS_LOOP_54_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'ctlz_19_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_task_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_task' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_task'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'N' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process read_task is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-741] Implementing PIPO top_input_r_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_input_r_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO top_output_r_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_output_r_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(top_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c1_channel_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c_channel_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 832.359 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 832.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-112] Total CPU user time: 13.41 seconds. Total CPU system time: 2.08 seconds. Total elapsed time: 27.01 seconds; peak allocated memory: 832.359 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 31s
