v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 70 380 150 380 {lab=d0}
N 450 380 530 380 {lab=d1}
N 830 380 910 380 {lab=d2}
N 1210 380 1290 380 {lab=d3}
N 1590 380 1670 380 {lab=d4}
N 1970 380 2050 380 {lab=d5}
N 2350 380 2430 380 {lab=d6}
N 2730 380 2810 380 {lab=d7}
N 3110 380 3190 380 {lab=d8}
N 3490 380 3570 380 {lab=d9}
N 3870 380 3950 380 {lab=d10}
N 4250 380 4330 380 {lab=d11}
N 4675 380 4710 380 {lab=smp}
N 5010 380 5090 380 {lab=rst_reg}
N -365 380 -230 380 {lab=#net1}
N -550 205 -550 385 {lab=#net1}
N -550 385 -365 385 {lab=#net1}
N -365 380 -365 385 {lab=#net1}
N -360 585 -360 590 {lab=rst}
N 4675 315 4675 380 {lab=smp}
N 4630 380 4675 380 {lab=smp}
C {lab_pin.sym} -230 460 0 0 {name=p1 sig_type=std_logic lab=clk}
C {lab_pin.sym} -20 500 0 0 {name=p2 sig_type=std_logic lab=rst}
C {lab_pin.sym} -230 420 0 0 {name=p4 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} -170 320 0 0 {name=p26 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} -80 410 0 0 {name=x1}
C {lab_pin.sym} -90 500 0 0 {name=p27 sig_type=std_logic lab=VSS}
C {iopin.sym} -405 -115 0 1 {name=p28 lab=VDD}
C {iopin.sym} -405 -85 0 1 {name=p29 lab=VSS}
C {ipin.sym} -405 -55 0 0 {name=p30 lab=clk}
C {ipin.sym} -405 -25 0 0 {name=p31 lab=comp_in}
C {opin.sym} -20 320 1 1 {name=p32 lab=b0}
C {opin.sym} 70 380 1 1 {name=p33 lab=d0}
C {lab_pin.sym} 150 460 0 0 {name=p34 sig_type=std_logic lab=clk}
C {lab_pin.sym} 360 500 0 0 {name=p35 sig_type=std_logic lab=rst}
C {lab_pin.sym} 150 420 0 0 {name=p36 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 210 320 0 0 {name=p37 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 300 410 0 0 {name=x14}
C {lab_pin.sym} 290 500 0 0 {name=p38 sig_type=std_logic lab=VSS}
C {opin.sym} 360 320 1 1 {name=p39 lab=b1}
C {opin.sym} 450 380 1 1 {name=p40 lab=d1}
C {lab_pin.sym} 530 460 0 0 {name=p41 sig_type=std_logic lab=clk}
C {lab_pin.sym} 740 500 0 0 {name=p42 sig_type=std_logic lab=rst}
C {lab_pin.sym} 530 420 0 0 {name=p43 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 590 320 0 0 {name=p44 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 680 410 0 0 {name=x15}
C {lab_pin.sym} 670 500 0 0 {name=p45 sig_type=std_logic lab=VSS}
C {opin.sym} 740 320 1 1 {name=p46 lab=b2}
C {opin.sym} 830 380 1 1 {name=p47 lab=d2}
C {lab_pin.sym} 910 460 0 0 {name=p48 sig_type=std_logic lab=clk}
C {lab_pin.sym} 1120 500 0 0 {name=p49 sig_type=std_logic lab=rst}
C {lab_pin.sym} 910 420 0 0 {name=p50 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 970 320 0 0 {name=p51 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 1060 410 0 0 {name=x16}
C {lab_pin.sym} 1050 500 0 0 {name=p52 sig_type=std_logic lab=VSS}
C {opin.sym} 1120 320 1 1 {name=p53 lab=b3}
C {opin.sym} 1210 380 1 1 {name=p54 lab=d3}
C {lab_pin.sym} 1290 460 0 0 {name=p55 sig_type=std_logic lab=clk}
C {lab_pin.sym} 1500 500 0 0 {name=p56 sig_type=std_logic lab=rst}
C {lab_pin.sym} 1290 420 0 0 {name=p57 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 1350 320 0 0 {name=p58 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 1440 410 0 0 {name=x17}
C {lab_pin.sym} 1430 500 0 0 {name=p59 sig_type=std_logic lab=VSS}
C {opin.sym} 1500 320 1 1 {name=p60 lab=b4}
C {opin.sym} 1590 380 1 1 {name=p61 lab=d4}
C {lab_pin.sym} 1670 460 0 0 {name=p62 sig_type=std_logic lab=clk}
C {lab_pin.sym} 1880 500 0 0 {name=p63 sig_type=std_logic lab=rst}
C {lab_pin.sym} 1670 420 0 0 {name=p64 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 1730 320 0 0 {name=p65 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 1820 410 0 0 {name=x18}
C {lab_pin.sym} 1810 500 0 0 {name=p66 sig_type=std_logic lab=VSS}
C {opin.sym} 1880 320 1 1 {name=p67 lab=b5}
C {opin.sym} 1970 380 1 1 {name=p68 lab=d5}
C {lab_pin.sym} 2050 460 0 0 {name=p69 sig_type=std_logic lab=clk}
C {lab_pin.sym} 2260 500 0 0 {name=p70 sig_type=std_logic lab=rst}
C {lab_pin.sym} 2050 420 0 0 {name=p71 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 2110 320 0 0 {name=p72 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 2200 410 0 0 {name=x19}
C {lab_pin.sym} 2190 500 0 0 {name=p73 sig_type=std_logic lab=VSS}
C {opin.sym} 2260 320 1 1 {name=p74 lab=b6}
C {opin.sym} 2350 380 1 1 {name=p75 lab=d6}
C {lab_pin.sym} 2430 460 0 0 {name=p76 sig_type=std_logic lab=clk}
C {lab_pin.sym} 2640 500 0 0 {name=p77 sig_type=std_logic lab=rst}
C {lab_pin.sym} 2430 420 0 0 {name=p78 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 2490 320 0 0 {name=p79 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 2580 410 0 0 {name=x20}
C {lab_pin.sym} 2570 500 0 0 {name=p80 sig_type=std_logic lab=VSS}
C {opin.sym} 2640 320 1 1 {name=p81 lab=b7}
C {opin.sym} 2730 380 1 1 {name=p82 lab=d7}
C {lab_pin.sym} 2810 460 0 0 {name=p83 sig_type=std_logic lab=clk}
C {lab_pin.sym} 3020 500 0 0 {name=p84 sig_type=std_logic lab=rst}
C {lab_pin.sym} 2810 420 0 0 {name=p85 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 2870 320 0 0 {name=p86 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 2960 410 0 0 {name=x21}
C {lab_pin.sym} 2950 500 0 0 {name=p87 sig_type=std_logic lab=VSS}
C {opin.sym} 3020 320 1 1 {name=p88 lab=b8}
C {opin.sym} 3110 380 1 1 {name=p89 lab=d8}
C {lab_pin.sym} 3190 460 0 0 {name=p90 sig_type=std_logic lab=clk}
C {lab_pin.sym} 3400 500 0 0 {name=p91 sig_type=std_logic lab=rst}
C {lab_pin.sym} 3190 420 0 0 {name=p92 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 3250 320 0 0 {name=p93 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 3340 410 0 0 {name=x22}
C {lab_pin.sym} 3330 500 0 0 {name=p94 sig_type=std_logic lab=VSS}
C {opin.sym} 3400 320 1 1 {name=p95 lab=b9}
C {opin.sym} 3490 380 1 1 {name=p96 lab=d9}
C {lab_pin.sym} 3570 460 0 0 {name=p97 sig_type=std_logic lab=clk}
C {lab_pin.sym} 3780 500 0 0 {name=p98 sig_type=std_logic lab=rst}
C {lab_pin.sym} 3570 420 0 0 {name=p99 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 3630 320 0 0 {name=p100 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 3720 410 0 0 {name=x23}
C {lab_pin.sym} 3710 500 0 0 {name=p101 sig_type=std_logic lab=VSS}
C {opin.sym} 3780 320 1 1 {name=p102 lab=b10}
C {opin.sym} 3870 380 1 1 {name=p103 lab=d10}
C {lab_pin.sym} 3950 460 0 0 {name=p104 sig_type=std_logic lab=clk}
C {lab_pin.sym} 4160 500 0 0 {name=p105 sig_type=std_logic lab=rst}
C {lab_pin.sym} 3950 420 0 0 {name=p106 sig_type=std_logic lab=comp_in}
C {lab_pin.sym} 4010 320 0 0 {name=p107 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 4100 410 0 0 {name=x24}
C {lab_pin.sym} 4090 500 0 0 {name=p108 sig_type=std_logic lab=VSS}
C {opin.sym} 4160 320 1 1 {name=p109 lab=b11}
C {opin.sym} 4250 380 1 1 {name=p110 lab=d11}
C {ipin.sym} -480 570 0 0 {name=p3 lab=rst_pin}
C {sg13g2_stdcells/sg13g2_nor2_2.sym} -420 590 0 0 {name=x3 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {lab_pin.sym} -360 590 0 1 {name=p5 sig_type=std_logic lab=rst}
C {lab_pin.sym} -480 610 0 0 {name=p7 sig_type=std_logic lab=rst_reg}
C {lab_pin.sym} 4330 460 0 0 {name=p6 sig_type=std_logic lab=clk}
C {lab_pin.sym} 4540 500 0 0 {name=p8 sig_type=std_logic lab=rst}
C {lab_pin.sym} 4390 320 0 0 {name=p10 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 4480 410 0 0 {name=x4}
C {lab_pin.sym} 4470 500 0 0 {name=p11 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 4330 420 0 0 {name=p9 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 4710 460 0 0 {name=p14 sig_type=std_logic lab=clk}
C {lab_pin.sym} 4920 500 0 0 {name=p15 sig_type=std_logic lab=rst}
C {lab_pin.sym} 4770 320 0 0 {name=p16 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} 4860 410 0 0 {name=x5}
C {lab_pin.sym} 4850 500 0 0 {name=p17 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 4710 420 0 0 {name=p20 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 5090 380 0 1 {name=p12 sig_type=std_logic lab=rst_reg}
C {opin.sym} 4540 320 1 1 {name=p24 lab=eoc}
C {lab_pin.sym} -850 285 0 0 {name=p25 sig_type=std_logic lab=clk}
C {lab_pin.sym} -640 325 0 0 {name=p112 sig_type=std_logic lab=rst}
C {lab_pin.sym} -790 145 0 0 {name=p113 sig_type=std_logic lab=VDD}
C {logic/bit_cell.sym} -700 235 0 0 {name=x2}
C {lab_pin.sym} -710 325 0 0 {name=p114 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -850 205 0 0 {name=p115 sig_type=std_logic lab=VDD}
C {buffer/buffer_lv.sym} -335 160 0 0 {name=x6 W_P_INV=3.0u L_P_INV=0.13u W_N_INV=1.0u L_N_INV=0.13u}
C {opin.sym} -155 160 1 1 {name=p18 lab=sample}
C {lab_pin.sym} -335 120 0 0 {name=p19 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -335 200 0 0 {name=p21 sig_type=std_logic lab=VSS}
C {buffer/buffer_lv.sym} -215 160 0 0 {name=x7 W_P_INV=10.0u L_P_INV=0.13u W_N_INV=10.0u L_N_INV=0.13u}
C {lab_pin.sym} -215 120 0 0 {name=p22 sig_type=std_logic lab=VDD}
C {lab_pin.sym} -215 200 0 0 {name=p23 sig_type=std_logic lab=VSS}
C {lab_pin.sym} -850 245 0 0 {name=p13 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 4675 315 0 0 {name=p111 sig_type=std_logic lab=smp}
C {lab_pin.sym} -515 140 0 0 {name=p116 sig_type=std_logic lab=smp}
C {sg13g2_stdcells/sg13g2_or2_2.sym} -455 160 0 0 {name=x8 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {lab_pin.sym} -515 180 0 0 {name=p117 sig_type=std_logic lab=rst_pin}
