Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Mon Jan  8 18:56:16 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing -file obj/post_synth_timing.rpt
| Design            : top_level
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.25 10-30-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 main/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main/gmem/data_mem/ram_data_b_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.205ns  (logic 0.871ns (27.176%)  route 2.334ns (72.824%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  main/FSM_sequential_state_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  main/FSM_sequential_state_reg[0]/Q
                         net (fo=244, unplaced)       0.343     0.458    main/graph/out[0]
                         LUT5 (Prop_LUT5_I2_O)        0.115     0.573 r  main/graph/ram_data_b[12]_i_622/O
                         net (fo=123, unplaced)       0.324     0.897    main/graph/ram_data_b[12]_i_622_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     0.937 r  main/graph/ram_data_b[12]_i_630/O
                         net (fo=59, unplaced)        0.307     1.244    main/graph/ram_data_b[12]_i_630_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.093     1.337 r  main/graph/ram_data_b[10]_i_385/O
                         net (fo=29, unplaced)        0.291     1.628    main/graph/ram_data_b[10]_i_385_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     1.668 r  main/graph/ram_data_b[8]_i_914/O
                         net (fo=1, unplaced)         0.000     1.668    main/graph/ram_data_b[8]_i_914_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     1.735 r  main/graph/ram_data_b_reg[8]_i_576/O
                         net (fo=1, unplaced)         0.271     2.006    main/graph/ram_data_b_reg[8]_i_576_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     2.099 r  main/graph/ram_data_b[8]_i_243/O
                         net (fo=1, unplaced)         0.253     2.352    main/graph/ram_data_b[8]_i_243_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.041     2.393 r  main/graph/ram_data_b[8]_i_80/O
                         net (fo=1, unplaced)         0.000     2.393    main/graph/ram_data_b[8]_i_80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     2.460 r  main/graph/ram_data_b_reg[8]_i_31/O
                         net (fo=1, unplaced)         0.271     2.731    main/graph/ram_data_b_reg[8]_i_31_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     2.824 r  main/graph/ram_data_b[8]_i_11/O
                         net (fo=1, unplaced)         0.234     3.058    main/graph/ram_data_b[8]_i_11_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     3.098 r  main/graph/ram_data_b[8]_i_3/O
                         net (fo=1, unplaced)         0.000     3.098    main/graph/ram_data_b[8]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     3.165 r  main/graph/ram_data_b_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.040     3.205    main/gmem/data_mem/first_pos_lookup_addr_reg[0][8]
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/D
  -------------------------------------------------------------------    -------------------




