$comment
	File created using the following command:
		vcd file Procesador_monociclo.msim.vcd -direction
$end
$date
	Tue Apr 23 00:29:50 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Procesador_monociclo_vlg_vec_tst $end
$var reg 1 ! Clk $end
$scope module i1 $end
$var wire 1 " gnd $end
$var wire 1 # vcc $end
$var wire 1 $ unknown $end
$var tri1 1 % devclrn $end
$var tri1 1 & devpor $end
$var tri1 1 ' devoe $end
$var wire 1 ( Clk~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
1%
1&
1'
0(
$end
#30000
1!
1(
#60000
0!
0(
#90000
1!
1(
#120000
0!
0(
#150000
1!
1(
#180000
0!
0(
#210000
1!
1(
#240000
0!
0(
#270000
1!
1(
#300000
0!
0(
#330000
1!
1(
#360000
0!
0(
#390000
1!
1(
#420000
0!
0(
#450000
1!
1(
#480000
0!
0(
#510000
1!
1(
#540000
0!
0(
#570000
1!
1(
#600000
0!
0(
#630000
1!
1(
#660000
0!
0(
#690000
1!
1(
#720000
0!
0(
#750000
1!
1(
#780000
0!
0(
#810000
1!
1(
#840000
0!
0(
#870000
1!
1(
#900000
0!
0(
#930000
1!
1(
#960000
0!
0(
#990000
1!
1(
#1000000
