Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  8 16:57:28 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.049        0.000                      0                   81        0.210        0.000                      0                   81        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         196.772        0.000                      0                   69        0.210        0.000                      0                   69       13.360        0.000                       0                    38  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                196.049        0.000                      0                   12        0.760        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      196.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.772ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.317%)  route 2.191ns (75.683%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.704 r  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.533     9.237    button_clean1
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X2Y88          FDCE (Setup_fdce_C_CE)      -0.169   206.009    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        206.009    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                196.772    

Slack (MET) :             196.772ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.317%)  route 2.191ns (75.683%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.704 r  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.533     9.237    button_clean1
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X2Y88          FDCE (Setup_fdce_C_CE)      -0.169   206.009    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        206.009    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                196.772    

Slack (MET) :             196.932ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.704ns (26.085%)  route 1.995ns (73.915%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.704 r  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.337     9.041    button_clean1
    SLICE_X1Y88          FDPE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X1Y88          FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X1Y88          FDPE (Setup_fdpe_C_CE)      -0.205   205.973    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.973    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                196.932    

Slack (MET) :             196.932ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.704ns (26.085%)  route 1.995ns (73.915%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.704 r  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.337     9.041    button_clean1
    SLICE_X1Y88          FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X1Y88          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X1Y88          FDCE (Setup_fdce_C_CE)      -0.205   205.973    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.973    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                196.932    

Slack (MET) :             196.967ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.704ns (26.038%)  route 2.000ns (73.962%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.721     6.340    clean_reset/clk_ssd_BUFG
    SLICE_X3Y87          FDSE                                         r  clean_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[7]/Q
                         net (fo=2, routed)           0.666     7.462    clean_reset/counter_reg[7]
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.124     7.586 r  clean_reset/char[3]_i_5/O
                         net (fo=3, routed)           1.003     8.589    clean_reset/char[3]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     8.713 r  clean_reset/char[3]_i_1/O
                         net (fo=4, routed)           0.331     9.043    char
    SLICE_X2Y87          FDCE                                         r  char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[0]/C
                         clock pessimism              0.330   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y87          FDCE (Setup_fdce_C_CE)      -0.169   206.011    char_reg[0]
  -------------------------------------------------------------------
                         required time                        206.011    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                196.967    

Slack (MET) :             196.967ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.704ns (26.038%)  route 2.000ns (73.962%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.721     6.340    clean_reset/clk_ssd_BUFG
    SLICE_X3Y87          FDSE                                         r  clean_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[7]/Q
                         net (fo=2, routed)           0.666     7.462    clean_reset/counter_reg[7]
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.124     7.586 r  clean_reset/char[3]_i_5/O
                         net (fo=3, routed)           1.003     8.589    clean_reset/char[3]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     8.713 r  clean_reset/char[3]_i_1/O
                         net (fo=4, routed)           0.331     9.043    char
    SLICE_X2Y87          FDCE                                         r  char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[1]/C
                         clock pessimism              0.330   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y87          FDCE (Setup_fdce_C_CE)      -0.169   206.011    char_reg[1]
  -------------------------------------------------------------------
                         required time                        206.011    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                196.967    

Slack (MET) :             196.967ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.704ns (26.038%)  route 2.000ns (73.962%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.721     6.340    clean_reset/clk_ssd_BUFG
    SLICE_X3Y87          FDSE                                         r  clean_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[7]/Q
                         net (fo=2, routed)           0.666     7.462    clean_reset/counter_reg[7]
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.124     7.586 r  clean_reset/char[3]_i_5/O
                         net (fo=3, routed)           1.003     8.589    clean_reset/char[3]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     8.713 r  clean_reset/char[3]_i_1/O
                         net (fo=4, routed)           0.331     9.043    char
    SLICE_X2Y87          FDCE                                         r  char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[2]/C
                         clock pessimism              0.330   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y87          FDCE (Setup_fdce_C_CE)      -0.169   206.011    char_reg[2]
  -------------------------------------------------------------------
                         required time                        206.011    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                196.967    

Slack (MET) :             196.967ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.704ns (26.038%)  route 2.000ns (73.962%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.721     6.340    clean_reset/clk_ssd_BUFG
    SLICE_X3Y87          FDSE                                         r  clean_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     6.796 r  clean_reset/counter_reg[7]/Q
                         net (fo=2, routed)           0.666     7.462    clean_reset/counter_reg[7]
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.124     7.586 r  clean_reset/char[3]_i_5/O
                         net (fo=3, routed)           1.003     8.589    clean_reset/char[3]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     8.713 r  clean_reset/char[3]_i_1/O
                         net (fo=4, routed)           0.331     9.043    char
    SLICE_X2Y87          FDPE                                         r  char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDPE                                         r  char_reg[3]/C
                         clock pessimism              0.330   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y87          FDPE (Setup_fdpe_C_CE)      -0.169   206.011    char_reg[3]
  -------------------------------------------------------------------
                         required time                        206.011    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                196.967    

Slack (MET) :             197.317ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.920ns (74.240%)  route 0.666ns (25.760%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.720     6.339    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     6.795 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     7.461    clean_reset/counter_reg[1]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.124     7.585 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.585    clean_reset/counter[0]_i_5_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.135 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.249    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  clean_reset/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.591    clean_reset/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.925 r  clean_reset/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.925    clean_reset/counter_reg[20]_i_1_n_6
    SLICE_X3Y91          FDSE                                         r  clean_reset/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.604   205.991    clean_reset/clk_ssd_BUFG
    SLICE_X3Y91          FDSE                                         r  clean_reset/counter_reg[21]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X3Y91          FDSE (Setup_fdse_C_D)        0.062   206.242    clean_reset/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        206.242    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                197.317    

Slack (MET) :             197.360ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.293%)  route 1.470ns (71.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.722     6.341    clean_reset/clk_ssd_BUFG
    SLICE_X0Y88          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.510     7.306    clean_reset/button_sync
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.430 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.960     8.391    clean_reset/clear
    SLICE_X3Y91          FDRE                                         r  clean_reset/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.604   205.991    clean_reset/clk_ssd_BUFG
    SLICE_X3Y91          FDRE                                         r  clean_reset/counter_reg[20]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429   205.751    clean_reset/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        205.751    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                197.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.934%)  route 0.168ns (47.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X1Y88          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.168     2.175    counter__0[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.048     2.223 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.223    p_0_in[2]
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.131     2.013    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X1Y88          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.168     2.175    counter__0[1]
    SLICE_X2Y88          LUT3 (Prop_lut3_I2_O)        0.045     2.220 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.220    p_0_in[1]
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.121     2.003    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X0Y86          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/temp_reg/Q
                         net (fo=1, routed)           0.177     2.183    clean_reset/temp
    SLICE_X0Y88          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clean_reset/clk_ssd_BUFG
    SLICE_X0Y88          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.070     1.952    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.465%)  route 0.193ns (50.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X1Y88          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141     2.007 r  counter_reg[0]/Q
                         net (fo=13, routed)          0.193     2.200    counter[0]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.048     2.248 r  char[2]_i_1/O
                         net (fo=1, routed)           0.000     2.248    char[2]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[2]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.131     2.011    char_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.001%)  route 0.173ns (44.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     2.030 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.173     2.204    counter__0[2]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.048     2.252 r  an2_i_1/O
                         net (fo=1, routed)           0.000     2.252    an2_i_1_n_0
    SLICE_X2Y89          FDPE                                         r  an2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an2_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Hold_fdpe_C_D)         0.131     2.013    an2_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.436%)  route 0.177ns (45.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     2.030 f  counter_reg[2]/Q
                         net (fo=10, routed)          0.177     2.208    counter__0[2]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.048     2.256 r  an3_i_2/O
                         net (fo=1, routed)           0.000     2.256    an3_i_2_n_0
    SLICE_X2Y89          FDPE                                         r  an3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an3_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Hold_fdpe_C_D)         0.131     2.013    an3_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.065%)  route 0.193ns (50.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X1Y88          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141     2.007 r  counter_reg[0]/Q
                         net (fo=13, routed)          0.193     2.200    counter[0]
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.045     2.245 r  char[0]_i_1/O
                         net (fo=1, routed)           0.000     2.245    char[0]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[0]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     2.001    char_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     2.030 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.173     2.204    counter__0[2]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045     2.249 r  an0_i_1/O
                         net (fo=1, routed)           0.000     2.249    an0_i_1_n_0
    SLICE_X2Y89          FDPE                                         r  an0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an0_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Hold_fdpe_C_D)         0.120     2.002    an0_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.082%)  route 0.177ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     2.030 f  counter_reg[2]/Q
                         net (fo=10, routed)          0.177     2.208    counter__0[2]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045     2.253 r  an1_i_1/O
                         net (fo=1, routed)           0.000     2.253    an1_i_1_n_0
    SLICE_X2Y89          FDPE                                         r  an1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an1_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Hold_fdpe_C_D)         0.121     2.003    an1_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.247ns (56.893%)  route 0.187ns (43.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.866    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.148     2.014 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.187     2.201    counter__0[3]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.099     2.300 r  char[3]_i_2/O
                         net (fo=1, routed)           0.000     2.300    char[3]_i_2_n_0
    SLICE_X2Y87          FDPE                                         r  char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDPE                                         r  char_reg[3]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDPE (Hold_fdpe_C_D)         0.121     2.001    char_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      an0_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      an1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      an2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      an3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y87      char_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y87      char_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y87      char_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y87      char_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_reset/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_reset/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_reset/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y86      clean_reset/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      clean_reset/temp_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y87      char_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y87      char_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y87      char_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y87      char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      clean_reset/button_sync_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      an0_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      an1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      an2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      an3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      clean_reset/button_sync_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      clean_reset/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y88      clean_reset/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      clean_reset/counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      clean_reset/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      clean_reset/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      196.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.049ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.730ns (22.971%)  route 2.448ns (77.029%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.790     9.520    reset_clean
    SLICE_X1Y88          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X1Y88          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.609   205.569    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.569    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                196.049    

Slack (MET) :             196.095ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.730ns (22.971%)  route 2.448ns (77.029%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.790     9.520    reset_clean
    SLICE_X1Y88          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X1Y88          FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X1Y88          FDPE (Recov_fdpe_C_PRE)     -0.563   205.615    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.615    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                196.095    

Slack (MET) :             196.225ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.730ns (23.966%)  route 2.316ns (76.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.658     9.388    reset_clean
    SLICE_X2Y88          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X2Y88          FDCE (Recov_fdce_C_CLR)     -0.565   205.613    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.613    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                196.225    

Slack (MET) :             196.267ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.730ns (23.966%)  route 2.316ns (76.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 205.989 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.658     9.388    reset_clean
    SLICE_X2Y88          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.602   205.989    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.327   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X2Y88          FDCE (Recov_fdce_C_CLR)     -0.523   205.655    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.655    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                196.267    

Slack (MET) :             196.363ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.730ns (25.107%)  route 2.178ns (74.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.519     9.249    reset_clean
    SLICE_X2Y87          FDCE                                         f  char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[2]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X2Y87          FDCE (Recov_fdce_C_CLR)     -0.565   205.612    char_reg[2]
  -------------------------------------------------------------------
                         required time                        205.612    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.363    

Slack (MET) :             196.363ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.730ns (25.107%)  route 2.178ns (74.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.519     9.249    reset_clean
    SLICE_X2Y87          FDPE                                         f  char_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDPE                                         r  char_reg[3]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X2Y87          FDPE (Recov_fdpe_C_PRE)     -0.565   205.612    char_reg[3]
  -------------------------------------------------------------------
                         required time                        205.612    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.363    

Slack (MET) :             196.405ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.730ns (25.107%)  route 2.178ns (74.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.519     9.249    reset_clean
    SLICE_X2Y87          FDCE                                         f  char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[0]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X2Y87          FDCE (Recov_fdce_C_CLR)     -0.523   205.654    char_reg[0]
  -------------------------------------------------------------------
                         required time                        205.654    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.405    

Slack (MET) :             196.405ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.730ns (25.107%)  route 2.178ns (74.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.519     9.249    reset_clean
    SLICE_X2Y87          FDCE                                         f  char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.601   205.988    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[1]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X2Y87          FDCE (Recov_fdce_C_CLR)     -0.523   205.654    char_reg[1]
  -------------------------------------------------------------------
                         required time                        205.654    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.405    

Slack (MET) :             196.525ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.730ns (26.577%)  route 2.017ns (73.423%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.359     9.088    reset_clean
    SLICE_X2Y89          FDPE                                         f  an0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.603   205.990    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an0_reg/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y89          FDPE (Recov_fdpe_C_PRE)     -0.565   205.614    an0_reg
  -------------------------------------------------------------------
                         required time                        205.614    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                196.525    

Slack (MET) :             196.525ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.730ns (26.577%)  route 2.017ns (73.423%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.723     6.342    clean_reset/clk_ssd_BUFG
    SLICE_X3Y90          FDSE                                         r  clean_reset/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.456     6.798 r  clean_reset/counter_reg[17]/Q
                         net (fo=2, routed)           0.816     7.614    clean_reset/counter_reg[17]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.738 r  clean_reset/char[3]_i_7/O
                         net (fo=3, routed)           0.842     8.580    clean_reset/char[3]_i_7_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.150     8.730 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.359     9.088    reset_clean
    SLICE_X2Y89          FDPE                                         f  an1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          1.603   205.990    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an1_reg/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y89          FDPE (Recov_fdpe_C_PRE)     -0.565   205.614    an1_reg
  -------------------------------------------------------------------
                         required time                        205.614    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                196.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.234ns (36.525%)  route 0.407ns (63.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.135     2.505    reset_clean
    SLICE_X2Y89          FDPE                                         f  an0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an0_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Remov_fdpe_C_PRE)     -0.137     1.745    an0_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.234ns (36.525%)  route 0.407ns (63.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.135     2.505    reset_clean
    SLICE_X2Y89          FDPE                                         f  an1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an1_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Remov_fdpe_C_PRE)     -0.137     1.745    an1_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an2_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.234ns (36.525%)  route 0.407ns (63.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.135     2.505    reset_clean
    SLICE_X2Y89          FDPE                                         f  an2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an2_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Remov_fdpe_C_PRE)     -0.137     1.745    an2_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an3_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.234ns (36.525%)  route 0.407ns (63.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.135     2.505    reset_clean
    SLICE_X2Y89          FDPE                                         f  an3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y89          FDPE                                         r  an3_reg/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y89          FDPE (Remov_fdpe_C_PRE)     -0.137     1.745    an3_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[0]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.234ns (32.524%)  route 0.485ns (67.476%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.213     2.584    reset_clean
    SLICE_X2Y87          FDCE                                         f  char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[0]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDCE (Remov_fdce_C_CLR)     -0.133     1.747    char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.234ns (32.524%)  route 0.485ns (67.476%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.213     2.584    reset_clean
    SLICE_X2Y87          FDCE                                         f  char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[1]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDCE (Remov_fdce_C_CLR)     -0.133     1.747    char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.234ns (32.524%)  route 0.485ns (67.476%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.213     2.584    reset_clean
    SLICE_X2Y87          FDCE                                         f  char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDCE                                         r  char_reg[2]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDCE (Remov_fdce_C_CLR)     -0.133     1.747    char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            char_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.234ns (32.524%)  route 0.485ns (67.476%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.213     2.584    reset_clean
    SLICE_X2Y87          FDPE                                         f  char_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.873     2.416    clk_ssd_BUFG
    SLICE_X2Y87          FDPE                                         r  char_reg[3]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X2Y87          FDPE (Remov_fdpe_C_PRE)     -0.137     1.743    char_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.234ns (30.276%)  route 0.539ns (69.724%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.267     2.637    reset_clean
    SLICE_X2Y88          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y88          FDCE (Remov_fdce_C_CLR)     -0.133     1.749    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.234ns (30.276%)  route 0.539ns (69.724%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X3Y86          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.065     2.071    clean_reset/counter_reg[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  clean_reset/char[3]_i_8/O
                         net (fo=3, routed)           0.207     2.322    clean_reset/char[3]_i_8_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.048     2.370 f  clean_reset/char[3]_i_3/O
                         net (fo=12, routed)          0.267     2.637    reset_clean
    SLICE_X2Y88          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.418    clk_ssd_BUFG
    SLICE_X2Y88          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.535     1.882    
    SLICE_X2Y88          FDCE (Remov_fdce_C_CLR)     -0.133     1.749    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.888    





