
Robot.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000c52  00000ce6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c52  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000057  00800102  00800102  00000ce8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000ce8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000d18  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000160  00000000  00000000  00000d58  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000012a1  00000000  00000000  00000eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000774  00000000  00000000  00002159  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b25  00000000  00000000  000028cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004c8  00000000  00000000  000033f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000896  00000000  00000000  000038bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000cd6  00000000  00000000  00004152  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  00004e28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 53 00 	jmp	0xa6	; 0xa6 <__ctors_end>
   4:	0c 94 56 03 	jmp	0x6ac	; 0x6ac <__vector_1>
   8:	0c 94 7d 03 	jmp	0x6fa	; 0x6fa <__vector_2>
   c:	0c 94 a5 03 	jmp	0x74a	; 0x74a <__vector_3>
  10:	0c 94 b1 03 	jmp	0x762	; 0x762 <__vector_4>
  14:	0c 94 bd 03 	jmp	0x77a	; 0x77a <__vector_5>
  18:	0c 94 c9 03 	jmp	0x792	; 0x792 <__vector_6>
  1c:	0c 94 d5 03 	jmp	0x7aa	; 0x7aa <__vector_7>
  20:	0c 94 29 04 	jmp	0x852	; 0x852 <__vector_8>
  24:	0c 94 35 04 	jmp	0x86a	; 0x86a <__vector_9>
  28:	0c 94 41 04 	jmp	0x882	; 0x882 <__vector_10>
  2c:	0c 94 7a 04 	jmp	0x8f4	; 0x8f4 <__vector_11>
  30:	0c 94 86 04 	jmp	0x90c	; 0x90c <__vector_12>
  34:	0c 94 92 04 	jmp	0x924	; 0x924 <__vector_13>
  38:	0c 94 a1 04 	jmp	0x942	; 0x942 <__vector_14>
  3c:	0c 94 ad 04 	jmp	0x95a	; 0x95a <__vector_15>
  40:	0c 94 b9 04 	jmp	0x972	; 0x972 <__vector_16>
  44:	0c 94 c5 04 	jmp	0x98a	; 0x98a <__vector_17>
  48:	0c 94 d1 04 	jmp	0x9a2	; 0x9a2 <__vector_18>
  4c:	0c 94 24 05 	jmp	0xa48	; 0xa48 <__vector_19>
  50:	0c 94 30 05 	jmp	0xa60	; 0xa60 <__vector_20>
  54:	0c 94 3c 05 	jmp	0xa78	; 0xa78 <__vector_21>
  58:	0c 94 55 05 	jmp	0xaaa	; 0xaaa <__vector_22>
  5c:	0c 94 61 05 	jmp	0xac2	; 0xac2 <__vector_23>
  60:	0c 94 6d 05 	jmp	0xada	; 0xada <__vector_24>
  64:	0c 94 c5 05 	jmp	0xb8a	; 0xb8a <__vector_25>
  68:	8f 05       	cpc	r24, r15
  6a:	b1 05       	cpc	r27, r1
  6c:	b4 05       	cpc	r27, r4
  6e:	b1 05       	cpc	r27, r1
  70:	b1 05       	cpc	r27, r1
  72:	b1 05       	cpc	r27, r1
  74:	b1 05       	cpc	r27, r1
  76:	b1 05       	cpc	r27, r1
  78:	b1 05       	cpc	r27, r1
  7a:	b1 05       	cpc	r27, r1
  7c:	99 05       	cpc	r25, r9
  7e:	b1 05       	cpc	r27, r1
  80:	a3 05       	cpc	r26, r3
  82:	b1 05       	cpc	r27, r1
  84:	b1 05       	cpc	r27, r1
  86:	b1 05       	cpc	r27, r1
  88:	b1 05       	cpc	r27, r1
  8a:	b1 05       	cpc	r27, r1
  8c:	b1 05       	cpc	r27, r1
  8e:	b1 05       	cpc	r27, r1
  90:	a7 05       	cpc	r26, r7
  92:	b1 05       	cpc	r27, r1
  94:	ad 05       	cpc	r26, r13
  96:	b1 05       	cpc	r27, r1
  98:	b1 05       	cpc	r27, r1
  9a:	b1 05       	cpc	r27, r1
  9c:	b1 05       	cpc	r27, r1
  9e:	b1 05       	cpc	r27, r1
  a0:	b1 05       	cpc	r27, r1
  a2:	b1 05       	cpc	r27, r1
  a4:	b4 05       	cpc	r27, r4

000000a6 <__ctors_end>:
  a6:	11 24       	eor	r1, r1
  a8:	1f be       	out	0x3f, r1	; 63
  aa:	cf ef       	ldi	r28, 0xFF	; 255
  ac:	d8 e0       	ldi	r29, 0x08	; 8
  ae:	de bf       	out	0x3e, r29	; 62
  b0:	cd bf       	out	0x3d, r28	; 61

000000b2 <__do_copy_data>:
  b2:	11 e0       	ldi	r17, 0x01	; 1
  b4:	a0 e0       	ldi	r26, 0x00	; 0
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	e2 e5       	ldi	r30, 0x52	; 82
  ba:	fc e0       	ldi	r31, 0x0C	; 12
  bc:	02 c0       	rjmp	.+4      	; 0xc2 <__do_copy_data+0x10>
  be:	05 90       	lpm	r0, Z+
  c0:	0d 92       	st	X+, r0
  c2:	a2 30       	cpi	r26, 0x02	; 2
  c4:	b1 07       	cpc	r27, r17
  c6:	d9 f7       	brne	.-10     	; 0xbe <__do_copy_data+0xc>

000000c8 <__do_clear_bss>:
  c8:	21 e0       	ldi	r18, 0x01	; 1
  ca:	a2 e0       	ldi	r26, 0x02	; 2
  cc:	b1 e0       	ldi	r27, 0x01	; 1
  ce:	01 c0       	rjmp	.+2      	; 0xd2 <.do_clear_bss_start>

000000d0 <.do_clear_bss_loop>:
  d0:	1d 92       	st	X+, r1

000000d2 <.do_clear_bss_start>:
  d2:	a9 35       	cpi	r26, 0x59	; 89
  d4:	b2 07       	cpc	r27, r18
  d6:	e1 f7       	brne	.-8      	; 0xd0 <.do_clear_bss_loop>
  d8:	0e 94 49 02 	call	0x492	; 0x492 <main>
  dc:	0c 94 27 06 	jmp	0xc4e	; 0xc4e <_exit>

000000e0 <setPin>:
	if(slaveAddress>128){
		setError(I2C_INVALID_SLAVE_ADDRESS);
	}else{
		I2CRemoteAddress = (slaveAddress<<1) & (READorWRITE | 0b11111110);
		TWDR = I2CRemoteAddress;
		TWCR |= (1<<TWSTA) | (0<<TWSTO) | (1<<TWINT);
  e0:	9e ef       	ldi	r25, 0xFE	; 254
  e2:	98 0f       	add	r25, r24
  e4:	9c 30       	cpi	r25, 0x0C	; 12
  e6:	a8 f4       	brcc	.+42     	; 0x112 <setPin+0x32>
  e8:	5a b1       	in	r21, 0x0a	; 10
  ea:	26 2f       	mov	r18, r22
  ec:	30 e0       	ldi	r19, 0x00	; 0
  ee:	09 2e       	mov	r0, r25
  f0:	02 c0       	rjmp	.+4      	; 0xf6 <setPin+0x16>
  f2:	22 0f       	add	r18, r18
  f4:	33 1f       	adc	r19, r19
  f6:	0a 94       	dec	r0
  f8:	e2 f7       	brpl	.-8      	; 0xf2 <setPin+0x12>
  fa:	25 2b       	or	r18, r21
  fc:	2a b9       	out	0x0a, r18	; 10
  fe:	5b b1       	in	r21, 0x0b	; 11
 100:	24 2f       	mov	r18, r20
 102:	30 e0       	ldi	r19, 0x00	; 0
 104:	02 c0       	rjmp	.+4      	; 0x10a <setPin+0x2a>
 106:	22 0f       	add	r18, r18
 108:	33 1f       	adc	r19, r19
 10a:	9a 95       	dec	r25
 10c:	e2 f7       	brpl	.-8      	; 0x106 <setPin+0x26>
 10e:	25 2b       	or	r18, r21
 110:	2b b9       	out	0x0b, r18	; 11
 112:	92 ef       	ldi	r25, 0xF2	; 242
 114:	98 0f       	add	r25, r24
 116:	96 30       	cpi	r25, 0x06	; 6
 118:	a8 f4       	brcc	.+42     	; 0x144 <setPin+0x64>
 11a:	54 b1       	in	r21, 0x04	; 4
 11c:	26 2f       	mov	r18, r22
 11e:	30 e0       	ldi	r19, 0x00	; 0
 120:	09 2e       	mov	r0, r25
 122:	02 c0       	rjmp	.+4      	; 0x128 <setPin+0x48>
 124:	22 0f       	add	r18, r18
 126:	33 1f       	adc	r19, r19
 128:	0a 94       	dec	r0
 12a:	e2 f7       	brpl	.-8      	; 0x124 <setPin+0x44>
 12c:	25 2b       	or	r18, r21
 12e:	24 b9       	out	0x04, r18	; 4
 130:	55 b1       	in	r21, 0x05	; 5
 132:	24 2f       	mov	r18, r20
 134:	30 e0       	ldi	r19, 0x00	; 0
 136:	02 c0       	rjmp	.+4      	; 0x13c <setPin+0x5c>
 138:	22 0f       	add	r18, r18
 13a:	33 1f       	adc	r19, r19
 13c:	9a 95       	dec	r25
 13e:	e2 f7       	brpl	.-8      	; 0x138 <setPin+0x58>
 140:	25 2b       	or	r18, r21
 142:	25 b9       	out	0x05, r18	; 5
 144:	87 51       	subi	r24, 0x17	; 23
 146:	86 30       	cpi	r24, 0x06	; 6
 148:	98 f4       	brcc	.+38     	; 0x170 <setPin+0x90>
 14a:	97 b1       	in	r25, 0x07	; 7
 14c:	70 e0       	ldi	r23, 0x00	; 0
 14e:	08 2e       	mov	r0, r24
 150:	02 c0       	rjmp	.+4      	; 0x156 <setPin+0x76>
 152:	66 0f       	add	r22, r22
 154:	77 1f       	adc	r23, r23
 156:	0a 94       	dec	r0
 158:	e2 f7       	brpl	.-8      	; 0x152 <setPin+0x72>
 15a:	69 2b       	or	r22, r25
 15c:	67 b9       	out	0x07, r22	; 7
 15e:	98 b1       	in	r25, 0x08	; 8
 160:	50 e0       	ldi	r21, 0x00	; 0
 162:	02 c0       	rjmp	.+4      	; 0x168 <setPin+0x88>
 164:	44 0f       	add	r20, r20
 166:	55 1f       	adc	r21, r21
 168:	8a 95       	dec	r24
 16a:	e2 f7       	brpl	.-8      	; 0x164 <setPin+0x84>
 16c:	49 2b       	or	r20, r25
 16e:	48 b9       	out	0x08, r20	; 8
 170:	08 95       	ret

00000172 <initADC>:
 172:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <ISR_ADC>
 176:	8f e8       	ldi	r24, 0x8F	; 143
 178:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
 17c:	08 95       	ret

0000017e <initErrorPin>:
 17e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
 182:	40 e0       	ldi	r20, 0x00	; 0
 184:	61 e0       	ldi	r22, 0x01	; 1
 186:	0e 94 70 00 	call	0xe0	; 0xe0 <setPin>
 18a:	08 95       	ret

0000018c <setError>:
 18c:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <errorCode>
 190:	41 e0       	ldi	r20, 0x01	; 1
 192:	61 e0       	ldi	r22, 0x01	; 1
 194:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 198:	0e 94 70 00 	call	0xe0	; 0xe0 <setPin>
 19c:	08 95       	ret

0000019e <startADC>:
 19e:	cf 93       	push	r28
 1a0:	c8 2f       	mov	r28, r24
 1a2:	88 30       	cpi	r24, 0x08	; 8
 1a4:	d0 f4       	brcc	.+52     	; 0x1da <startADC+0x3c>
 1a6:	40 e0       	ldi	r20, 0x00	; 0
 1a8:	60 e0       	ldi	r22, 0x00	; 0
 1aa:	87 e1       	ldi	r24, 0x17	; 23
 1ac:	8c 0f       	add	r24, r28
 1ae:	0e 94 70 00 	call	0xe0	; 0xe0 <setPin>
 1b2:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <ISR_ADC>
 1b6:	88 23       	and	r24, r24
 1b8:	21 f0       	breq	.+8      	; 0x1c2 <startADC+0x24>
 1ba:	8b e0       	ldi	r24, 0x0B	; 11
 1bc:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
 1c0:	0f c0       	rjmp	.+30     	; 0x1e0 <startADC+0x42>
 1c2:	8c 2f       	mov	r24, r28
 1c4:	80 64       	ori	r24, 0x40	; 64
 1c6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 1ca:	ea e7       	ldi	r30, 0x7A	; 122
 1cc:	f0 e0       	ldi	r31, 0x00	; 0
 1ce:	80 81       	ld	r24, Z
 1d0:	80 64       	ori	r24, 0x40	; 64
 1d2:	80 83       	st	Z, r24
 1d4:	c0 93 02 01 	sts	0x0102, r28	; 0x800102 <__data_end>
 1d8:	03 c0       	rjmp	.+6      	; 0x1e0 <startADC+0x42>
 1da:	8a e0       	ldi	r24, 0x0A	; 10
 1dc:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
 1e0:	cf 91       	pop	r28
 1e2:	08 95       	ret

000001e4 <initPWM>:
 1e4:	70 93 11 01 	sts	0x0111, r23	; 0x800111 <prescalerPWM+0x1>
 1e8:	60 93 10 01 	sts	0x0110, r22	; 0x800110 <prescalerPWM>
 1ec:	88 23       	and	r24, r24
 1ee:	19 f0       	breq	.+6      	; 0x1f6 <initPWM+0x12>
 1f0:	81 30       	cpi	r24, 0x01	; 1
 1f2:	89 f1       	breq	.+98     	; 0x256 <initPWM+0x72>
 1f4:	72 c0       	rjmp	.+228    	; 0x2da <initPWM+0xf6>
 1f6:	84 b5       	in	r24, 0x24	; 36
 1f8:	83 60       	ori	r24, 0x03	; 3
 1fa:	84 bd       	out	0x24, r24	; 36
 1fc:	60 34       	cpi	r22, 0x40	; 64
 1fe:	71 05       	cpc	r23, r1
 200:	c1 f0       	breq	.+48     	; 0x232 <initPWM+0x4e>
 202:	38 f4       	brcc	.+14     	; 0x212 <initPWM+0x2e>
 204:	61 30       	cpi	r22, 0x01	; 1
 206:	71 05       	cpc	r23, r1
 208:	61 f0       	breq	.+24     	; 0x222 <initPWM+0x3e>
 20a:	68 30       	cpi	r22, 0x08	; 8
 20c:	71 05       	cpc	r23, r1
 20e:	69 f0       	breq	.+26     	; 0x22a <initPWM+0x46>
 210:	1c c0       	rjmp	.+56     	; 0x24a <initPWM+0x66>
 212:	61 15       	cp	r22, r1
 214:	81 e0       	ldi	r24, 0x01	; 1
 216:	78 07       	cpc	r23, r24
 218:	81 f0       	breq	.+32     	; 0x23a <initPWM+0x56>
 21a:	61 15       	cp	r22, r1
 21c:	74 40       	sbci	r23, 0x04	; 4
 21e:	89 f0       	breq	.+34     	; 0x242 <initPWM+0x5e>
 220:	14 c0       	rjmp	.+40     	; 0x24a <initPWM+0x66>
 222:	85 b5       	in	r24, 0x25	; 37
 224:	81 60       	ori	r24, 0x01	; 1
 226:	85 bd       	out	0x25, r24	; 37
 228:	13 c0       	rjmp	.+38     	; 0x250 <initPWM+0x6c>
 22a:	85 b5       	in	r24, 0x25	; 37
 22c:	82 60       	ori	r24, 0x02	; 2
 22e:	85 bd       	out	0x25, r24	; 37
 230:	0f c0       	rjmp	.+30     	; 0x250 <initPWM+0x6c>
 232:	85 b5       	in	r24, 0x25	; 37
 234:	83 60       	ori	r24, 0x03	; 3
 236:	85 bd       	out	0x25, r24	; 37
 238:	0b c0       	rjmp	.+22     	; 0x250 <initPWM+0x6c>
 23a:	85 b5       	in	r24, 0x25	; 37
 23c:	84 60       	ori	r24, 0x04	; 4
 23e:	85 bd       	out	0x25, r24	; 37
 240:	07 c0       	rjmp	.+14     	; 0x250 <initPWM+0x6c>
 242:	85 b5       	in	r24, 0x25	; 37
 244:	85 60       	ori	r24, 0x05	; 5
 246:	85 bd       	out	0x25, r24	; 37
 248:	03 c0       	rjmp	.+6      	; 0x250 <initPWM+0x6c>
 24a:	85 b5       	in	r24, 0x25	; 37
 24c:	85 60       	ori	r24, 0x05	; 5
 24e:	85 bd       	out	0x25, r24	; 37
 250:	17 bc       	out	0x27, r1	; 39
 252:	18 bc       	out	0x28, r1	; 40
 254:	08 95       	ret
 256:	e0 e8       	ldi	r30, 0x80	; 128
 258:	f0 e0       	ldi	r31, 0x00	; 0
 25a:	80 81       	ld	r24, Z
 25c:	83 60       	ori	r24, 0x03	; 3
 25e:	80 83       	st	Z, r24
 260:	60 34       	cpi	r22, 0x40	; 64
 262:	71 05       	cpc	r23, r1
 264:	e1 f0       	breq	.+56     	; 0x29e <initPWM+0xba>
 266:	38 f4       	brcc	.+14     	; 0x276 <initPWM+0x92>
 268:	61 30       	cpi	r22, 0x01	; 1
 26a:	71 05       	cpc	r23, r1
 26c:	61 f0       	breq	.+24     	; 0x286 <initPWM+0xa2>
 26e:	68 30       	cpi	r22, 0x08	; 8
 270:	71 05       	cpc	r23, r1
 272:	79 f0       	breq	.+30     	; 0x292 <initPWM+0xae>
 274:	25 c0       	rjmp	.+74     	; 0x2c0 <initPWM+0xdc>
 276:	61 15       	cp	r22, r1
 278:	81 e0       	ldi	r24, 0x01	; 1
 27a:	78 07       	cpc	r23, r24
 27c:	b1 f0       	breq	.+44     	; 0x2aa <initPWM+0xc6>
 27e:	61 15       	cp	r22, r1
 280:	74 40       	sbci	r23, 0x04	; 4
 282:	c9 f0       	breq	.+50     	; 0x2b6 <initPWM+0xd2>
 284:	1d c0       	rjmp	.+58     	; 0x2c0 <initPWM+0xdc>
 286:	e1 e8       	ldi	r30, 0x81	; 129
 288:	f0 e0       	ldi	r31, 0x00	; 0
 28a:	80 81       	ld	r24, Z
 28c:	81 60       	ori	r24, 0x01	; 1
 28e:	80 83       	st	Z, r24
 290:	1c c0       	rjmp	.+56     	; 0x2ca <initPWM+0xe6>
 292:	e1 e8       	ldi	r30, 0x81	; 129
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	80 81       	ld	r24, Z
 298:	82 60       	ori	r24, 0x02	; 2
 29a:	80 83       	st	Z, r24
 29c:	16 c0       	rjmp	.+44     	; 0x2ca <initPWM+0xe6>
 29e:	e1 e8       	ldi	r30, 0x81	; 129
 2a0:	f0 e0       	ldi	r31, 0x00	; 0
 2a2:	80 81       	ld	r24, Z
 2a4:	83 60       	ori	r24, 0x03	; 3
 2a6:	80 83       	st	Z, r24
 2a8:	10 c0       	rjmp	.+32     	; 0x2ca <initPWM+0xe6>
 2aa:	e1 e8       	ldi	r30, 0x81	; 129
 2ac:	f0 e0       	ldi	r31, 0x00	; 0
 2ae:	80 81       	ld	r24, Z
 2b0:	84 60       	ori	r24, 0x04	; 4
 2b2:	80 83       	st	Z, r24
 2b4:	0a c0       	rjmp	.+20     	; 0x2ca <initPWM+0xe6>
 2b6:	e1 e8       	ldi	r30, 0x81	; 129
 2b8:	f0 e0       	ldi	r31, 0x00	; 0
 2ba:	80 81       	ld	r24, Z
 2bc:	85 60       	ori	r24, 0x05	; 5
 2be:	80 83       	st	Z, r24
 2c0:	e1 e8       	ldi	r30, 0x81	; 129
 2c2:	f0 e0       	ldi	r31, 0x00	; 0
 2c4:	80 81       	ld	r24, Z
 2c6:	85 60       	ori	r24, 0x05	; 5
 2c8:	80 83       	st	Z, r24
 2ca:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
 2ce:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
 2d2:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
 2d6:	10 92 8a 00 	sts	0x008A, r1	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
 2da:	84 e1       	ldi	r24, 0x14	; 20
 2dc:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
 2e0:	08 95       	ret

000002e2 <initTimer>:
 2e2:	cf 93       	push	r28
 2e4:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <prescalerTimer+0x1>
 2e8:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <prescalerTimer>
 2ec:	22 e0       	ldi	r18, 0x02	; 2
 2ee:	20 93 b0 00 	sts	0x00B0, r18	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
 2f2:	80 34       	cpi	r24, 0x40	; 64
 2f4:	91 05       	cpc	r25, r1
 2f6:	11 f1       	breq	.+68     	; 0x33c <initTimer+0x5a>
 2f8:	48 f4       	brcc	.+18     	; 0x30c <initTimer+0x2a>
 2fa:	88 30       	cpi	r24, 0x08	; 8
 2fc:	91 05       	cpc	r25, r1
 2fe:	b1 f0       	breq	.+44     	; 0x32c <initTimer+0x4a>
 300:	80 32       	cpi	r24, 0x20	; 32
 302:	91 05       	cpc	r25, r1
 304:	b9 f0       	breq	.+46     	; 0x334 <initTimer+0x52>
 306:	01 97       	sbiw	r24, 0x01	; 1
 308:	49 f5       	brne	.+82     	; 0x35c <initTimer+0x7a>
 30a:	0c c0       	rjmp	.+24     	; 0x324 <initTimer+0x42>
 30c:	81 15       	cp	r24, r1
 30e:	21 e0       	ldi	r18, 0x01	; 1
 310:	92 07       	cpc	r25, r18
 312:	e1 f0       	breq	.+56     	; 0x34c <initTimer+0x6a>
 314:	81 15       	cp	r24, r1
 316:	24 e0       	ldi	r18, 0x04	; 4
 318:	92 07       	cpc	r25, r18
 31a:	e1 f0       	breq	.+56     	; 0x354 <initTimer+0x72>
 31c:	80 38       	cpi	r24, 0x80	; 128
 31e:	91 05       	cpc	r25, r1
 320:	e9 f4       	brne	.+58     	; 0x35c <initTimer+0x7a>
 322:	10 c0       	rjmp	.+32     	; 0x344 <initTimer+0x62>
 324:	81 e0       	ldi	r24, 0x01	; 1
 326:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 32a:	1b c0       	rjmp	.+54     	; 0x362 <initTimer+0x80>
 32c:	82 e0       	ldi	r24, 0x02	; 2
 32e:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 332:	17 c0       	rjmp	.+46     	; 0x362 <initTimer+0x80>
 334:	83 e0       	ldi	r24, 0x03	; 3
 336:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 33a:	13 c0       	rjmp	.+38     	; 0x362 <initTimer+0x80>
 33c:	84 e0       	ldi	r24, 0x04	; 4
 33e:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 342:	0f c0       	rjmp	.+30     	; 0x362 <initTimer+0x80>
 344:	85 e0       	ldi	r24, 0x05	; 5
 346:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 34a:	0b c0       	rjmp	.+22     	; 0x362 <initTimer+0x80>
 34c:	86 e0       	ldi	r24, 0x06	; 6
 34e:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 352:	07 c0       	rjmp	.+14     	; 0x362 <initTimer+0x80>
 354:	87 e0       	ldi	r24, 0x07	; 7
 356:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 35a:	03 c0       	rjmp	.+6      	; 0x362 <initTimer+0x80>
 35c:	87 e0       	ldi	r24, 0x07	; 7
 35e:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 362:	c2 e0       	ldi	r28, 0x02	; 2
 364:	c0 93 b1 00 	sts	0x00B1, r28	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
 368:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <prescalerTimer>
 36c:	30 91 0f 01 	lds	r19, 0x010F	; 0x80010f <prescalerTimer+0x1>
 370:	22 0f       	add	r18, r18
 372:	33 1f       	adc	r19, r19
 374:	a0 e5       	ldi	r26, 0x50	; 80
 376:	b3 ec       	ldi	r27, 0xC3	; 195
 378:	0e 94 18 06 	call	0xc30	; 0xc30 <__umulhisi3>
 37c:	9b 01       	movw	r18, r22
 37e:	ac 01       	movw	r20, r24
 380:	60 e0       	ldi	r22, 0x00	; 0
 382:	74 e2       	ldi	r23, 0x24	; 36
 384:	84 ef       	ldi	r24, 0xF4	; 244
 386:	90 e0       	ldi	r25, 0x00	; 0
 388:	0e 94 d1 05 	call	0xba2	; 0xba2 <__udivmodsi4>
 38c:	22 50       	subi	r18, 0x02	; 2
 38e:	20 93 b3 00 	sts	0x00B3, r18	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
 392:	c0 93 70 00 	sts	0x0070, r28	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
 396:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
 39a:	cf 91       	pop	r28
 39c:	08 95       	ret

0000039e <initInputCapture>:
 39e:	1f 93       	push	r17
 3a0:	cf 93       	push	r28
 3a2:	df 93       	push	r29
 3a4:	ec 01       	movw	r28, r24
 3a6:	16 2f       	mov	r17, r22
 3a8:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <prescalerInputCapture+0x1>
 3ac:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <prescalerInputCapture>
 3b0:	9c 01       	movw	r18, r24
 3b2:	40 e0       	ldi	r20, 0x00	; 0
 3b4:	50 e0       	ldi	r21, 0x00	; 0
 3b6:	60 e0       	ldi	r22, 0x00	; 0
 3b8:	74 e2       	ldi	r23, 0x24	; 36
 3ba:	84 ef       	ldi	r24, 0xF4	; 244
 3bc:	90 e0       	ldi	r25, 0x00	; 0
 3be:	0e 94 d1 05 	call	0xba2	; 0xba2 <__udivmodsi4>
 3c2:	60 e4       	ldi	r22, 0x40	; 64
 3c4:	72 e4       	ldi	r23, 0x42	; 66
 3c6:	8f e0       	ldi	r24, 0x0F	; 15
 3c8:	90 e0       	ldi	r25, 0x00	; 0
 3ca:	0e 94 d1 05 	call	0xba2	; 0xba2 <__udivmodsi4>
 3ce:	30 93 0b 01 	sts	0x010B, r19	; 0x80010b <inCaptTimeUnit+0x1>
 3d2:	20 93 0a 01 	sts	0x010A, r18	; 0x80010a <inCaptTimeUnit>
 3d6:	80 e4       	ldi	r24, 0x40	; 64
 3d8:	18 9f       	mul	r17, r24
 3da:	b0 01       	movw	r22, r0
 3dc:	11 24       	eor	r1, r1
 3de:	60 68       	ori	r22, 0x80	; 128
 3e0:	60 93 81 00 	sts	0x0081, r22	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
 3e4:	c0 34       	cpi	r28, 0x40	; 64
 3e6:	d1 05       	cpc	r29, r1
 3e8:	d9 f0       	breq	.+54     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
 3ea:	30 f4       	brcc	.+12     	; 0x3f8 <initInputCapture+0x5a>
 3ec:	c1 30       	cpi	r28, 0x01	; 1
 3ee:	d1 05       	cpc	r29, r1
 3f0:	59 f0       	breq	.+22     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
 3f2:	28 97       	sbiw	r28, 0x08	; 8
 3f4:	79 f0       	breq	.+30     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
 3f6:	26 c0       	rjmp	.+76     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
 3f8:	c1 15       	cp	r28, r1
 3fa:	81 e0       	ldi	r24, 0x01	; 1
 3fc:	d8 07       	cpc	r29, r24
 3fe:	b1 f0       	breq	.+44     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 400:	c1 15       	cp	r28, r1
 402:	d4 40       	sbci	r29, 0x04	; 4
 404:	c9 f0       	breq	.+50     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
 406:	1e c0       	rjmp	.+60     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
 408:	e1 e8       	ldi	r30, 0x81	; 129
 40a:	f0 e0       	ldi	r31, 0x00	; 0
 40c:	80 81       	ld	r24, Z
 40e:	81 60       	ori	r24, 0x01	; 1
 410:	80 83       	st	Z, r24
 412:	1d c0       	rjmp	.+58     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 414:	e1 e8       	ldi	r30, 0x81	; 129
 416:	f0 e0       	ldi	r31, 0x00	; 0
 418:	80 81       	ld	r24, Z
 41a:	82 60       	ori	r24, 0x02	; 2
 41c:	80 83       	st	Z, r24
 41e:	17 c0       	rjmp	.+46     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 420:	e1 e8       	ldi	r30, 0x81	; 129
 422:	f0 e0       	ldi	r31, 0x00	; 0
 424:	80 81       	ld	r24, Z
 426:	83 60       	ori	r24, 0x03	; 3
 428:	80 83       	st	Z, r24
 42a:	11 c0       	rjmp	.+34     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 42c:	e1 e8       	ldi	r30, 0x81	; 129
 42e:	f0 e0       	ldi	r31, 0x00	; 0
 430:	80 81       	ld	r24, Z
 432:	85 60       	ori	r24, 0x05	; 5
 434:	80 83       	st	Z, r24
 436:	0b c0       	rjmp	.+22     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 438:	e1 e8       	ldi	r30, 0x81	; 129
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	80 81       	ld	r24, Z
 43e:	81 60       	ori	r24, 0x01	; 1
 440:	80 83       	st	Z, r24
 442:	05 c0       	rjmp	.+10     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 444:	e1 e8       	ldi	r30, 0x81	; 129
 446:	f0 e0       	ldi	r31, 0x00	; 0
 448:	80 81       	ld	r24, Z
 44a:	81 60       	ori	r24, 0x01	; 1
 44c:	80 83       	st	Z, r24
 44e:	80 e2       	ldi	r24, 0x20	; 32
 450:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
 454:	df 91       	pop	r29
 456:	cf 91       	pop	r28
 458:	1f 91       	pop	r17
 45a:	08 95       	ret

0000045c <initUSART>:
	}
}

void initUSART(uint16_t baudrate){
	UBRR0 = UBRR;
 45c:	87 e6       	ldi	r24, 0x67	; 103
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
 464:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	UCSR0B = (1<<RXCIE0) | (1<<TXCIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02);
 468:	88 ed       	ldi	r24, 0xD8	; 216
 46a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);
 46e:	86 e0       	ldi	r24, 0x06	; 6
 470:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
 474:	08 95       	ret

00000476 <transmitUSART>:
}
void transmitUSART(uint8_t data){
	if(ISR_USARTTX){
 476:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <ISR_USARTTX>
 47a:	99 23       	and	r25, r25
 47c:	21 f0       	breq	.+8      	; 0x486 <transmitUSART+0x10>
		setError(USART_TX_IN_PROGRESS);
 47e:	88 e2       	ldi	r24, 0x28	; 40
 480:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
 484:	08 95       	ret
	}else{
		ISR_USARTTX = 1;
 486:	91 e0       	ldi	r25, 0x01	; 1
 488:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <ISR_USARTTX>
		UDR0 = data;
 48c:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 490:	08 95       	ret

00000492 <main>:
////////////////////////////// END FUNCTIONS DECLARATION //////////////////////////

int main (void){
////////////////////////////// SETUP //////////////////////////////////////////////
	//********** Pins configuration **********
	DDRB	= 0b00000110;						// Set pin direction (1=OUTPUT, 0=INPUT)
 492:	86 e0       	ldi	r24, 0x06	; 6
 494:	84 b9       	out	0x04, r24	; 4
	DDRC	= 0b11111111;						//
 496:	8f ef       	ldi	r24, 0xFF	; 255
 498:	87 b9       	out	0x07, r24	; 7
	DDRD	= 0b11111111;						//
 49a:	8a b9       	out	0x0a, r24	; 10
	
	PORTB	= 0b00000001;						// Set pin state :
 49c:	81 e0       	ldi	r24, 0x01	; 1
 49e:	85 b9       	out	0x05, r24	; 5
	PORTC	= 0b00000000;						// if OUTPUT: 1= HIGH, 0= LOWs
 4a0:	18 b8       	out	0x08, r1	; 8
	PORTD	= 0b00000000;						// if INPUT: 1= Pull-up on, 0= Pull-up off
 4a2:	1b b8       	out	0x0b, r1	; 11
	//********************

	//********** Services Initialization **********
	initErrorPin(errorPin);						// Mandatory services
 4a4:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 4a8:	0e 94 bf 00 	call	0x17e	; 0x17e <initErrorPin>
	initTimer();								//
 4ac:	0e 94 71 01 	call	0x2e2	; 0x2e2 <initTimer>
	
	initADC();
 4b0:	0e 94 b9 00 	call	0x172	; 0x172 <initADC>
	initPWM(TIMER0, SUPERSLOW);					// Initialize PWM Timer with frequency limiter (Hz)
 4b4:	60 e0       	ldi	r22, 0x00	; 0
 4b6:	74 e0       	ldi	r23, 0x04	; 4
 4b8:	80 e0       	ldi	r24, 0x00	; 0
 4ba:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <initPWM>
	initInputCapture(SUPERSLOW, RISING);
 4be:	60 e0       	ldi	r22, 0x00	; 0
 4c0:	80 e0       	ldi	r24, 0x00	; 0
 4c2:	94 e0       	ldi	r25, 0x04	; 4
 4c4:	0e 94 cf 01 	call	0x39e	; 0x39e <initInputCapture>
	//initI2C();
	initUSART(9600);
 4c8:	80 e8       	ldi	r24, 0x80	; 128
 4ca:	95 e2       	ldi	r25, 0x25	; 37
 4cc:	0e 94 2e 02 	call	0x45c	; 0x45c <initUSART>

	sei();										// Enable Global Interrupt
 4d0:	78 94       	sei
					if (prevCaptTimeCHA>inCaptTimeCHA){							// Prevents error when delteTime counter overflows
						deltaTimeCHA = (65536-prevCaptTimeCHA)+inCaptTimeCHA;	// 65536 = MAX counter value
					}else{
						deltaTimeCHA = inCaptTimeCHA-prevCaptTimeCHA;
					}
					HZCHA = calculateFrequency(deltaTimeCHA);
 4d2:	0f 2e       	mov	r0, r31
 4d4:	f0 e4       	ldi	r31, 0x40	; 64
 4d6:	cf 2e       	mov	r12, r31
 4d8:	f2 e4       	ldi	r31, 0x42	; 66
 4da:	df 2e       	mov	r13, r31
 4dc:	ff e0       	ldi	r31, 0x0F	; 15
 4de:	ef 2e       	mov	r14, r31
 4e0:	f1 2c       	mov	r15, r1
 4e2:	f0 2d       	mov	r31, r0
		}
		if(RXBufferAmount>0){
			if(RXBufferOutPos < RXBufferSize){
				RXBufferOutPos ++;
			}else{
				RXBufferOutPos = 1;
 4e4:	c1 e0       	ldi	r28, 0x01	; 1
////////////////////////////// END SETUP /////////////////////////////////////////
	
	while(1) {
////////////////////////////// MAIN LOOP /////////////////////////////////////////		
		//********** ISR flags checks **********
		if(ISR_TMR1CAPT){
 4e6:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <ISR_TMR1CAPT>
 4ea:	88 23       	and	r24, r24
 4ec:	09 f4       	brne	.+2      	; 0x4f0 <main+0x5e>
 4ee:	8d c0       	rjmp	.+282    	; 0x60a <main+0x178>
			switch (lastInterruptChannel){
 4f0:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <lastInterruptChannel>
 4f4:	88 23       	and	r24, r24
 4f6:	21 f0       	breq	.+8      	; 0x500 <main+0x6e>
 4f8:	81 30       	cpi	r24, 0x01	; 1
 4fa:	09 f4       	brne	.+2      	; 0x4fe <main+0x6c>
 4fc:	43 c0       	rjmp	.+134    	; 0x584 <main+0xf2>
 4fe:	83 c0       	rjmp	.+262    	; 0x606 <main+0x174>
				case 0:
					if (prevCaptTimeCHA>inCaptTimeCHA){							// Prevents error when delteTime counter overflows
 500:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <prevCaptTimeCHA>
 504:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <prevCaptTimeCHA+0x1>
 508:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <inCaptTimeCHA>
 50c:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <inCaptTimeCHA+0x1>
 510:	82 17       	cp	r24, r18
 512:	93 07       	cpc	r25, r19
 514:	78 f4       	brcc	.+30     	; 0x534 <main+0xa2>
						deltaTimeCHA = (65536-prevCaptTimeCHA)+inCaptTimeCHA;	// 65536 = MAX counter value
 516:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <inCaptTimeCHA>
 51a:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <inCaptTimeCHA+0x1>
 51e:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <prevCaptTimeCHA>
 522:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <prevCaptTimeCHA+0x1>
 526:	82 1b       	sub	r24, r18
 528:	93 0b       	sbc	r25, r19
 52a:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <deltaTimeCHA+0x1>
 52e:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <deltaTimeCHA>
 532:	0e c0       	rjmp	.+28     	; 0x550 <main+0xbe>
					}else{
						deltaTimeCHA = inCaptTimeCHA-prevCaptTimeCHA;
 534:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <inCaptTimeCHA>
 538:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <inCaptTimeCHA+0x1>
 53c:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <prevCaptTimeCHA>
 540:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <prevCaptTimeCHA+0x1>
 544:	82 1b       	sub	r24, r18
 546:	93 0b       	sbc	r25, r19
 548:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <deltaTimeCHA+0x1>
 54c:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <deltaTimeCHA>
					}
					HZCHA = calculateFrequency(deltaTimeCHA);
 550:	40 91 2a 01 	lds	r20, 0x012A	; 0x80012a <deltaTimeCHA>
 554:	50 91 2b 01 	lds	r21, 0x012B	; 0x80012b <deltaTimeCHA+0x1>
 558:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <inCaptTimeUnit>
 55c:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <inCaptTimeUnit+0x1>
 560:	48 9f       	mul	r20, r24
 562:	90 01       	movw	r18, r0
 564:	49 9f       	mul	r20, r25
 566:	30 0d       	add	r19, r0
 568:	58 9f       	mul	r21, r24
 56a:	30 0d       	add	r19, r0
 56c:	11 24       	eor	r1, r1
 56e:	40 e0       	ldi	r20, 0x00	; 0
 570:	50 e0       	ldi	r21, 0x00	; 0
 572:	c7 01       	movw	r24, r14
 574:	b6 01       	movw	r22, r12
 576:	0e 94 f3 05 	call	0xbe6	; 0xbe6 <__divmodsi4>
 57a:	30 93 27 01 	sts	0x0127, r19	; 0x800127 <HZCHA+0x1>
 57e:	20 93 26 01 	sts	0x0126, r18	; 0x800126 <HZCHA>
				break;
 582:	41 c0       	rjmp	.+130    	; 0x606 <main+0x174>
				case 1:
					if (prevCaptTimeCHB>inCaptTimeCHB){
 584:	20 91 12 01 	lds	r18, 0x0112	; 0x800112 <prevCaptTimeCHB>
 588:	30 91 13 01 	lds	r19, 0x0113	; 0x800113 <prevCaptTimeCHB+0x1>
 58c:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <inCaptTimeCHB>
 590:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <inCaptTimeCHB+0x1>
 594:	82 17       	cp	r24, r18
 596:	93 07       	cpc	r25, r19
 598:	78 f4       	brcc	.+30     	; 0x5b8 <main+0x126>
						deltaTimeCHB = (65536-prevCaptTimeCHB)+inCaptTimeCHB;
 59a:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <inCaptTimeCHB>
 59e:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <inCaptTimeCHB+0x1>
 5a2:	20 91 12 01 	lds	r18, 0x0112	; 0x800112 <prevCaptTimeCHB>
 5a6:	30 91 13 01 	lds	r19, 0x0113	; 0x800113 <prevCaptTimeCHB+0x1>
 5aa:	82 1b       	sub	r24, r18
 5ac:	93 0b       	sbc	r25, r19
 5ae:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <deltaTimeCHB+0x1>
 5b2:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <deltaTimeCHB>
 5b6:	0e c0       	rjmp	.+28     	; 0x5d4 <main+0x142>
					}else{
						deltaTimeCHB = inCaptTimeCHB-prevCaptTimeCHB;
 5b8:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <inCaptTimeCHB>
 5bc:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <inCaptTimeCHB+0x1>
 5c0:	20 91 12 01 	lds	r18, 0x0112	; 0x800112 <prevCaptTimeCHB>
 5c4:	30 91 13 01 	lds	r19, 0x0113	; 0x800113 <prevCaptTimeCHB+0x1>
 5c8:	82 1b       	sub	r24, r18
 5ca:	93 0b       	sbc	r25, r19
 5cc:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <deltaTimeCHB+0x1>
 5d0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <deltaTimeCHB>
					}
					HZCHB = calculateFrequency(deltaTimeCHB);
 5d4:	40 91 28 01 	lds	r20, 0x0128	; 0x800128 <deltaTimeCHB>
 5d8:	50 91 29 01 	lds	r21, 0x0129	; 0x800129 <deltaTimeCHB+0x1>
 5dc:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <inCaptTimeUnit>
 5e0:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <inCaptTimeUnit+0x1>
 5e4:	48 9f       	mul	r20, r24
 5e6:	90 01       	movw	r18, r0
 5e8:	49 9f       	mul	r20, r25
 5ea:	30 0d       	add	r19, r0
 5ec:	58 9f       	mul	r21, r24
 5ee:	30 0d       	add	r19, r0
 5f0:	11 24       	eor	r1, r1
 5f2:	40 e0       	ldi	r20, 0x00	; 0
 5f4:	50 e0       	ldi	r21, 0x00	; 0
 5f6:	c7 01       	movw	r24, r14
 5f8:	b6 01       	movw	r22, r12
 5fa:	0e 94 f3 05 	call	0xbe6	; 0xbe6 <__divmodsi4>
 5fe:	30 93 25 01 	sts	0x0125, r19	; 0x800125 <HZCHB+0x1>
 602:	20 93 24 01 	sts	0x0124, r18	; 0x800124 <HZCHB>
				break;
			}
			ISR_TMR1CAPT = 0;
 606:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <ISR_TMR1CAPT>
		}
		if(ISR_ADC){
 60a:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <ISR_ADC>
 60e:	88 23       	and	r24, r24
 610:	41 f1       	breq	.+80     	; 0x662 <main+0x1d0>
			switch (channelADCinUse){
 612:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 616:	81 30       	cpi	r24, 0x01	; 1
 618:	69 f0       	breq	.+26     	; 0x634 <main+0x1a2>
 61a:	18 f0       	brcs	.+6      	; 0x622 <main+0x190>
 61c:	82 30       	cpi	r24, 0x02	; 2
 61e:	99 f0       	breq	.+38     	; 0x646 <main+0x1b4>
 620:	1b c0       	rjmp	.+54     	; 0x658 <main+0x1c6>
				case 0:
					temperatureHBridge = result_ADC;
 622:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <result_ADC>
 626:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <result_ADC+0x1>
 62a:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <temperatureHBridge+0x1>
 62e:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <temperatureHBridge>
				break;
 632:	15 c0       	rjmp	.+42     	; 0x65e <main+0x1cc>
				case 1:
					temperatureMotor = result_ADC;
 634:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <result_ADC>
 638:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <result_ADC+0x1>
 63c:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <temperatureMotor+0x1>
 640:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <temperatureMotor>
				break;
 644:	0c c0       	rjmp	.+24     	; 0x65e <main+0x1cc>
				case 2:
					currentHBridge = result_ADC;
 646:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <result_ADC>
 64a:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <result_ADC+0x1>
 64e:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <currentHBridge+0x1>
 652:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <currentHBridge>
				break;
 656:	03 c0       	rjmp	.+6      	; 0x65e <main+0x1cc>
				default:
					setError(INVALID_ADC_CHANNEL);
 658:	8a e0       	ldi	r24, 0x0A	; 10
 65a:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
				break;
			}
			ISR_ADC = 0;
 65e:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <ISR_ADC>
		}
		if(RXBufferAmount>0){
 662:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <RXBufferAmount>
 666:	88 23       	and	r24, r24
 668:	d1 f0       	breq	.+52     	; 0x69e <main+0x20c>
			if(RXBufferOutPos < RXBufferSize){
 66a:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <RXBufferOutPos>
 66e:	88 30       	cpi	r24, 0x08	; 8
 670:	30 f4       	brcc	.+12     	; 0x67e <main+0x1ec>
				RXBufferOutPos ++;
 672:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <RXBufferOutPos>
 676:	8f 5f       	subi	r24, 0xFF	; 255
 678:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <RXBufferOutPos>
 67c:	02 c0       	rjmp	.+4      	; 0x682 <main+0x1f0>
			}else{
				RXBufferOutPos = 1;
 67e:	c0 93 38 01 	sts	0x0138, r28	; 0x800138 <RXBufferOutPos>
			}
			// Do things with received data: RXData[RXBufferOutPos-1];
			transmitUSART(RXData[RXBufferOutPos-1]-48);
 682:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <RXBufferOutPos>
 686:	f0 e0       	ldi	r31, 0x00	; 0
 688:	e0 5b       	subi	r30, 0xB0	; 176
 68a:	fe 4f       	sbci	r31, 0xFE	; 254
 68c:	80 81       	ld	r24, Z
 68e:	80 53       	subi	r24, 0x30	; 48
 690:	0e 94 3b 02 	call	0x476	; 0x476 <transmitUSART>
			RXBufferAmount --;
 694:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <RXBufferAmount>
 698:	81 50       	subi	r24, 0x01	; 1
 69a:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <RXBufferAmount>
		}
		//********************
		
		if (!ISR_ADC){
 69e:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <ISR_ADC>
 6a2:	81 11       	cpse	r24, r1
 6a4:	20 cf       	rjmp	.-448    	; 0x4e6 <main+0x54>
			startADC(0);
 6a6:	0e 94 cf 00 	call	0x19e	; 0x19e <startADC>
 6aa:	1d cf       	rjmp	.-454    	; 0x4e6 <main+0x54>

000006ac <__vector_1>:
	}
}
////////////////////////////// END FUNCTIONS DEFINITIONS //////////////////////////

////////////////////////////// ISRs //////////////////////////
ISR(INT0_vect){									// External Interrupt Request 0
 6ac:	1f 92       	push	r1
 6ae:	0f 92       	push	r0
 6b0:	0f b6       	in	r0, 0x3f	; 63
 6b2:	0f 92       	push	r0
 6b4:	11 24       	eor	r1, r1
 6b6:	8f 93       	push	r24
 6b8:	9f 93       	push	r25
 6ba:	af 93       	push	r26
 6bc:	bf 93       	push	r27
	pulsesEncCHA ++;
 6be:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <pulsesEncCHA>
 6c2:	90 91 32 01 	lds	r25, 0x0132	; 0x800132 <pulsesEncCHA+0x1>
 6c6:	a0 91 33 01 	lds	r26, 0x0133	; 0x800133 <pulsesEncCHA+0x2>
 6ca:	b0 91 34 01 	lds	r27, 0x0134	; 0x800134 <pulsesEncCHA+0x3>
 6ce:	01 96       	adiw	r24, 0x01	; 1
 6d0:	a1 1d       	adc	r26, r1
 6d2:	b1 1d       	adc	r27, r1
 6d4:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <pulsesEncCHA>
 6d8:	90 93 32 01 	sts	0x0132, r25	; 0x800132 <pulsesEncCHA+0x1>
 6dc:	a0 93 33 01 	sts	0x0133, r26	; 0x800133 <pulsesEncCHA+0x2>
 6e0:	b0 93 34 01 	sts	0x0134, r27	; 0x800134 <pulsesEncCHA+0x3>
	lastInterruptChannel = 0;
 6e4:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <lastInterruptChannel>
}
 6e8:	bf 91       	pop	r27
 6ea:	af 91       	pop	r26
 6ec:	9f 91       	pop	r25
 6ee:	8f 91       	pop	r24
 6f0:	0f 90       	pop	r0
 6f2:	0f be       	out	0x3f, r0	; 63
 6f4:	0f 90       	pop	r0
 6f6:	1f 90       	pop	r1
 6f8:	18 95       	reti

000006fa <__vector_2>:
ISR(INT1_vect){									// External Interrupt Request 1
 6fa:	1f 92       	push	r1
 6fc:	0f 92       	push	r0
 6fe:	0f b6       	in	r0, 0x3f	; 63
 700:	0f 92       	push	r0
 702:	11 24       	eor	r1, r1
 704:	8f 93       	push	r24
 706:	9f 93       	push	r25
 708:	af 93       	push	r26
 70a:	bf 93       	push	r27
	pulsesEncCHB ++;
 70c:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <pulsesEncCHB>
 710:	90 91 2e 01 	lds	r25, 0x012E	; 0x80012e <pulsesEncCHB+0x1>
 714:	a0 91 2f 01 	lds	r26, 0x012F	; 0x80012f <pulsesEncCHB+0x2>
 718:	b0 91 30 01 	lds	r27, 0x0130	; 0x800130 <pulsesEncCHB+0x3>
 71c:	01 96       	adiw	r24, 0x01	; 1
 71e:	a1 1d       	adc	r26, r1
 720:	b1 1d       	adc	r27, r1
 722:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <pulsesEncCHB>
 726:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <pulsesEncCHB+0x1>
 72a:	a0 93 2f 01 	sts	0x012F, r26	; 0x80012f <pulsesEncCHB+0x2>
 72e:	b0 93 30 01 	sts	0x0130, r27	; 0x800130 <pulsesEncCHB+0x3>
	lastInterruptChannel = 1;
 732:	81 e0       	ldi	r24, 0x01	; 1
 734:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <lastInterruptChannel>
}
 738:	bf 91       	pop	r27
 73a:	af 91       	pop	r26
 73c:	9f 91       	pop	r25
 73e:	8f 91       	pop	r24
 740:	0f 90       	pop	r0
 742:	0f be       	out	0x3f, r0	; 63
 744:	0f 90       	pop	r0
 746:	1f 90       	pop	r1
 748:	18 95       	reti

0000074a <__vector_3>:
ISR(PCINT0_vect){								// Pin Change Interrupt Request 0
 74a:	1f 92       	push	r1
 74c:	0f 92       	push	r0
 74e:	0f b6       	in	r0, 0x3f	; 63
 750:	0f 92       	push	r0
 752:	11 24       	eor	r1, r1
	ISR_PCINT0 = 0;
 754:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <ISR_PCINT0>
}
 758:	0f 90       	pop	r0
 75a:	0f be       	out	0x3f, r0	; 63
 75c:	0f 90       	pop	r0
 75e:	1f 90       	pop	r1
 760:	18 95       	reti

00000762 <__vector_4>:
ISR(PCINT1_vect){								// Pin Change Interrupt Request 1
 762:	1f 92       	push	r1
 764:	0f 92       	push	r0
 766:	0f b6       	in	r0, 0x3f	; 63
 768:	0f 92       	push	r0
 76a:	11 24       	eor	r1, r1
	ISR_PCINT1 = 0;
 76c:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <ISR_PCINT1>
}
 770:	0f 90       	pop	r0
 772:	0f be       	out	0x3f, r0	; 63
 774:	0f 90       	pop	r0
 776:	1f 90       	pop	r1
 778:	18 95       	reti

0000077a <__vector_5>:
ISR(PCINT2_vect){								// Pin Change Interrupt Request 2
 77a:	1f 92       	push	r1
 77c:	0f 92       	push	r0
 77e:	0f b6       	in	r0, 0x3f	; 63
 780:	0f 92       	push	r0
 782:	11 24       	eor	r1, r1
	ISR_PCINT2 = 0;
 784:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <ISR_PCINT2>
}
 788:	0f 90       	pop	r0
 78a:	0f be       	out	0x3f, r0	; 63
 78c:	0f 90       	pop	r0
 78e:	1f 90       	pop	r1
 790:	18 95       	reti

00000792 <__vector_6>:
ISR(WDT_vect){									// Watchdog Time-out Interrupt
 792:	1f 92       	push	r1
 794:	0f 92       	push	r0
 796:	0f b6       	in	r0, 0x3f	; 63
 798:	0f 92       	push	r0
 79a:	11 24       	eor	r1, r1
	ISR_WDT = 0;
 79c:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <ISR_WDT>
}
 7a0:	0f 90       	pop	r0
 7a2:	0f be       	out	0x3f, r0	; 63
 7a4:	0f 90       	pop	r0
 7a6:	1f 90       	pop	r1
 7a8:	18 95       	reti

000007aa <__vector_7>:
ISR(TIMER2_COMPA_vect){							// Timer/Counter 2 Compare Match A
 7aa:	1f 92       	push	r1
 7ac:	0f 92       	push	r0
 7ae:	0f b6       	in	r0, 0x3f	; 63
 7b0:	0f 92       	push	r0
 7b2:	11 24       	eor	r1, r1
 7b4:	2f 93       	push	r18
 7b6:	8f 93       	push	r24
 7b8:	9f 93       	push	r25
 7ba:	af 93       	push	r26
 7bc:	bf 93       	push	r27
	microsSeconds += TIMEUNIT;					// Increment the number of microseconds by the TIMEUNIT
 7be:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <microsSeconds>
 7c2:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <microsSeconds+0x1>
 7c6:	a0 91 1e 01 	lds	r26, 0x011E	; 0x80011e <microsSeconds+0x2>
 7ca:	b0 91 1f 01 	lds	r27, 0x011F	; 0x80011f <microsSeconds+0x3>
 7ce:	0a 96       	adiw	r24, 0x0a	; 10
 7d0:	a1 1d       	adc	r26, r1
 7d2:	b1 1d       	adc	r27, r1
 7d4:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <microsSeconds>
 7d8:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <microsSeconds+0x1>
 7dc:	a0 93 1e 01 	sts	0x011E, r26	; 0x80011e <microsSeconds+0x2>
 7e0:	b0 93 1f 01 	sts	0x011F, r27	; 0x80011f <microsSeconds+0x3>
	micros1000s += TIMEUNIT;					// Increment rolling counter by TIMEUNIT
 7e4:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <micros1000s>
 7e8:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <micros1000s+0x1>
 7ec:	0a 96       	adiw	r24, 0x0a	; 10
 7ee:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <micros1000s+0x1>
 7f2:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <micros1000s>
	if (micros1000s>=1000){
 7f6:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <micros1000s>
 7fa:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <micros1000s+0x1>
 7fe:	88 3e       	cpi	r24, 0xE8	; 232
 800:	93 40       	sbci	r25, 0x03	; 3
 802:	e8 f0       	brcs	.+58     	; 0x83e <__vector_7+0x94>
		millisSeconds++;						// Increments milliseconds counter every 1000s of microseconds
 804:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <millisSeconds>
 808:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <millisSeconds+0x1>
 80c:	a0 91 22 01 	lds	r26, 0x0122	; 0x800122 <millisSeconds+0x2>
 810:	b0 91 23 01 	lds	r27, 0x0123	; 0x800123 <millisSeconds+0x3>
 814:	01 96       	adiw	r24, 0x01	; 1
 816:	a1 1d       	adc	r26, r1
 818:	b1 1d       	adc	r27, r1
 81a:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <millisSeconds>
 81e:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <millisSeconds+0x1>
 822:	a0 93 22 01 	sts	0x0122, r26	; 0x800122 <millisSeconds+0x2>
 826:	b0 93 23 01 	sts	0x0123, r27	; 0x800123 <millisSeconds+0x3>
		micros1000s -= 1000;					// Adds the any extra microseconds to the rolling counter
 82a:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <micros1000s>
 82e:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <micros1000s+0x1>
 832:	88 5e       	subi	r24, 0xE8	; 232
 834:	93 40       	sbci	r25, 0x03	; 3
 836:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <micros1000s+0x1>
 83a:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <micros1000s>
	}
}
 83e:	bf 91       	pop	r27
 840:	af 91       	pop	r26
 842:	9f 91       	pop	r25
 844:	8f 91       	pop	r24
 846:	2f 91       	pop	r18
 848:	0f 90       	pop	r0
 84a:	0f be       	out	0x3f, r0	; 63
 84c:	0f 90       	pop	r0
 84e:	1f 90       	pop	r1
 850:	18 95       	reti

00000852 <__vector_8>:
ISR(TIMER2_COMPB_vect){							// Timer/Counter 2 Compare Match B
 852:	1f 92       	push	r1
 854:	0f 92       	push	r0
 856:	0f b6       	in	r0, 0x3f	; 63
 858:	0f 92       	push	r0
 85a:	11 24       	eor	r1, r1
	ISR_TMR2CB = 0;
 85c:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <ISR_TMR2CB>
}
 860:	0f 90       	pop	r0
 862:	0f be       	out	0x3f, r0	; 63
 864:	0f 90       	pop	r0
 866:	1f 90       	pop	r1
 868:	18 95       	reti

0000086a <__vector_9>:
ISR(TIMER2_OVF_vect){							// Timer/Counter 2 Overflow
 86a:	1f 92       	push	r1
 86c:	0f 92       	push	r0
 86e:	0f b6       	in	r0, 0x3f	; 63
 870:	0f 92       	push	r0
 872:	11 24       	eor	r1, r1
	ISR_TMR2OVF = 0;
 874:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <ISR_TMR2OVF>
}
 878:	0f 90       	pop	r0
 87a:	0f be       	out	0x3f, r0	; 63
 87c:	0f 90       	pop	r0
 87e:	1f 90       	pop	r1
 880:	18 95       	reti

00000882 <__vector_10>:
ISR(TIMER1_CAPT_vect){							// Timer/Counter 1 Capture Event
 882:	1f 92       	push	r1
 884:	0f 92       	push	r0
 886:	0f b6       	in	r0, 0x3f	; 63
 888:	0f 92       	push	r0
 88a:	11 24       	eor	r1, r1
 88c:	8f 93       	push	r24
 88e:	9f 93       	push	r25
	ISR_TMR1CAPT = 1;
 890:	81 e0       	ldi	r24, 0x01	; 1
 892:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <ISR_TMR1CAPT>
	switch (lastInterruptChannel){				// Check which encoder channel sent triggered the Input Capture
 896:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <lastInterruptChannel>
 89a:	88 23       	and	r24, r24
 89c:	19 f0       	breq	.+6      	; 0x8a4 <__vector_10+0x22>
 89e:	81 30       	cpi	r24, 0x01	; 1
 8a0:	91 f0       	breq	.+36     	; 0x8c6 <__vector_10+0x44>
 8a2:	21 c0       	rjmp	.+66     	; 0x8e6 <__vector_10+0x64>
		case 0:
			prevCaptTimeCHA = inCaptTimeCHA;	// Move current timestamp to the previous one
 8a4:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <inCaptTimeCHA>
 8a8:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <inCaptTimeCHA+0x1>
 8ac:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <prevCaptTimeCHA+0x1>
 8b0:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <prevCaptTimeCHA>
			inCaptTimeCHA = ICR1;				// Update current timestamp
 8b4:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
 8b8:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
 8bc:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <inCaptTimeCHA+0x1>
 8c0:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <inCaptTimeCHA>
		break;
 8c4:	10 c0       	rjmp	.+32     	; 0x8e6 <__vector_10+0x64>
		case 1:
			prevCaptTimeCHB = inCaptTimeCHB;	// Move current timestamp to the previous one
 8c6:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <inCaptTimeCHB>
 8ca:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <inCaptTimeCHB+0x1>
 8ce:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <prevCaptTimeCHB+0x1>
 8d2:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <prevCaptTimeCHB>
			inCaptTimeCHB = ICR1;				// Update current timestamp
 8d6:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
 8da:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
 8de:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <inCaptTimeCHB+0x1>
 8e2:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <inCaptTimeCHB>
		break;
	}
}
 8e6:	9f 91       	pop	r25
 8e8:	8f 91       	pop	r24
 8ea:	0f 90       	pop	r0
 8ec:	0f be       	out	0x3f, r0	; 63
 8ee:	0f 90       	pop	r0
 8f0:	1f 90       	pop	r1
 8f2:	18 95       	reti

000008f4 <__vector_11>:
ISR(TIMER1_COMPA_vect){							// Timer/Counter 1 Compare Match A
 8f4:	1f 92       	push	r1
 8f6:	0f 92       	push	r0
 8f8:	0f b6       	in	r0, 0x3f	; 63
 8fa:	0f 92       	push	r0
 8fc:	11 24       	eor	r1, r1
	ISR_TMR1CA = 0;
 8fe:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <ISR_TMR1CA>
}
 902:	0f 90       	pop	r0
 904:	0f be       	out	0x3f, r0	; 63
 906:	0f 90       	pop	r0
 908:	1f 90       	pop	r1
 90a:	18 95       	reti

0000090c <__vector_12>:
ISR(TIMER1_COMPB_vect){							// Timer/Counter 1 Compare Match B
 90c:	1f 92       	push	r1
 90e:	0f 92       	push	r0
 910:	0f b6       	in	r0, 0x3f	; 63
 912:	0f 92       	push	r0
 914:	11 24       	eor	r1, r1
	ISR_TMR1CB = 0;
 916:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <ISR_TMR1CB>
}
 91a:	0f 90       	pop	r0
 91c:	0f be       	out	0x3f, r0	; 63
 91e:	0f 90       	pop	r0
 920:	1f 90       	pop	r1
 922:	18 95       	reti

00000924 <__vector_13>:
ISR(TIMER1_OVF_vect){							// Timer/Counter 1 Overflow
 924:	1f 92       	push	r1
 926:	0f 92       	push	r0
 928:	0f b6       	in	r0, 0x3f	; 63
 92a:	0f 92       	push	r0
 92c:	11 24       	eor	r1, r1
 92e:	8f 93       	push	r24
	ISR_TMR1OVF = 1;
 930:	81 e0       	ldi	r24, 0x01	; 1
 932:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <ISR_TMR1OVF>
}
 936:	8f 91       	pop	r24
 938:	0f 90       	pop	r0
 93a:	0f be       	out	0x3f, r0	; 63
 93c:	0f 90       	pop	r0
 93e:	1f 90       	pop	r1
 940:	18 95       	reti

00000942 <__vector_14>:
ISR(TIMER0_COMPA_vect){							// Timer/Counter 0 Compare Match A
 942:	1f 92       	push	r1
 944:	0f 92       	push	r0
 946:	0f b6       	in	r0, 0x3f	; 63
 948:	0f 92       	push	r0
 94a:	11 24       	eor	r1, r1
	ISR_TMR0CA = 0;
 94c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <ISR_TMR0CA>
}
 950:	0f 90       	pop	r0
 952:	0f be       	out	0x3f, r0	; 63
 954:	0f 90       	pop	r0
 956:	1f 90       	pop	r1
 958:	18 95       	reti

0000095a <__vector_15>:
ISR(TIMER0_COMPB_vect){							// Timer/Counter 0 Compare Match B
 95a:	1f 92       	push	r1
 95c:	0f 92       	push	r0
 95e:	0f b6       	in	r0, 0x3f	; 63
 960:	0f 92       	push	r0
 962:	11 24       	eor	r1, r1
	ISR_TMR0CB = 0;
 964:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <ISR_TMR0CB>
}
 968:	0f 90       	pop	r0
 96a:	0f be       	out	0x3f, r0	; 63
 96c:	0f 90       	pop	r0
 96e:	1f 90       	pop	r1
 970:	18 95       	reti

00000972 <__vector_16>:
ISR(TIMER0_OVF_vect){							// Timer/Counter 0 Overflow
 972:	1f 92       	push	r1
 974:	0f 92       	push	r0
 976:	0f b6       	in	r0, 0x3f	; 63
 978:	0f 92       	push	r0
 97a:	11 24       	eor	r1, r1
	ISR_TMR0OVF = 0;
 97c:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <ISR_TMR0OVF>
}
 980:	0f 90       	pop	r0
 982:	0f be       	out	0x3f, r0	; 63
 984:	0f 90       	pop	r0
 986:	1f 90       	pop	r1
 988:	18 95       	reti

0000098a <__vector_17>:
ISR(SPI_STC_vect){								// SPI Serial Transfer Complete
 98a:	1f 92       	push	r1
 98c:	0f 92       	push	r0
 98e:	0f b6       	in	r0, 0x3f	; 63
 990:	0f 92       	push	r0
 992:	11 24       	eor	r1, r1
	ISR_SPI = 0;
 994:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <ISR_SPI>
}
 998:	0f 90       	pop	r0
 99a:	0f be       	out	0x3f, r0	; 63
 99c:	0f 90       	pop	r0
 99e:	1f 90       	pop	r1
 9a0:	18 95       	reti

000009a2 <__vector_18>:
ISR(USART_RX_vect){								// USART Rx Complete
 9a2:	1f 92       	push	r1
 9a4:	0f 92       	push	r0
 9a6:	0f b6       	in	r0, 0x3f	; 63
 9a8:	0f 92       	push	r0
 9aa:	11 24       	eor	r1, r1
 9ac:	2f 93       	push	r18
 9ae:	3f 93       	push	r19
 9b0:	4f 93       	push	r20
 9b2:	5f 93       	push	r21
 9b4:	6f 93       	push	r22
 9b6:	7f 93       	push	r23
 9b8:	8f 93       	push	r24
 9ba:	9f 93       	push	r25
 9bc:	af 93       	push	r26
 9be:	bf 93       	push	r27
 9c0:	ef 93       	push	r30
 9c2:	ff 93       	push	r31
	ISR_USARTRX = 0;							// Incoming RX flag
 9c4:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <ISR_USARTRX>
	if(RXBufferAmount >= RXBufferSize){
 9c8:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <RXBufferAmount>
 9cc:	88 30       	cpi	r24, 0x08	; 8
 9ce:	20 f0       	brcs	.+8      	; 0x9d8 <__vector_18+0x36>
		setError(USART_RX_BUFFER_FULL);
 9d0:	89 e2       	ldi	r24, 0x29	; 41
 9d2:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
 9d6:	27 c0       	rjmp	.+78     	; 0xa26 <__vector_18+0x84>
	}else{
		if((RXBufferOutPos+RXBufferAmount) < RXBufferSize){
 9d8:	20 91 38 01 	lds	r18, 0x0138	; 0x800138 <RXBufferOutPos>
 9dc:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <RXBufferAmount>
 9e0:	90 e0       	ldi	r25, 0x00	; 0
 9e2:	82 0f       	add	r24, r18
 9e4:	91 1d       	adc	r25, r1
 9e6:	08 97       	sbiw	r24, 0x08	; 8
 9e8:	6c f4       	brge	.+26     	; 0xa04 <__vector_18+0x62>
			RXData[RXBufferOutPos+RXBufferAmount] = UDR0;	// Transfer register value to RX Buffer
 9ea:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <RXBufferOutPos>
 9ee:	e0 91 37 01 	lds	r30, 0x0137	; 0x800137 <RXBufferAmount>
 9f2:	f0 e0       	ldi	r31, 0x00	; 0
 9f4:	e8 0f       	add	r30, r24
 9f6:	f1 1d       	adc	r31, r1
 9f8:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 9fc:	ef 5a       	subi	r30, 0xAF	; 175
 9fe:	fe 4f       	sbci	r31, 0xFE	; 254
 a00:	80 83       	st	Z, r24
 a02:	0c c0       	rjmp	.+24     	; 0xa1c <__vector_18+0x7a>
		}else{
			RXData[(RXBufferOutPos+RXBufferAmount)-RXBufferSize] = UDR0;		// Transfer register value to RX Buffer
 a04:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <RXBufferOutPos>
 a08:	e0 91 37 01 	lds	r30, 0x0137	; 0x800137 <RXBufferAmount>
 a0c:	f0 e0       	ldi	r31, 0x00	; 0
 a0e:	e8 0f       	add	r30, r24
 a10:	f1 1d       	adc	r31, r1
 a12:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 a16:	e7 5b       	subi	r30, 0xB7	; 183
 a18:	fe 4f       	sbci	r31, 0xFE	; 254
 a1a:	80 83       	st	Z, r24
		}
		RXBufferAmount ++;						// Increment element counter
 a1c:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <RXBufferAmount>
 a20:	8f 5f       	subi	r24, 0xFF	; 255
 a22:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <RXBufferAmount>
	}
}
 a26:	ff 91       	pop	r31
 a28:	ef 91       	pop	r30
 a2a:	bf 91       	pop	r27
 a2c:	af 91       	pop	r26
 a2e:	9f 91       	pop	r25
 a30:	8f 91       	pop	r24
 a32:	7f 91       	pop	r23
 a34:	6f 91       	pop	r22
 a36:	5f 91       	pop	r21
 a38:	4f 91       	pop	r20
 a3a:	3f 91       	pop	r19
 a3c:	2f 91       	pop	r18
 a3e:	0f 90       	pop	r0
 a40:	0f be       	out	0x3f, r0	; 63
 a42:	0f 90       	pop	r0
 a44:	1f 90       	pop	r1
 a46:	18 95       	reti

00000a48 <__vector_19>:
ISR(USART_UDRE_vect){							// USART Data Register Empty
 a48:	1f 92       	push	r1
 a4a:	0f 92       	push	r0
 a4c:	0f b6       	in	r0, 0x3f	; 63
 a4e:	0f 92       	push	r0
 a50:	11 24       	eor	r1, r1
	ISR_USARTUDRE = 0;
 a52:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <ISR_USARTUDRE>
}
 a56:	0f 90       	pop	r0
 a58:	0f be       	out	0x3f, r0	; 63
 a5a:	0f 90       	pop	r0
 a5c:	1f 90       	pop	r1
 a5e:	18 95       	reti

00000a60 <__vector_20>:
ISR(USART_TX_vect){								// USART TX Complete
 a60:	1f 92       	push	r1
 a62:	0f 92       	push	r0
 a64:	0f b6       	in	r0, 0x3f	; 63
 a66:	0f 92       	push	r0
 a68:	11 24       	eor	r1, r1
	ISR_USARTTX = 0;
 a6a:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <ISR_USARTTX>
}
 a6e:	0f 90       	pop	r0
 a70:	0f be       	out	0x3f, r0	; 63
 a72:	0f 90       	pop	r0
 a74:	1f 90       	pop	r1
 a76:	18 95       	reti

00000a78 <__vector_21>:
ISR(ADC_vect){									// ADC Conversion Complete
 a78:	1f 92       	push	r1
 a7a:	0f 92       	push	r0
 a7c:	0f b6       	in	r0, 0x3f	; 63
 a7e:	0f 92       	push	r0
 a80:	11 24       	eor	r1, r1
 a82:	8f 93       	push	r24
 a84:	9f 93       	push	r25
	result_ADC = ADC;
 a86:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 a8a:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 a8e:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <result_ADC+0x1>
 a92:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <result_ADC>
	ISR_ADC = 1;
 a96:	81 e0       	ldi	r24, 0x01	; 1
 a98:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <ISR_ADC>
}
 a9c:	9f 91       	pop	r25
 a9e:	8f 91       	pop	r24
 aa0:	0f 90       	pop	r0
 aa2:	0f be       	out	0x3f, r0	; 63
 aa4:	0f 90       	pop	r0
 aa6:	1f 90       	pop	r1
 aa8:	18 95       	reti

00000aaa <__vector_22>:
ISR(EE_READY_vect){								// EEPROM Ready
 aaa:	1f 92       	push	r1
 aac:	0f 92       	push	r0
 aae:	0f b6       	in	r0, 0x3f	; 63
 ab0:	0f 92       	push	r0
 ab2:	11 24       	eor	r1, r1
	ISR_EEREADY = 0;
 ab4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <ISR_EEREADY>
}
 ab8:	0f 90       	pop	r0
 aba:	0f be       	out	0x3f, r0	; 63
 abc:	0f 90       	pop	r0
 abe:	1f 90       	pop	r1
 ac0:	18 95       	reti

00000ac2 <__vector_23>:
ISR(ANALOG_COMP_vect){							// Analog Comparator
 ac2:	1f 92       	push	r1
 ac4:	0f 92       	push	r0
 ac6:	0f b6       	in	r0, 0x3f	; 63
 ac8:	0f 92       	push	r0
 aca:	11 24       	eor	r1, r1
	ISR_ANALOGCOMP = 0;
 acc:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <ISR_ANALOGCOMP>
}
 ad0:	0f 90       	pop	r0
 ad2:	0f be       	out	0x3f, r0	; 63
 ad4:	0f 90       	pop	r0
 ad6:	1f 90       	pop	r1
 ad8:	18 95       	reti

00000ada <__vector_24>:
ISR(TWI_vect){									// 2-wire Serial Interface
 ada:	1f 92       	push	r1
 adc:	0f 92       	push	r0
 ade:	0f b6       	in	r0, 0x3f	; 63
 ae0:	0f 92       	push	r0
 ae2:	11 24       	eor	r1, r1
 ae4:	2f 93       	push	r18
 ae6:	3f 93       	push	r19
 ae8:	4f 93       	push	r20
 aea:	5f 93       	push	r21
 aec:	6f 93       	push	r22
 aee:	7f 93       	push	r23
 af0:	8f 93       	push	r24
 af2:	9f 93       	push	r25
 af4:	af 93       	push	r26
 af6:	bf 93       	push	r27
 af8:	ef 93       	push	r30
 afa:	ff 93       	push	r31
	ISR_TWI = 0;
 afc:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <ISR_TWI>
	switch(TWSR & 0b11111100){					// Masking prescaler bits in TWSR
 b00:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 b04:	e8 2f       	mov	r30, r24
 b06:	ec 7f       	andi	r30, 0xFC	; 252
 b08:	8e 2f       	mov	r24, r30
 b0a:	90 e0       	ldi	r25, 0x00	; 0
 b0c:	fc 01       	movw	r30, r24
 b0e:	38 97       	sbiw	r30, 0x08	; 8
 b10:	ef 31       	cpi	r30, 0x1F	; 31
 b12:	f1 05       	cpc	r31, r1
 b14:	30 f5       	brcc	.+76     	; 0xb62 <__vector_24+0x88>
 b16:	ec 5c       	subi	r30, 0xCC	; 204
 b18:	ff 4f       	sbci	r31, 0xFF	; 255
 b1a:	0c 94 12 06 	jmp	0xc24	; 0xc24 <__tablejump2__>
		case 8:									// A START condition has been transmitted
			TWDR = I2CRemoteAddress;
 b1e:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <I2CRemoteAddress>
 b22:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
			TWCR |= (0<<TWSTA) | (0<<TWSTO) | (1<<TWINT);
 b26:	ec eb       	ldi	r30, 0xBC	; 188
 b28:	f0 e0       	ldi	r31, 0x00	; 0
 b2a:	80 81       	ld	r24, Z
 b2c:	80 68       	ori	r24, 0x80	; 128
 b2e:	80 83       	st	Z, r24
		break;
 b30:	1b c0       	rjmp	.+54     	; 0xb68 <__vector_24+0x8e>
		case 10:								// A repeated START condition has been transmitted
		break;
		case 18:								// SLA+W has been transmitted; ACK has been received
			TWDR = I2CData;
 b32:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <I2CData>
 b36:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
			TWCR |= (0<<TWSTA) | (0<<TWSTO) | (1<<TWINT);
 b3a:	ec eb       	ldi	r30, 0xBC	; 188
 b3c:	f0 e0       	ldi	r31, 0x00	; 0
 b3e:	80 81       	ld	r24, Z
 b40:	80 68       	ori	r24, 0x80	; 128
 b42:	80 83       	st	Z, r24
		break;
 b44:	11 c0       	rjmp	.+34     	; 0xb68 <__vector_24+0x8e>
		case 20:								// SLA+W has been transmitted; NOT ACK has been received
			setError(I2C_SLA_NOK_RESPONSE);
 b46:	8f e1       	ldi	r24, 0x1F	; 31
 b48:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
		break;
 b4c:	0d c0       	rjmp	.+26     	; 0xb68 <__vector_24+0x8e>
		case 28:								// Data byte has been transmitted; ACK has been received
			TWCR |= (0<<TWSTA) | (1<<TWSTO) | (1<<TWINT);
 b4e:	ec eb       	ldi	r30, 0xBC	; 188
 b50:	f0 e0       	ldi	r31, 0x00	; 0
 b52:	80 81       	ld	r24, Z
 b54:	80 69       	ori	r24, 0x90	; 144
 b56:	80 83       	st	Z, r24
		break;
 b58:	07 c0       	rjmp	.+14     	; 0xb68 <__vector_24+0x8e>
		case 30:								// Data byte has been transmitted; NOT ACK has been received
			setError(I2C_DATA_NOK_RESPONSE);
 b5a:	80 e2       	ldi	r24, 0x20	; 32
 b5c:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
		break;
 b60:	03 c0       	rjmp	.+6      	; 0xb68 <__vector_24+0x8e>
		case 38:								// Arbitration lost in SLA+W or data bytes
		break;
		default:
			setError(I2C_UNKNOWN_ERROR);
 b62:	81 e2       	ldi	r24, 0x21	; 33
 b64:	0e 94 c6 00 	call	0x18c	; 0x18c <setError>
		break;		
	}
}
 b68:	ff 91       	pop	r31
 b6a:	ef 91       	pop	r30
 b6c:	bf 91       	pop	r27
 b6e:	af 91       	pop	r26
 b70:	9f 91       	pop	r25
 b72:	8f 91       	pop	r24
 b74:	7f 91       	pop	r23
 b76:	6f 91       	pop	r22
 b78:	5f 91       	pop	r21
 b7a:	4f 91       	pop	r20
 b7c:	3f 91       	pop	r19
 b7e:	2f 91       	pop	r18
 b80:	0f 90       	pop	r0
 b82:	0f be       	out	0x3f, r0	; 63
 b84:	0f 90       	pop	r0
 b86:	1f 90       	pop	r1
 b88:	18 95       	reti

00000b8a <__vector_25>:
ISR(SPM_READY_vect){							// Store Program Memory Ready
 b8a:	1f 92       	push	r1
 b8c:	0f 92       	push	r0
 b8e:	0f b6       	in	r0, 0x3f	; 63
 b90:	0f 92       	push	r0
 b92:	11 24       	eor	r1, r1
	ISR_SPM = 0;
 b94:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <ISR_SPM>
}
 b98:	0f 90       	pop	r0
 b9a:	0f be       	out	0x3f, r0	; 63
 b9c:	0f 90       	pop	r0
 b9e:	1f 90       	pop	r1
 ba0:	18 95       	reti

00000ba2 <__udivmodsi4>:
 ba2:	a1 e2       	ldi	r26, 0x21	; 33
 ba4:	1a 2e       	mov	r1, r26
 ba6:	aa 1b       	sub	r26, r26
 ba8:	bb 1b       	sub	r27, r27
 baa:	fd 01       	movw	r30, r26
 bac:	0d c0       	rjmp	.+26     	; 0xbc8 <__udivmodsi4_ep>

00000bae <__udivmodsi4_loop>:
 bae:	aa 1f       	adc	r26, r26
 bb0:	bb 1f       	adc	r27, r27
 bb2:	ee 1f       	adc	r30, r30
 bb4:	ff 1f       	adc	r31, r31
 bb6:	a2 17       	cp	r26, r18
 bb8:	b3 07       	cpc	r27, r19
 bba:	e4 07       	cpc	r30, r20
 bbc:	f5 07       	cpc	r31, r21
 bbe:	20 f0       	brcs	.+8      	; 0xbc8 <__udivmodsi4_ep>
 bc0:	a2 1b       	sub	r26, r18
 bc2:	b3 0b       	sbc	r27, r19
 bc4:	e4 0b       	sbc	r30, r20
 bc6:	f5 0b       	sbc	r31, r21

00000bc8 <__udivmodsi4_ep>:
 bc8:	66 1f       	adc	r22, r22
 bca:	77 1f       	adc	r23, r23
 bcc:	88 1f       	adc	r24, r24
 bce:	99 1f       	adc	r25, r25
 bd0:	1a 94       	dec	r1
 bd2:	69 f7       	brne	.-38     	; 0xbae <__udivmodsi4_loop>
 bd4:	60 95       	com	r22
 bd6:	70 95       	com	r23
 bd8:	80 95       	com	r24
 bda:	90 95       	com	r25
 bdc:	9b 01       	movw	r18, r22
 bde:	ac 01       	movw	r20, r24
 be0:	bd 01       	movw	r22, r26
 be2:	cf 01       	movw	r24, r30
 be4:	08 95       	ret

00000be6 <__divmodsi4>:
 be6:	05 2e       	mov	r0, r21
 be8:	97 fb       	bst	r25, 7
 bea:	1e f4       	brtc	.+6      	; 0xbf2 <__divmodsi4+0xc>
 bec:	00 94       	com	r0
 bee:	0e 94 0a 06 	call	0xc14	; 0xc14 <__negsi2>
 bf2:	57 fd       	sbrc	r21, 7
 bf4:	07 d0       	rcall	.+14     	; 0xc04 <__divmodsi4_neg2>
 bf6:	0e 94 d1 05 	call	0xba2	; 0xba2 <__udivmodsi4>
 bfa:	07 fc       	sbrc	r0, 7
 bfc:	03 d0       	rcall	.+6      	; 0xc04 <__divmodsi4_neg2>
 bfe:	4e f4       	brtc	.+18     	; 0xc12 <__divmodsi4_exit>
 c00:	0c 94 0a 06 	jmp	0xc14	; 0xc14 <__negsi2>

00000c04 <__divmodsi4_neg2>:
 c04:	50 95       	com	r21
 c06:	40 95       	com	r20
 c08:	30 95       	com	r19
 c0a:	21 95       	neg	r18
 c0c:	3f 4f       	sbci	r19, 0xFF	; 255
 c0e:	4f 4f       	sbci	r20, 0xFF	; 255
 c10:	5f 4f       	sbci	r21, 0xFF	; 255

00000c12 <__divmodsi4_exit>:
 c12:	08 95       	ret

00000c14 <__negsi2>:
 c14:	90 95       	com	r25
 c16:	80 95       	com	r24
 c18:	70 95       	com	r23
 c1a:	61 95       	neg	r22
 c1c:	7f 4f       	sbci	r23, 0xFF	; 255
 c1e:	8f 4f       	sbci	r24, 0xFF	; 255
 c20:	9f 4f       	sbci	r25, 0xFF	; 255
 c22:	08 95       	ret

00000c24 <__tablejump2__>:
 c24:	ee 0f       	add	r30, r30
 c26:	ff 1f       	adc	r31, r31
 c28:	05 90       	lpm	r0, Z+
 c2a:	f4 91       	lpm	r31, Z
 c2c:	e0 2d       	mov	r30, r0
 c2e:	09 94       	ijmp

00000c30 <__umulhisi3>:
 c30:	a2 9f       	mul	r26, r18
 c32:	b0 01       	movw	r22, r0
 c34:	b3 9f       	mul	r27, r19
 c36:	c0 01       	movw	r24, r0
 c38:	a3 9f       	mul	r26, r19
 c3a:	70 0d       	add	r23, r0
 c3c:	81 1d       	adc	r24, r1
 c3e:	11 24       	eor	r1, r1
 c40:	91 1d       	adc	r25, r1
 c42:	b2 9f       	mul	r27, r18
 c44:	70 0d       	add	r23, r0
 c46:	81 1d       	adc	r24, r1
 c48:	11 24       	eor	r1, r1
 c4a:	91 1d       	adc	r25, r1
 c4c:	08 95       	ret

00000c4e <_exit>:
 c4e:	f8 94       	cli

00000c50 <__stop_program>:
 c50:	ff cf       	rjmp	.-2      	; 0xc50 <__stop_program>
