// Seed: 3579264415
module module_0;
  parameter id_1 = 1 - -1 == -1;
  string id_2 = "";
  assign module_2.type_1 = 0;
  logic [7:0][-1] id_3;
  id_4(
      .id_0(id_3), .id_1(id_2), .id_2(id_5), .id_3(id_3.id_1[-1'b0])
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output uwire id_2,
    output tri0  id_3
);
  always_ff id_1 <= id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6
);
  assign id_6 = -1;
  assign id_0 = -1 === -1;
  module_0 modCall_1 ();
endmodule
