Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/thanotos/Documents/FPGA/USR/tb_universal_shift_re_isim_beh.exe -prj C:/Users/thanotos/Documents/FPGA/USR/tb_universal_shift_re_beh.prj work.tb_universal_shift_re 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/USR/universal_shift_reg.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/USR/tb_universal_shift_re.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity universal_shift_reg [universal_shift_reg_default]
Compiling architecture behavior of entity tb_universal_shift_re
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/thanotos/Documents/FPGA/USR/tb_universal_shift_re_isim_beh.exe
Fuse Memory Usage: 29904 KB
Fuse CPU Usage: 374 ms
