/*
 * $RCSfile$
 * $Revision$
 * $Date$
 * $Author$
 *
 * VSC 452 SPI driver.
 *  
 * Copyright (C) 2006 Avocent Corp.
 *
 * This file is subject to the terms and conditions of the GNU 
 * General Public License. This program is distributed in the hope 
 * that it will be useful, but WITHOUT ANY WARRANTY; without even 
 * the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR 
 * PURPOSE.  See the GNU General Public License for more details.
 */

#if !defined (AESSSSPIDRV_H)
#define AESSSSPIDRV_H


#ifdef AESSSSPIDRV_C

/* ioctl definitions */
#define DRIVER_NAME "aess_sspidrv"
#define DRIVER_MODULE "aess_sspidrv.ko"
#define DRIVER_TYPE "CHAR"

/* IOCTL command */
#define AESS_SSPIDRV_IOC_MAGIC       0xC5
#define AESS_SSPIDRV_WR              _IOWR(AESS_SSPIDRV_IOC_MAGIC, 1, sSSPIDrvInfoType)

/* type define */
typedef unsigned char       u8;
typedef unsigned short      u16;
typedef unsigned int        u32;
typedef u64                 UINT64;


/******************************************************************************
*   STRUCT      :   Function Prototype 
******************************************************************************/
/**
 *  @brief   Prototype for each private function.
 *
 *****************************************************************************/

#endif   /* AESSSSPIDRV_C */


/******************************************************************************
*   STRUCT      :   sSPIDrvInfoType
******************************************************************************/
/**
 *  @brief   structure of SPI driver information
 *
 *****************************************************************************/
typedef struct
{
	/** SPI Transaction process time */
	u8 u8ProcessTime;
	
	/** SPI bus mode */
	u8 u8Mode;
	
	/** SPI chip id */
	u8 u8ChipId;
	
	/** SPI clock Freq */
	u32 u32Freq;
	
	/** Msg transmit buffer */
	u8 *pu8MsgSendBuffer;
	
	/** Msg transmit data length */
	u32 u32MsgSendDataSize;
	
	/** Msg receive buffer */
	u8 *pu8MsgRecBuffer;
	
	/** Msg receive data length */
	u32 u32MsgRecDataSize;
 	
} sSSPIDrvInfoType;



/******************************************************************************
*   Enum      :   eSPIDrvModeType
******************************************************************************/
/**
 *  @brief   SPI driver mode enumeration type
 *
 *****************************************************************************/
typedef enum
{
	/** CPOL/SCM (clock polarity) = 0 ; CPHA/SCIDL (clock phase) = 0 */
	SSPI_DRV_MODE_0 = 0,
	
	/** CPOL/SCM (clock polarity) = 0 ; CPHA/SCIDL (clock phase) = 1 */
	SSPI_DRV_MODE_1,
	
	/** CPOL/SCM (clock polarity) = 1 ; CPHA/SCIDL (clock phase) = 0 */
	SSPI_DRV_MODE_2,
	
	/** CPOL/SCM (clock polarity) = 1 ; CPHA/SCIDL (clock phase) = 1 */
	SSPI_DRV_MODE_3,
	
	/** Max support mode */
	SSPI_DRV_MAX_MODE
} eSSPIDrvModeType;

typedef enum
{
    PSPI1_DEV = 0,
    PSPI2_DEV = 1,
} PSPI_DEV_T;

#endif   /* AESSSSPIDRV_H */
