# do digitalCircuits.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parity
# 
# Top level modules:
# 	parity
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parity_vlg_sample_tst
# -- Compiling module parity_vlg_check_tst
# -- Compiling module parity_vlg_vec_tst
# 
# Top level modules:
# 	parity_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.parity_vlg_vec_tst 
# Loading work.parity_vlg_vec_tst
# Loading work.parity
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.parity_vlg_sample_tst
# Loading work.parity_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : digitalCircuits.vt(148)
#    Time: 1 us  Iteration: 0  Instance: /parity_vlg_vec_tst/tb_out
