

================================================================
== Vitis HLS Report for 'convolution2'
================================================================
* Date:           Tue May 31 15:50:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    46417|   154609|  0.464 ms|  1.546 ms|  46417|  154609|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1     |    46416|   154608|  2901 ~ 9663|          -|          -|    16|        no|
        | + VITIS_LOOP_48_2    |     2898|     9660|     69 ~ 230|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_54_4  |       64|       64|            8|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_59_5  |       64|       64|            8|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_64_6  |       96|       96|           12|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_68_7  |       64|       64|            8|          -|          -|     8|        no|
        +----------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 13 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 41 21 29 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 13 
21 --> 22 41 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 21 
29 --> 30 41 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 29 
41 --> 42 
42 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 43 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.40ns)   --->   "%store_ln46 = store i5 0, i5 %d" [MagicWand/model_functions.c:46]   --->   Operation 44 'store' 'store_ln46' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln46 = br void" [MagicWand/model_functions.c:46]   --->   Operation 45 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%d_5 = load i5 %d"   --->   Operation 46 'load' 'd_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %d_5" [MagicWand/model_functions.c:46]   --->   Operation 47 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %d_5" [MagicWand/model_functions.c:46]   --->   Operation 48 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.69ns)   --->   "%icmp_ln46 = icmp_eq  i5 %d_5, i5 16" [MagicWand/model_functions.c:46]   --->   Operation 49 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.71ns)   --->   "%add_ln46 = add i5 %d_5, i5 1" [MagicWand/model_functions.c:46]   --->   Operation 51 'add' 'add_ln46' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split10, void" [MagicWand/model_functions.c:46]   --->   Operation 52 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%secondBias_addr = getelementptr i32 %secondBias, i64 0, i64 %zext_ln46" [MagicWand/model_functions.c:46]   --->   Operation 53 'getelementptr' 'secondBias_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_47 = trunc i5 %d_5"   --->   Operation 54 'trunc' 'empty_47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.61ns)   --->   "%secondBias_load = load i4 %secondBias_addr" [MagicWand/model_functions.c:46]   --->   Operation 55 'load' 'secondBias_load' <Predicate = (!icmp_ln46)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [MagicWand/model_functions.c:77]   --->   Operation 56 'ret' 'ret_ln77' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [MagicWand/model_functions.c:44]   --->   Operation 57 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_47, i5 0"   --->   Operation 58 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%arrayidx17_sum1 = or i9 %tmp_10, i9 8"   --->   Operation 59 'or' 'arrayidx17_sum1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%arrayidx61_sum2 = or i9 %tmp_10, i9 16"   --->   Operation 60 'or' 'arrayidx61_sum2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%arrayidx74_sum3 = or i9 %tmp_10, i9 24"   --->   Operation 61 'or' 'arrayidx74_sum3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.61ns)   --->   "%secondBias_load = load i4 %secondBias_addr" [MagicWand/model_functions.c:46]   --->   Operation 62 'load' 'secondBias_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 63 [1/1] (0.40ns)   --->   "%br_ln48 = br void" [MagicWand/model_functions.c:48]   --->   Operation 63 'br' 'br_ln48' <Predicate = true> <Delay = 0.40>

State 4 <SV = 3> <Delay = 1.12>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i6 %indvars_iv_next63, void %._crit_edge19, i6 0, void %.split10"   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.72ns)   --->   "%exitcond669 = icmp_eq  i6 %i, i6 42"   --->   Operation 65 'icmp' 'exitcond669' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 66 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.71ns)   --->   "%indvars_iv_next63 = add i6 %i, i6 1"   --->   Operation 67 'add' 'indvars_iv_next63' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %exitcond669, void %.split8, void" [MagicWand/model_functions.c:48]   --->   Operation 68 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [MagicWand/model_functions.c:44]   --->   Operation 69 'specloopname' 'specloopname_ln44' <Predicate = (!exitcond669)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0"   --->   Operation 70 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond669)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0"   --->   Operation 71 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond669)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.73ns)   --->   "%add_ln53 = add i10 %tmp_11, i10 %zext_ln46_1" [MagicWand/model_functions.c:53]   --->   Operation 72 'add' 'add_ln53' <Predicate = (!exitcond669)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %add_ln53" [MagicWand/model_functions.c:53]   --->   Operation 73 'zext' 'zext_ln53' <Predicate = (!exitcond669)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln53" [MagicWand/model_functions.c:53]   --->   Operation 74 'getelementptr' 'out_0_addr' <Predicate = (!exitcond669)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.40ns)   --->   "%br_ln54 = br void" [MagicWand/model_functions.c:54]   --->   Operation 75 'br' 'br_ln54' <Predicate = (!exitcond669)> <Delay = 0.40>
ST_4 : Operation 76 [1/1] (0.40ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %d" [MagicWand/model_functions.c:46]   --->   Operation 76 'store' 'store_ln46' <Predicate = (exitcond669)> <Delay = 0.40>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (exitcond669)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%h = phi i4 %add_ln54, void %.split, i4 0, void %.split8" [MagicWand/model_functions.c:54]   --->   Operation 78 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 %add, void %.split, i32 %secondBias_load, void %.split8" [MagicWand/model_functions.c:55]   --->   Operation 79 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %h" [MagicWand/model_functions.c:54]   --->   Operation 80 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.65ns)   --->   "%icmp_ln54 = icmp_eq  i4 %h, i4 8" [MagicWand/model_functions.c:54]   --->   Operation 81 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 82 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.72ns)   --->   "%add_ln54 = add i4 %h, i4 1" [MagicWand/model_functions.c:54]   --->   Operation 83 'add' 'add_ln54' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split, void" [MagicWand/model_functions.c:54]   --->   Operation 84 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln55 = add i9 %zext_ln54, i9 %tmp_12" [MagicWand/model_functions.c:55]   --->   Operation 85 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i9 %add_ln55" [MagicWand/model_functions.c:55]   --->   Operation 86 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%m_0_addr = getelementptr i32 %m_0, i64 0, i64 %zext_ln55" [MagicWand/model_functions.c:55]   --->   Operation 87 'getelementptr' 'm_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (1.09ns)   --->   "%m_0_load = load i9 %m_0_addr" [MagicWand/model_functions.c:55]   --->   Operation 88 'load' 'm_0_load' <Predicate = (!icmp_ln54)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_5 : Operation 89 [1/1] (0.71ns)   --->   "%add_ln55_1 = add i9 %zext_ln54, i9 %arrayidx17_sum1" [MagicWand/model_functions.c:55]   --->   Operation 89 'add' 'add_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i9 %add_ln55_1" [MagicWand/model_functions.c:55]   --->   Operation 90 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%secondKernel_addr = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln55_1" [MagicWand/model_functions.c:55]   --->   Operation 91 'getelementptr' 'secondKernel_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (1.09ns)   --->   "%secondKernel_load = load i9 %secondKernel_addr" [MagicWand/model_functions.c:55]   --->   Operation 92 'load' 'secondKernel_load' <Predicate = (!icmp_ln54)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_5 : Operation 93 [1/1] (0.71ns)   --->   "%empty_51 = add i6 %i, i6 2"   --->   Operation 93 'add' 'empty_51' <Predicate = (icmp_ln54)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.72ns)   --->   "%cmp27 = icmp_eq  i6 %i, i6 0"   --->   Operation 94 'icmp' 'cmp27' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.72ns)   --->   "%cmp51 = icmp_ult  i6 %empty_51, i6 42"   --->   Operation 95 'icmp' 'cmp51' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.72ns)   --->   "%cmp89 = icmp_ult  i6 %indvars_iv_next63, i6 42"   --->   Operation 96 'icmp' 'cmp89' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %indvars_iv_next63, i3 0"   --->   Operation 97 'bitconcatenate' 'tmp_13' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_51, i3 0"   --->   Operation 98 'bitconcatenate' 'tmp_14' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.09ns)   --->   "%store_ln55 = store i32 %empty_49, i10 %out_0_addr" [MagicWand/model_functions.c:55]   --->   Operation 99 'store' 'store_ln55' <Predicate = (icmp_ln54)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_5 : Operation 100 [1/1] (0.40ns)   --->   "%br_ln58 = br i1 %cmp27, void %.preheader9.preheader, void %._crit_edge" [MagicWand/model_functions.c:58]   --->   Operation 100 'br' 'br_ln58' <Predicate = (icmp_ln54)> <Delay = 0.40>
ST_5 : Operation 101 [1/1] (0.40ns)   --->   "%br_ln59 = br void %.preheader9" [MagicWand/model_functions.c:59]   --->   Operation 101 'br' 'br_ln59' <Predicate = (icmp_ln54 & !cmp27)> <Delay = 0.40>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 102 [1/2] (1.09ns)   --->   "%m_0_load = load i9 %m_0_addr" [MagicWand/model_functions.c:55]   --->   Operation 102 'load' 'm_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_6 : Operation 103 [1/2] (1.09ns)   --->   "%secondKernel_load = load i9 %secondKernel_addr" [MagicWand/model_functions.c:55]   --->   Operation 103 'load' 'secondKernel_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 104 [3/3] (6.08ns)   --->   "%mul = fmul i32 %m_0_load, i32 %secondKernel_load" [MagicWand/model_functions.c:55]   --->   Operation 104 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.08>
ST_7 : Operation 105 [2/3] (6.08ns)   --->   "%mul = fmul i32 %m_0_load, i32 %secondKernel_load" [MagicWand/model_functions.c:55]   --->   Operation 105 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 106 [1/3] (6.08ns)   --->   "%mul = fmul i32 %m_0_load, i32 %secondKernel_load" [MagicWand/model_functions.c:55]   --->   Operation 106 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : Operation 107 [4/4] (5.71ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [MagicWand/model_functions.c:55]   --->   Operation 107 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.71>
ST_10 : Operation 108 [3/4] (5.71ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [MagicWand/model_functions.c:55]   --->   Operation 108 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.71>
ST_11 : Operation 109 [2/4] (5.71ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [MagicWand/model_functions.c:55]   --->   Operation 109 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.71>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [MagicWand/model_functions.c:44]   --->   Operation 110 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/4] (5.71ns)   --->   "%add = fadd i32 %empty_49, i32 %mul" [MagicWand/model_functions.c:55]   --->   Operation 111 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 1.81>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%h_1 = phi i4 %add_ln59, void %.split2, i4 0, void %.preheader9.preheader" [MagicWand/model_functions.c:59]   --->   Operation 113 'phi' 'h_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty_52 = phi i32 %add1, void %.split2, i32 %empty_49, void %.preheader9.preheader" [MagicWand/model_functions.c:60]   --->   Operation 114 'phi' 'empty_52' <Predicate = (!cmp27)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.65ns)   --->   "%icmp_ln59 = icmp_eq  i4 %h_1, i4 8" [MagicWand/model_functions.c:59]   --->   Operation 115 'icmp' 'icmp_ln59' <Predicate = (!cmp27)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 116 'speclooptripcount' 'empty_53' <Predicate = (!cmp27)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.72ns)   --->   "%add_ln59 = add i4 %h_1, i4 1" [MagicWand/model_functions.c:59]   --->   Operation 117 'add' 'add_ln59' <Predicate = (!cmp27)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split2, void %.loopexit51" [MagicWand/model_functions.c:59]   --->   Operation 118 'br' 'br_ln59' <Predicate = (!cmp27)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln60)   --->   "%xor_ln60 = xor i4 %h_1, i4 8" [MagicWand/model_functions.c:60]   --->   Operation 119 'xor' 'xor_ln60' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln60)   --->   "%sext_ln60 = sext i4 %xor_ln60" [MagicWand/model_functions.c:60]   --->   Operation 120 'sext' 'sext_ln60' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln60 = add i9 %sext_ln60, i9 %tmp_12" [MagicWand/model_functions.c:60]   --->   Operation 121 'add' 'add_ln60' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %add_ln60" [MagicWand/model_functions.c:60]   --->   Operation 122 'zext' 'zext_ln60' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%m_0_addr_1 = getelementptr i32 %m_0, i64 0, i64 %zext_ln60" [MagicWand/model_functions.c:60]   --->   Operation 123 'getelementptr' 'm_0_addr_1' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (1.09ns)   --->   "%m_0_load_1 = load i9 %m_0_addr_1" [MagicWand/model_functions.c:60]   --->   Operation 124 'load' 'm_0_load_1' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%add_ln60_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i1.i4, i4 %empty_47, i1 0, i4 %h_1" [MagicWand/model_functions.c:60]   --->   Operation 125 'bitconcatenate' 'add_ln60_1' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %add_ln60_1" [MagicWand/model_functions.c:60]   --->   Operation 126 'zext' 'zext_ln60_1' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%secondKernel_addr_1 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln60_1" [MagicWand/model_functions.c:60]   --->   Operation 127 'getelementptr' 'secondKernel_addr_1' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (1.09ns)   --->   "%secondKernel_load_1 = load i9 %secondKernel_addr_1" [MagicWand/model_functions.c:60]   --->   Operation 128 'load' 'secondKernel_load_1' <Predicate = (!cmp27 & !icmp_ln59)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_13 : Operation 129 [1/1] (1.09ns)   --->   "%store_ln60 = store i32 %empty_52, i10 %out_0_addr" [MagicWand/model_functions.c:60]   --->   Operation 129 'store' 'store_ln60' <Predicate = (!cmp27 & icmp_ln59)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_13 : Operation 130 [1/1] (0.40ns)   --->   "%br_ln63 = br void %._crit_edge" [MagicWand/model_functions.c:63]   --->   Operation 130 'br' 'br_ln63' <Predicate = (!cmp27 & icmp_ln59)> <Delay = 0.40>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%arrayidx8524_promoted = phi i32 %empty_52, void %.loopexit51, i32 %empty_49, void" [MagicWand/model_functions.c:60]   --->   Operation 131 'phi' 'arrayidx8524_promoted' <Predicate = (icmp_ln59) | (cmp27)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cmp51, void, void %.preheader7.preheader" [MagicWand/model_functions.c:63]   --->   Operation 132 'br' 'br_ln63' <Predicate = (icmp_ln59) | (cmp27)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.44ns)   --->   "%br_ln67 = br i1 %cmp89, void %._crit_edge18, void %.preheader.preheader" [MagicWand/model_functions.c:67]   --->   Operation 133 'br' 'br_ln67' <Predicate = (icmp_ln59 & !cmp51) | (cmp27 & !cmp51)> <Delay = 0.44>
ST_13 : Operation 134 [1/1] (0.40ns)   --->   "%br_ln68 = br void %.preheader" [MagicWand/model_functions.c:68]   --->   Operation 134 'br' 'br_ln68' <Predicate = (icmp_ln59 & !cmp51 & cmp89) | (cmp27 & !cmp51 & cmp89)> <Delay = 0.40>
ST_13 : Operation 135 [1/1] (0.40ns)   --->   "%br_ln64 = br void %.preheader7" [MagicWand/model_functions.c:64]   --->   Operation 135 'br' 'br_ln64' <Predicate = (icmp_ln59 & cmp51) | (cmp27 & cmp51)> <Delay = 0.40>

State 14 <SV = 6> <Delay = 7.18>
ST_14 : Operation 136 [1/2] (1.09ns)   --->   "%m_0_load_1 = load i9 %m_0_addr_1" [MagicWand/model_functions.c:60]   --->   Operation 136 'load' 'm_0_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_14 : Operation 137 [1/2] (1.09ns)   --->   "%secondKernel_load_1 = load i9 %secondKernel_addr_1" [MagicWand/model_functions.c:60]   --->   Operation 137 'load' 'secondKernel_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_14 : Operation 138 [3/3] (6.08ns)   --->   "%mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1" [MagicWand/model_functions.c:60]   --->   Operation 138 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 6.08>
ST_15 : Operation 139 [2/3] (6.08ns)   --->   "%mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1" [MagicWand/model_functions.c:60]   --->   Operation 139 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 6.08>
ST_16 : Operation 140 [1/3] (6.08ns)   --->   "%mul1 = fmul i32 %m_0_load_1, i32 %secondKernel_load_1" [MagicWand/model_functions.c:60]   --->   Operation 140 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 5.71>
ST_17 : Operation 141 [4/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_52, i32 %mul1" [MagicWand/model_functions.c:60]   --->   Operation 141 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.71>
ST_18 : Operation 142 [3/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_52, i32 %mul1" [MagicWand/model_functions.c:60]   --->   Operation 142 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.71>
ST_19 : Operation 143 [2/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_52, i32 %mul1" [MagicWand/model_functions.c:60]   --->   Operation 143 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 5.71>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [MagicWand/model_functions.c:44]   --->   Operation 144 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_52, i32 %mul1" [MagicWand/model_functions.c:60]   --->   Operation 145 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 146 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 1.81>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%h_3 = phi i4 %add_ln68, void %.split4, i4 0, void %.preheader.preheader" [MagicWand/model_functions.c:68]   --->   Operation 147 'phi' 'h_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%empty_56 = phi i32 %add4, void %.split4, i32 %arrayidx8524_promoted, void %.preheader.preheader" [MagicWand/model_functions.c:69]   --->   Operation 148 'phi' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %h_3" [MagicWand/model_functions.c:68]   --->   Operation 149 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.65ns)   --->   "%icmp_ln68 = icmp_eq  i4 %h_3, i4 8" [MagicWand/model_functions.c:68]   --->   Operation 150 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 151 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.72ns)   --->   "%add_ln68 = add i4 %h_3, i4 1" [MagicWand/model_functions.c:68]   --->   Operation 152 'add' 'add_ln68' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split4, void %.loopexit50" [MagicWand/model_functions.c:68]   --->   Operation 153 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.71ns)   --->   "%add_ln69 = add i9 %zext_ln68, i9 %tmp_13" [MagicWand/model_functions.c:69]   --->   Operation 154 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i9 %add_ln69" [MagicWand/model_functions.c:69]   --->   Operation 155 'zext' 'zext_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%m_0_addr_4 = getelementptr i32 %m_0, i64 0, i64 %zext_ln69" [MagicWand/model_functions.c:69]   --->   Operation 156 'getelementptr' 'm_0_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 157 [2/2] (1.09ns)   --->   "%m_0_load_4 = load i9 %m_0_addr_4" [MagicWand/model_functions.c:69]   --->   Operation 157 'load' 'm_0_load_4' <Predicate = (!icmp_ln68)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %arrayidx61_sum2, i32 4, i32 8" [MagicWand/model_functions.c:69]   --->   Operation 158 'partselect' 'tmp_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%add_ln69_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_7, i4 %h_3" [MagicWand/model_functions.c:69]   --->   Operation 159 'bitconcatenate' 'add_ln69_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i9 %add_ln69_1" [MagicWand/model_functions.c:69]   --->   Operation 160 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%secondKernel_addr_4 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln69_1" [MagicWand/model_functions.c:69]   --->   Operation 161 'getelementptr' 'secondKernel_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 162 [2/2] (1.09ns)   --->   "%secondKernel_load_4 = load i9 %secondKernel_addr_4" [MagicWand/model_functions.c:69]   --->   Operation 162 'load' 'secondKernel_load_4' <Predicate = (!icmp_ln68)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_21 : Operation 163 [1/1] (1.09ns)   --->   "%store_ln69 = store i32 %empty_56, i10 %out_0_addr" [MagicWand/model_functions.c:69]   --->   Operation 163 'store' 'store_ln69' <Predicate = (icmp_ln68)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_21 : Operation 164 [1/1] (0.44ns)   --->   "%br_ln0 = br void %._crit_edge18"   --->   Operation 164 'br' 'br_ln0' <Predicate = (icmp_ln68)> <Delay = 0.44>

State 22 <SV = 7> <Delay = 7.18>
ST_22 : Operation 165 [1/2] (1.09ns)   --->   "%m_0_load_4 = load i9 %m_0_addr_4" [MagicWand/model_functions.c:69]   --->   Operation 165 'load' 'm_0_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_22 : Operation 166 [1/2] (1.09ns)   --->   "%secondKernel_load_4 = load i9 %secondKernel_addr_4" [MagicWand/model_functions.c:69]   --->   Operation 166 'load' 'secondKernel_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_22 : Operation 167 [3/3] (6.08ns)   --->   "%mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4" [MagicWand/model_functions.c:69]   --->   Operation 167 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 6.08>
ST_23 : Operation 168 [2/3] (6.08ns)   --->   "%mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4" [MagicWand/model_functions.c:69]   --->   Operation 168 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 6.08>
ST_24 : Operation 169 [1/3] (6.08ns)   --->   "%mul4 = fmul i32 %m_0_load_4, i32 %secondKernel_load_4" [MagicWand/model_functions.c:69]   --->   Operation 169 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.71>
ST_25 : Operation 170 [4/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_56, i32 %mul4" [MagicWand/model_functions.c:69]   --->   Operation 170 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.71>
ST_26 : Operation 171 [3/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_56, i32 %mul4" [MagicWand/model_functions.c:69]   --->   Operation 171 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.71>
ST_27 : Operation 172 [2/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_56, i32 %mul4" [MagicWand/model_functions.c:69]   --->   Operation 172 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.71>
ST_28 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [MagicWand/model_functions.c:44]   --->   Operation 173 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 174 [1/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_56, i32 %mul4" [MagicWand/model_functions.c:69]   --->   Operation 174 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 175 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 6> <Delay = 1.81>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%h_2 = phi i4 %add_ln64, void %.split6, i4 0, void %.preheader7.preheader" [MagicWand/model_functions.c:64]   --->   Operation 176 'phi' 'h_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%empty_54 = phi i32 %add3, void %.split6, i32 %arrayidx8524_promoted, void %.preheader7.preheader" [MagicWand/model_functions.c:65]   --->   Operation 177 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %h_2" [MagicWand/model_functions.c:64]   --->   Operation 178 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.65ns)   --->   "%icmp_ln64 = icmp_eq  i4 %h_2, i4 8" [MagicWand/model_functions.c:64]   --->   Operation 179 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 180 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.72ns)   --->   "%add_ln64 = add i4 %h_2, i4 1" [MagicWand/model_functions.c:64]   --->   Operation 181 'add' 'add_ln64' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split6, void %.loopexit" [MagicWand/model_functions.c:64]   --->   Operation 182 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.71ns)   --->   "%add_ln65 = add i9 %zext_ln64, i9 %tmp_13" [MagicWand/model_functions.c:65]   --->   Operation 183 'add' 'add_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i9 %add_ln65" [MagicWand/model_functions.c:65]   --->   Operation 184 'zext' 'zext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%m_0_addr_2 = getelementptr i32 %m_0, i64 0, i64 %zext_ln65" [MagicWand/model_functions.c:65]   --->   Operation 185 'getelementptr' 'm_0_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 186 [2/2] (1.09ns)   --->   "%m_0_load_2 = load i9 %m_0_addr_2" [MagicWand/model_functions.c:65]   --->   Operation 186 'load' 'm_0_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %arrayidx61_sum2, i32 4, i32 8" [MagicWand/model_functions.c:65]   --->   Operation 187 'partselect' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%add_ln65_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_s, i4 %h_2" [MagicWand/model_functions.c:65]   --->   Operation 188 'bitconcatenate' 'add_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i9 %add_ln65_1" [MagicWand/model_functions.c:65]   --->   Operation 189 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%secondKernel_addr_2 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln65_1" [MagicWand/model_functions.c:65]   --->   Operation 190 'getelementptr' 'secondKernel_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 191 [2/2] (1.09ns)   --->   "%secondKernel_load_2 = load i9 %secondKernel_addr_2" [MagicWand/model_functions.c:65]   --->   Operation 191 'load' 'secondKernel_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_29 : Operation 192 [1/1] (0.71ns)   --->   "%add_ln65_2 = add i9 %zext_ln64, i9 %tmp_14" [MagicWand/model_functions.c:65]   --->   Operation 192 'add' 'add_ln65_2' <Predicate = (!icmp_ln64)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i9 %add_ln65_2" [MagicWand/model_functions.c:65]   --->   Operation 193 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%m_0_addr_3 = getelementptr i32 %m_0, i64 0, i64 %zext_ln65_2" [MagicWand/model_functions.c:65]   --->   Operation 194 'getelementptr' 'm_0_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 195 [2/2] (1.09ns)   --->   "%m_0_load_3 = load i9 %m_0_addr_3" [MagicWand/model_functions.c:65]   --->   Operation 195 'load' 'm_0_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_29 : Operation 196 [1/1] (0.71ns)   --->   "%add_ln65_3 = add i9 %zext_ln64, i9 %arrayidx74_sum3" [MagicWand/model_functions.c:65]   --->   Operation 196 'add' 'add_ln65_3' <Predicate = (!icmp_ln64)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i9 %add_ln65_3" [MagicWand/model_functions.c:65]   --->   Operation 197 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%secondKernel_addr_3 = getelementptr i32 %secondKernel, i64 0, i64 %zext_ln65_3" [MagicWand/model_functions.c:65]   --->   Operation 198 'getelementptr' 'secondKernel_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 199 [2/2] (1.09ns)   --->   "%secondKernel_load_3 = load i9 %secondKernel_addr_3" [MagicWand/model_functions.c:65]   --->   Operation 199 'load' 'secondKernel_load_3' <Predicate = (!icmp_ln64)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_29 : Operation 200 [1/1] (1.09ns)   --->   "%store_ln65 = store i32 %empty_54, i10 %out_0_addr" [MagicWand/model_functions.c:65]   --->   Operation 200 'store' 'store_ln65' <Predicate = (icmp_ln64)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_29 : Operation 201 [1/1] (0.44ns)   --->   "%br_ln73 = br void %._crit_edge18" [MagicWand/model_functions.c:73]   --->   Operation 201 'br' 'br_ln73' <Predicate = (icmp_ln64)> <Delay = 0.44>

State 30 <SV = 7> <Delay = 7.18>
ST_30 : Operation 202 [1/2] (1.09ns)   --->   "%m_0_load_2 = load i9 %m_0_addr_2" [MagicWand/model_functions.c:65]   --->   Operation 202 'load' 'm_0_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_30 : Operation 203 [1/2] (1.09ns)   --->   "%secondKernel_load_2 = load i9 %secondKernel_addr_2" [MagicWand/model_functions.c:65]   --->   Operation 203 'load' 'secondKernel_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_30 : Operation 204 [3/3] (6.08ns)   --->   "%mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2" [MagicWand/model_functions.c:65]   --->   Operation 204 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [1/2] (1.09ns)   --->   "%m_0_load_3 = load i9 %m_0_addr_3" [MagicWand/model_functions.c:65]   --->   Operation 205 'load' 'm_0_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_30 : Operation 206 [1/2] (1.09ns)   --->   "%secondKernel_load_3 = load i9 %secondKernel_addr_3" [MagicWand/model_functions.c:65]   --->   Operation 206 'load' 'secondKernel_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_30 : Operation 207 [3/3] (6.08ns)   --->   "%mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3" [MagicWand/model_functions.c:65]   --->   Operation 207 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 8> <Delay = 6.08>
ST_31 : Operation 208 [2/3] (6.08ns)   --->   "%mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2" [MagicWand/model_functions.c:65]   --->   Operation 208 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 209 [2/3] (6.08ns)   --->   "%mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3" [MagicWand/model_functions.c:65]   --->   Operation 209 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 9> <Delay = 6.08>
ST_32 : Operation 210 [1/3] (6.08ns)   --->   "%mul2 = fmul i32 %m_0_load_2, i32 %secondKernel_load_2" [MagicWand/model_functions.c:65]   --->   Operation 210 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 211 [1/3] (6.08ns)   --->   "%mul3 = fmul i32 %m_0_load_3, i32 %secondKernel_load_3" [MagicWand/model_functions.c:65]   --->   Operation 211 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 10> <Delay = 5.71>
ST_33 : Operation 212 [4/4] (5.71ns)   --->   "%add2 = fadd i32 %mul2, i32 %mul3" [MagicWand/model_functions.c:65]   --->   Operation 212 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 11> <Delay = 5.71>
ST_34 : Operation 213 [3/4] (5.71ns)   --->   "%add2 = fadd i32 %mul2, i32 %mul3" [MagicWand/model_functions.c:65]   --->   Operation 213 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 12> <Delay = 5.71>
ST_35 : Operation 214 [2/4] (5.71ns)   --->   "%add2 = fadd i32 %mul2, i32 %mul3" [MagicWand/model_functions.c:65]   --->   Operation 214 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 13> <Delay = 5.71>
ST_36 : Operation 215 [1/4] (5.71ns)   --->   "%add2 = fadd i32 %mul2, i32 %mul3" [MagicWand/model_functions.c:65]   --->   Operation 215 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 14> <Delay = 5.71>
ST_37 : Operation 216 [4/4] (5.71ns)   --->   "%add3 = fadd i32 %empty_54, i32 %add2" [MagicWand/model_functions.c:65]   --->   Operation 216 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 5.71>
ST_38 : Operation 217 [3/4] (5.71ns)   --->   "%add3 = fadd i32 %empty_54, i32 %add2" [MagicWand/model_functions.c:65]   --->   Operation 217 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 5.71>
ST_39 : Operation 218 [2/4] (5.71ns)   --->   "%add3 = fadd i32 %empty_54, i32 %add2" [MagicWand/model_functions.c:65]   --->   Operation 218 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 17> <Delay = 5.71>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [MagicWand/model_functions.c:44]   --->   Operation 219 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/4] (5.71ns)   --->   "%add3 = fadd i32 %empty_54, i32 %add2" [MagicWand/model_functions.c:65]   --->   Operation 220 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 221 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 7> <Delay = 2.57>
ST_41 : Operation 222 [1/1] (0.00ns)   --->   "%empty_58 = phi i32 %empty_54, void %.loopexit, i32 %empty_56, void %.loopexit50, i32 %arrayidx8524_promoted, void" [MagicWand/model_functions.c:65]   --->   Operation 222 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %empty_58" [MagicWand/model_functions.c:73]   --->   Operation 223 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln73, i32 23, i32 30" [MagicWand/model_functions.c:73]   --->   Operation 224 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %bitcast_ln73" [MagicWand/model_functions.c:73]   --->   Operation 225 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 226 [1/1] (0.79ns)   --->   "%icmp_ln73 = icmp_ne  i8 %tmp_8, i8 255" [MagicWand/model_functions.c:73]   --->   Operation 226 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 227 [1/1] (0.98ns)   --->   "%icmp_ln73_1 = icmp_eq  i23 %trunc_ln73, i23 0" [MagicWand/model_functions.c:73]   --->   Operation 227 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 228 [2/2] (2.57ns)   --->   "%tmp_9 = fcmp_olt  i32 %empty_58, i32 0" [MagicWand/model_functions.c:73]   --->   Operation 228 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 8> <Delay = 3.92>
ST_42 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln73)   --->   "%or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73" [MagicWand/model_functions.c:73]   --->   Operation 229 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 230 [1/2] (2.57ns)   --->   "%tmp_9 = fcmp_olt  i32 %empty_58, i32 0" [MagicWand/model_functions.c:73]   --->   Operation 230 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 231 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln73 = and i1 %or_ln73, i1 %tmp_9" [MagicWand/model_functions.c:73]   --->   Operation 231 'and' 'and_ln73' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %and_ln73, void %._crit_edge19, void" [MagicWand/model_functions.c:73]   --->   Operation 232 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (1.09ns)   --->   "%store_ln73 = store i32 0, i10 %out_0_addr" [MagicWand/model_functions.c:73]   --->   Operation 233 'store' 'store_ln73' <Predicate = (and_ln73)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_42 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge19" [MagicWand/model_functions.c:73]   --->   Operation 234 'br' 'br_ln73' <Predicate = (and_ln73)> <Delay = 0.00>
ST_42 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [5]  (0 ns)
	'store' operation ('store_ln46', MagicWand/model_functions.c:46) of constant 0 on local variable 'd' [6]  (0.402 ns)

 <State 2>: 0.718ns
The critical path consists of the following:
	'load' operation ('d') on local variable 'd' [9]  (0 ns)
	'add' operation ('add_ln46', MagicWand/model_functions.c:46) [14]  (0.718 ns)

 <State 3>: 0.614ns
The critical path consists of the following:
	'load' operation ('secondBias_load', MagicWand/model_functions.c:46) on array 'secondBias' [24]  (0.614 ns)

 <State 4>: 1.13ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next63') [27]  (0 ns)
	'add' operation ('add_ln53', MagicWand/model_functions.c:53) [36]  (0.736 ns)
	blocking operation 0.393 ns on control path)

 <State 5>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', MagicWand/model_functions.c:54) with incoming values : ('add_ln54', MagicWand/model_functions.c:54) [41]  (0 ns)
	'add' operation ('add_ln55', MagicWand/model_functions.c:55) [50]  (0.719 ns)
	'getelementptr' operation ('m_0_addr', MagicWand/model_functions.c:55) [52]  (0 ns)
	'load' operation ('m_0_load', MagicWand/model_functions.c:55) on array 'm_0' [53]  (1.1 ns)

 <State 6>: 7.19ns
The critical path consists of the following:
	'load' operation ('m_0_load', MagicWand/model_functions.c:55) on array 'm_0' [53]  (1.1 ns)
	'fmul' operation ('mul', MagicWand/model_functions.c:55) [58]  (6.09 ns)

 <State 7>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul', MagicWand/model_functions.c:55) [58]  (6.09 ns)

 <State 8>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul', MagicWand/model_functions.c:55) [58]  (6.09 ns)

 <State 9>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:55) [59]  (5.71 ns)

 <State 10>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:55) [59]  (5.71 ns)

 <State 11>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:55) [59]  (5.71 ns)

 <State 12>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:55) [59]  (5.71 ns)

 <State 13>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', MagicWand/model_functions.c:59) with incoming values : ('add_ln59', MagicWand/model_functions.c:59) [73]  (0 ns)
	'xor' operation ('xor_ln60', MagicWand/model_functions.c:60) [81]  (0 ns)
	'add' operation ('add_ln60', MagicWand/model_functions.c:60) [83]  (0.719 ns)
	'getelementptr' operation ('m_0_addr_1', MagicWand/model_functions.c:60) [85]  (0 ns)
	'load' operation ('m_0_load_1', MagicWand/model_functions.c:60) on array 'm_0' [86]  (1.1 ns)

 <State 14>: 7.19ns
The critical path consists of the following:
	'load' operation ('m_0_load_1', MagicWand/model_functions.c:60) on array 'm_0' [86]  (1.1 ns)
	'fmul' operation ('mul1', MagicWand/model_functions.c:60) [91]  (6.09 ns)

 <State 15>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul1', MagicWand/model_functions.c:60) [91]  (6.09 ns)

 <State 16>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul1', MagicWand/model_functions.c:60) [91]  (6.09 ns)

 <State 17>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:60) [92]  (5.71 ns)

 <State 18>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:60) [92]  (5.71 ns)

 <State 19>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:60) [92]  (5.71 ns)

 <State 20>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:60) [92]  (5.71 ns)

 <State 21>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', MagicWand/model_functions.c:68) with incoming values : ('add_ln68', MagicWand/model_functions.c:68) [105]  (0 ns)
	'add' operation ('add_ln69', MagicWand/model_functions.c:69) [114]  (0.719 ns)
	'getelementptr' operation ('m_0_addr_4', MagicWand/model_functions.c:69) [116]  (0 ns)
	'load' operation ('m_0_load_4', MagicWand/model_functions.c:69) on array 'm_0' [117]  (1.1 ns)

 <State 22>: 7.19ns
The critical path consists of the following:
	'load' operation ('m_0_load_4', MagicWand/model_functions.c:69) on array 'm_0' [117]  (1.1 ns)
	'fmul' operation ('mul4', MagicWand/model_functions.c:69) [123]  (6.09 ns)

 <State 23>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul4', MagicWand/model_functions.c:69) [123]  (6.09 ns)

 <State 24>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul4', MagicWand/model_functions.c:69) [123]  (6.09 ns)

 <State 25>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:69) [124]  (5.71 ns)

 <State 26>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:69) [124]  (5.71 ns)

 <State 27>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:69) [124]  (5.71 ns)

 <State 28>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:69) [124]  (5.71 ns)

 <State 29>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', MagicWand/model_functions.c:64) with incoming values : ('add_ln64', MagicWand/model_functions.c:64) [132]  (0 ns)
	'add' operation ('add_ln65', MagicWand/model_functions.c:65) [141]  (0.719 ns)
	'getelementptr' operation ('m_0_addr_2', MagicWand/model_functions.c:65) [143]  (0 ns)
	'load' operation ('m_0_load_2', MagicWand/model_functions.c:65) on array 'm_0' [144]  (1.1 ns)

 <State 30>: 7.19ns
The critical path consists of the following:
	'load' operation ('m_0_load_2', MagicWand/model_functions.c:65) on array 'm_0' [144]  (1.1 ns)
	'fmul' operation ('mul2', MagicWand/model_functions.c:65) [150]  (6.09 ns)

 <State 31>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul2', MagicWand/model_functions.c:65) [150]  (6.09 ns)

 <State 32>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul2', MagicWand/model_functions.c:65) [150]  (6.09 ns)

 <State 33>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:65) [160]  (5.71 ns)

 <State 34>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:65) [160]  (5.71 ns)

 <State 35>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:65) [160]  (5.71 ns)

 <State 36>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:65) [160]  (5.71 ns)

 <State 37>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:65) [161]  (5.71 ns)

 <State 38>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:65) [161]  (5.71 ns)

 <State 39>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:65) [161]  (5.71 ns)

 <State 40>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:65) [161]  (5.71 ns)

 <State 41>: 2.57ns
The critical path consists of the following:
	'phi' operation ('empty_58', MagicWand/model_functions.c:65) with incoming values : ('secondBias_load', MagicWand/model_functions.c:46) ('add', MagicWand/model_functions.c:55) ('add1', MagicWand/model_functions.c:60) ('add4', MagicWand/model_functions.c:69) ('add3', MagicWand/model_functions.c:65) [167]  (0 ns)
	'fcmp' operation ('tmp_9', MagicWand/model_functions.c:73) [174]  (2.57 ns)

 <State 42>: 3.93ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', MagicWand/model_functions.c:73) [174]  (2.57 ns)
	'and' operation ('and_ln73', MagicWand/model_functions.c:73) [175]  (0.256 ns)
	blocking operation 1.1 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
