#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x565207fa83e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x565207fac310 .scope module, "non_fwd_sram_tb" "non_fwd_sram_tb" 3 2;
 .timescale -9 -12;
v0x565207fcb130_0 .array/port v0x565207fcb130, 0;
L_0x565207f9dd10 .functor BUFZ 32, v0x565207fcb130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_1 .array/port v0x565207fcb130, 1;
L_0x565207f7e420 .functor BUFZ 32, v0x565207fcb130_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_2 .array/port v0x565207fcb130, 2;
L_0x565207e97800 .functor BUFZ 32, v0x565207fcb130_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_3 .array/port v0x565207fcb130, 3;
L_0x565207e97550 .functor BUFZ 32, v0x565207fcb130_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_4 .array/port v0x565207fcb130, 4;
L_0x565207fd7040 .functor BUFZ 32, v0x565207fcb130_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_5 .array/port v0x565207fcb130, 5;
L_0x565207fd70e0 .functor BUFZ 32, v0x565207fcb130_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_6 .array/port v0x565207fcb130, 6;
L_0x565207fd71f0 .functor BUFZ 32, v0x565207fcb130_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_7 .array/port v0x565207fcb130, 7;
L_0x565207fd7290 .functor BUFZ 32, v0x565207fcb130_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_8 .array/port v0x565207fcb130, 8;
L_0x565207fd73b0 .functor BUFZ 32, v0x565207fcb130_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_9 .array/port v0x565207fcb130, 9;
L_0x565207fd7480 .functor BUFZ 32, v0x565207fcb130_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_10 .array/port v0x565207fcb130, 10;
L_0x565207fd75b0 .functor BUFZ 32, v0x565207fcb130_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_11 .array/port v0x565207fcb130, 11;
L_0x565207fd7680 .functor BUFZ 32, v0x565207fcb130_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_12 .array/port v0x565207fcb130, 12;
L_0x565207fd77c0 .functor BUFZ 32, v0x565207fcb130_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_13 .array/port v0x565207fcb130, 13;
L_0x565207fd7890 .functor BUFZ 32, v0x565207fcb130_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_14 .array/port v0x565207fcb130, 14;
L_0x565207fd7750 .functor BUFZ 32, v0x565207fcb130_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_15 .array/port v0x565207fcb130, 15;
L_0x565207fd7a40 .functor BUFZ 32, v0x565207fcb130_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_16 .array/port v0x565207fcb130, 16;
L_0x565207fd7ba0 .functor BUFZ 32, v0x565207fcb130_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_17 .array/port v0x565207fcb130, 17;
L_0x565207fd7c70 .functor BUFZ 32, v0x565207fcb130_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_18 .array/port v0x565207fcb130, 18;
L_0x565207fd7de0 .functor BUFZ 32, v0x565207fcb130_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_19 .array/port v0x565207fcb130, 19;
L_0x565207fd7eb0 .functor BUFZ 32, v0x565207fcb130_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_20 .array/port v0x565207fcb130, 20;
L_0x565207fd8030 .functor BUFZ 32, v0x565207fcb130_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_21 .array/port v0x565207fcb130, 21;
L_0x565207fd8100 .functor BUFZ 32, v0x565207fcb130_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_22 .array/port v0x565207fcb130, 22;
L_0x565207fd8290 .functor BUFZ 32, v0x565207fcb130_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_23 .array/port v0x565207fcb130, 23;
L_0x565207fd8360 .functor BUFZ 32, v0x565207fcb130_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_24 .array/port v0x565207fcb130, 24;
L_0x565207fd8500 .functor BUFZ 32, v0x565207fcb130_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_25 .array/port v0x565207fcb130, 25;
L_0x565207fd85d0 .functor BUFZ 32, v0x565207fcb130_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_26 .array/port v0x565207fcb130, 26;
L_0x565207fd8780 .functor BUFZ 32, v0x565207fcb130_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_27 .array/port v0x565207fcb130, 27;
L_0x565207fd8850 .functor BUFZ 32, v0x565207fcb130_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_28 .array/port v0x565207fcb130, 28;
L_0x565207fd8a10 .functor BUFZ 32, v0x565207fcb130_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_29 .array/port v0x565207fcb130, 29;
L_0x565207fd8ae0 .functor BUFZ 32, v0x565207fcb130_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_30 .array/port v0x565207fcb130, 30;
L_0x565207fd8cb0 .functor BUFZ 32, v0x565207fcb130_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcb130_31 .array/port v0x565207fcb130, 31;
L_0x565207fd8d80 .functor BUFZ 32, v0x565207fcb130_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fd3ab0_0 .var "i_clk", 0 0;
v0x565207fd3b70_0 .var "i_io_btn", 3 0;
v0x565207fd3c30_0 .var "i_io_sw", 31 0;
v0x565207fd3cd0_0 .var "i_rst_n", 0 0;
v0x565207fd3d70_0 .net "i_sram_oe_n", 0 0, v0x565207fc2be0_0;  1 drivers
RS_0x7f1633ef8538 .resolv tri, v0x565207fc2760_0, L_0x565207ff3f70;
v0x565207fd3e60_0 .net8 "io_sram_dq", 15 0, RS_0x7f1633ef8538;  2 drivers
v0x565207fd3f90_0 .var/i "nop_count", 31 0;
v0x565207fd4070_0 .net "o_insn_vld", 0 0, L_0x565207ff3270;  1 drivers
v0x565207fd4110_0 .net "o_io_hex0", 6 0, L_0x565207fef790;  1 drivers
v0x565207fd4240_0 .net "o_io_hex1", 6 0, L_0x565207fef8e0;  1 drivers
v0x565207fd4300_0 .net "o_io_hex2", 6 0, L_0x565207fef9b0;  1 drivers
v0x565207fd43c0_0 .net "o_io_hex3", 6 0, L_0x565207fefb10;  1 drivers
v0x565207fd44d0_0 .net "o_io_hex4", 6 0, L_0x565207fefbe0;  1 drivers
v0x565207fd45e0_0 .net "o_io_hex5", 6 0, L_0x565207fefd50;  1 drivers
v0x565207fd46f0_0 .net "o_io_hex6", 6 0, L_0x565207fefe20;  1 drivers
v0x565207fd4800_0 .net "o_io_hex7", 6 0, L_0x565207fefcb0;  1 drivers
v0x565207fd4910_0 .net "o_io_lcd", 31 0, L_0x565207feffd0;  1 drivers
v0x565207fd4b30_0 .net "o_io_ledg", 31 0, L_0x565207fef600;  1 drivers
v0x565207fd4c40_0 .net "o_io_ledr", 31 0, L_0x565207fef460;  1 drivers
v0x565207fd4d50_0 .net "o_pc_debug", 31 0, L_0x565207ff32e0;  1 drivers
v0x565207fd4e10_0 .net "o_sram_addr", 17 0, v0x565207fc2840_0;  1 drivers
v0x565207fd4eb0_0 .net "o_sram_ce_n", 0 0, v0x565207fc2930_0;  1 drivers
v0x565207fd4fe0_0 .net "o_sram_lb_n", 0 0, v0x565207fc2b20_0;  1 drivers
v0x565207fd5110_0 .net "o_sram_ub_o", 0 0, v0x565207fc2ca0_0;  1 drivers
v0x565207fd5240_0 .net "o_sram_we_n", 0 0, v0x565207fc2d60_0;  1 drivers
v0x565207fd5370_0 .net "reg0", 31 0, L_0x565207f9dd10;  1 drivers
v0x565207fd5450_0 .net "reg1", 31 0, L_0x565207f7e420;  1 drivers
v0x565207fd5530_0 .net "reg10", 31 0, L_0x565207fd75b0;  1 drivers
v0x565207fd5610_0 .net "reg11", 31 0, L_0x565207fd7680;  1 drivers
v0x565207fd56f0_0 .net "reg12", 31 0, L_0x565207fd77c0;  1 drivers
v0x565207fd57d0_0 .net "reg13", 31 0, L_0x565207fd7890;  1 drivers
v0x565207fd58b0_0 .net "reg14", 31 0, L_0x565207fd7750;  1 drivers
v0x565207fd5990_0 .net "reg15", 31 0, L_0x565207fd7a40;  1 drivers
v0x565207fd5a70_0 .net "reg16", 31 0, L_0x565207fd7ba0;  1 drivers
v0x565207fd5b50_0 .net "reg17", 31 0, L_0x565207fd7c70;  1 drivers
v0x565207fd5c30_0 .net "reg18", 31 0, L_0x565207fd7de0;  1 drivers
v0x565207fd5d10_0 .net "reg19", 31 0, L_0x565207fd7eb0;  1 drivers
v0x565207fd5df0_0 .net "reg2", 31 0, L_0x565207e97800;  1 drivers
v0x565207fd5ed0_0 .net "reg20", 31 0, L_0x565207fd8030;  1 drivers
v0x565207fd5fb0_0 .net "reg21", 31 0, L_0x565207fd8100;  1 drivers
v0x565207fd6090_0 .net "reg22", 31 0, L_0x565207fd8290;  1 drivers
v0x565207fd6170_0 .net "reg23", 31 0, L_0x565207fd8360;  1 drivers
v0x565207fd6250_0 .net "reg24", 31 0, L_0x565207fd8500;  1 drivers
v0x565207fd6330_0 .net "reg25", 31 0, L_0x565207fd85d0;  1 drivers
v0x565207fd6410_0 .net "reg26", 31 0, L_0x565207fd8780;  1 drivers
v0x565207fd64f0_0 .net "reg27", 31 0, L_0x565207fd8850;  1 drivers
v0x565207fd65d0_0 .net "reg28", 31 0, L_0x565207fd8a10;  1 drivers
v0x565207fd66b0_0 .net "reg29", 31 0, L_0x565207fd8ae0;  1 drivers
v0x565207fd6790_0 .net "reg3", 31 0, L_0x565207e97550;  1 drivers
v0x565207fd6870_0 .net "reg30", 31 0, L_0x565207fd8cb0;  1 drivers
v0x565207fd6950_0 .net "reg31", 31 0, L_0x565207fd8d80;  1 drivers
v0x565207fd6a30_0 .net "reg4", 31 0, L_0x565207fd7040;  1 drivers
v0x565207fd6b10_0 .net "reg5", 31 0, L_0x565207fd70e0;  1 drivers
v0x565207fd6bf0_0 .net "reg6", 31 0, L_0x565207fd71f0;  1 drivers
v0x565207fd6cd0_0 .net "reg7", 31 0, L_0x565207fd7290;  1 drivers
v0x565207fd6db0_0 .net "reg8", 31 0, L_0x565207fd73b0;  1 drivers
v0x565207fd6e90_0 .net "reg9", 31 0, L_0x565207fd7480;  1 drivers
v0x565207fd6f70_0 .net "type_instr", 6 0, L_0x565207fd7d40;  1 drivers
E_0x565207eb43a0 .event anyedge, v0x565207fc0400_0;
S_0x565207faf850 .scope module, "non_fwd_sram_inst" "non_fwd_sram" 3 103, 4 1 0, S_0x565207fac310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rstn";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /INPUT 4 "i_io_btn";
    .port_info 4 /OUTPUT 32 "o_pc_debug";
    .port_info 5 /OUTPUT 1 "o_insn_vld";
    .port_info 6 /OUTPUT 32 "o_io_ledr";
    .port_info 7 /OUTPUT 32 "o_io_ledg";
    .port_info 8 /OUTPUT 7 "o_io_hex0";
    .port_info 9 /OUTPUT 7 "o_io_hex1";
    .port_info 10 /OUTPUT 7 "o_io_hex2";
    .port_info 11 /OUTPUT 7 "o_io_hex3";
    .port_info 12 /OUTPUT 7 "o_io_hex4";
    .port_info 13 /OUTPUT 7 "o_io_hex5";
    .port_info 14 /OUTPUT 7 "o_io_hex6";
    .port_info 15 /OUTPUT 7 "o_io_hex7";
    .port_info 16 /OUTPUT 32 "o_io_lcd";
    .port_info 17 /OUTPUT 1 "i_sram_oe_n";
    .port_info 18 /OUTPUT 18 "o_sram_addr";
    .port_info 19 /INOUT 16 "io_sram_dq";
    .port_info 20 /OUTPUT 1 "o_sram_ce_n";
    .port_info 21 /OUTPUT 1 "o_sram_we_n";
    .port_info 22 /OUTPUT 1 "o_sram_lb_n";
    .port_info 23 /OUTPUT 1 "o_sram_ub_o";
L_0x565207ff3270 .functor BUFZ 1, v0x565207fcf7f0_0, C4<0>, C4<0>, C4<0>;
L_0x565207ff32e0 .functor BUFZ 32, v0x565207fcf990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207fcbbf0_0 .var "EXMEM_alu_data", 31 0;
v0x565207fcbd00_0 .var "EXMEM_br_addr", 31 0;
v0x565207fcbdc0_0 .var "EXMEM_func3", 2 0;
v0x565207fcbec0_0 .var "EXMEM_insn_vld", 0 0;
v0x565207fcbf60_0 .var "EXMEM_is_br", 0 0;
v0x565207fcc000_0 .var "EXMEM_is_uncbr", 1 0;
v0x565207fcc0c0_0 .var "EXMEM_mem_rden", 0 0;
v0x565207fcc190_0 .var "EXMEM_mem_wren", 0 0;
v0x565207fcc260_0 .var "EXMEM_pc", 31 0;
v0x565207fcc300_0 .var "EXMEM_pcsel", 0 0;
v0x565207fcc3d0_0 .var "EXMEM_rd", 4 0;
v0x565207fcc4a0_0 .var "EXMEM_rd_wren", 0 0;
v0x565207fcc570_0 .var "EXMEM_rs2_data", 31 0;
v0x565207fcc610_0 .var "EXMEM_wb_sel", 0 0;
v0x565207fcc6b0_0 .net "EXMEMreg_clr", 0 0, v0x565207fbe560_0;  1 drivers
v0x565207fcc750_0 .net "EXMEMreg_wren", 0 0, v0x565207fbea50_0;  1 drivers
v0x565207fcc820_0 .net "EX_alu_data", 31 0, L_0x565207fec710;  1 drivers
v0x565207fcca00_0 .net "EX_alu_opa", 31 0, L_0x565207fead30;  1 drivers
v0x565207fccaa0_0 .net "EX_alu_opb", 31 0, L_0x565207feb250;  1 drivers
v0x565207fccb70_0 .net "EX_br_addr", 31 0, L_0x565207fecef0;  1 drivers
v0x565207fccc30_0 .net "EX_br_base", 31 0, L_0x565207fecd20;  1 drivers
v0x565207fccd10_0 .net "EX_pcsel", 0 0, v0x565207fbc6b0_0;  1 drivers
v0x565207fccde0_0 .var "IDEX_alu_op", 3 0;
v0x565207fcceb0_0 .var "IDEX_func3", 2 0;
v0x565207fccf80_0 .var "IDEX_imm", 31 0;
v0x565207fcd040_0 .var "IDEX_insn_vld", 0 0;
v0x565207fcd100_0 .var "IDEX_is_br", 0 0;
v0x565207fcd1d0_0 .var "IDEX_is_uncbr", 1 0;
v0x565207fcd290_0 .var "IDEX_mem_rden", 0 0;
v0x565207fcd350_0 .var "IDEX_mem_wren", 0 0;
v0x565207fcd410_0 .var "IDEX_opa_sel", 0 0;
v0x565207fcd4d0_0 .var "IDEX_opb_sel", 1 0;
v0x565207fcd5b0_0 .var "IDEX_pc", 31 0;
v0x565207fcd8a0_0 .var "IDEX_pcplus4", 31 0;
v0x565207fcd980_0 .var "IDEX_rd", 4 0;
v0x565207fcda70_0 .var "IDEX_rd_wren", 0 0;
v0x565207fcdb40_0 .var "IDEX_rs1_data", 31 0;
v0x565207fcdc10_0 .var "IDEX_rs2_data", 31 0;
v0x565207fcdce0_0 .var "IDEX_wb_sel", 0 0;
v0x565207fcdd80_0 .net "IDEXreg_clr", 0 0, v0x565207fbeb10_0;  1 drivers
v0x565207fcde50_0 .net "IDEXreg_wren", 0 0, v0x565207fbee00_0;  1 drivers
v0x565207fcdf20_0 .net "ID_alu_op", 3 0, v0x565207fbd260_0;  1 drivers
v0x565207fcdff0_0 .net "ID_imm", 31 0, v0x565207fc0b20_0;  1 drivers
v0x565207fce0c0_0 .net "ID_insn_vld", 0 0, v0x565207fbd500_0;  1 drivers
v0x565207fce190_0 .net "ID_is_br", 0 0, v0x565207fbd710_0;  1 drivers
v0x565207fce260_0 .net "ID_is_uncbr", 1 0, v0x565207fbd7f0_0;  1 drivers
v0x565207fce330_0 .net "ID_mem_rden", 0 0, v0x565207fbd8d0_0;  1 drivers
v0x565207fce400_0 .net "ID_mem_wren", 0 0, v0x565207fbd9b0_0;  1 drivers
v0x565207fce4d0_0 .net "ID_opa_sel", 0 0, v0x565207fbda90_0;  1 drivers
v0x565207fce5a0_0 .net "ID_opb_sel", 1 0, v0x565207fbdb70_0;  1 drivers
v0x565207fce670_0 .net "ID_rd_wren", 0 0, v0x565207fbdc50_0;  1 drivers
v0x565207fce740_0 .net "ID_rs1_data", 31 0, L_0x565207fea240;  1 drivers
v0x565207fce810_0 .net "ID_rs2_data", 31 0, L_0x565207feaaa0;  1 drivers
v0x565207fce8e0_0 .net "ID_wb_sel", 0 0, v0x565207fbdd30_0;  1 drivers
v0x565207fce9b0_0 .net "IFID_func3", 2 0, L_0x565207fe9b10;  1 drivers
v0x565207fcea50_0 .var "IFID_instr", 31 0;
v0x565207fceaf0_0 .var "IFID_pc", 31 0;
v0x565207fceb90_0 .var "IFID_pcplus4", 31 0;
v0x565207fcec30_0 .net "IFID_rd", 4 0, L_0x565207fe9a30;  1 drivers
v0x565207fcecd0_0 .net "IFID_rs1", 4 0, L_0x565207fe9830;  1 drivers
v0x565207fcedc0_0 .net "IFID_rs2", 4 0, L_0x565207fe9990;  1 drivers
v0x565207fceed0_0 .net "IFIDreg_clr", 0 0, v0x565207fbeec0_0;  1 drivers
v0x565207fcef70_0 .net "IFIDreg_wren", 0 0, v0x565207fbf140_0;  1 drivers
v0x565207fcf010_0 .net "IF_instr", 31 0, L_0x565207fe9290;  1 drivers
v0x565207fcf0b0_0 .var "IF_pc", 31 0;
v0x565207fcf590_0 .net "IF_pcnext", 31 0, L_0x565207fe96f0;  1 drivers
v0x565207fcf630_0 .net "IF_pcplus4", 31 0, L_0x565207fe9510;  1 drivers
v0x565207fcf710_0 .var "MEMWB_alu_data", 31 0;
v0x565207fcf7f0_0 .var "MEMWB_insn_vld", 0 0;
v0x565207fcf8b0_0 .var "MEMWB_lsu_rdata", 31 0;
v0x565207fcf990_0 .var "MEMWB_pc", 31 0;
v0x565207fcfa70_0 .var "MEMWB_rd", 4 0;
v0x565207fcfb60_0 .var "MEMWB_rd_wren", 0 0;
v0x565207fcfc30_0 .var "MEMWB_wb_sel", 0 0;
v0x565207fcfcd0_0 .net "MEMWBreg_wren", 0 0, v0x565207fbf200_0;  1 drivers
v0x565207fcfda0_0 .net "MEM_lsu_rdata", 31 0, v0x565207fc8870_0;  1 drivers
v0x565207fcfe70_0 .net "WB_rd_data", 31 0, L_0x565207fee560;  1 drivers
L_0x7f1633ead0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x565207fcff40_0 .net/2u *"_ivl_0", 31 0, L_0x7f1633ead0f0;  1 drivers
v0x565207fcffe0_0 .net *"_ivl_17", 0 0, L_0x565207feac40;  1 drivers
L_0x7f1633ead258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fd00a0_0 .net/2u *"_ivl_20", 1 0, L_0x7f1633ead258;  1 drivers
v0x565207fd0180_0 .net *"_ivl_22", 0 0, L_0x565207feaf00;  1 drivers
L_0x7f1633ead2a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x565207fd0240_0 .net/2u *"_ivl_24", 1 0, L_0x7f1633ead2a0;  1 drivers
v0x565207fd0320_0 .net *"_ivl_26", 0 0, L_0x565207feb000;  1 drivers
v0x565207fd03e0_0 .net *"_ivl_28", 31 0, L_0x565207feb0f0;  1 drivers
v0x565207fd04c0_0 .net *"_ivl_33", 0 0, L_0x565207fecb10;  1 drivers
v0x565207fd05a0_0 .net *"_ivl_35", 0 0, L_0x565207fecc30;  1 drivers
L_0x7f1633ead9f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x565207fd0660_0 .net *"_ivl_45", 27 0, L_0x7f1633ead9f0;  1 drivers
v0x565207fd0740_0 .net *"_ivl_48", 0 0, L_0x565207ff3090;  1 drivers
v0x565207fd0800_0 .net *"_ivl_5", 0 0, L_0x565207fe9600;  1 drivers
v0x565207fd08c0_0 .net "cs0", 0 0, L_0x565207fee600;  1 drivers
v0x565207fd09b0_0 .net "i_clk", 0 0, v0x565207fd3ab0_0;  1 drivers
v0x565207fd0ae0_0 .net "i_io_btn", 3 0, v0x565207fd3b70_0;  1 drivers
v0x565207fd0bc0_0 .net "i_io_sw", 31 0, v0x565207fd3c30_0;  1 drivers
v0x565207fd0c80_0 .net "i_rstn", 0 0, v0x565207fd3cd0_0;  1 drivers
v0x565207fd0db0_0 .net "i_sram_oe_n", 0 0, v0x565207fc2be0_0;  alias, 1 drivers
v0x565207fd0e50_0 .net8 "io_sram_dq", 15 0, RS_0x7f1633ef8538;  alias, 2 drivers
v0x565207fd0ef0_0 .net "mem_ack", 0 0, v0x565207fc38d0_0;  1 drivers
v0x565207fd0f90_0 .net "mem_ctrl_mux", 0 0, v0x565207f7e530_0;  1 drivers
v0x565207fd1030_0 .net "o_insn_vld", 0 0, L_0x565207ff3270;  alias, 1 drivers
v0x565207fd10d0_0 .net "o_io_hex0", 6 0, L_0x565207fef790;  alias, 1 drivers
v0x565207fd1190_0 .net "o_io_hex1", 6 0, L_0x565207fef8e0;  alias, 1 drivers
v0x565207fd1260_0 .net "o_io_hex2", 6 0, L_0x565207fef9b0;  alias, 1 drivers
v0x565207fd1330_0 .net "o_io_hex3", 6 0, L_0x565207fefb10;  alias, 1 drivers
v0x565207fd1400_0 .net "o_io_hex4", 6 0, L_0x565207fefbe0;  alias, 1 drivers
v0x565207fd14d0_0 .net "o_io_hex5", 6 0, L_0x565207fefd50;  alias, 1 drivers
v0x565207fd15a0_0 .net "o_io_hex6", 6 0, L_0x565207fefe20;  alias, 1 drivers
v0x565207fd1670_0 .net "o_io_hex7", 6 0, L_0x565207fefcb0;  alias, 1 drivers
v0x565207fd1740_0 .net "o_io_lcd", 31 0, L_0x565207feffd0;  alias, 1 drivers
v0x565207fd1810_0 .net "o_io_ledg", 31 0, L_0x565207fef600;  alias, 1 drivers
v0x565207fd18e0_0 .net "o_io_ledr", 31 0, L_0x565207fef460;  alias, 1 drivers
v0x565207fd19b0_0 .net "o_pc_debug", 31 0, L_0x565207ff32e0;  alias, 1 drivers
v0x565207fd1a70_0 .net "o_sram_addr", 17 0, v0x565207fc2840_0;  alias, 1 drivers
v0x565207fd1b80_0 .net "o_sram_ce_n", 0 0, v0x565207fc2930_0;  alias, 1 drivers
v0x565207fd1c70_0 .net "o_sram_lb_n", 0 0, v0x565207fc2b20_0;  alias, 1 drivers
v0x565207fd1d60_0 .net "o_sram_ub_o", 0 0, v0x565207fc2ca0_0;  alias, 1 drivers
v0x565207fd1e50_0 .net "o_sram_we_n", 0 0, v0x565207fc2d60_0;  alias, 1 drivers
v0x565207fd1f40_0 .net "pc_wren", 0 0, v0x565207fbf2c0_0;  1 drivers
v0x565207fd1fe0_0 .net "sram_stall", 0 0, v0x565207e64120_0;  1 drivers
v0x565207fd20d0_0 .var "true_mem_rden", 0 0;
v0x565207fd2170_0 .var "true_mem_wren", 0 0;
E_0x565207eb5010 .event anyedge, v0x565207f7e530_0, v0x565207dffe40_0, v0x565207e64360_0;
L_0x565207fe9510 .arith/sum 32, v0x565207fcf0b0_0, L_0x7f1633ead0f0;
L_0x565207fe9600 .reduce/nor v0x565207fcc300_0;
L_0x565207fe96f0 .functor MUXZ 32, v0x565207fcbd00_0, L_0x565207fe9510, L_0x565207fe9600, C4<>;
L_0x565207fe9830 .part v0x565207fcea50_0, 15, 5;
L_0x565207fe9990 .part v0x565207fcea50_0, 20, 5;
L_0x565207fe9a30 .part v0x565207fcea50_0, 7, 5;
L_0x565207fe9b10 .part v0x565207fcea50_0, 12, 3;
L_0x565207feac40 .reduce/nor v0x565207fcd410_0;
L_0x565207fead30 .functor MUXZ 32, v0x565207fcd5b0_0, v0x565207fcdb40_0, L_0x565207feac40, C4<>;
L_0x565207feaf00 .cmp/eq 2, v0x565207fcd4d0_0, L_0x7f1633ead258;
L_0x565207feb000 .cmp/eq 2, v0x565207fcd4d0_0, L_0x7f1633ead2a0;
L_0x565207feb0f0 .functor MUXZ 32, v0x565207fcd8a0_0, v0x565207fccf80_0, L_0x565207feb000, C4<>;
L_0x565207feb250 .functor MUXZ 32, L_0x565207feb0f0, v0x565207fcdc10_0, L_0x565207feaf00, C4<>;
L_0x565207fecb10 .part v0x565207fcd1d0_0, 0, 1;
L_0x565207fecc30 .reduce/nor L_0x565207fecb10;
L_0x565207fecd20 .functor MUXZ 32, v0x565207fcdb40_0, v0x565207fcd5b0_0, L_0x565207fecc30, C4<>;
L_0x565207fecef0 .arith/sum 32, v0x565207fccf80_0, L_0x565207fecd20;
L_0x565207fee470 .part v0x565207fcd1d0_0, 1, 1;
L_0x565207ff2d60 .concat [ 4 28 0 0], v0x565207fd3b70_0, L_0x7f1633ead9f0;
L_0x565207ff3090 .reduce/nor v0x565207fcfc30_0;
L_0x565207fee560 .functor MUXZ 32, v0x565207fcf8b0_0, v0x565207fcf710_0, L_0x565207ff3090, C4<>;
L_0x565207ff33a0 .part v0x565207fcc000_0, 1, 1;
S_0x565207e28780 .scope module, "ctrl_fsm_inst" "ctrl_fsm" 4 425, 5 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 1 "cs0";
    .port_info 5 /INPUT 1 "ack";
    .port_info 6 /OUTPUT 1 "mem_ctrl_mux";
    .port_info 7 /OUTPUT 1 "sram_stall";
P_0x565207e97390 .param/l "PROCESS" 0 5 10, C4<0>;
P_0x565207e973d0 .param/l "STALL" 0 5 11, C4<1>;
L_0x565207fef590 .functor OR 1, v0x565207fcc0c0_0, v0x565207fcc190_0, C4<0>, C4<0>;
L_0x565207ff2f40 .functor AND 1, L_0x565207fef590, L_0x565207fee600, C4<1>, C4<1>;
v0x565207f9cb50_0 .net *"_ivl_0", 0 0, L_0x565207fef590;  1 drivers
v0x565207f9cbf0_0 .net "ack", 0 0, v0x565207fc38d0_0;  alias, 1 drivers
v0x565207f9dde0_0 .net "clk", 0 0, v0x565207fd3ab0_0;  alias, 1 drivers
v0x565207f9de80_0 .net "cs0", 0 0, L_0x565207fee600;  alias, 1 drivers
v0x565207f7e530_0 .var "mem_ctrl_mux", 0 0;
v0x565207fb4de0_0 .var "next_state", 0 0;
v0x565207dffe40_0 .net "rden", 0 0, v0x565207fcc0c0_0;  1 drivers
v0x565207e64060_0 .net "rstn", 0 0, v0x565207fd3cd0_0;  alias, 1 drivers
v0x565207e64120_0 .var "sram_stall", 0 0;
v0x565207e641e0_0 .net "stall_cond", 0 0, L_0x565207ff2f40;  1 drivers
v0x565207e642a0_0 .var "state", 0 0;
v0x565207e64360_0 .net "wren", 0 0, v0x565207fcc190_0;  1 drivers
E_0x565207eb5330 .event anyedge, v0x565207e642a0_0, v0x565207e641e0_0, v0x565207f9cbf0_0;
E_0x565207eb3c60/0 .event negedge, v0x565207e64060_0;
E_0x565207eb3c60/1 .event posedge, v0x565207f9dde0_0;
E_0x565207eb3c60 .event/or E_0x565207eb3c60/0, E_0x565207eb3c60/1;
S_0x565207eb7930 .scope module, "inst_alu" "alu" 4 252, 6 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_operand_a";
    .port_info 1 /INPUT 32 "i_operand_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
L_0x565207feb7a0 .functor NOT 33, L_0x565207feb6b0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x565207feb900 .functor XOR 1, L_0x565207febb90, L_0x565207febc30, C4<0>, C4<0>;
L_0x565207fec100 .functor XOR 1, L_0x565207febe00, L_0x565207febfb0, C4<0>, C4<0>;
L_0x565207fec1c0 .functor AND 1, L_0x565207feb900, L_0x565207fec100, C4<1>, C4<1>;
L_0x565207fec3a0 .functor XOR 1, L_0x565207fec300, L_0x565207fec1c0, C4<0>, C4<0>;
L_0x565207fec4b0 .functor BUFZ 1, L_0x565207feb430, C4<0>, C4<0>, C4<0>;
L_0x565207fec710 .functor BUFZ 32, v0x565207fba090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f1633ead330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565207e8f110_0 .net *"_ivl_10", 0 0, L_0x7f1633ead330;  1 drivers
v0x565207e8f1f0_0 .net *"_ivl_11", 32 0, L_0x565207feb7a0;  1 drivers
v0x565207deed40_0 .net *"_ivl_13", 32 0, L_0x565207feb860;  1 drivers
L_0x7f1633ead378 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565207deee20_0 .net/2u *"_ivl_15", 32 0, L_0x7f1633ead378;  1 drivers
v0x565207deef00_0 .net *"_ivl_17", 32 0, L_0x565207feba10;  1 drivers
v0x565207def030_0 .net *"_ivl_20", 0 0, L_0x565207febb90;  1 drivers
v0x565207def110_0 .net *"_ivl_22", 0 0, L_0x565207febc30;  1 drivers
v0x565207fb9920_0 .net *"_ivl_23", 0 0, L_0x565207feb900;  1 drivers
v0x565207fb99e0_0 .net *"_ivl_26", 0 0, L_0x565207febe00;  1 drivers
v0x565207fb9b50_0 .net *"_ivl_28", 0 0, L_0x565207febfb0;  1 drivers
v0x565207fb9c30_0 .net *"_ivl_29", 0 0, L_0x565207fec100;  1 drivers
v0x565207fb9d10_0 .net *"_ivl_3", 32 0, L_0x565207feb5c0;  1 drivers
v0x565207fb9df0_0 .net *"_ivl_34", 0 0, L_0x565207fec300;  1 drivers
L_0x7f1633ead2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565207fb9ed0_0 .net *"_ivl_6", 0 0, L_0x7f1633ead2e8;  1 drivers
v0x565207fb9fb0_0 .net *"_ivl_7", 32 0, L_0x565207feb6b0;  1 drivers
v0x565207fba090_0 .var "alu_temp", 31 0;
v0x565207fba170_0 .net "carry", 0 0, L_0x565207feb430;  1 drivers
v0x565207fba250_0 .net "i_alu_op", 3 0, v0x565207fccde0_0;  1 drivers
v0x565207fba330_0 .net "i_operand_a", 31 0, L_0x565207fead30;  alias, 1 drivers
v0x565207fba3f0_0 .net "i_operand_b", 31 0, L_0x565207feb250;  alias, 1 drivers
v0x565207fba4d0_0 .net "o_alu_data", 31 0, L_0x565207fec710;  alias, 1 drivers
v0x565207fba5b0_0 .net "overflow", 0 0, L_0x565207fec1c0;  1 drivers
v0x565207fba690_0 .net "signed_lt", 0 0, L_0x565207fec3a0;  1 drivers
v0x565207fba770_0 .net "temp", 31 0, L_0x565207feb4d0;  1 drivers
v0x565207fba850_0 .net "temp_sll", 31 0, L_0x565207fec5b0;  1 drivers
v0x565207fba910_0 .net "temp_sra", 31 0, L_0x565207fec8e0;  1 drivers
v0x565207fba9b0_0 .net "temp_srl", 31 0, L_0x565207fec780;  1 drivers
v0x565207fbaa50_0 .net "unsigned_lt", 0 0, L_0x565207fec4b0;  1 drivers
E_0x565207eb5970/0 .event anyedge, v0x565207fba250_0, v0x565207ee74f0_0, v0x565207fba3f0_0, v0x565207fba770_0;
E_0x565207eb5970/1 .event anyedge, v0x565207fba690_0, v0x565207fbaa50_0, v0x565207ee76d0_0, v0x565207e85160_0;
E_0x565207eb5970/2 .event anyedge, v0x565207e93a50_0;
E_0x565207eb5970 .event/or E_0x565207eb5970/0, E_0x565207eb5970/1, E_0x565207eb5970/2;
L_0x565207feb430 .part L_0x565207feba10, 32, 1;
L_0x565207feb4d0 .part L_0x565207feba10, 0, 32;
L_0x565207feb5c0 .concat [ 32 1 0 0], L_0x565207fead30, L_0x7f1633ead2e8;
L_0x565207feb6b0 .concat [ 32 1 0 0], L_0x565207feb250, L_0x7f1633ead330;
L_0x565207feb860 .arith/sum 33, L_0x565207feb5c0, L_0x565207feb7a0;
L_0x565207feba10 .arith/sum 33, L_0x565207feb860, L_0x7f1633ead378;
L_0x565207febb90 .part L_0x565207fead30, 31, 1;
L_0x565207febc30 .part L_0x565207feb250, 31, 1;
L_0x565207febe00 .part L_0x565207fead30, 31, 1;
L_0x565207febfb0 .part L_0x565207feb4d0, 31, 1;
L_0x565207fec300 .part L_0x565207feb4d0, 31, 1;
L_0x565207fec670 .part L_0x565207feb250, 0, 5;
L_0x565207fec840 .part L_0x565207feb250, 0, 5;
L_0x565207fec9a0 .part L_0x565207feb250, 0, 5;
S_0x565207eb7bc0 .scope module, "u1" "sll" 6 15, 7 1 0, S_0x565207eb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_operand_a";
    .port_info 1 /INPUT 5 "i_operand_b";
    .port_info 2 /OUTPUT 32 "o_sll_data";
L_0x565207fec5b0 .functor BUFZ 32, v0x565207e7fbb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207ee74f0_0 .net "i_operand_a", 31 0, L_0x565207fead30;  alias, 1 drivers
v0x565207ee75f0_0 .net "i_operand_b", 4 0, L_0x565207fec670;  1 drivers
v0x565207ee76d0_0 .net "o_sll_data", 31 0, L_0x565207fec5b0;  alias, 1 drivers
v0x565207ee7790_0 .var "temp1", 31 0;
v0x565207ee7870_0 .var "temp2", 31 0;
v0x565207e7f9f0_0 .var "temp3", 31 0;
v0x565207e7fad0_0 .var "temp4", 31 0;
v0x565207e7fbb0_0 .var "temp5", 31 0;
E_0x565207e133b0/0 .event anyedge, v0x565207ee75f0_0, v0x565207ee74f0_0, v0x565207ee7790_0, v0x565207ee7870_0;
E_0x565207e133b0/1 .event anyedge, v0x565207e7f9f0_0, v0x565207e7fad0_0;
E_0x565207e133b0 .event/or E_0x565207e133b0/0, E_0x565207e133b0/1;
S_0x565207e7fd10 .scope module, "u2" "srl" 6 20, 8 1 0, S_0x565207eb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_operand_a";
    .port_info 1 /INPUT 5 "i_operand_b";
    .port_info 2 /OUTPUT 32 "o_srl_data";
L_0x565207fec780 .functor BUFZ 32, v0x565207e89bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207e84fc0_0 .net "i_operand_a", 31 0, L_0x565207fead30;  alias, 1 drivers
v0x565207e850a0_0 .net "i_operand_b", 4 0, L_0x565207fec840;  1 drivers
v0x565207e85160_0 .net "o_srl_data", 31 0, L_0x565207fec780;  alias, 1 drivers
v0x565207e85220_0 .var "temp1", 31 0;
v0x565207e85300_0 .var "temp2", 31 0;
v0x565207e89a00_0 .var "temp3", 31 0;
v0x565207e89ae0_0 .var "temp4", 31 0;
v0x565207e89bc0_0 .var "temp5", 31 0;
E_0x565207ee7950/0 .event anyedge, v0x565207e850a0_0, v0x565207ee74f0_0, v0x565207e85220_0, v0x565207e85300_0;
E_0x565207ee7950/1 .event anyedge, v0x565207e89a00_0, v0x565207e89ae0_0;
E_0x565207ee7950 .event/or E_0x565207ee7950/0, E_0x565207ee7950/1;
S_0x565207e89d20 .scope module, "u3" "sra" 6 25, 9 1 0, S_0x565207eb7930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_operand_a";
    .port_info 1 /INPUT 5 "i_operand_b";
    .port_info 2 /OUTPUT 32 "o_sra_data";
L_0x565207fec8e0 .functor BUFZ 32, v0x565207e8efb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x565207e93860_0 .net "i_operand_a", 31 0, L_0x565207fead30;  alias, 1 drivers
v0x565207e93970_0 .net "i_operand_b", 4 0, L_0x565207fec9a0;  1 drivers
v0x565207e93a50_0 .net "o_sra_data", 31 0, L_0x565207fec8e0;  alias, 1 drivers
v0x565207e93b10_0 .var "temp1", 31 0;
v0x565207e93bf0_0 .var "temp2", 31 0;
v0x565207e8edf0_0 .var "temp3", 31 0;
v0x565207e8eed0_0 .var "temp4", 31 0;
v0x565207e8efb0_0 .var "temp5", 31 0;
E_0x565207e853e0/0 .event anyedge, v0x565207e93970_0, v0x565207ee74f0_0, v0x565207e93b10_0, v0x565207e93bf0_0;
E_0x565207e853e0/1 .event anyedge, v0x565207e8edf0_0, v0x565207e8eed0_0;
E_0x565207e853e0 .event/or E_0x565207e853e0/0, E_0x565207e853e0/1;
S_0x565207fbab90 .scope module, "inst_bru" "bru" 4 262, 10 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 1 "is_br";
    .port_info 3 /INPUT 1 "is_uncbr";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /OUTPUT 1 "pc_sel";
L_0x565207feb190 .functor NOT 33, L_0x565207fed260, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x565207fed470 .functor XOR 1, L_0x565207fed700, L_0x565207fed7a0, C4<0>, C4<0>;
L_0x565207fedb60 .functor XOR 1, L_0x565207fed970, L_0x565207feda10, C4<0>, C4<0>;
L_0x565207fedc20 .functor AND 1, L_0x565207fed470, L_0x565207fedb60, C4<1>, C4<1>;
L_0x565207fedd60 .functor BUFZ 1, L_0x565207fed030, C4<0>, C4<0>, C4<0>;
L_0x565207fee070 .functor XOR 1, L_0x565207fee2c0, L_0x565207fedc20, C4<0>, C4<0>;
L_0x7f1633ead408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565207fbade0_0 .net *"_ivl_10", 0 0, L_0x7f1633ead408;  1 drivers
v0x565207fbaee0_0 .net *"_ivl_11", 32 0, L_0x565207feb190;  1 drivers
v0x565207fbafc0_0 .net *"_ivl_13", 32 0, L_0x565207fed3d0;  1 drivers
L_0x7f1633ead450 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565207fbb0b0_0 .net/2u *"_ivl_15", 32 0, L_0x7f1633ead450;  1 drivers
v0x565207fbb190_0 .net *"_ivl_17", 32 0, L_0x565207fed580;  1 drivers
v0x565207fbb2c0_0 .net *"_ivl_20", 0 0, L_0x565207fed700;  1 drivers
v0x565207fbb3a0_0 .net *"_ivl_22", 0 0, L_0x565207fed7a0;  1 drivers
v0x565207fbb480_0 .net *"_ivl_23", 0 0, L_0x565207fed470;  1 drivers
v0x565207fbb560_0 .net *"_ivl_26", 0 0, L_0x565207fed970;  1 drivers
v0x565207fbb640_0 .net *"_ivl_28", 0 0, L_0x565207feda10;  1 drivers
v0x565207fbb720_0 .net *"_ivl_29", 0 0, L_0x565207fedb60;  1 drivers
v0x565207fbb800_0 .net *"_ivl_3", 32 0, L_0x565207fed1c0;  1 drivers
v0x565207fbb8e0_0 .net *"_ivl_36", 0 0, L_0x565207fede20;  1 drivers
L_0x7f1633ead498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x565207fbb9a0_0 .net/2s *"_ivl_37", 1 0, L_0x7f1633ead498;  1 drivers
L_0x7f1633ead4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fbba80_0 .net/2s *"_ivl_39", 1 0, L_0x7f1633ead4e0;  1 drivers
v0x565207fbbb60_0 .net *"_ivl_41", 1 0, L_0x565207fedfd0;  1 drivers
v0x565207fbbc40_0 .net *"_ivl_46", 0 0, L_0x565207fee2c0;  1 drivers
L_0x7f1633ead3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565207fbbe30_0 .net *"_ivl_6", 0 0, L_0x7f1633ead3c0;  1 drivers
v0x565207fbbf10_0 .net *"_ivl_7", 32 0, L_0x565207fed260;  1 drivers
v0x565207fbbff0_0 .net "br_equal", 0 0, L_0x565207fee1d0;  1 drivers
v0x565207fbc0d0_0 .net "br_less", 0 0, L_0x565207fee070;  1 drivers
v0x565207fbc1b0_0 .net "br_less_uns", 0 0, L_0x565207fedd60;  1 drivers
v0x565207fbc290_0 .net "carry", 0 0, L_0x565207fed030;  1 drivers
v0x565207fbc350_0 .net "func3", 2 0, v0x565207fcceb0_0;  1 drivers
v0x565207fbc430_0 .net "is_br", 0 0, v0x565207fcd100_0;  1 drivers
v0x565207fbc510_0 .net "is_uncbr", 0 0, L_0x565207fee470;  1 drivers
v0x565207fbc5f0_0 .net "overflow", 0 0, L_0x565207fedc20;  1 drivers
v0x565207fbc6b0_0 .var "pc_sel", 0 0;
v0x565207fbc790_0 .net "rs1_data", 31 0, v0x565207fcdb40_0;  1 drivers
v0x565207fbc870_0 .net "rs2_data", 31 0, v0x565207fcdc10_0;  1 drivers
v0x565207fbc950_0 .net "sub", 31 0, L_0x565207fed0d0;  1 drivers
E_0x565207fbad60/0 .event anyedge, v0x565207fbc510_0, v0x565207fbc430_0, v0x565207fbc350_0, v0x565207fbbff0_0;
E_0x565207fbad60/1 .event anyedge, v0x565207fbc0d0_0, v0x565207fbc1b0_0;
E_0x565207fbad60 .event/or E_0x565207fbad60/0, E_0x565207fbad60/1;
L_0x565207fed030 .part L_0x565207fed580, 32, 1;
L_0x565207fed0d0 .part L_0x565207fed580, 0, 32;
L_0x565207fed1c0 .concat [ 32 1 0 0], v0x565207fcdb40_0, L_0x7f1633ead3c0;
L_0x565207fed260 .concat [ 32 1 0 0], v0x565207fcdc10_0, L_0x7f1633ead408;
L_0x565207fed3d0 .arith/sum 33, L_0x565207fed1c0, L_0x565207feb190;
L_0x565207fed580 .arith/sum 33, L_0x565207fed3d0, L_0x7f1633ead450;
L_0x565207fed700 .part v0x565207fcdb40_0, 31, 1;
L_0x565207fed7a0 .part v0x565207fcdc10_0, 31, 1;
L_0x565207fed970 .part v0x565207fcdb40_0, 31, 1;
L_0x565207feda10 .part L_0x565207fed0d0, 31, 1;
L_0x565207fede20 .reduce/nor L_0x565207fed0d0;
L_0x565207fedfd0 .functor MUXZ 2, L_0x7f1633ead4e0, L_0x7f1633ead498, L_0x565207fede20, C4<>;
L_0x565207fee1d0 .part L_0x565207fedfd0, 0, 1;
L_0x565207fee2c0 .part L_0x565207fed0d0, 31, 1;
S_0x565207fbcb30 .scope module, "inst_ctrl_unit" "ctrl_unit" 4 141, 11 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "rd_wren";
    .port_info 2 /OUTPUT 1 "mem_wren";
    .port_info 3 /OUTPUT 1 "mem_rden";
    .port_info 4 /OUTPUT 1 "op_a_sel";
    .port_info 5 /OUTPUT 1 "insn_vld";
    .port_info 6 /OUTPUT 1 "is_br";
    .port_info 7 /OUTPUT 1 "wb_sel";
    .port_info 8 /OUTPUT 2 "is_uncbr";
    .port_info 9 /OUTPUT 2 "op_b_sel";
    .port_info 10 /OUTPUT 4 "alu_op";
P_0x565207fb7e10 .param/l "B_type" 0 11 15, C4<1100011>;
P_0x565207fb7e50 .param/l "I_type_IMM" 0 11 12, C4<0010011>;
P_0x565207fb7e90 .param/l "I_type_JALR" 0 11 13, C4<1100111>;
P_0x565207fb7ed0 .param/l "I_type_LD" 0 11 11, C4<0000011>;
P_0x565207fb7f10 .param/l "J_type" 0 11 18, C4<1101111>;
P_0x565207fb7f50 .param/l "R_type" 0 11 10, C4<0110011>;
P_0x565207fb7f90 .param/l "S_type" 0 11 14, C4<0100011>;
P_0x565207fb7fd0 .param/l "U_type_AUIPC" 0 11 17, C4<0010111>;
P_0x565207fb8010 .param/l "U_type_LUI" 0 11 16, C4<0110111>;
v0x565207fbd260_0 .var "alu_op", 3 0;
v0x565207fbd360_0 .net "func3", 2 0, L_0x565207fe9c50;  1 drivers
v0x565207fbd440_0 .net "func7", 6 0, L_0x565207fe9bb0;  1 drivers
v0x565207fbd500_0 .var "insn_vld", 0 0;
v0x565207fbd5e0_0 .net "instr", 31 0, v0x565207fcea50_0;  1 drivers
v0x565207fbd710_0 .var "is_br", 0 0;
v0x565207fbd7f0_0 .var "is_uncbr", 1 0;
v0x565207fbd8d0_0 .var "mem_rden", 0 0;
v0x565207fbd9b0_0 .var "mem_wren", 0 0;
v0x565207fbda90_0 .var "op_a_sel", 0 0;
v0x565207fbdb70_0 .var "op_b_sel", 1 0;
v0x565207fbdc50_0 .var "rd_wren", 0 0;
v0x565207fbdd30_0 .var "wb_sel", 0 0;
E_0x565207fbad20 .event anyedge, v0x565207fbd5e0_0, v0x565207fbd440_0, v0x565207fbd360_0;
L_0x565207fd7d40 .part v0x565207fcea50_0, 0, 7;
L_0x565207fe9bb0 .part v0x565207fcea50_0, 25, 7;
L_0x565207fe9c50 .part v0x565207fcea50_0, 12, 3;
S_0x565207fbdfd0 .scope module, "inst_hdu" "hdu" 4 444, 12 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMEM_pcsel";
    .port_info 1 /INPUT 1 "EXMEM_is_br";
    .port_info 2 /INPUT 1 "EXMEM_is_uncbr";
    .port_info 3 /INPUT 1 "sram_stall";
    .port_info 4 /INPUT 1 "IDEX_rdwren";
    .port_info 5 /INPUT 1 "EXMEM_rdwren";
    .port_info 6 /INPUT 5 "IDEX_rd";
    .port_info 7 /INPUT 5 "EXMEM_rd";
    .port_info 8 /INPUT 5 "IFID_rs1";
    .port_info 9 /INPUT 5 "IFID_rs2";
    .port_info 10 /OUTPUT 1 "IFID_clear";
    .port_info 11 /OUTPUT 1 "IDEX_clear";
    .port_info 12 /OUTPUT 1 "EXMEM_clear";
    .port_info 13 /OUTPUT 1 "pc_wren";
    .port_info 14 /OUTPUT 1 "IFID_wren";
    .port_info 15 /OUTPUT 1 "IDEX_wren";
    .port_info 16 /OUTPUT 1 "EXMEM_wren";
    .port_info 17 /OUTPUT 1 "MEMWB_wren";
v0x565207fbe560_0 .var "EXMEM_clear", 0 0;
v0x565207fbe640_0 .net "EXMEM_is_br", 0 0, v0x565207fcbf60_0;  1 drivers
v0x565207fbe700_0 .net "EXMEM_is_uncbr", 0 0, L_0x565207ff33a0;  1 drivers
v0x565207fbe7a0_0 .net "EXMEM_pcsel", 0 0, v0x565207fcc300_0;  1 drivers
v0x565207fbe860_0 .net "EXMEM_rd", 4 0, v0x565207fcc3d0_0;  1 drivers
v0x565207fbe990_0 .net "EXMEM_rdwren", 0 0, v0x565207fcc4a0_0;  1 drivers
v0x565207fbea50_0 .var "EXMEM_wren", 0 0;
v0x565207fbeb10_0 .var "IDEX_clear", 0 0;
v0x565207fbebd0_0 .net "IDEX_rd", 4 0, v0x565207fcd980_0;  1 drivers
v0x565207fbed40_0 .net "IDEX_rdwren", 0 0, v0x565207fcda70_0;  1 drivers
v0x565207fbee00_0 .var "IDEX_wren", 0 0;
v0x565207fbeec0_0 .var "IFID_clear", 0 0;
v0x565207fbef80_0 .net "IFID_rs1", 4 0, L_0x565207fe9830;  alias, 1 drivers
v0x565207fbf060_0 .net "IFID_rs2", 4 0, L_0x565207fe9990;  alias, 1 drivers
v0x565207fbf140_0 .var "IFID_wren", 0 0;
v0x565207fbf200_0 .var "MEMWB_wren", 0 0;
v0x565207fbf2c0_0 .var "pc_wren", 0 0;
v0x565207fbf490_0 .net "sram_stall", 0 0, v0x565207e64120_0;  alias, 1 drivers
E_0x565207fbe4a0/0 .event anyedge, v0x565207e64120_0, v0x565207fbe7a0_0, v0x565207fbe640_0, v0x565207fbe700_0;
E_0x565207fbe4a0/1 .event anyedge, v0x565207fbebd0_0, v0x565207fbed40_0, v0x565207fbef80_0, v0x565207fbf060_0;
E_0x565207fbe4a0/2 .event anyedge, v0x565207fbe860_0, v0x565207fbe990_0;
E_0x565207fbe4a0 .event/or E_0x565207fbe4a0/0, E_0x565207fbe4a0/1, E_0x565207fbe4a0/2;
S_0x565207fbf7f0 .scope module, "inst_imem" "imem" 4 93, 13 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_addr";
    .port_info 1 /OUTPUT 32 "o_data";
v0x565207fbe1b0_0 .net *"_ivl_0", 7 0, L_0x565207fd8f90;  1 drivers
v0x565207fbfa50_0 .net *"_ivl_10", 31 0, L_0x565207fcb5d0;  1 drivers
v0x565207fbfb30_0 .net *"_ivl_12", 7 0, L_0x565207fe9070;  1 drivers
L_0x7f1633ead0a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x565207fbfbf0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1633ead0a8;  1 drivers
v0x565207fbfcd0_0 .net *"_ivl_16", 31 0, L_0x565207fe9110;  1 drivers
v0x565207fbfe00_0 .net *"_ivl_18", 7 0, L_0x565207fe91f0;  1 drivers
L_0x7f1633ead018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x565207fbfee0_0 .net/2u *"_ivl_2", 31 0, L_0x7f1633ead018;  1 drivers
v0x565207fbffc0_0 .net *"_ivl_4", 31 0, L_0x565207fcb420;  1 drivers
v0x565207fc00a0_0 .net *"_ivl_6", 7 0, L_0x565207fcb530;  1 drivers
L_0x7f1633ead060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x565207fc0180_0 .net/2u *"_ivl_8", 31 0, L_0x7f1633ead060;  1 drivers
v0x565207fc0260_0 .net "i_addr", 31 0, v0x565207fcf0b0_0;  1 drivers
v0x565207fc0340 .array "instr_mem", 8191 0, 7 0;
v0x565207fc0400_0 .net "o_data", 31 0, L_0x565207fe9290;  alias, 1 drivers
L_0x565207fd8f90 .array/port v0x565207fc0340, L_0x565207fcb420;
L_0x565207fcb420 .arith/sum 32, v0x565207fcf0b0_0, L_0x7f1633ead018;
L_0x565207fcb530 .array/port v0x565207fc0340, L_0x565207fcb5d0;
L_0x565207fcb5d0 .arith/sum 32, v0x565207fcf0b0_0, L_0x7f1633ead060;
L_0x565207fe9070 .array/port v0x565207fc0340, L_0x565207fe9110;
L_0x565207fe9110 .arith/sum 32, v0x565207fcf0b0_0, L_0x7f1633ead0a8;
L_0x565207fe91f0 .array/port v0x565207fc0340, v0x565207fcf0b0_0;
L_0x565207fe9290 .concat [ 8 8 8 8], L_0x565207fe91f0, L_0x565207fe9070, L_0x565207fcb530, L_0x565207fd8f90;
S_0x565207fc0540 .scope module, "inst_immgen" "immgen" 4 168, 14 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction_i";
    .port_info 1 /OUTPUT 32 "immediate_o";
P_0x565207f9e490 .param/l "B_type" 0 14 12, C4<11000>;
P_0x565207f9e4d0 .param/l "I_type_IMM" 0 14 9, C4<00100>;
P_0x565207f9e510 .param/l "I_type_JALR" 0 14 10, C4<11001>;
P_0x565207f9e550 .param/l "I_type_LD" 0 14 8, C4<00000>;
P_0x565207f9e590 .param/l "J_type" 0 14 14, C4<11011>;
P_0x565207f9e5d0 .param/l "R_type" 0 14 7, C4<01100>;
P_0x565207f9e610 .param/l "S_type" 0 14 11, C4<01000>;
P_0x565207f9e650 .param/l "U_type" 0 14 13, C4<01101>;
v0x565207fc0b20_0 .var "immediate_o", 31 0;
v0x565207fc0c20_0 .net "instruction_i", 31 0, v0x565207fcea50_0;  alias, 1 drivers
E_0x565207fc0aa0 .event anyedge, v0x565207fbd5e0_0;
S_0x565207fc0d20 .scope module, "inst_lsu" "lsu" 4 343, 15 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_lsu_wren";
    .port_info 3 /INPUT 1 "i_lsu_rden";
    .port_info 4 /INPUT 3 "i_func3";
    .port_info 5 /INPUT 32 "i_st_data";
    .port_info 6 /INPUT 32 "i_io_sw";
    .port_info 7 /INPUT 32 "i_io_btn";
    .port_info 8 /INPUT 32 "i_lsu_addr";
    .port_info 9 /OUTPUT 32 "o_ld_data";
    .port_info 10 /OUTPUT 32 "o_io_lcd";
    .port_info 11 /OUTPUT 32 "o_io_ledg";
    .port_info 12 /OUTPUT 32 "o_io_ledr";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 1 "o_cs0";
    .port_info 22 /OUTPUT 1 "o_ack";
    .port_info 23 /OUTPUT 18 "o_sram_addr";
    .port_info 24 /INOUT 16 "io_sram_dq";
    .port_info 25 /OUTPUT 1 "i_sram_oe_n";
    .port_info 26 /OUTPUT 1 "o_sram_ce_n";
    .port_info 27 /OUTPUT 1 "o_sram_we_n";
    .port_info 28 /OUTPUT 1 "o_sram_lb_n";
    .port_info 29 /OUTPUT 1 "o_sram_ub_o";
L_0x565207feebc0 .functor AND 1, L_0x565207feeaa0, v0x565207fd2170_0, C4<1>, C4<1>;
L_0x565207feed70 .functor AND 1, L_0x565207feecd0, v0x565207fd20d0_0, C4<1>, C4<1>;
v0x565207fc4160_0 .net *"_ivl_100", 7 0, L_0x565207ff0de0;  1 drivers
L_0x7f1633ead768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc4260_0 .net *"_ivl_103", 1 0, L_0x7f1633ead768;  1 drivers
v0x565207fc4340_0 .net *"_ivl_104", 7 0, L_0x565207ff0f70;  1 drivers
v0x565207fc4430_0 .net *"_ivl_106", 7 0, L_0x565207ff1120;  1 drivers
L_0x7f1633ead7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc4510_0 .net *"_ivl_109", 1 0, L_0x7f1633ead7b0;  1 drivers
v0x565207fc45f0_0 .net *"_ivl_112", 7 0, L_0x565207ff1560;  1 drivers
L_0x7f1633ead7f8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x565207fc46d0_0 .net/2u *"_ivl_114", 4 0, L_0x7f1633ead7f8;  1 drivers
v0x565207fc47b0_0 .net *"_ivl_116", 4 0, L_0x565207ff1600;  1 drivers
v0x565207fc4890_0 .net *"_ivl_118", 6 0, L_0x565207ff1870;  1 drivers
L_0x7f1633ead840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc4970_0 .net *"_ivl_121", 1 0, L_0x7f1633ead840;  1 drivers
v0x565207fc4a50_0 .net *"_ivl_122", 7 0, L_0x565207ff1a00;  1 drivers
L_0x7f1633ead888 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x565207fc4b30_0 .net/2u *"_ivl_124", 4 0, L_0x7f1633ead888;  1 drivers
v0x565207fc4c10_0 .net *"_ivl_126", 4 0, L_0x565207ff1be0;  1 drivers
v0x565207fc4cf0_0 .net *"_ivl_128", 6 0, L_0x565207ff1cd0;  1 drivers
v0x565207fc4dd0_0 .net *"_ivl_13", 0 0, L_0x565207feeaa0;  1 drivers
L_0x7f1633ead8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc4eb0_0 .net *"_ivl_131", 1 0, L_0x7f1633ead8d0;  1 drivers
v0x565207fc4f90_0 .net *"_ivl_132", 7 0, L_0x565207ff1fb0;  1 drivers
L_0x7f1633ead918 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x565207fc5180_0 .net/2u *"_ivl_134", 4 0, L_0x7f1633ead918;  1 drivers
v0x565207fc5260_0 .net *"_ivl_136", 4 0, L_0x565207ff2260;  1 drivers
v0x565207fc5340_0 .net *"_ivl_138", 6 0, L_0x565207ff2520;  1 drivers
L_0x7f1633ead960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc5420_0 .net *"_ivl_141", 1 0, L_0x7f1633ead960;  1 drivers
v0x565207fc5500_0 .net *"_ivl_142", 7 0, L_0x565207ff26b0;  1 drivers
v0x565207fc55e0_0 .net *"_ivl_144", 6 0, L_0x565207ff28c0;  1 drivers
L_0x7f1633ead9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc56c0_0 .net *"_ivl_147", 1 0, L_0x7f1633ead9a8;  1 drivers
v0x565207fc57a0_0 .net *"_ivl_17", 0 0, L_0x565207feecd0;  1 drivers
L_0x7f1633ead528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x565207fc5880_0 .net/2u *"_ivl_2", 4 0, L_0x7f1633ead528;  1 drivers
v0x565207fc5960_0 .net *"_ivl_5", 10 0, L_0x565207fee780;  1 drivers
L_0x7f1633ead570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc5a40_0 .net/2u *"_ivl_6", 1 0, L_0x7f1633ead570;  1 drivers
v0x565207fc5b20_0 .net *"_ivl_74", 7 0, L_0x565207ff0220;  1 drivers
L_0x7f1633ead600 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x565207fc5c00_0 .net/2u *"_ivl_76", 5 0, L_0x7f1633ead600;  1 drivers
v0x565207fc5ce0_0 .net *"_ivl_78", 5 0, L_0x565207ff0350;  1 drivers
v0x565207fc5dc0_0 .net *"_ivl_80", 7 0, L_0x565207ff04f0;  1 drivers
L_0x7f1633ead648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc5ea0_0 .net *"_ivl_83", 1 0, L_0x7f1633ead648;  1 drivers
v0x565207fc6190_0 .net *"_ivl_84", 7 0, L_0x565207ff0680;  1 drivers
L_0x7f1633ead690 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x565207fc6270_0 .net/2u *"_ivl_86", 5 0, L_0x7f1633ead690;  1 drivers
v0x565207fc6350_0 .net *"_ivl_88", 5 0, L_0x565207ff0800;  1 drivers
v0x565207fc6430_0 .net *"_ivl_90", 7 0, L_0x565207ff08f0;  1 drivers
L_0x7f1633ead6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fc6510_0 .net *"_ivl_93", 1 0, L_0x7f1633ead6d8;  1 drivers
v0x565207fc65f0_0 .net *"_ivl_94", 7 0, L_0x565207ff0b70;  1 drivers
L_0x7f1633ead720 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x565207fc66d0_0 .net/2u *"_ivl_96", 5 0, L_0x7f1633ead720;  1 drivers
v0x565207fc67b0_0 .net *"_ivl_98", 5 0, L_0x565207ff0c10;  1 drivers
v0x565207fc6890_0 .var "cs", 2 0;
v0x565207fc6970_0 .net "data_mem_addr", 12 0, L_0x565207fef140;  1 drivers
v0x565207fc6a50_0 .net "data_mem_out", 31 0, v0x565207fc39a0_0;  1 drivers
v0x565207fc6b10_0 .net "i_clk", 0 0, v0x565207fd3ab0_0;  alias, 1 drivers
v0x565207fc6bb0_0 .net "i_func3", 2 0, v0x565207fcbdc0_0;  1 drivers
v0x565207fc6c70_0 .net "i_io_btn", 31 0, L_0x565207ff2d60;  1 drivers
v0x565207fc6d50_0 .net "i_io_sw", 31 0, v0x565207fd3c30_0;  alias, 1 drivers
v0x565207fc6e30_0 .net "i_l_length", 1 0, L_0x565207feefb0;  1 drivers
v0x565207fc6f10_0 .net "i_l_unsigned", 0 0, L_0x565207fef050;  1 drivers
v0x565207fc6fd0_0 .net "i_lsu_addr", 31 0, v0x565207fcbbf0_0;  1 drivers
v0x565207fc70b0_0 .net "i_lsu_rden", 0 0, v0x565207fd20d0_0;  1 drivers
v0x565207fc7170_0 .net "i_lsu_wren", 0 0, v0x565207fd2170_0;  1 drivers
v0x565207fc7230_0 .net "i_rst_n", 0 0, v0x565207fd3cd0_0;  alias, 1 drivers
v0x565207fc7320_0 .net "i_s_length", 1 0, L_0x565207feee80;  1 drivers
v0x565207fc7400_0 .net "i_sram_oe_n", 0 0, v0x565207fc2be0_0;  alias, 1 drivers
v0x565207fc74a0_0 .net "i_st_data", 31 0, v0x565207fcc570_0;  1 drivers
v0x565207fc7540 .array "input_mem", 31 0, 7 0;
v0x565207fc75e0_0 .net "input_mem_addr", 4 0, L_0x565207fef230;  1 drivers
v0x565207fc76c0_0 .net "input_mem_out", 31 0, L_0x565207ff2a00;  1 drivers
v0x565207fc77a0_0 .net8 "io_sram_dq", 15 0, RS_0x7f1633ef8538;  alias, 2 drivers
v0x565207fc7890_0 .var "ld_temp_data", 31 0;
v0x565207fc7950_0 .net "o_ack", 0 0, v0x565207fc38d0_0;  alias, 1 drivers
v0x565207fc7a40_0 .net "o_cs0", 0 0, L_0x565207fee600;  alias, 1 drivers
v0x565207fc7ae0_0 .net "o_io_hex0", 6 0, L_0x565207fef790;  alias, 1 drivers
v0x565207fc7fb0_0 .net "o_io_hex1", 6 0, L_0x565207fef8e0;  alias, 1 drivers
v0x565207fc8090_0 .net "o_io_hex2", 6 0, L_0x565207fef9b0;  alias, 1 drivers
v0x565207fc8170_0 .net "o_io_hex3", 6 0, L_0x565207fefb10;  alias, 1 drivers
v0x565207fc8250_0 .net "o_io_hex4", 6 0, L_0x565207fefbe0;  alias, 1 drivers
v0x565207fc8330_0 .net "o_io_hex5", 6 0, L_0x565207fefd50;  alias, 1 drivers
v0x565207fc8410_0 .net "o_io_hex6", 6 0, L_0x565207fefe20;  alias, 1 drivers
v0x565207fc84f0_0 .net "o_io_hex7", 6 0, L_0x565207fefcb0;  alias, 1 drivers
v0x565207fc85d0_0 .net "o_io_lcd", 31 0, L_0x565207feffd0;  alias, 1 drivers
v0x565207fc86b0_0 .net "o_io_ledg", 31 0, L_0x565207fef600;  alias, 1 drivers
v0x565207fc8790_0 .net "o_io_ledr", 31 0, L_0x565207fef460;  alias, 1 drivers
v0x565207fc8870_0 .var "o_ld_data", 31 0;
v0x565207fc8950_0 .net "o_sram_addr", 17 0, v0x565207fc2840_0;  alias, 1 drivers
v0x565207fc8a40_0 .net "o_sram_ce_n", 0 0, v0x565207fc2930_0;  alias, 1 drivers
v0x565207fc8b10_0 .net "o_sram_lb_n", 0 0, v0x565207fc2b20_0;  alias, 1 drivers
v0x565207fc8be0_0 .net "o_sram_ub_o", 0 0, v0x565207fc2ca0_0;  alias, 1 drivers
v0x565207fc8cb0_0 .net "o_sram_we_n", 0 0, v0x565207fc2d60_0;  alias, 1 drivers
v0x565207fc8d80 .array "output_mem", 63 0, 7 0;
v0x565207fc95a0_0 .net "output_mem_addr", 5 0, L_0x565207fef330;  1 drivers
v0x565207fc9680_0 .net "output_mem_out", 31 0, L_0x565207ff1260;  1 drivers
E_0x565207fc12d0 .event anyedge, v0x565207fc6f10_0, v0x565207fc6e30_0, v0x565207fc7890_0;
E_0x565207fc1330 .event anyedge, v0x565207fc6890_0, v0x565207fc39a0_0, v0x565207fc9680_0, v0x565207fc76c0_0;
E_0x565207fc13a0 .event anyedge, v0x565207fc6fd0_0;
L_0x565207fee600 .part v0x565207fc6890_0, 0, 1;
L_0x565207fee780 .part L_0x565207fef140, 2, 11;
L_0x565207fee8b0 .concat [ 2 11 5 0], L_0x7f1633ead570, L_0x565207fee780, L_0x7f1633ead528;
L_0x565207feeaa0 .part v0x565207fc6890_0, 0, 1;
L_0x565207feecd0 .part v0x565207fc6890_0, 0, 1;
L_0x565207feee80 .part v0x565207fcbdc0_0, 0, 2;
L_0x565207feefb0 .part v0x565207fcbdc0_0, 0, 2;
L_0x565207fef050 .part v0x565207fcbdc0_0, 2, 1;
L_0x565207fef140 .part v0x565207fcbbf0_0, 0, 13;
L_0x565207fef230 .part v0x565207fcbbf0_0, 0, 5;
L_0x565207fef330 .part v0x565207fcbbf0_0, 0, 6;
v0x565207fc8d80_0 .array/port v0x565207fc8d80, 0;
v0x565207fc8d80_1 .array/port v0x565207fc8d80, 1;
v0x565207fc8d80_2 .array/port v0x565207fc8d80, 2;
v0x565207fc8d80_3 .array/port v0x565207fc8d80, 3;
L_0x565207fef460 .concat [ 8 8 8 8], v0x565207fc8d80_0, v0x565207fc8d80_1, v0x565207fc8d80_2, v0x565207fc8d80_3;
v0x565207fc8d80_16 .array/port v0x565207fc8d80, 16;
v0x565207fc8d80_17 .array/port v0x565207fc8d80, 17;
v0x565207fc8d80_18 .array/port v0x565207fc8d80, 18;
v0x565207fc8d80_19 .array/port v0x565207fc8d80, 19;
L_0x565207fef600 .concat [ 8 8 8 8], v0x565207fc8d80_16, v0x565207fc8d80_17, v0x565207fc8d80_18, v0x565207fc8d80_19;
v0x565207fc8d80_32 .array/port v0x565207fc8d80, 32;
L_0x565207fef790 .part v0x565207fc8d80_32, 0, 7;
v0x565207fc8d80_33 .array/port v0x565207fc8d80, 33;
L_0x565207fef8e0 .part v0x565207fc8d80_33, 0, 7;
v0x565207fc8d80_34 .array/port v0x565207fc8d80, 34;
L_0x565207fef9b0 .part v0x565207fc8d80_34, 0, 7;
v0x565207fc8d80_35 .array/port v0x565207fc8d80, 35;
L_0x565207fefb10 .part v0x565207fc8d80_35, 0, 7;
v0x565207fc8d80_36 .array/port v0x565207fc8d80, 36;
L_0x565207fefbe0 .part v0x565207fc8d80_36, 0, 7;
v0x565207fc8d80_37 .array/port v0x565207fc8d80, 37;
L_0x565207fefd50 .part v0x565207fc8d80_37, 0, 7;
v0x565207fc8d80_38 .array/port v0x565207fc8d80, 38;
L_0x565207fefe20 .part v0x565207fc8d80_38, 0, 7;
v0x565207fc8d80_39 .array/port v0x565207fc8d80, 39;
L_0x565207fefcb0 .part v0x565207fc8d80_39, 0, 7;
v0x565207fc8d80_48 .array/port v0x565207fc8d80, 48;
v0x565207fc8d80_49 .array/port v0x565207fc8d80, 49;
v0x565207fc8d80_50 .array/port v0x565207fc8d80, 50;
v0x565207fc8d80_51 .array/port v0x565207fc8d80, 51;
L_0x565207feffd0 .concat [ 8 8 8 8], v0x565207fc8d80_48, v0x565207fc8d80_49, v0x565207fc8d80_50, v0x565207fc8d80_51;
L_0x565207ff0220 .array/port v0x565207fc8d80, L_0x565207ff04f0;
L_0x565207ff0350 .arith/sum 6, L_0x565207fef330, L_0x7f1633ead600;
L_0x565207ff04f0 .concat [ 6 2 0 0], L_0x565207ff0350, L_0x7f1633ead648;
L_0x565207ff0680 .array/port v0x565207fc8d80, L_0x565207ff08f0;
L_0x565207ff0800 .arith/sum 6, L_0x565207fef330, L_0x7f1633ead690;
L_0x565207ff08f0 .concat [ 6 2 0 0], L_0x565207ff0800, L_0x7f1633ead6d8;
L_0x565207ff0b70 .array/port v0x565207fc8d80, L_0x565207ff0de0;
L_0x565207ff0c10 .arith/sum 6, L_0x565207fef330, L_0x7f1633ead720;
L_0x565207ff0de0 .concat [ 6 2 0 0], L_0x565207ff0c10, L_0x7f1633ead768;
L_0x565207ff0f70 .array/port v0x565207fc8d80, L_0x565207ff1120;
L_0x565207ff1120 .concat [ 6 2 0 0], L_0x565207fef330, L_0x7f1633ead7b0;
L_0x565207ff1260 .concat [ 8 8 8 8], L_0x565207ff0f70, L_0x565207ff0b70, L_0x565207ff0680, L_0x565207ff0220;
L_0x565207ff1560 .array/port v0x565207fc7540, L_0x565207ff1870;
L_0x565207ff1600 .arith/sum 5, L_0x565207fef230, L_0x7f1633ead7f8;
L_0x565207ff1870 .concat [ 5 2 0 0], L_0x565207ff1600, L_0x7f1633ead840;
L_0x565207ff1a00 .array/port v0x565207fc7540, L_0x565207ff1cd0;
L_0x565207ff1be0 .arith/sum 5, L_0x565207fef230, L_0x7f1633ead888;
L_0x565207ff1cd0 .concat [ 5 2 0 0], L_0x565207ff1be0, L_0x7f1633ead8d0;
L_0x565207ff1fb0 .array/port v0x565207fc7540, L_0x565207ff2520;
L_0x565207ff2260 .arith/sum 5, L_0x565207fef230, L_0x7f1633ead918;
L_0x565207ff2520 .concat [ 5 2 0 0], L_0x565207ff2260, L_0x7f1633ead960;
L_0x565207ff26b0 .array/port v0x565207fc7540, L_0x565207ff28c0;
L_0x565207ff28c0 .concat [ 5 2 0 0], L_0x565207fef230, L_0x7f1633ead9a8;
L_0x565207ff2a00 .concat [ 8 8 8 8], L_0x565207ff26b0, L_0x565207ff1fb0, L_0x565207ff1a00, L_0x565207ff1560;
S_0x565207fc1400 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 15 145, 15 145 0, S_0x565207fc0d20;
 .timescale 0 0;
v0x565207fc1600_0 .var/i "i", 31 0;
S_0x565207fc1700 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 15 166, 15 166 0, S_0x565207fc0d20;
 .timescale 0 0;
v0x565207fc1900_0 .var/i "i", 31 0;
S_0x565207fc19e0 .scope module, "sram_controller_inst" "sram_controller" 15 29, 16 19 0, S_0x565207fc0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "i_ADDR";
    .port_info 1 /INPUT 32 "i_WDATA";
    .port_info 2 /INPUT 4 "i_BMASK";
    .port_info 3 /INPUT 1 "i_WREN";
    .port_info 4 /INPUT 1 "i_RDEN";
    .port_info 5 /OUTPUT 32 "o_RDATA";
    .port_info 6 /OUTPUT 1 "o_ACK";
    .port_info 7 /OUTPUT 18 "SRAM_ADDR";
    .port_info 8 /INOUT 16 "SRAM_DQ";
    .port_info 9 /OUTPUT 1 "SRAM_CE_N";
    .port_info 10 /OUTPUT 1 "SRAM_WE_N";
    .port_info 11 /OUTPUT 1 "SRAM_OE_N";
    .port_info 12 /OUTPUT 1 "SRAM_LB_N";
    .port_info 13 /OUTPUT 1 "SRAM_UB_N";
    .port_info 14 /INPUT 1 "i_clk";
    .port_info 15 /INPUT 1 "i_reset";
enum0x565207e1c8a0 .enum4 (3)
   "StIdle" 3'b000,
   "StWrite" 3'b001,
   "StWriteAck" 3'b010,
   "StRead0" 3'b011,
   "StRead1" 3'b100,
   "StRead2" 3'b101,
   "StRead3" 3'b110,
   "StReadAck" 3'b111
 ;
L_0x565207fee710 .functor BUFZ 16, RS_0x7f1633ef8538, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x565207fc26a0_0 .net "DIN", 15 0, L_0x565207fee710;  1 drivers
v0x565207fc2760_0 .var "DOUT", 15 0;
v0x565207fc2840_0 .var "SRAM_ADDR", 17 0;
v0x565207fc2930_0 .var "SRAM_CE_N", 0 0;
v0x565207fc29f0_0 .net8 "SRAM_DQ", 15 0, RS_0x7f1633ef8538;  alias, 2 drivers
v0x565207fc2b20_0 .var "SRAM_LB_N", 0 0;
v0x565207fc2be0_0 .var "SRAM_OE_N", 0 0;
v0x565207fc2ca0_0 .var "SRAM_UB_N", 0 0;
v0x565207fc2d60_0 .var "SRAM_WE_N", 0 0;
v0x565207fc2eb0_0 .var "addr_d", 17 0;
v0x565207fc2f90_0 .var "addr_q", 17 0;
v0x565207fc3070_0 .var "bmask_d", 3 0;
v0x565207fc3150_0 .var "bmask_q", 3 0;
v0x565207fc3230_0 .net "i_ADDR", 17 0, L_0x565207fee8b0;  1 drivers
L_0x7f1633ead5b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x565207fc3310_0 .net "i_BMASK", 3 0, L_0x7f1633ead5b8;  1 drivers
v0x565207fc33f0_0 .net "i_RDEN", 0 0, L_0x565207feed70;  1 drivers
v0x565207fc34b0_0 .net "i_WDATA", 31 0, v0x565207fcc570_0;  alias, 1 drivers
v0x565207fc36a0_0 .net "i_WREN", 0 0, L_0x565207feebc0;  1 drivers
v0x565207fc3760_0 .net "i_clk", 0 0, v0x565207fd3ab0_0;  alias, 1 drivers
v0x565207fc3800_0 .net "i_reset", 0 0, v0x565207fd3cd0_0;  alias, 1 drivers
v0x565207fc38d0_0 .var "o_ACK", 0 0;
v0x565207fc39a0_0 .var "o_RDATA", 31 0;
v0x565207fc3a40_0 .var "rdata_d", 31 0;
v0x565207fc3b00_0 .var "rdata_q", 31 0;
v0x565207fc3be0_0 .var "sram_state_d", 2 0;
v0x565207fc3cc0_0 .var "sram_state_q", 2 0;
v0x565207fc3da0_0 .var "wdata_d", 31 0;
v0x565207fc3e80_0 .var "wdata_q", 31 0;
E_0x565207fc1e90 .event anyedge, v0x565207fc3b00_0, v0x565207fc3cc0_0;
E_0x565207fc1ef0 .event anyedge, v0x565207fc2f90_0, v0x565207fc3cc0_0, v0x565207fc3e80_0, v0x565207fc3150_0;
E_0x565207fc1f60 .event posedge, v0x565207f9dde0_0;
E_0x565207fc1fc0/0 .event anyedge, v0x565207fc3cc0_0, v0x565207fc36a0_0, v0x565207fc33f0_0, v0x565207fc2f90_0;
E_0x565207fc1fc0/1 .event anyedge, v0x565207fc3e80_0, v0x565207fc3b00_0, v0x565207fc3150_0, v0x565207fc3230_0;
E_0x565207fc1fc0/2 .event anyedge, v0x565207fc34b0_0, v0x565207fc3310_0, v0x565207fc26a0_0;
E_0x565207fc1fc0 .event/or E_0x565207fc1fc0/0, E_0x565207fc1fc0/1, E_0x565207fc1fc0/2;
S_0x565207fc2090 .scope begin, "proc_detect_state" "proc_detect_state" 16 66, 16 66 0, S_0x565207fc19e0;
 .timescale 0 0;
S_0x565207fc2290 .scope begin, "proc_output_to_lsu" "proc_output_to_lsu" 16 205, 16 205 0, S_0x565207fc19e0;
 .timescale 0 0;
S_0x565207fc2490 .scope begin, "proc_output_to_sram" "proc_output_to_sram" 16 154, 16 154 0, S_0x565207fc19e0;
 .timescale 0 0;
S_0x565207fc9b20 .scope module, "inst_regfile" "regfile" 4 156, 17 1 0, S_0x565207faf850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rd_wren";
    .port_info 2 /INPUT 1 "rst_ni";
    .port_info 3 /INPUT 5 "rd_addr";
    .port_info 4 /INPUT 5 "rs1_addr";
    .port_info 5 /INPUT 5 "rs2_addr";
    .port_info 6 /INPUT 32 "rd_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0x565207fcb4c0 .functor AND 1, L_0x565207fe9cf0, L_0x565207fe9e30, C4<1>, C4<1>;
L_0x565207fe9f20 .functor AND 1, L_0x565207fcb4c0, v0x565207fcfb60_0, C4<1>, C4<1>;
L_0x565207fea6c0 .functor AND 1, L_0x565207fea420, L_0x565207fea590, C4<1>, C4<1>;
L_0x565207fea780 .functor AND 1, L_0x565207fea6c0, v0x565207fcfb60_0, C4<1>, C4<1>;
L_0x7f1633ead138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x565207fca000_0 .net/2u *"_ivl_0", 4 0, L_0x7f1633ead138;  1 drivers
v0x565207fca100_0 .net *"_ivl_10", 31 0, L_0x565207fea030;  1 drivers
v0x565207fca1e0_0 .net *"_ivl_12", 6 0, L_0x565207fea0d0;  1 drivers
L_0x7f1633ead180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fca2d0_0 .net *"_ivl_15", 1 0, L_0x7f1633ead180;  1 drivers
L_0x7f1633ead1c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x565207fca3b0_0 .net/2u *"_ivl_18", 4 0, L_0x7f1633ead1c8;  1 drivers
v0x565207fca4e0_0 .net *"_ivl_2", 0 0, L_0x565207fe9cf0;  1 drivers
v0x565207fca5a0_0 .net *"_ivl_20", 0 0, L_0x565207fea420;  1 drivers
v0x565207fca660_0 .net *"_ivl_22", 0 0, L_0x565207fea590;  1 drivers
v0x565207fca720_0 .net *"_ivl_25", 0 0, L_0x565207fea6c0;  1 drivers
v0x565207fca870_0 .net *"_ivl_27", 0 0, L_0x565207fea780;  1 drivers
v0x565207fca930_0 .net *"_ivl_28", 31 0, L_0x565207fea870;  1 drivers
v0x565207fcaa10_0 .net *"_ivl_30", 6 0, L_0x565207fea960;  1 drivers
L_0x7f1633ead210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fcaaf0_0 .net *"_ivl_33", 1 0, L_0x7f1633ead210;  1 drivers
v0x565207fcabd0_0 .net *"_ivl_4", 0 0, L_0x565207fe9e30;  1 drivers
v0x565207fcac90_0 .net *"_ivl_7", 0 0, L_0x565207fcb4c0;  1 drivers
v0x565207fcad50_0 .net *"_ivl_9", 0 0, L_0x565207fe9f20;  1 drivers
v0x565207fcae10_0 .net "clk_i", 0 0, v0x565207fd3ab0_0;  alias, 1 drivers
v0x565207fcaeb0_0 .net "rd_addr", 4 0, v0x565207fcfa70_0;  1 drivers
v0x565207fcaf90_0 .net "rd_data", 31 0, L_0x565207fee560;  alias, 1 drivers
v0x565207fcb070_0 .net "rd_wren", 0 0, v0x565207fcfb60_0;  1 drivers
v0x565207fcb130 .array "register", 31 0, 31 0;
v0x565207fcb700_0 .net "rs1_addr", 4 0, L_0x565207fe9830;  alias, 1 drivers
v0x565207fcb7c0_0 .net "rs1_data", 31 0, L_0x565207fea240;  alias, 1 drivers
v0x565207fcb880_0 .net "rs2_addr", 4 0, L_0x565207fe9990;  alias, 1 drivers
v0x565207fcb970_0 .net "rs2_data", 31 0, L_0x565207feaaa0;  alias, 1 drivers
v0x565207fcba30_0 .net "rst_ni", 0 0, v0x565207fd3cd0_0;  alias, 1 drivers
L_0x565207fe9cf0 .cmp/ne 5, v0x565207fcfa70_0, L_0x7f1633ead138;
L_0x565207fe9e30 .cmp/eq 5, v0x565207fcfa70_0, L_0x565207fe9830;
L_0x565207fea030 .array/port v0x565207fcb130, L_0x565207fea0d0;
L_0x565207fea0d0 .concat [ 5 2 0 0], L_0x565207fe9830, L_0x7f1633ead180;
L_0x565207fea240 .functor MUXZ 32, L_0x565207fea030, L_0x565207fee560, L_0x565207fe9f20, C4<>;
L_0x565207fea420 .cmp/ne 5, v0x565207fcfa70_0, L_0x7f1633ead1c8;
L_0x565207fea590 .cmp/eq 5, v0x565207fcfa70_0, L_0x565207fe9990;
L_0x565207fea870 .array/port v0x565207fcb130, L_0x565207fea960;
L_0x565207fea960 .concat [ 5 2 0 0], L_0x565207fe9990, L_0x7f1633ead210;
L_0x565207feaaa0 .functor MUXZ 32, L_0x565207fea870, L_0x565207fee560, L_0x565207fea780, C4<>;
S_0x565207fc9d00 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 17 14, 17 14 0, S_0x565207fc9b20;
 .timescale 0 0;
v0x565207fc9f00_0 .var/i "i", 31 0;
S_0x565207fd2580 .scope module, "sram_inst" "SRAM_model" 3 132, 18 1 0, S_0x565207fac310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 18 "i_sram_addr";
    .port_info 3 /INPUT 1 "i_sram_we_n";
    .port_info 4 /INPUT 1 "i_sram_ce_n";
    .port_info 5 /INPUT 1 "i_sram_lb_n";
    .port_info 6 /INPUT 1 "i_sram_ub_n";
    .port_info 7 /INOUT 16 "io_sram_dq";
    .port_info 8 /INPUT 1 "o_sram_oe_n";
L_0x565207ff3740 .functor BUFZ 16, L_0x565207ff3500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x565207ff38a0 .functor AND 1, L_0x565207ff3800, v0x565207fc2d60_0, C4<1>, C4<1>;
L_0x565207ff3a60 .functor AND 1, L_0x565207ff38a0, L_0x565207ff3990, C4<1>, C4<1>;
L_0x565207ff3c40 .functor AND 1, L_0x565207ff3a60, L_0x565207ff3ba0, C4<1>, C4<1>;
L_0x565207ff3e60 .functor AND 1, L_0x565207ff3c40, L_0x565207ff3d80, C4<1>, C4<1>;
v0x565207fd27d0_0 .net *"_ivl_0", 15 0, L_0x565207ff3500;  1 drivers
v0x565207fd28b0_0 .net *"_ivl_11", 0 0, L_0x565207ff38a0;  1 drivers
v0x565207fd2970_0 .net *"_ivl_13", 0 0, L_0x565207ff3990;  1 drivers
v0x565207fd2a10_0 .net *"_ivl_15", 0 0, L_0x565207ff3a60;  1 drivers
v0x565207fd2ad0_0 .net *"_ivl_17", 0 0, L_0x565207ff3ba0;  1 drivers
v0x565207fd2be0_0 .net *"_ivl_19", 0 0, L_0x565207ff3c40;  1 drivers
v0x565207fd2ca0_0 .net *"_ivl_2", 19 0, L_0x565207ff3600;  1 drivers
v0x565207fd2d80_0 .net *"_ivl_21", 0 0, L_0x565207ff3d80;  1 drivers
v0x565207fd2e40_0 .net *"_ivl_23", 0 0, L_0x565207ff3e60;  1 drivers
o0x7f1633efc4c8 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x565207fd2f90_0 name=_ivl_24
L_0x7f1633eada38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565207fd3070_0 .net *"_ivl_5", 1 0, L_0x7f1633eada38;  1 drivers
v0x565207fd3150_0 .net *"_ivl_9", 0 0, L_0x565207ff3800;  1 drivers
v0x565207fd3210_0 .net "clk", 0 0, v0x565207fd3ab0_0;  alias, 1 drivers
v0x565207fd32b0_0 .net "data_out", 15 0, L_0x565207ff3740;  1 drivers
v0x565207fd3390_0 .net "i_sram_addr", 17 0, v0x565207fc2840_0;  alias, 1 drivers
v0x565207fd3450_0 .net "i_sram_ce_n", 0 0, v0x565207fc2930_0;  alias, 1 drivers
v0x565207fd34f0_0 .net "i_sram_lb_n", 0 0, v0x565207fc2b20_0;  alias, 1 drivers
v0x565207fd3590_0 .net "i_sram_ub_n", 0 0, v0x565207fc2ca0_0;  alias, 1 drivers
v0x565207fd3630_0 .net "i_sram_we_n", 0 0, v0x565207fc2d60_0;  alias, 1 drivers
v0x565207fd36d0_0 .net8 "io_sram_dq", 15 0, RS_0x7f1633ef8538;  alias, 2 drivers
v0x565207fd3790_0 .net "o_sram_oe_n", 0 0, v0x565207fc2be0_0;  alias, 1 drivers
v0x565207fd3830_0 .net "reset_n", 0 0, v0x565207fd3cd0_0;  alias, 1 drivers
v0x565207fd38d0 .array "sram_memory", 262143 0, 15 0;
L_0x565207ff3500 .array/port v0x565207fd38d0, L_0x565207ff3600;
L_0x565207ff3600 .concat [ 18 2 0 0], v0x565207fc2840_0, L_0x7f1633eada38;
L_0x565207ff3800 .reduce/nor v0x565207fc2be0_0;
L_0x565207ff3990 .reduce/nor v0x565207fc2930_0;
L_0x565207ff3ba0 .reduce/nor v0x565207fc2b20_0;
L_0x565207ff3d80 .reduce/nor v0x565207fc2ca0_0;
L_0x565207ff3f70 .functor MUXZ 16, o0x7f1633efc4c8, L_0x565207ff3740, L_0x565207ff3e60, C4<>;
    .scope S_0x565207fbf7f0;
T_0 ;
    %vpi_call/w 13 9 "$readmemh", "../02_test/dump/mem.dump", v0x565207fc0340 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x565207fbcb30;
T_1 ;
    %wait E_0x565207fbad20;
    %load/vec4 v0x565207fbd5e0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.0 ;
    %load/vec4 v0x565207fbd440_0;
    %cmpi/e 0, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_1.13, 4;
    %load/vec4 v0x565207fbd440_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.13;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %load/vec4 v0x565207fbd360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.14 ;
    %load/vec4 v0x565207fbd440_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.23, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.19 ;
    %load/vec4 v0x565207fbd440_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.25, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
T_1.12 ;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %load/vec4 v0x565207fbd360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %jmp T_1.35;
T_1.27 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.35;
T_1.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.35;
T_1.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.35;
T_1.30 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.35;
T_1.31 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.35;
T_1.32 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.35;
T_1.33 ;
    %load/vec4 v0x565207fbd440_0;
    %cmpi/e 0, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_1.38, 4;
    %load/vec4 v0x565207fbd440_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.38;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.37;
T_1.36 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
T_1.37 ;
    %jmp T_1.35;
T_1.34 ;
    %load/vec4 v0x565207fbd440_0;
    %cmpi/e 0, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_1.41, 4;
    %load/vec4 v0x565207fbd440_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.41;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.39, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.40;
T_1.39 ;
    %load/vec4 v0x565207fbd440_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.42, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_1.43, 8;
T_1.42 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_1.43, 8;
 ; End of false expr.
    %blend;
T_1.43;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
T_1.40 ;
    %jmp T_1.35;
T_1.35 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbdc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbda90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565207fbdb70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbdd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbd710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565207fbd7f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fbd260_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbd500_0, 0, 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x565207fc9b20;
T_2 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fcba30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x565207fc9d00;
    %jmp t_0;
    .scope S_0x565207fc9d00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc9f00_0, 0, 32;
T_2.2 ; Top of for-loop
    %load/vec4 v0x565207fc9f00_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x565207fc9f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fcb130, 0, 4;
T_2.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x565207fc9f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x565207fc9f00_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %end;
    .scope S_0x565207fc9b20;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x565207fcb070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x565207fcaeb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x565207fcaf90_0;
    %load/vec4 v0x565207fcaeb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fcb130, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565207fc0540;
T_3 ;
    %wait E_0x565207fc0aa0;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x565207fc0c20_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x565207fc0b20_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x565207eb7bc0;
T_4 ;
    %wait E_0x565207e133b0;
    %load/vec4 v0x565207ee75f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x565207ee74f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x565207ee7790_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x565207ee74f0_0;
    %store/vec4 v0x565207ee7790_0, 0, 32;
T_4.1 ;
    %load/vec4 v0x565207ee75f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x565207ee7790_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x565207ee7870_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x565207ee7790_0;
    %store/vec4 v0x565207ee7870_0, 0, 32;
T_4.3 ;
    %load/vec4 v0x565207ee75f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x565207ee7870_0;
    %parti/s 28, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x565207e7f9f0_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x565207ee7870_0;
    %store/vec4 v0x565207e7f9f0_0, 0, 32;
T_4.5 ;
    %load/vec4 v0x565207ee75f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x565207e7f9f0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x565207e7fad0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x565207e7f9f0_0;
    %store/vec4 v0x565207e7fad0_0, 0, 32;
T_4.7 ;
    %load/vec4 v0x565207ee75f0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x565207e7fad0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x565207e7fbb0_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x565207e7fad0_0;
    %store/vec4 v0x565207e7fbb0_0, 0, 32;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x565207e7fd10;
T_5 ;
    %wait E_0x565207ee7950;
    %load/vec4 v0x565207e850a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x565207e84fc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e85220_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x565207e84fc0_0;
    %store/vec4 v0x565207e85220_0, 0, 32;
T_5.1 ;
    %load/vec4 v0x565207e850a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x565207e85220_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e85300_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x565207e85220_0;
    %store/vec4 v0x565207e85300_0, 0, 32;
T_5.3 ;
    %load/vec4 v0x565207e850a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x565207e85300_0;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e89a00_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x565207e85300_0;
    %store/vec4 v0x565207e89a00_0, 0, 32;
T_5.5 ;
    %load/vec4 v0x565207e850a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x565207e89a00_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e89ae0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x565207e89a00_0;
    %store/vec4 v0x565207e89ae0_0, 0, 32;
T_5.7 ;
    %load/vec4 v0x565207e850a0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x565207e89ae0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e89bc0_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x565207e89ae0_0;
    %store/vec4 v0x565207e89bc0_0, 0, 32;
T_5.9 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x565207e89d20;
T_6 ;
    %wait E_0x565207e853e0;
    %load/vec4 v0x565207e93970_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x565207e93860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x565207e93860_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e93b10_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x565207e93860_0;
    %store/vec4 v0x565207e93b10_0, 0, 32;
T_6.1 ;
    %load/vec4 v0x565207e93970_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x565207e93b10_0;
    %parti/s 1, 31, 6;
    %replicate 2;
    %load/vec4 v0x565207e93b10_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e93bf0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x565207e93b10_0;
    %store/vec4 v0x565207e93bf0_0, 0, 32;
T_6.3 ;
    %load/vec4 v0x565207e93970_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x565207e93bf0_0;
    %parti/s 1, 31, 6;
    %replicate 4;
    %load/vec4 v0x565207e93bf0_0;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e8edf0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x565207e93bf0_0;
    %store/vec4 v0x565207e8edf0_0, 0, 32;
T_6.5 ;
    %load/vec4 v0x565207e93970_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x565207e8edf0_0;
    %parti/s 1, 31, 6;
    %replicate 8;
    %load/vec4 v0x565207e8edf0_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e8eed0_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x565207e8edf0_0;
    %store/vec4 v0x565207e8eed0_0, 0, 32;
T_6.7 ;
    %load/vec4 v0x565207e93970_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x565207e8eed0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x565207e8eed0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207e8efb0_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x565207e8eed0_0;
    %store/vec4 v0x565207e8efb0_0, 0, 32;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x565207eb7930;
T_7 ;
    %wait E_0x565207eb5970;
    %load/vec4 v0x565207fba250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0x565207fba330_0;
    %load/vec4 v0x565207fba3f0_0;
    %add;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0x565207fba770_0;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x565207fba690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x565207fbaa50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0x565207fba330_0;
    %load/vec4 v0x565207fba3f0_0;
    %xor;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0x565207fba330_0;
    %load/vec4 v0x565207fba3f0_0;
    %or;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0x565207fba330_0;
    %load/vec4 v0x565207fba3f0_0;
    %and;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0x565207fba850_0;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x565207fba9b0_0;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x565207fba910_0;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0x565207fba3f0_0;
    %store/vec4 v0x565207fba090_0, 0, 32;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x565207fbab90;
T_8 ;
    %wait E_0x565207fbad60;
    %load/vec4 v0x565207fbc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x565207fbc430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x565207fbc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x565207fbbff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.13 ;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x565207fbbff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.15 ;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x565207fbc0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.17 ;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x565207fbc0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_8.20, 8;
    %load/vec4 v0x565207fbbff0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.20;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.19 ;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x565207fbc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.22 ;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x565207fbc1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_8.25, 8;
    %load/vec4 v0x565207fbbff0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.25;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.24 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbc6b0_0, 0, 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x565207fc19e0;
T_9 ;
    %wait E_0x565207fc1fc0;
    %fork t_3, S_0x565207fc2090;
    %jmp t_2;
    .scope S_0x565207fc2090;
t_3 ;
    %load/vec4 v0x565207fc3cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x565207fc36a0_0;
    %load/vec4 v0x565207fc33f0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x565207fc36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
T_9.13 ;
    %load/vec4 v0x565207fc3230_0;
    %pushi/vec4 262142, 0, 18;
    %and;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc36a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.14, 8;
    %load/vec4 v0x565207fc34b0_0;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %load/vec4 v0x565207fc3e80_0;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3310_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
T_9.11 ;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x565207fc36a0_0;
    %load/vec4 v0x565207fc33f0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x565207fc36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
T_9.19 ;
    %load/vec4 v0x565207fc3230_0;
    %pushi/vec4 262142, 0, 18;
    %and;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc36a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.20, 8;
    %load/vec4 v0x565207fc34b0_0;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %load/vec4 v0x565207fc3e80_0;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3310_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
T_9.17 ;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x565207fc36a0_0;
    %load/vec4 v0x565207fc33f0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0x565207fc36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
T_9.25 ;
    %load/vec4 v0x565207fc3230_0;
    %pushi/vec4 262142, 0, 18;
    %and;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc36a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.26, 8;
    %load/vec4 v0x565207fc34b0_0;
    %jmp/1 T_9.27, 8;
T_9.26 ; End of true expr.
    %load/vec4 v0x565207fc3e80_0;
    %jmp/0 T_9.27, 8;
 ; End of false expr.
    %blend;
T_9.27;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3310_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
T_9.23 ;
    %jmp T_9.9;
T_9.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %pushi/vec4 1, 0, 18;
    %or;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x565207fc26a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %pushi/vec4 1, 0, 18;
    %or;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc3b00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x565207fc26a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc26a0_0;
    %load/vec4 v0x565207fc3b00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x565207fc3be0_0, 0, 3;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2eb0_0, 0, 18;
    %load/vec4 v0x565207fc3e80_0;
    %store/vec4 v0x565207fc3da0_0, 0, 32;
    %load/vec4 v0x565207fc26a0_0;
    %load/vec4 v0x565207fc3b00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc3a40_0, 0, 32;
    %load/vec4 v0x565207fc3150_0;
    %store/vec4 v0x565207fc3070_0, 0, 4;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x565207fc19e0;
t_2 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x565207fc19e0;
T_10 ;
    %wait E_0x565207fc1f60;
    %load/vec4 v0x565207fc3800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565207fc3cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x565207fc3be0_0;
    %assign/vec4 v0x565207fc3cc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x565207fc19e0;
T_11 ;
    %wait E_0x565207fc1f60;
    %load/vec4 v0x565207fc3800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x565207fc2f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fc3e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fc3b00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565207fc3150_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x565207fc2eb0_0;
    %assign/vec4 v0x565207fc2f90_0, 0;
    %load/vec4 v0x565207fc3da0_0;
    %assign/vec4 v0x565207fc3e80_0, 0;
    %load/vec4 v0x565207fc3a40_0;
    %assign/vec4 v0x565207fc3b00_0, 0;
    %load/vec4 v0x565207fc3070_0;
    %assign/vec4 v0x565207fc3150_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x565207fc19e0;
T_12 ;
    %wait E_0x565207fc1ef0;
    %fork t_5, S_0x565207fc2490;
    %jmp t_4;
    .scope S_0x565207fc2490;
t_5 ;
    %load/vec4 v0x565207fc2f90_0;
    %store/vec4 v0x565207fc2840_0, 0, 18;
    %load/vec4 v0x565207fc3cc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x565207fc3e80_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %load/vec4 v0x565207fc3150_0;
    %parti/s 2, 0, 2;
    %inv;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x565207fc3e80_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %load/vec4 v0x565207fc3150_0;
    %parti/s 2, 2, 3;
    %inv;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %load/vec4 v0x565207fc3150_0;
    %parti/s 2, 0, 2;
    %inv;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %load/vec4 v0x565207fc3150_0;
    %parti/s 2, 0, 2;
    %inv;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %load/vec4 v0x565207fc3150_0;
    %parti/s 2, 2, 3;
    %inv;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %load/vec4 v0x565207fc3150_0;
    %parti/s 2, 2, 3;
    %inv;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x565207fc2760_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fc2930_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x565207fc2b20_0, 0, 1;
    %store/vec4 v0x565207fc2ca0_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %end;
    .scope S_0x565207fc19e0;
t_4 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x565207fc19e0;
T_13 ;
    %wait E_0x565207fc1e90;
    %fork t_7, S_0x565207fc2290;
    %jmp t_6;
    .scope S_0x565207fc2290;
t_7 ;
    %load/vec4 v0x565207fc3b00_0;
    %store/vec4 v0x565207fc39a0_0, 0, 32;
    %load/vec4 v0x565207fc3cc0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_13.0, 4;
    %load/vec4 v0x565207fc3cc0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.0;
    %store/vec4 v0x565207fc38d0_0, 0, 1;
    %end;
    .scope S_0x565207fc19e0;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x565207fc0d20;
T_14 ;
    %wait E_0x565207fc13a0;
    %load/vec4 v0x565207fc6fd0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x565207fc6890_0, 0, 3;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x565207fc6fd0_0;
    %parti/s 10, 6, 4;
    %cmpi/e 448, 0, 10;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x565207fc6890_0, 0, 3;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x565207fc6fd0_0;
    %parti/s 11, 5, 4;
    %cmpi/e 960, 0, 11;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x565207fc6890_0, 0, 3;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x565207fc6890_0, 0, 3;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x565207fc0d20;
T_15 ;
    %wait E_0x565207fc1330;
    %load/vec4 v0x565207fc6890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc7890_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x565207fc6a50_0;
    %store/vec4 v0x565207fc7890_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x565207fc9680_0;
    %store/vec4 v0x565207fc7890_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x565207fc76c0_0;
    %store/vec4 v0x565207fc7890_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x565207fc0d20;
T_16 ;
    %wait E_0x565207fc12d0;
    %load/vec4 v0x565207fc6f10_0;
    %load/vec4 v0x565207fc6e30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 13107, 0, 32;
    %store/vec4 v0x565207fc8870_0, 0, 32;
    %jmp T_16.6;
T_16.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x565207fc7890_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc8870_0, 0, 32;
    %jmp T_16.6;
T_16.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x565207fc7890_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc8870_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x565207fc7890_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x565207fc7890_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc8870_0, 0, 32;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x565207fc7890_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x565207fc7890_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x565207fc8870_0, 0, 32;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x565207fc7890_0;
    %store/vec4 v0x565207fc8870_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x565207fc0d20;
T_17 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fc7230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %fork t_9, S_0x565207fc1400;
    %jmp t_8;
    .scope S_0x565207fc1400;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc1600_0, 0, 32;
T_17.2 ; Top of for-loop
    %load/vec4 v0x565207fc1600_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x565207fc1600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
T_17.4 ; for-loop step statement
    %load/vec4 v0x565207fc1600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565207fc1600_0, 0, 32;
    %jmp T_17.2;
T_17.3 ; for-loop exit label
    %end;
    .scope S_0x565207fc0d20;
t_8 %join;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x565207fc6890_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x565207fc7170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x565207fc7320_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x565207fc74a0_0;
    %split/vec4 8;
    %load/vec4 v0x565207fc95a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x565207fc95a0_0;
    %addi 1, 0, 6;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x565207fc95a0_0;
    %addi 2, 0, 6;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %load/vec4 v0x565207fc95a0_0;
    %addi 3, 0, 6;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x565207fc7320_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0x565207fc74a0_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %load/vec4 v0x565207fc95a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %load/vec4 v0x565207fc95a0_0;
    %addi 1, 0, 6;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x565207fc7320_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.11, 4;
    %load/vec4 v0x565207fc74a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x565207fc95a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x565207fc95a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x565207fc8d80, 4;
    %load/vec4 v0x565207fc95a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc8d80, 0, 4;
T_17.12 ;
T_17.10 ;
T_17.8 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x565207fc0d20;
T_18 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fc7230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %fork t_11, S_0x565207fc1700;
    %jmp t_10;
    .scope S_0x565207fc1700;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fc1900_0, 0, 32;
T_18.2 ; Top of for-loop
    %load/vec4 v0x565207fc1900_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x565207fc1900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc7540, 0, 4;
T_18.4 ; for-loop step statement
    %load/vec4 v0x565207fc1900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565207fc1900_0, 0, 32;
    %jmp T_18.2;
T_18.3 ; for-loop exit label
    %end;
    .scope S_0x565207fc0d20;
t_10 %join;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x565207fc6d50_0;
    %split/vec4 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc7540, 0, 4;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc7540, 0, 4;
    %split/vec4 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc7540, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc7540, 0, 4;
    %load/vec4 v0x565207fc6c70_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fc7540, 0, 4;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x565207e28780;
T_19 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207e64060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207e642a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x565207fb4de0_0;
    %assign/vec4 v0x565207e642a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x565207e28780;
T_20 ;
    %wait E_0x565207eb5330;
    %load/vec4 v0x565207e642a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207f7e530_0, 0, 1;
    %load/vec4 v0x565207e641e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fb4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207e64120_0, 0, 1;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x565207e641e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fb4de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207e64120_0, 0, 1;
T_20.5 ;
T_20.4 ;
    %jmp T_20.2;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207f7e530_0, 0, 1;
    %load/vec4 v0x565207f9cbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fb4de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207e64120_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x565207f9cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fb4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207e64120_0, 0, 1;
T_20.9 ;
T_20.8 ;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x565207fbdfd0;
T_21 ;
    %wait E_0x565207fbe4a0;
    %load/vec4 v0x565207fbf490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbf2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbf140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbee00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbf200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbeec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbe560_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x565207fbe7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x565207fbe640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_21.5, 9;
    %load/vec4 v0x565207fbe700_0;
    %or;
T_21.5;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbeec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbeb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbe560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbee00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbea50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf200_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x565207fbebd0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_21.10, 4;
    %load/vec4 v0x565207fbed40_0;
    %and;
T_21.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.9, 9;
    %load/vec4 v0x565207fbebd0_0;
    %load/vec4 v0x565207fbef80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_21.11, 4;
    %load/vec4 v0x565207fbebd0_0;
    %load/vec4 v0x565207fbf060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_21.11;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/1 T_21.8, 8;
    %load/vec4 v0x565207fbe860_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_21.13, 4;
    %load/vec4 v0x565207fbe990_0;
    %and;
T_21.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.12, 10;
    %load/vec4 v0x565207fbe860_0;
    %load/vec4 v0x565207fbef80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_21.14, 4;
    %load/vec4 v0x565207fbe860_0;
    %load/vec4 v0x565207fbf060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_21.14;
    %and;
T_21.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbf2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbf140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbe560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbeec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbee00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbea50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf200_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbeec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fbe560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbee00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbea50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fbf200_0, 0, 1;
T_21.7 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x565207faf850;
T_22 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fd0c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcf0b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x565207fd1f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x565207fcf590_0;
    %assign/vec4 v0x565207fcf0b0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x565207fcf0b0_0;
    %assign/vec4 v0x565207fcf0b0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x565207faf850;
T_23 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fd0c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fceaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fceb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcea50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x565207fceed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fceaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fceb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcea50_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x565207fcef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x565207fcf0b0_0;
    %assign/vec4 v0x565207fceaf0_0, 0;
    %load/vec4 v0x565207fcf630_0;
    %assign/vec4 v0x565207fceb90_0, 0;
    %load/vec4 v0x565207fcf010_0;
    %assign/vec4 v0x565207fcea50_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x565207faf850;
T_24 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fd0c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565207fcd1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcda70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565207fcd4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565207fccde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcdce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcd5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcd8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcdb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcdc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fccf80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565207fcceb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x565207fcd980_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x565207fcdd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565207fcd1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcda70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565207fcd4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x565207fccde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcd290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcdce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcd5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcd8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcdb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcdc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fccf80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565207fcceb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x565207fcd980_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x565207fcde50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x565207fce0c0_0;
    %assign/vec4 v0x565207fcd040_0, 0;
    %load/vec4 v0x565207fce190_0;
    %assign/vec4 v0x565207fcd100_0, 0;
    %load/vec4 v0x565207fce260_0;
    %assign/vec4 v0x565207fcd1d0_0, 0;
    %load/vec4 v0x565207fce670_0;
    %assign/vec4 v0x565207fcda70_0, 0;
    %load/vec4 v0x565207fce4d0_0;
    %assign/vec4 v0x565207fcd410_0, 0;
    %load/vec4 v0x565207fce5a0_0;
    %assign/vec4 v0x565207fcd4d0_0, 0;
    %load/vec4 v0x565207fcdf20_0;
    %assign/vec4 v0x565207fccde0_0, 0;
    %load/vec4 v0x565207fce400_0;
    %assign/vec4 v0x565207fcd350_0, 0;
    %load/vec4 v0x565207fce330_0;
    %assign/vec4 v0x565207fcd290_0, 0;
    %load/vec4 v0x565207fce8e0_0;
    %assign/vec4 v0x565207fcdce0_0, 0;
    %load/vec4 v0x565207fceaf0_0;
    %assign/vec4 v0x565207fcd5b0_0, 0;
    %load/vec4 v0x565207fceb90_0;
    %assign/vec4 v0x565207fcd8a0_0, 0;
    %load/vec4 v0x565207fce740_0;
    %assign/vec4 v0x565207fcdb40_0, 0;
    %load/vec4 v0x565207fce810_0;
    %assign/vec4 v0x565207fcdc10_0, 0;
    %load/vec4 v0x565207fcdff0_0;
    %assign/vec4 v0x565207fccf80_0, 0;
    %load/vec4 v0x565207fce9b0_0;
    %assign/vec4 v0x565207fcceb0_0, 0;
    %load/vec4 v0x565207fcec30_0;
    %assign/vec4 v0x565207fcd980_0, 0;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x565207faf850;
T_25 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fd0c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcbec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcbf60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565207fcc000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcbbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcc570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcbd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565207fcbdc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x565207fcc3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcc260_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x565207fcc6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcbec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcbf60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x565207fcc000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcbbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcc570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcbd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcc300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x565207fcbdc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x565207fcc3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcc260_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x565207fcc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x565207fcd040_0;
    %assign/vec4 v0x565207fcbec0_0, 0;
    %load/vec4 v0x565207fcd100_0;
    %assign/vec4 v0x565207fcbf60_0, 0;
    %load/vec4 v0x565207fcd1d0_0;
    %assign/vec4 v0x565207fcc000_0, 0;
    %load/vec4 v0x565207fcda70_0;
    %assign/vec4 v0x565207fcc4a0_0, 0;
    %load/vec4 v0x565207fcd350_0;
    %assign/vec4 v0x565207fcc190_0, 0;
    %load/vec4 v0x565207fcd290_0;
    %assign/vec4 v0x565207fcc0c0_0, 0;
    %load/vec4 v0x565207fcdce0_0;
    %assign/vec4 v0x565207fcc610_0, 0;
    %load/vec4 v0x565207fcc820_0;
    %assign/vec4 v0x565207fcbbf0_0, 0;
    %load/vec4 v0x565207fcdc10_0;
    %assign/vec4 v0x565207fcc570_0, 0;
    %load/vec4 v0x565207fccb70_0;
    %assign/vec4 v0x565207fcbd00_0, 0;
    %load/vec4 v0x565207fccd10_0;
    %assign/vec4 v0x565207fcc300_0, 0;
    %load/vec4 v0x565207fcceb0_0;
    %assign/vec4 v0x565207fcbdc0_0, 0;
    %load/vec4 v0x565207fcd980_0;
    %assign/vec4 v0x565207fcc3d0_0, 0;
    %load/vec4 v0x565207fcd5b0_0;
    %assign/vec4 v0x565207fcc260_0, 0;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x565207faf850;
T_26 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fd0c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcf7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcfb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x565207fcfc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcf710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcf8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x565207fcfa70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565207fcf990_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x565207fcfcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x565207fcbec0_0;
    %assign/vec4 v0x565207fcf7f0_0, 0;
    %load/vec4 v0x565207fcc4a0_0;
    %assign/vec4 v0x565207fcfb60_0, 0;
    %load/vec4 v0x565207fcc610_0;
    %assign/vec4 v0x565207fcfc30_0, 0;
    %load/vec4 v0x565207fcbbf0_0;
    %assign/vec4 v0x565207fcf710_0, 0;
    %load/vec4 v0x565207fcfda0_0;
    %assign/vec4 v0x565207fcf8b0_0, 0;
    %load/vec4 v0x565207fcc3d0_0;
    %assign/vec4 v0x565207fcfa70_0, 0;
    %load/vec4 v0x565207fcc260_0;
    %assign/vec4 v0x565207fcf990_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x565207faf850;
T_27 ;
    %wait E_0x565207eb5010;
    %load/vec4 v0x565207fd0f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %jmp T_27.2;
T_27.0 ;
    %load/vec4 v0x565207fcc0c0_0;
    %store/vec4 v0x565207fd20d0_0, 0, 1;
    %load/vec4 v0x565207fcc190_0;
    %store/vec4 v0x565207fd2170_0, 0, 1;
    %jmp T_27.2;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fd20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fd2170_0, 0, 1;
    %jmp T_27.2;
T_27.2 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x565207fd2580;
T_28 ;
    %wait E_0x565207eb3c60;
    %load/vec4 v0x565207fd3790_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_28.5, 12;
    %load/vec4 v0x565207fd3630_0;
    %nor/r;
    %and;
T_28.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_28.4, 11;
    %load/vec4 v0x565207fd3450_0;
    %nor/r;
    %and;
T_28.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.3, 10;
    %load/vec4 v0x565207fd34f0_0;
    %nor/r;
    %and;
T_28.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x565207fd3590_0;
    %nor/r;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x565207fd36d0_0;
    %load/vec4 v0x565207fd3390_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x565207fd38d0, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x565207fac310;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fd3ab0_0, 0, 1;
T_29.0 ;
    %delay 1000, 0;
    %load/vec4 v0x565207fd3ab0_0;
    %inv;
    %store/vec4 v0x565207fd3ab0_0, 0, 1;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_0x565207fac310;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565207fd3cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565207fd3cd0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x565207fac310;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565207fd3f90_0, 0, 32;
T_31.0 ;
    %wait E_0x565207fc1f60;
    %load/vec4 v0x565207fd4070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x565207fd3f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x565207fd3f90_0, 0, 32;
T_31.2 ;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .thread T_31;
    .scope S_0x565207fac310;
T_32 ;
    %pushi/vec4 15, 0, 4;
    %force/vec4 v0x565207fd0ae0_0;
    %delay 25000000, 0;
    %pushi/vec4 7, 0, 4;
    %force/vec4 v0x565207fd0ae0_0;
    %delay 1000000, 0;
    %pushi/vec4 15, 0, 4;
    %force/vec4 v0x565207fd0ae0_0;
    %delay 100000000, 0;
    %vpi_call/w 3 189 "$display", "%h", &A<v0x565207fd38d0, 256> {0 0 0};
    %vpi_call/w 3 190 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x565207fac310;
T_33 ;
    %vpi_call/w 3 195 "$dumpfile", "non_fwd_sram_tb.vcd" {0 0 0};
    %vpi_call/w 3 196 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x565207fac310 {0 0 0};
T_33.0 ;
    %load/vec4 v0x565207fcf010_0;
    %pushi/vec4 111, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_33.1, 6;
    %wait E_0x565207eb43a0;
    %jmp T_33.0;
T_33.1 ;
    %vpi_call/w 3 199 "$writememh", "Out_Mem_after.data", v0x565207fc8d80 {0 0 0};
    %vpi_call/w 3 200 "$writememh", "In_Mem_after.data", v0x565207fc7540 {0 0 0};
    %vpi_call/w 3 201 "$display", "Number of NOP of the applications is %0d", v0x565207fd3f90_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
T_33.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_33.3, 5;
    %jmp/1 T_33.3, 4;
    %subi 1, 0, 32;
    %wait E_0x565207fc1f60;
    %jmp T_33.2;
T_33.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 203 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "../01_bench/non_fwd_sram_tb.sv";
    "../00_src/non_fwd_sram.sv";
    "../00_src/blocks_reuse/ctrl_fsm.sv";
    "../00_src/blocks_reuse/alu.sv";
    "../00_src/blocks_reuse/sll.sv";
    "../00_src/blocks_reuse/srl.sv";
    "../00_src/blocks_reuse/sra.sv";
    "../00_src/blocks_reuse/bru.sv";
    "../00_src/blocks_reuse/ctrl_unit.sv";
    "../00_src/blocks_reuse/hdu.sv";
    "../00_src/blocks_reuse/imem.sv";
    "../00_src/blocks_reuse/immgen.sv";
    "../00_src/blocks_reuse/lsu.sv";
    "../00_src/blocks_reuse/sram_controller.sv";
    "../00_src/blocks_reuse/regfile.sv";
    "../00_src/SRAM_model.sv";
