Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 08:56:08 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                 1092        0.035        0.000                      0                 1092        3.750        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.024        0.000                      0                 1088        0.035        0.000                      0                 1088        3.750        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.566        0.000                      0                    4        1.144        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 2.697ns (27.454%)  route 7.127ns (72.546%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.758     6.341    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.153     6.494 f  sm/ram_reg_i_57/O
                         net (fo=7, routed)           0.604     7.098    sm/ram_reg_i_57_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.327     7.425 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.729     8.154    sm/out_sig0_carry_i_72_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_45/O
                         net (fo=13, routed)          0.868     9.146    L_reg/M_sm_ra2[1]
    SLICE_X42Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  L_reg/out_sig0_carry_i_30/O
                         net (fo=1, routed)           0.717     9.987    sm/out_sig0_carry_i_6
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.111 r  sm/out_sig0_carry_i_15/O
                         net (fo=4, routed)           0.605    10.716    L_reg/out_sig0_carry
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124    10.840 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.840    alum/S[2]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.238 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.238    alum/out_sig0_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.551 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.709    12.259    alum/data0[7]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.306    12.565 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.525    13.091    sm/D_registers_q_reg[7][7]
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.215 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.781    13.996    sm/D_registers_q[7][5]_i_5_1
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124    14.120 r  sm/D_registers_q[7][7]_i_1/O
                         net (fo=8, routed)           0.831    14.951    L_reg/D[7]
    SLICE_X41Y82         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.429    14.833    L_reg/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X41Y82         FDRE (Setup_fdre_C_D)       -0.081    14.975    L_reg/D_registers_q_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 2.918ns (30.365%)  route 6.692ns (69.635%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.757     6.340    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sm/ram_reg_i_126/O
                         net (fo=4, routed)           0.319     6.783    sm/ram_reg_i_126_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.889     7.796    sm/ram_reg_i_115_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_S_O)       0.276     8.072 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          1.154     9.226    sm/M_sm_ra1[1]
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.299     9.525 r  sm/ram_reg_i_45/O
                         net (fo=12, routed)          0.493    10.018    sm/ram_reg_i_43_0[0]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.142 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.142    alum/ram_reg_i_94_0[0]
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.394 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.701    11.096    sm/ram_reg_13[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.295    11.391 r  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.391    sm/ram_reg_i_94_n_0
    SLICE_X47Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    11.603 r  sm/ram_reg_i_46/O
                         net (fo=19, routed)          0.569    12.171    sm/M_alum_out[0]
    SLICE_X47Y79         LUT2 (Prop_lut2_I1_O)        0.299    12.470 f  sm/D_states_q[1]_i_13/O
                         net (fo=2, routed)           0.537    13.007    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.131 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.670    13.801    sm/D_states_q[1]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    13.925    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    14.134 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.603    14.737    sm/D_states_d__0[1]
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X46Y79         FDSE (Setup_fdse_C_D)       -0.218    14.850    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 2.842ns (30.670%)  route 6.424ns (69.330%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X45Y79         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.206     6.788    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.912 f  sm/out_sig0_carry_i_82/O
                         net (fo=2, routed)           0.847     7.759    sm/out_sig0_carry_i_82_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  sm/out_sig0_carry_i_63/O
                         net (fo=1, routed)           0.303     8.186    sm/out_sig0_carry_i_63_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     8.310 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.310    sm/out_sig0_carry_i_34_n_0
    SLICE_X44Y81         MUXF7 (Prop_muxf7_I0_O)      0.212     8.522 r  sm/out_sig0_carry_i_18/O
                         net (fo=11, routed)          0.482     9.004    sm/M_sm_bsel[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I1_O)        0.299     9.303 r  sm/i__carry__2_i_3/O
                         net (fo=11, routed)          0.892    10.195    sm/i__carry__2_i_3_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.319 r  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.592    10.911    L_reg/out_sig0_carry__0_1
    SLICE_X46Y81         LUT2 (Prop_lut2_I1_O)        0.124    11.035 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.035    alum/ram_reg_i_35_2[3]
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.411 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.747 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.577    12.324    alum/p_0_in
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.295    12.619 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.351    12.970    sm/D_registers_q_reg[7][12]_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.587    13.680    display/ram_reg
    SLICE_X49Y85         LUT5 (Prop_lut5_I2_O)        0.124    13.804 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.588    14.392    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 2.697ns (29.159%)  route 6.552ns (70.841%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.758     6.341    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.153     6.494 f  sm/ram_reg_i_57/O
                         net (fo=7, routed)           0.604     7.098    sm/ram_reg_i_57_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.327     7.425 r  sm/out_sig0_carry_i_72/O
                         net (fo=1, routed)           0.729     8.154    sm/out_sig0_carry_i_72_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_45/O
                         net (fo=13, routed)          0.868     9.146    L_reg/M_sm_ra2[1]
    SLICE_X42Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.270 r  L_reg/out_sig0_carry_i_30/O
                         net (fo=1, routed)           0.717     9.987    sm/out_sig0_carry_i_6
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.111 r  sm/out_sig0_carry_i_15/O
                         net (fo=4, routed)           0.605    10.716    L_reg/out_sig0_carry
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124    10.840 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.840    alum/S[2]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.238 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.238    alum/out_sig0_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.551 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.709    12.259    alum/data0[7]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.306    12.565 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.525    13.091    sm/D_registers_q_reg[7][7]
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.215 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.321    13.536    display/ram_reg_11
    SLICE_X48Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.660 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.716    14.376    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 2.918ns (30.622%)  route 6.611ns (69.378%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.757     6.340    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sm/ram_reg_i_126/O
                         net (fo=4, routed)           0.319     6.783    sm/ram_reg_i_126_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.889     7.796    sm/ram_reg_i_115_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_S_O)       0.276     8.072 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          1.154     9.226    sm/M_sm_ra1[1]
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.299     9.525 r  sm/ram_reg_i_45/O
                         net (fo=12, routed)          0.493    10.018    sm/ram_reg_i_43_0[0]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.142 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.142    alum/ram_reg_i_94_0[0]
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.394 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.701    11.096    sm/ram_reg_13[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.295    11.391 r  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.391    sm/ram_reg_i_94_n_0
    SLICE_X47Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    11.603 r  sm/ram_reg_i_46/O
                         net (fo=19, routed)          0.569    12.171    sm/M_alum_out[0]
    SLICE_X47Y79         LUT2 (Prop_lut2_I1_O)        0.299    12.470 f  sm/D_states_q[1]_i_13/O
                         net (fo=2, routed)           0.537    13.007    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.131 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.670    13.801    sm/D_states_q[1]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    13.925    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    14.134 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.522    14.656    sm/D_states_d__0[1]
    SLICE_X43Y80         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.426    14.830    sm/clk_IBUF_BUFG
    SLICE_X43Y80         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y80         FDSE (Setup_fdse_C_D)       -0.234    14.819    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.281ns (23.893%)  route 7.266ns (76.107%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.757     6.340    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sm/ram_reg_i_126/O
                         net (fo=4, routed)           0.319     6.783    sm/ram_reg_i_126_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.889     7.796    sm/ram_reg_i_115_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_S_O)       0.276     8.072 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.914     8.986    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.299     9.285 r  L_reg/ram_reg_i_72/O
                         net (fo=1, routed)           0.000     9.285    L_reg/ram_reg_i_72_n_0
    SLICE_X42Y84         MUXF7 (Prop_muxf7_I0_O)      0.209     9.494 r  L_reg/ram_reg_i_23/O
                         net (fo=8, routed)           1.138    10.631    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.297    10.928 f  L_reg/D_states_q[7]_i_43/O
                         net (fo=1, routed)           0.651    11.580    L_reg/D_states_q[7]_i_43_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  L_reg/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.485    12.189    sm/accel_edge/D_states_q[7]_i_3_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  sm/accel_edge/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.509    12.822    sm/accel_edge/D_states_q[7]_i_15_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.946 r  sm/accel_edge/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.575    13.520    sm/accel_edge/D_states_q[7]_i_3_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.644 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.030    14.674    sm/accel_edge_n_5
    SLICE_X45Y81         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X45Y81         FDSE (Setup_fdse_C_CE)      -0.205    14.864    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.281ns (23.893%)  route 7.266ns (76.107%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.757     6.340    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sm/ram_reg_i_126/O
                         net (fo=4, routed)           0.319     6.783    sm/ram_reg_i_126_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.889     7.796    sm/ram_reg_i_115_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_S_O)       0.276     8.072 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.914     8.986    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.299     9.285 r  L_reg/ram_reg_i_72/O
                         net (fo=1, routed)           0.000     9.285    L_reg/ram_reg_i_72_n_0
    SLICE_X42Y84         MUXF7 (Prop_muxf7_I0_O)      0.209     9.494 r  L_reg/ram_reg_i_23/O
                         net (fo=8, routed)           1.138    10.631    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.297    10.928 f  L_reg/D_states_q[7]_i_43/O
                         net (fo=1, routed)           0.651    11.580    L_reg/D_states_q[7]_i_43_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  L_reg/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.485    12.189    sm/accel_edge/D_states_q[7]_i_3_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  sm/accel_edge/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.509    12.822    sm/accel_edge/D_states_q[7]_i_15_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.946 r  sm/accel_edge/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.575    13.520    sm/accel_edge/D_states_q[7]_i_3_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.644 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.030    14.674    sm/accel_edge_n_5
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X45Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.864    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.281ns (23.893%)  route 7.266ns (76.107%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.757     6.340    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sm/ram_reg_i_126/O
                         net (fo=4, routed)           0.319     6.783    sm/ram_reg_i_126_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.889     7.796    sm/ram_reg_i_115_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_S_O)       0.276     8.072 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.914     8.986    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.299     9.285 r  L_reg/ram_reg_i_72/O
                         net (fo=1, routed)           0.000     9.285    L_reg/ram_reg_i_72_n_0
    SLICE_X42Y84         MUXF7 (Prop_muxf7_I0_O)      0.209     9.494 r  L_reg/ram_reg_i_23/O
                         net (fo=8, routed)           1.138    10.631    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.297    10.928 f  L_reg/D_states_q[7]_i_43/O
                         net (fo=1, routed)           0.651    11.580    L_reg/D_states_q[7]_i_43_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  L_reg/D_states_q[7]_i_31/O
                         net (fo=1, routed)           0.485    12.189    sm/accel_edge/D_states_q[7]_i_3_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  sm/accel_edge/D_states_q[7]_i_15/O
                         net (fo=1, routed)           0.509    12.822    sm/accel_edge/D_states_q[7]_i_15_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.946 r  sm/accel_edge/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.575    13.520    sm/accel_edge/D_states_q[7]_i_3_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    13.644 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.030    14.674    sm/accel_edge_n_5
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X45Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.864    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 2.842ns (30.839%)  route 6.374ns (69.161%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X45Y79         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=106, routed)         1.206     6.788    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.912 f  sm/out_sig0_carry_i_82/O
                         net (fo=2, routed)           0.847     7.759    sm/out_sig0_carry_i_82_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  sm/out_sig0_carry_i_63/O
                         net (fo=1, routed)           0.303     8.186    sm/out_sig0_carry_i_63_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124     8.310 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.310    sm/out_sig0_carry_i_34_n_0
    SLICE_X44Y81         MUXF7 (Prop_muxf7_I0_O)      0.212     8.522 r  sm/out_sig0_carry_i_18/O
                         net (fo=11, routed)          0.482     9.004    sm/M_sm_bsel[0]
    SLICE_X44Y81         LUT4 (Prop_lut4_I1_O)        0.299     9.303 r  sm/i__carry__2_i_3/O
                         net (fo=11, routed)          0.892    10.195    sm/i__carry__2_i_3_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.319 r  sm/out_sig0_carry__0_i_13/O
                         net (fo=3, routed)           0.592    10.911    L_reg/out_sig0_carry__0_1
    SLICE_X46Y81         LUT2 (Prop_lut2_I1_O)        0.124    11.035 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    11.035    alum/ram_reg_i_35_2[3]
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.411 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.528 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.747 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.577    12.324    alum/p_0_in
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.295    12.619 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.351    12.970    sm/D_registers_q_reg[7][12]_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.547    13.641    display/ram_reg
    SLICE_X49Y86         LUT5 (Prop_lut5_I2_O)        0.124    13.765 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.577    14.342    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 2.918ns (30.696%)  route 6.588ns (69.304%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.543     5.127    sm/clk_IBUF_BUFG
    SLICE_X45Y80         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.456     5.583 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=100, routed)         0.757     6.340    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     6.464 r  sm/ram_reg_i_126/O
                         net (fo=4, routed)           0.319     6.783    sm/ram_reg_i_126_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.889     7.796    sm/ram_reg_i_115_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_S_O)       0.276     8.072 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          1.154     9.226    sm/M_sm_ra1[1]
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.299     9.525 r  sm/ram_reg_i_45/O
                         net (fo=12, routed)          0.493    10.018    sm/ram_reg_i_43_0[0]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.142 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.142    alum/ram_reg_i_94_0[0]
    SLICE_X46Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.394 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.701    11.096    sm/ram_reg_13[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.295    11.391 r  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.391    sm/ram_reg_i_94_n_0
    SLICE_X47Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    11.603 r  sm/ram_reg_i_46/O
                         net (fo=19, routed)          0.569    12.171    sm/M_alum_out[0]
    SLICE_X47Y79         LUT2 (Prop_lut2_I1_O)        0.299    12.470 f  sm/D_states_q[1]_i_13/O
                         net (fo=2, routed)           0.537    13.007    sm/D_states_q[1]_i_13_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.131 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.670    13.801    sm/D_states_q[1]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.925 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    13.925    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    14.134 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.499    14.633    sm/D_states_d__0[1]
    SLICE_X44Y81         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X44Y81         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X44Y81         FDSE (Setup_fdse_C_D)       -0.234    14.835    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.857    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.857    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y79   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y82   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.940ns (18.758%)  route 4.071ns (81.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X44Y81         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     5.584 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=104, routed)         2.032     7.616    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.152     7.768 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.263     9.031    sm/D_stage_q[3]_i_4_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.332     9.363 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    10.139    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.940ns (18.758%)  route 4.071ns (81.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X44Y81         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     5.584 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=104, routed)         2.032     7.616    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.152     7.768 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.263     9.031    sm/D_stage_q[3]_i_4_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.332     9.363 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    10.139    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.940ns (18.758%)  route 4.071ns (81.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X44Y81         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     5.584 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=104, routed)         2.032     7.616    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.152     7.768 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.263     9.031    sm/D_stage_q[3]_i_4_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.332     9.363 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    10.139    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.940ns (18.758%)  route 4.071ns (81.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X44Y81         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDSE (Prop_fdse_C_Q)         0.456     5.584 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=104, routed)         2.032     7.616    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X57Y79         LUT2 (Prop_lut2_I1_O)        0.152     7.768 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.263     9.031    sm/D_stage_q[3]_i_4_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.332     9.363 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.776    10.139    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.088%)  route 0.902ns (82.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=101, routed)         0.610     2.251    sm/M_display_reading
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.296 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.293     2.589    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X51Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.088%)  route 0.902ns (82.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=101, routed)         0.610     2.251    sm/M_display_reading
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.296 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.293     2.589    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X51Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.088%)  route 0.902ns (82.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=101, routed)         0.610     2.251    sm/M_display_reading
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.296 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.293     2.589    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X51Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.186ns (17.088%)  route 0.902ns (82.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=101, routed)         0.610     2.251    sm/M_display_reading
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.296 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.293     2.589    fifo_reset_cond/AS[0]
    SLICE_X51Y85         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y85         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X51Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     1.445    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.144    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.681ns  (logic 10.914ns (31.469%)  route 23.767ns (68.531%))
  Logic Levels:           27  (CARRY4=6 LUT2=3 LUT3=2 LUT4=6 LUT5=6 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          2.188     7.774    L_reg/M_reg_pac[7]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.150     7.924 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_9/O
                         net (fo=3, routed)           0.896     8.820    L_reg/L_6f11f07e_remainder0__0_carry__1_i_9_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.354     9.174 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.139    10.313    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.326    10.639 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.414    11.052    L_reg/D_registers_q_reg[2][10]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.170 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.178    12.348    L_reg/L_6f11f07e_remainder0__0_carry_i_9_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.326    12.674 r  L_reg/L_6f11f07e_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.674    aseg_driver/decimal_renderer/i__carry_i_22__0_0[2]
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.072 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.072    aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.385 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.994    14.379    L_reg/L_6f11f07e_remainder0[7]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.306    14.685 r  L_reg/i__carry__1_i_11/O
                         net (fo=5, routed)           0.832    15.517    L_reg/i__carry__1_i_11_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I3_O)        0.146    15.663 f  L_reg/i__carry_i_20__0/O
                         net (fo=5, routed)           0.826    16.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.328    16.817 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.897    17.714    L_reg/i__carry_i_19__2_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.146    17.860 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.824    18.685    L_reg/i__carry_i_15__0_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.328    19.013 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.049    20.062    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.124    20.186 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.340    20.525    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.972 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.034    22.007    aseg_driver/decimal_renderer/O[3]
    SLICE_X46Y63         LUT4 (Prop_lut4_I3_O)        0.333    22.340 r  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           1.105    23.444    L_reg/i__carry_i_9_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.328    23.772 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.281    25.053    L_reg/i__carry_i_15_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.146    25.199 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.962    26.161    L_reg/i__carry_i_9_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    26.489 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.511    27.001    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.386 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.386    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.500    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.739 f  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.847    28.586    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.302    28.888 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.436    29.324    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.448 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.817    30.265    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    30.417 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    31.451    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.326    31.777 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.994    32.771    L_reg/aseg[6]
    SLICE_X50Y61         LUT3 (Prop_lut3_I1_O)        0.150    32.921 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.169    36.090    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.721    39.811 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.811    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.433ns  (logic 10.926ns (31.730%)  route 23.507ns (68.270%))
  Logic Levels:           27  (CARRY4=6 LUT2=3 LUT3=1 LUT4=7 LUT5=6 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          2.188     7.774    L_reg/M_reg_pac[7]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.150     7.924 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_9/O
                         net (fo=3, routed)           0.896     8.820    L_reg/L_6f11f07e_remainder0__0_carry__1_i_9_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.354     9.174 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.139    10.313    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.326    10.639 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.414    11.052    L_reg/D_registers_q_reg[2][10]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.170 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.178    12.348    L_reg/L_6f11f07e_remainder0__0_carry_i_9_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.326    12.674 r  L_reg/L_6f11f07e_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.674    aseg_driver/decimal_renderer/i__carry_i_22__0_0[2]
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.072 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.072    aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.385 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.994    14.379    L_reg/L_6f11f07e_remainder0[7]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.306    14.685 r  L_reg/i__carry__1_i_11/O
                         net (fo=5, routed)           0.832    15.517    L_reg/i__carry__1_i_11_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I3_O)        0.146    15.663 f  L_reg/i__carry_i_20__0/O
                         net (fo=5, routed)           0.826    16.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.328    16.817 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.897    17.714    L_reg/i__carry_i_19__2_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.146    17.860 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.824    18.685    L_reg/i__carry_i_15__0_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.328    19.013 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.049    20.062    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.124    20.186 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.340    20.525    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.972 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.034    22.007    aseg_driver/decimal_renderer/O[3]
    SLICE_X46Y63         LUT4 (Prop_lut4_I3_O)        0.333    22.340 r  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           1.105    23.444    L_reg/i__carry_i_9_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.328    23.772 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.281    25.053    L_reg/i__carry_i_15_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.146    25.199 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.962    26.161    L_reg/i__carry_i_9_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    26.489 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.511    27.001    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.386 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.386    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.500    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.739 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.847    28.586    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.302    28.888 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.436    29.324    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.448 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.817    30.265    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    30.417 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    31.451    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.326    31.777 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.984    32.761    L_reg/aseg[6]
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.152    32.913 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.919    35.832    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.731    39.563 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.563    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.261ns  (logic 10.407ns (30.376%)  route 23.854ns (69.624%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.283     6.869    L_reg/Q[6]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.993 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.695     7.688    L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.124     7.812 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.866     8.678    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.802 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.590     9.393    L_reg/D_registers_q_reg[3][6]_3
    SLICE_X36Y85         LUT4 (Prop_lut4_I2_O)        0.150     9.543 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.016    10.558    L_reg/L_6f11f07e_remainder0__0_carry_i_9__0_n_0
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.326    10.884 r  L_reg/L_6f11f07e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.884    bseg_driver/decimal_renderer/i__carry__1_i_10__0_0[1]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.434 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.434    bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           1.002    12.770    L_reg/L_6f11f07e_remainder0_1[5]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.303    13.073 f  L_reg/bseg_OBUF[10]_inst_i_27/O
                         net (fo=5, routed)           0.826    13.899    L_reg/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.023 f  L_reg/i__carry__1_i_12__0/O
                         net (fo=2, routed)           0.731    14.754    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.878 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           1.153    16.031    L_reg/i__carry__0_i_16_n_0
    SLICE_X30Y84         LUT3 (Prop_lut3_I2_O)        0.146    16.177 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           1.035    17.212    L_reg/i__carry_i_19__3_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I3_O)        0.328    17.540 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.958    18.498    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    18.622 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.568    19.190    bseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.594 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.594    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.813 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.610    21.423    L_reg/L_6f11f07e_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I0_O)        0.295    21.718 r  L_reg/i__carry_i_29__0/O
                         net (fo=13, routed)          0.585    22.303    bseg_driver/decimal_renderer/i__carry__0_i_12__1
    SLICE_X33Y84         LUT5 (Prop_lut5_I0_O)        0.124    22.427 r  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=2, routed)           0.745    23.172    L_reg/i__carry__0_i_3__3_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.296 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.855    24.151    L_reg/i__carry_i_14__1_n_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I3_O)        0.124    24.275 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.862    25.137    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150    25.287 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.670    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X31Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.259 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.259    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.373 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.373    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.487 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.487    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.709 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    27.509    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I2_O)        0.299    27.808 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.477    28.284    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.408 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.941    29.350    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    29.474 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.587    30.061    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124    30.185 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.201    31.386    L_reg/bseg[1]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.152    31.538 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.085    35.623    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.768    39.391 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.391    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.128ns  (logic 10.932ns (32.032%)  route 23.196ns (67.968%))
  Logic Levels:           27  (CARRY4=6 LUT2=3 LUT3=1 LUT4=7 LUT5=6 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          2.188     7.774    L_reg/M_reg_pac[7]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.150     7.924 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_9/O
                         net (fo=3, routed)           0.896     8.820    L_reg/L_6f11f07e_remainder0__0_carry__1_i_9_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.354     9.174 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.139    10.313    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.326    10.639 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.414    11.052    L_reg/D_registers_q_reg[2][10]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.170 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.178    12.348    L_reg/L_6f11f07e_remainder0__0_carry_i_9_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.326    12.674 r  L_reg/L_6f11f07e_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.674    aseg_driver/decimal_renderer/i__carry_i_22__0_0[2]
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.072 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.072    aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.385 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.994    14.379    L_reg/L_6f11f07e_remainder0[7]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.306    14.685 r  L_reg/i__carry__1_i_11/O
                         net (fo=5, routed)           0.832    15.517    L_reg/i__carry__1_i_11_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I3_O)        0.146    15.663 f  L_reg/i__carry_i_20__0/O
                         net (fo=5, routed)           0.826    16.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.328    16.817 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.897    17.714    L_reg/i__carry_i_19__2_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.146    17.860 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.824    18.685    L_reg/i__carry_i_15__0_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.328    19.013 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.049    20.062    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.124    20.186 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.340    20.525    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.972 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.034    22.007    aseg_driver/decimal_renderer/O[3]
    SLICE_X46Y63         LUT4 (Prop_lut4_I3_O)        0.333    22.340 r  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           1.105    23.444    L_reg/i__carry_i_9_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.328    23.772 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.281    25.053    L_reg/i__carry_i_15_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.146    25.199 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.962    26.161    L_reg/i__carry_i_9_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    26.489 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.511    27.001    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.386 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.386    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.500    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.739 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.847    28.586    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.302    28.888 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.436    29.324    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.448 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.817    30.265    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    30.417 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    31.451    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.326    31.777 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.831    32.608    aseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.153    32.761 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.761    35.522    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    39.258 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.258    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.881ns  (logic 10.689ns (31.549%)  route 23.192ns (68.451%))
  Logic Levels:           27  (CARRY4=6 LUT2=3 LUT3=1 LUT4=7 LUT5=6 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          2.188     7.774    L_reg/M_reg_pac[7]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.150     7.924 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_9/O
                         net (fo=3, routed)           0.896     8.820    L_reg/L_6f11f07e_remainder0__0_carry__1_i_9_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.354     9.174 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.139    10.313    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.326    10.639 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.414    11.052    L_reg/D_registers_q_reg[2][10]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.170 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.178    12.348    L_reg/L_6f11f07e_remainder0__0_carry_i_9_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.326    12.674 r  L_reg/L_6f11f07e_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.674    aseg_driver/decimal_renderer/i__carry_i_22__0_0[2]
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.072 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.072    aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.385 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.994    14.379    L_reg/L_6f11f07e_remainder0[7]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.306    14.685 r  L_reg/i__carry__1_i_11/O
                         net (fo=5, routed)           0.832    15.517    L_reg/i__carry__1_i_11_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I3_O)        0.146    15.663 f  L_reg/i__carry_i_20__0/O
                         net (fo=5, routed)           0.826    16.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.328    16.817 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.897    17.714    L_reg/i__carry_i_19__2_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.146    17.860 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.824    18.685    L_reg/i__carry_i_15__0_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.328    19.013 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.049    20.062    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.124    20.186 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.340    20.525    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.972 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.034    22.007    aseg_driver/decimal_renderer/O[3]
    SLICE_X46Y63         LUT4 (Prop_lut4_I3_O)        0.333    22.340 r  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           1.105    23.444    L_reg/i__carry_i_9_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.328    23.772 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.281    25.053    L_reg/i__carry_i_15_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.146    25.199 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.962    26.161    L_reg/i__carry_i_9_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    26.489 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.511    27.001    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.386 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.386    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.500    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.739 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.847    28.586    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.302    28.888 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.436    29.324    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.448 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.817    30.265    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    30.417 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    31.451    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.326    31.777 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.994    32.771    L_reg/aseg[6]
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.124    32.895 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.594    35.489    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.011 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.011    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.833ns  (logic 10.690ns (31.596%)  route 23.143ns (68.404%))
  Logic Levels:           27  (CARRY4=6 LUT2=3 LUT3=1 LUT4=7 LUT5=6 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          2.188     7.774    L_reg/M_reg_pac[7]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.150     7.924 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_9/O
                         net (fo=3, routed)           0.896     8.820    L_reg/L_6f11f07e_remainder0__0_carry__1_i_9_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.354     9.174 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.139    10.313    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.326    10.639 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.414    11.052    L_reg/D_registers_q_reg[2][10]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.170 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.178    12.348    L_reg/L_6f11f07e_remainder0__0_carry_i_9_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.326    12.674 r  L_reg/L_6f11f07e_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.674    aseg_driver/decimal_renderer/i__carry_i_22__0_0[2]
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.072 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.072    aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.385 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.994    14.379    L_reg/L_6f11f07e_remainder0[7]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.306    14.685 r  L_reg/i__carry__1_i_11/O
                         net (fo=5, routed)           0.832    15.517    L_reg/i__carry__1_i_11_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I3_O)        0.146    15.663 f  L_reg/i__carry_i_20__0/O
                         net (fo=5, routed)           0.826    16.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.328    16.817 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.897    17.714    L_reg/i__carry_i_19__2_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.146    17.860 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.824    18.685    L_reg/i__carry_i_15__0_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.328    19.013 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.049    20.062    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.124    20.186 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.340    20.525    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.972 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.034    22.007    aseg_driver/decimal_renderer/O[3]
    SLICE_X46Y63         LUT4 (Prop_lut4_I3_O)        0.333    22.340 r  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           1.105    23.444    L_reg/i__carry_i_9_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.328    23.772 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.281    25.053    L_reg/i__carry_i_15_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.146    25.199 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.962    26.161    L_reg/i__carry_i_9_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    26.489 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.511    27.001    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.386 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.386    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.500    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.739 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.847    28.586    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.302    28.888 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.436    29.324    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.448 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.817    30.265    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    30.417 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    31.451    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.326    31.777 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.831    32.608    aseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X50Y61         LUT4 (Prop_lut4_I1_O)        0.124    32.732 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.708    35.440    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.963 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.963    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.830ns  (logic 10.156ns (30.021%)  route 23.674ns (69.979%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.283     6.869    L_reg/Q[6]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.993 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.695     7.688    L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.124     7.812 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.866     8.678    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.802 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.590     9.393    L_reg/D_registers_q_reg[3][6]_3
    SLICE_X36Y85         LUT4 (Prop_lut4_I2_O)        0.150     9.543 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.016    10.558    L_reg/L_6f11f07e_remainder0__0_carry_i_9__0_n_0
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.326    10.884 r  L_reg/L_6f11f07e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.884    bseg_driver/decimal_renderer/i__carry__1_i_10__0_0[1]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.434 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.434    bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           1.002    12.770    L_reg/L_6f11f07e_remainder0_1[5]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.303    13.073 f  L_reg/bseg_OBUF[10]_inst_i_27/O
                         net (fo=5, routed)           0.826    13.899    L_reg/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.023 f  L_reg/i__carry__1_i_12__0/O
                         net (fo=2, routed)           0.731    14.754    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.878 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           1.153    16.031    L_reg/i__carry__0_i_16_n_0
    SLICE_X30Y84         LUT3 (Prop_lut3_I2_O)        0.146    16.177 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           1.035    17.212    L_reg/i__carry_i_19__3_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I3_O)        0.328    17.540 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.958    18.498    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    18.622 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.568    19.190    bseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.594 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.594    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.813 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.610    21.423    L_reg/L_6f11f07e_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I0_O)        0.295    21.718 r  L_reg/i__carry_i_29__0/O
                         net (fo=13, routed)          0.585    22.303    bseg_driver/decimal_renderer/i__carry__0_i_12__1
    SLICE_X33Y84         LUT5 (Prop_lut5_I0_O)        0.124    22.427 r  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=2, routed)           0.745    23.172    L_reg/i__carry__0_i_3__3_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.296 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.855    24.151    L_reg/i__carry_i_14__1_n_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I3_O)        0.124    24.275 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.862    25.137    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150    25.287 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.670    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X31Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.259 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.259    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.373 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.373    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.487 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.487    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.709 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    27.509    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I2_O)        0.299    27.808 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.477    28.284    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.408 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.941    29.350    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    29.474 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.587    30.061    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124    30.185 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.201    31.386    L_reg/bseg[1]
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124    31.510 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.905    35.415    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.960 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.960    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.811ns  (logic 10.369ns (30.669%)  route 23.442ns (69.331%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.283     6.869    L_reg/Q[6]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.993 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.695     7.688    L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.124     7.812 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.866     8.678    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.802 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.590     9.393    L_reg/D_registers_q_reg[3][6]_3
    SLICE_X36Y85         LUT4 (Prop_lut4_I2_O)        0.150     9.543 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.016    10.558    L_reg/L_6f11f07e_remainder0__0_carry_i_9__0_n_0
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.326    10.884 r  L_reg/L_6f11f07e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.884    bseg_driver/decimal_renderer/i__carry__1_i_10__0_0[1]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.434 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.434    bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           1.002    12.770    L_reg/L_6f11f07e_remainder0_1[5]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.303    13.073 f  L_reg/bseg_OBUF[10]_inst_i_27/O
                         net (fo=5, routed)           0.826    13.899    L_reg/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.023 f  L_reg/i__carry__1_i_12__0/O
                         net (fo=2, routed)           0.731    14.754    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.878 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           1.153    16.031    L_reg/i__carry__0_i_16_n_0
    SLICE_X30Y84         LUT3 (Prop_lut3_I2_O)        0.146    16.177 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           1.035    17.212    L_reg/i__carry_i_19__3_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I3_O)        0.328    17.540 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.958    18.498    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    18.622 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.568    19.190    bseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.594 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.594    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.813 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.610    21.423    L_reg/L_6f11f07e_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I0_O)        0.295    21.718 r  L_reg/i__carry_i_29__0/O
                         net (fo=13, routed)          0.585    22.303    bseg_driver/decimal_renderer/i__carry__0_i_12__1
    SLICE_X33Y84         LUT5 (Prop_lut5_I0_O)        0.124    22.427 r  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=2, routed)           0.745    23.172    L_reg/i__carry__0_i_3__3_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.296 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.855    24.151    L_reg/i__carry_i_14__1_n_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I3_O)        0.124    24.275 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.862    25.137    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150    25.287 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.670    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X31Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.259 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.259    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.373 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.373    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.487 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.487    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.709 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    27.509    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I2_O)        0.299    27.808 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.477    28.284    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.408 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.941    29.350    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    29.474 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.587    30.061    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124    30.185 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.209    31.394    L_reg/bseg[1]
    SLICE_X34Y78         LUT4 (Prop_lut4_I1_O)        0.146    31.540 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.665    35.205    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.736    38.941 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.941    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.779ns  (logic 10.381ns (30.732%)  route 23.399ns (69.268%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.283     6.869    L_reg/Q[6]
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.993 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.695     7.688    L_reg/L_6f11f07e_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.124     7.812 r  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0/O
                         net (fo=4, routed)           0.866     8.678    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.802 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.590     9.393    L_reg/D_registers_q_reg[3][6]_3
    SLICE_X36Y85         LUT4 (Prop_lut4_I2_O)        0.150     9.543 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.016    10.558    L_reg/L_6f11f07e_remainder0__0_carry_i_9__0_n_0
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.326    10.884 r  L_reg/L_6f11f07e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.884    bseg_driver/decimal_renderer/i__carry__1_i_10__0_0[1]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.434 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.434    bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  bseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           1.002    12.770    L_reg/L_6f11f07e_remainder0_1[5]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.303    13.073 f  L_reg/bseg_OBUF[10]_inst_i_27/O
                         net (fo=5, routed)           0.826    13.899    L_reg/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I0_O)        0.124    14.023 f  L_reg/i__carry__1_i_12__0/O
                         net (fo=2, routed)           0.731    14.754    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.124    14.878 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           1.153    16.031    L_reg/i__carry__0_i_16_n_0
    SLICE_X30Y84         LUT3 (Prop_lut3_I2_O)        0.146    16.177 r  L_reg/i__carry_i_19__3/O
                         net (fo=4, routed)           1.035    17.212    L_reg/i__carry_i_19__3_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I3_O)        0.328    17.540 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.958    18.498    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    18.622 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.568    19.190    bseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X34Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.594 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.594    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.813 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.610    21.423    L_reg/L_6f11f07e_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I0_O)        0.295    21.718 r  L_reg/i__carry_i_29__0/O
                         net (fo=13, routed)          0.585    22.303    bseg_driver/decimal_renderer/i__carry__0_i_12__1
    SLICE_X33Y84         LUT5 (Prop_lut5_I0_O)        0.124    22.427 r  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=2, routed)           0.745    23.172    L_reg/i__carry__0_i_3__3_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.296 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.855    24.151    L_reg/i__carry_i_14__1_n_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I3_O)        0.124    24.275 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.862    25.137    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.150    25.287 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.670    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X31Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.259 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.259    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.373 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.373    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.487 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.487    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.709 r  bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    27.509    bseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y82         LUT6 (Prop_lut6_I2_O)        0.299    27.808 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.477    28.284    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.124    28.408 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.941    29.350    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    29.474 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.587    30.061    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124    30.185 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.002    31.187    bseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X34Y78         LUT4 (Prop_lut4_I0_O)        0.153    31.340 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.829    35.169    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    38.909 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.909    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.774ns  (logic 10.661ns (31.566%)  route 23.113ns (68.434%))
  Logic Levels:           27  (CARRY4=6 LUT2=3 LUT3=1 LUT4=7 LUT5=6 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          2.188     7.774    L_reg/M_reg_pac[7]
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.150     7.924 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_9/O
                         net (fo=3, routed)           0.896     8.820    L_reg/L_6f11f07e_remainder0__0_carry__1_i_9_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.354     9.174 f  L_reg/L_6f11f07e_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           1.139    10.313    L_reg/L_6f11f07e_remainder0__0_carry__1_i_6_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.326    10.639 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.414    11.052    L_reg/D_registers_q_reg[2][10]_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.170 r  L_reg/L_6f11f07e_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.178    12.348    L_reg/L_6f11f07e_remainder0__0_carry_i_9_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.326    12.674 r  L_reg/L_6f11f07e_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.674    aseg_driver/decimal_renderer/i__carry_i_22__0_0[2]
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.072 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.072    aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.385 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0__0_carry__0/O[3]
                         net (fo=6, routed)           0.994    14.379    L_reg/L_6f11f07e_remainder0[7]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.306    14.685 r  L_reg/i__carry__1_i_11/O
                         net (fo=5, routed)           0.832    15.517    L_reg/i__carry__1_i_11_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I3_O)        0.146    15.663 f  L_reg/i__carry_i_20__0/O
                         net (fo=5, routed)           0.826    16.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.328    16.817 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.897    17.714    L_reg/i__carry_i_19__2_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.146    17.860 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.824    18.685    L_reg/i__carry_i_15__0_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.328    19.013 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.049    20.062    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.124    20.186 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.340    20.525    aseg_driver/decimal_renderer/i__carry__0_i_13[2]
    SLICE_X50Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.972 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.034    22.007    aseg_driver/decimal_renderer/O[3]
    SLICE_X46Y63         LUT4 (Prop_lut4_I3_O)        0.333    22.340 r  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           1.105    23.444    L_reg/i__carry_i_9_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.328    23.772 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.281    25.053    L_reg/i__carry_i_15_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.146    25.199 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.962    26.161    L_reg/i__carry_i_9_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    26.489 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.511    27.001    aseg_driver/decimal_renderer/DI[2]
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.386 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.386    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.500    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.739 f  aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.847    28.586    aseg_driver/decimal_renderer/L_6f11f07e_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.302    28.888 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.436    29.324    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.448 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.817    30.265    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.152    30.417 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.034    31.451    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.326    31.777 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.984    32.761    L_reg/aseg[6]
    SLICE_X50Y61         LUT4 (Prop_lut4_I1_O)        0.124    32.885 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.525    35.410    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    38.904 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.904    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.363ns (78.666%)  route 0.370ns (21.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.370     2.044    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.266 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.266    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.367ns (76.129%)  route 0.429ns (23.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.429     2.102    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.328 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.328    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.409ns (77.489%)  route 0.409ns (22.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.409     2.070    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.351 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.351    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.404ns (76.554%)  route 0.430ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.430     2.091    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.367 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.367    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.396ns (71.968%)  route 0.544ns (28.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.696 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.544     2.240    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.472 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.472    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1652461071[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.461ns (72.667%)  route 0.549ns (27.333%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.591     1.535    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.777    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.098     1.875 r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.435     2.310    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.545 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.545    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1652461071[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.455ns (71.391%)  route 0.583ns (28.609%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.592     1.536    forLoop_idx_0_1652461071[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1652461071[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  forLoop_idx_0_1652461071[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.796    forLoop_idx_0_1652461071[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.098     1.894 r  forLoop_idx_0_1652461071[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.451     2.345    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.574 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.574    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.477ns (72.368%)  route 0.564ns (27.632%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.798    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X64Y53         LUT6 (Prop_lut6_I5_O)        0.099     1.897 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.451     2.348    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.578 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.578    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.396ns (62.967%)  route 0.821ns (37.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.821     2.488    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.720 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.720    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.392ns (60.431%)  route 0.911ns (39.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.911     2.577    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.805 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.805    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_176727276[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.615ns (35.335%)  route 2.955ns (64.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.483     3.974    forLoop_idx_0_176727276[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.098 r  forLoop_idx_0_176727276[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.473     4.570    forLoop_idx_0_176727276[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y59         SRLC32E                                      r  forLoop_idx_0_176727276[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.441     4.845    forLoop_idx_0_176727276[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y59         SRLC32E                                      r  forLoop_idx_0_176727276[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_176727276[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.619ns (35.533%)  route 2.937ns (64.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.142     3.637    forLoop_idx_0_176727276[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.761 r  forLoop_idx_0_176727276[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.795     4.555    forLoop_idx_0_176727276[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y59         SRLC32E                                      r  forLoop_idx_0_176727276[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.441     4.845    forLoop_idx_0_176727276[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y59         SRLC32E                                      r  forLoop_idx_0_176727276[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.622ns (36.467%)  route 2.827ns (63.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.287     3.786    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.910 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.539     4.449    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.628ns (40.179%)  route 2.424ns (59.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.885     3.389    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.513 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.051    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.628ns (40.179%)  route 2.424ns (59.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.885     3.389    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.513 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.051    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.628ns (40.179%)  route 2.424ns (59.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.885     3.389    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.513 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.051    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.628ns (40.179%)  route 2.424ns (59.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.885     3.389    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.513 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.051    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.628ns (40.179%)  route 2.424ns (59.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.885     3.389    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.513 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.051    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.617ns (41.869%)  route 2.246ns (58.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.771     3.265    forLoop_idx_0_176727276[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.389 r  forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.474     3.863    forLoop_idx_0_176727276[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.499     4.903    forLoop_idx_0_176727276[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.611ns (41.737%)  route 2.249ns (58.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.565     3.052    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.176 r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.684     3.860    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.507     4.911    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.307ns (28.711%)  route 0.762ns (71.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.538     0.800    forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.225     1.069    forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.861     2.051    forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1652461071[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_176727276[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.313ns (27.954%)  route 0.808ns (72.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.692     0.961    forLoop_idx_0_176727276[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.006 r  forLoop_idx_0_176727276[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.115     1.121    forLoop_idx_0_176727276[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_176727276[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.850     2.040    forLoop_idx_0_176727276[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y77         SRLC32E                                      r  forLoop_idx_0_176727276[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.300ns (26.162%)  route 0.846ns (73.838%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.603     0.858    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.903 r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.243     1.145    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.861     2.051    forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1652461071[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.306ns (25.665%)  route 0.887ns (74.335%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.717     0.978    forLoop_idx_0_176727276[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.023 r  forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.169     1.193    forLoop_idx_0_176727276[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.854     2.044    forLoop_idx_0_176727276[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_176727276[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.316ns (25.211%)  route 0.939ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.027    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.072 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.255    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.316ns (25.211%)  route 0.939ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.027    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.072 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.255    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.316ns (25.211%)  route 0.939ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.027    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.072 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.255    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.316ns (25.211%)  route 0.939ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.027    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.072 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.255    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.316ns (25.211%)  route 0.939ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.027    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.072 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.255    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.311ns (22.133%)  route 1.095ns (77.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.178    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.223 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.182     1.406    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





