

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 13:57:44 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.251 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_9" [dfg_199.c:7]   --->   Operation 26 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_7" [dfg_199.c:7]   --->   Operation 27 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln17 = xor i16 %p_7_read, i16 65535" [dfg_199.c:17]   --->   Operation 28 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %xor_ln17" [dfg_199.c:17]   --->   Operation 29 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %p_9_read" [dfg_199.c:17]   --->   Operation 30 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i18 %zext_ln17, i18 %sext_ln17" [dfg_199.c:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 32 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%sub_ln17 = sub i18 0, i18 %add_ln17" [dfg_199.c:17]   --->   Operation 32 'sub' 'sub_ln17' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i18 %sub_ln17" [dfg_199.c:17]   --->   Operation 33 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i64 %sext_ln17_1" [dfg_199.c:17]   --->   Operation 34 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [5/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 35 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 36 [4/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 36 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 37 [3/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 37 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 38 [2/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 38 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 39 [1/5] (6.97ns)   --->   "%mul_ln17 = mul i82 %zext_ln17_1, i82 21913533563200209809" [dfg_199.c:17]   --->   Operation 39 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%v_4 = partselect i8 @_ssdm_op_PartSelect.i8.i82.i32.i32, i82 %mul_ln17, i32 74, i32 81" [dfg_199.c:17]   --->   Operation 40 'partselect' 'v_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %v_4" [dfg_199.c:21]   --->   Operation 41 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (6.91ns)   --->   "%mul_ln21 = mul i40 %sext_ln21, i40 4294913444" [dfg_199.c:21]   --->   Operation 42 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln21 = mul i40 %sext_ln21, i40 4294913444" [dfg_199.c:21]   --->   Operation 43 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 44 [1/1] (2.87ns)   --->   "%add_ln21 = add i40 %mul_ln21, i40 940" [dfg_199.c:21]   --->   Operation 44 'add' 'add_ln21' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [12/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 45 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 46 [11/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 46 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 47 [10/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 47 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 48 [9/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 48 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 49 [8/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 49 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 50 [7/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 50 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 51 [6/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 51 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 52 [5/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 52 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 53 [4/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 53 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 54 [3/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 54 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 55 [2/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 55 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.24>
ST_20 : Operation 56 [1/12] (4.37ns)   --->   "%srem_ln20 = srem i40 1099511627735, i40 %add_ln21" [dfg_199.c:20]   --->   Operation 56 'srem' 'srem_ln20' <Predicate = true> <Delay = 4.37> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i7 %srem_ln20" [dfg_199.c:20]   --->   Operation 57 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i7 %trunc_ln20" [dfg_199.c:20]   --->   Operation 58 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (1.87ns)   --->   "%sub_ln20 = sub i8 0, i8 %sext_ln20" [dfg_199.c:20]   --->   Operation 59 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i8 %sub_ln20" [dfg_199.c:21]   --->   Operation 60 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i64 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 61 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [5/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 62 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 63 [4/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 63 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 64 [3/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 64 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 65 [2/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 65 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 67 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 67 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_7"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_9"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/5] (6.97ns)   --->   "%mul_ln21_1 = mul i82 %zext_ln21, i82 26946456392979430606" [dfg_199.c:21]   --->   Operation 76 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "%result = partselect i8 @_ssdm_op_PartSelect.i8.i82.i32.i32, i82 %mul_ln21_1, i32 74, i32 81" [dfg_199.c:20]   --->   Operation 77 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i8 %result" [dfg_199.c:23]   --->   Operation 78 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.95ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [16]  (0 ns)
	'xor' operation ('xor_ln17', dfg_199.c:17) [17]  (0.99 ns)
	'add' operation ('add_ln17', dfg_199.c:17) [20]  (0 ns)
	'sub' operation ('sub_ln17', dfg_199.c:17) [21]  (3.96 ns)

 <State 2>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [24]  (6.98 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [24]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [24]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [24]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [24]  (6.98 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [27]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', dfg_199.c:21) [27]  (6.91 ns)

 <State 9>: 7.25ns
The critical path consists of the following:
	'add' operation ('add_ln21', dfg_199.c:21) [28]  (2.88 ns)
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 10>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 11>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 12>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 15>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 17>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 18>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)

 <State 20>: 6.24ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [29]  (4.37 ns)
	'sub' operation ('sub_ln20', dfg_199.c:20) [32]  (1.87 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_1', dfg_199.c:21) [35]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_1', dfg_199.c:21) [35]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_1', dfg_199.c:21) [35]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_1', dfg_199.c:21) [35]  (6.98 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_1', dfg_199.c:21) [35]  (6.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
