SDRAM
=====

Register Listing for SDRAM
--------------------------

+--------------------------------------------------------------------+--------------------------------------------------+
| Register                                                           | Address                                          |
+====================================================================+==================================================+
| :ref:`SDRAM_DFII_CONTROL <SDRAM_DFII_CONTROL>`                     | :ref:`0xf000d800 <SDRAM_DFII_CONTROL>`           |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_COMMAND <SDRAM_DFII_PI0_COMMAND>`             | :ref:`0xf000d804 <SDRAM_DFII_PI0_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_COMMAND_ISSUE <SDRAM_DFII_PI0_COMMAND_ISSUE>` | :ref:`0xf000d808 <SDRAM_DFII_PI0_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_ADDRESS <SDRAM_DFII_PI0_ADDRESS>`             | :ref:`0xf000d80c <SDRAM_DFII_PI0_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_BADDRESS <SDRAM_DFII_PI0_BADDRESS>`           | :ref:`0xf000d810 <SDRAM_DFII_PI0_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA1 <SDRAM_DFII_PI0_WRDATA1>`             | :ref:`0xf000d814 <SDRAM_DFII_PI0_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA0 <SDRAM_DFII_PI0_WRDATA0>`             | :ref:`0xf000d818 <SDRAM_DFII_PI0_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA1 <SDRAM_DFII_PI0_RDDATA1>`             | :ref:`0xf000d81c <SDRAM_DFII_PI0_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA0 <SDRAM_DFII_PI0_RDDATA0>`             | :ref:`0xf000d820 <SDRAM_DFII_PI0_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_COMMAND <SDRAM_DFII_PI1_COMMAND>`             | :ref:`0xf000d824 <SDRAM_DFII_PI1_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_COMMAND_ISSUE <SDRAM_DFII_PI1_COMMAND_ISSUE>` | :ref:`0xf000d828 <SDRAM_DFII_PI1_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_ADDRESS <SDRAM_DFII_PI1_ADDRESS>`             | :ref:`0xf000d82c <SDRAM_DFII_PI1_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_BADDRESS <SDRAM_DFII_PI1_BADDRESS>`           | :ref:`0xf000d830 <SDRAM_DFII_PI1_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA1 <SDRAM_DFII_PI1_WRDATA1>`             | :ref:`0xf000d834 <SDRAM_DFII_PI1_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA0 <SDRAM_DFII_PI1_WRDATA0>`             | :ref:`0xf000d838 <SDRAM_DFII_PI1_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA1 <SDRAM_DFII_PI1_RDDATA1>`             | :ref:`0xf000d83c <SDRAM_DFII_PI1_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA0 <SDRAM_DFII_PI1_RDDATA0>`             | :ref:`0xf000d840 <SDRAM_DFII_PI1_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_COMMAND <SDRAM_DFII_PI2_COMMAND>`             | :ref:`0xf000d844 <SDRAM_DFII_PI2_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_COMMAND_ISSUE <SDRAM_DFII_PI2_COMMAND_ISSUE>` | :ref:`0xf000d848 <SDRAM_DFII_PI2_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_ADDRESS <SDRAM_DFII_PI2_ADDRESS>`             | :ref:`0xf000d84c <SDRAM_DFII_PI2_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_BADDRESS <SDRAM_DFII_PI2_BADDRESS>`           | :ref:`0xf000d850 <SDRAM_DFII_PI2_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA1 <SDRAM_DFII_PI2_WRDATA1>`             | :ref:`0xf000d854 <SDRAM_DFII_PI2_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA0 <SDRAM_DFII_PI2_WRDATA0>`             | :ref:`0xf000d858 <SDRAM_DFII_PI2_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA1 <SDRAM_DFII_PI2_RDDATA1>`             | :ref:`0xf000d85c <SDRAM_DFII_PI2_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA0 <SDRAM_DFII_PI2_RDDATA0>`             | :ref:`0xf000d860 <SDRAM_DFII_PI2_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_COMMAND <SDRAM_DFII_PI3_COMMAND>`             | :ref:`0xf000d864 <SDRAM_DFII_PI3_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_COMMAND_ISSUE <SDRAM_DFII_PI3_COMMAND_ISSUE>` | :ref:`0xf000d868 <SDRAM_DFII_PI3_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_ADDRESS <SDRAM_DFII_PI3_ADDRESS>`             | :ref:`0xf000d86c <SDRAM_DFII_PI3_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_BADDRESS <SDRAM_DFII_PI3_BADDRESS>`           | :ref:`0xf000d870 <SDRAM_DFII_PI3_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA1 <SDRAM_DFII_PI3_WRDATA1>`             | :ref:`0xf000d874 <SDRAM_DFII_PI3_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA0 <SDRAM_DFII_PI3_WRDATA0>`             | :ref:`0xf000d878 <SDRAM_DFII_PI3_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA1 <SDRAM_DFII_PI3_RDDATA1>`             | :ref:`0xf000d87c <SDRAM_DFII_PI3_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA0 <SDRAM_DFII_PI3_RDDATA0>`             | :ref:`0xf000d880 <SDRAM_DFII_PI3_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+

SDRAM_DFII_CONTROL
^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x0 = 0xf000d800`

    Control DFI signals common to all phases

    .. wavedrom::
        :caption: SDRAM_DFII_CONTROL

        {
            "reg": [
                {"name": "sel",  "attr": '1', "bits": 1},
                {"name": "cke",  "bits": 1},
                {"name": "odt",  "bits": 1},
                {"name": "reset_n",  "bits": 1},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------+-------------------------------------------+
| Field | Name    | Description                               |
+=======+=========+===========================================+
| [0]   | SEL     |                                           |
|       |         |                                           |
|       |         | +---------+-----------------------------+ |
|       |         | | Value   | Description                 | |
|       |         | +=========+=============================+ |
|       |         | | ``0b0`` | Software (CPU) control.     | |
|       |         | +---------+-----------------------------+ |
|       |         | | ``0b1`` | Hardware control (default). | |
|       |         | +---------+-----------------------------+ |
+-------+---------+-------------------------------------------+
| [1]   | CKE     | DFI clock enable bus                      |
+-------+---------+-------------------------------------------+
| [2]   | ODT     | DFI on-die termination bus                |
+-------+---------+-------------------------------------------+
| [3]   | RESET_N | DFI clock reset bus                       |
+-------+---------+-------------------------------------------+

SDRAM_DFII_PI0_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x4 = 0xf000d804`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"name": "cs_top",  "bits": 1},
                {"name": "cs_bottom",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------+------------------------------------------+
| Field | Name      | Description                              |
+=======+===========+==========================================+
| [0]   | CS        | DFI chip select bus                      |
+-------+-----------+------------------------------------------+
| [1]   | WE        | DFI write enable bus                     |
+-------+-----------+------------------------------------------+
| [2]   | CAS       | DFI column address strobe bus            |
+-------+-----------+------------------------------------------+
| [3]   | RAS       | DFI row address strobe bus               |
+-------+-----------+------------------------------------------+
| [4]   | WREN      | DFI write data enable bus                |
+-------+-----------+------------------------------------------+
| [5]   | RDEN      | DFI read data enable bus                 |
+-------+-----------+------------------------------------------+
| [6]   | CS_TOP    | DFI chip select bus for top half only    |
+-------+-----------+------------------------------------------+
| [7]   | CS_BOTTOM | DFI chip select bus for bottom half only |
+-------+-----------+------------------------------------------+

SDRAM_DFII_PI0_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x8 = 0xf000d808`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi0_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0xc = 0xf000d80c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi0_address[14:0]", "bits": 15},
                {"bits": 17},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x10 = 0xf000d810`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi0_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x14 = 0xf000d814`

    Bits 32-63 of `SDRAM_DFII_PI0_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x18 = 0xf000d818`

    Bits 0-31 of `SDRAM_DFII_PI0_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x1c = 0xf000d81c`

    Bits 32-63 of `SDRAM_DFII_PI0_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi0_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x20 = 0xf000d820`

    Bits 0-31 of `SDRAM_DFII_PI0_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi0_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x24 = 0xf000d824`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"name": "cs_top",  "bits": 1},
                {"name": "cs_bottom",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------+------------------------------------------+
| Field | Name      | Description                              |
+=======+===========+==========================================+
| [0]   | CS        | DFI chip select bus                      |
+-------+-----------+------------------------------------------+
| [1]   | WE        | DFI write enable bus                     |
+-------+-----------+------------------------------------------+
| [2]   | CAS       | DFI column address strobe bus            |
+-------+-----------+------------------------------------------+
| [3]   | RAS       | DFI row address strobe bus               |
+-------+-----------+------------------------------------------+
| [4]   | WREN      | DFI write data enable bus                |
+-------+-----------+------------------------------------------+
| [5]   | RDEN      | DFI read data enable bus                 |
+-------+-----------+------------------------------------------+
| [6]   | CS_TOP    | DFI chip select bus for top half only    |
+-------+-----------+------------------------------------------+
| [7]   | CS_BOTTOM | DFI chip select bus for bottom half only |
+-------+-----------+------------------------------------------+

SDRAM_DFII_PI1_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x28 = 0xf000d828`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi1_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x2c = 0xf000d82c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi1_address[14:0]", "bits": 15},
                {"bits": 17},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x30 = 0xf000d830`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi1_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x34 = 0xf000d834`

    Bits 32-63 of `SDRAM_DFII_PI1_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x38 = 0xf000d838`

    Bits 0-31 of `SDRAM_DFII_PI1_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x3c = 0xf000d83c`

    Bits 32-63 of `SDRAM_DFII_PI1_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi1_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x40 = 0xf000d840`

    Bits 0-31 of `SDRAM_DFII_PI1_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi1_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x44 = 0xf000d844`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"name": "cs_top",  "bits": 1},
                {"name": "cs_bottom",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------+------------------------------------------+
| Field | Name      | Description                              |
+=======+===========+==========================================+
| [0]   | CS        | DFI chip select bus                      |
+-------+-----------+------------------------------------------+
| [1]   | WE        | DFI write enable bus                     |
+-------+-----------+------------------------------------------+
| [2]   | CAS       | DFI column address strobe bus            |
+-------+-----------+------------------------------------------+
| [3]   | RAS       | DFI row address strobe bus               |
+-------+-----------+------------------------------------------+
| [4]   | WREN      | DFI write data enable bus                |
+-------+-----------+------------------------------------------+
| [5]   | RDEN      | DFI read data enable bus                 |
+-------+-----------+------------------------------------------+
| [6]   | CS_TOP    | DFI chip select bus for top half only    |
+-------+-----------+------------------------------------------+
| [7]   | CS_BOTTOM | DFI chip select bus for bottom half only |
+-------+-----------+------------------------------------------+

SDRAM_DFII_PI2_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x48 = 0xf000d848`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi2_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x4c = 0xf000d84c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi2_address[14:0]", "bits": 15},
                {"bits": 17},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x50 = 0xf000d850`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi2_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x54 = 0xf000d854`

    Bits 32-63 of `SDRAM_DFII_PI2_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x58 = 0xf000d858`

    Bits 0-31 of `SDRAM_DFII_PI2_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x5c = 0xf000d85c`

    Bits 32-63 of `SDRAM_DFII_PI2_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi2_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x60 = 0xf000d860`

    Bits 0-31 of `SDRAM_DFII_PI2_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi2_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x64 = 0xf000d864`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"name": "cs_top",  "bits": 1},
                {"name": "cs_bottom",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------+------------------------------------------+
| Field | Name      | Description                              |
+=======+===========+==========================================+
| [0]   | CS        | DFI chip select bus                      |
+-------+-----------+------------------------------------------+
| [1]   | WE        | DFI write enable bus                     |
+-------+-----------+------------------------------------------+
| [2]   | CAS       | DFI column address strobe bus            |
+-------+-----------+------------------------------------------+
| [3]   | RAS       | DFI row address strobe bus               |
+-------+-----------+------------------------------------------+
| [4]   | WREN      | DFI write data enable bus                |
+-------+-----------+------------------------------------------+
| [5]   | RDEN      | DFI read data enable bus                 |
+-------+-----------+------------------------------------------+
| [6]   | CS_TOP    | DFI chip select bus for top half only    |
+-------+-----------+------------------------------------------+
| [7]   | CS_BOTTOM | DFI chip select bus for bottom half only |
+-------+-----------+------------------------------------------+

SDRAM_DFII_PI3_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x68 = 0xf000d868`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi3_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x6c = 0xf000d86c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi3_address[14:0]", "bits": 15},
                {"bits": 17},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x70 = 0xf000d870`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi3_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x74 = 0xf000d874`

    Bits 32-63 of `SDRAM_DFII_PI3_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x78 = 0xf000d878`

    Bits 0-31 of `SDRAM_DFII_PI3_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x7c = 0xf000d87c`

    Bits 32-63 of `SDRAM_DFII_PI3_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi3_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf000d800 + 0x80 = 0xf000d880`

    Bits 0-31 of `SDRAM_DFII_PI3_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi3_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


