

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6'
================================================================
* Date:           Thu May 29 09:35:38 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.850 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_6  |       14|       14|         2|          1|          1|    14|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 5 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln85 = store i4 0, i4 %outpix" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 7 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc39.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix_1 = load i4 %outpix" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 9 'load' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln85 = icmp_eq  i4 %outpix_1, i4 14" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 10 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln85 = add i4 %outpix_1, i4 1" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 11 'add' 'add_ln85' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc39.i.split, void %for.inc42.i.exitStub" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 12 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %outpix_1" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 13 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i64 %buf_r, i64 0, i64 %zext_ln85" [../maxpool.h:87->../maxpool.h:110]   --->   Operation 14 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%buf_load = load i4 %buf_addr" [../maxpool.h:87->../maxpool.h:110]   --->   Operation 15 'load' 'buf_load' <Predicate = (!icmp_ln85)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%store_ln89 = store i64 0, i4 %buf_addr" [../maxpool.h:89->../maxpool.h:110]   --->   Operation 16 'store' 'store_ln89' <Predicate = (!icmp_ln85)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln85 = store i4 %add_ln85, i4 %outpix" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 17 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../maxpool.h:86->../maxpool.h:110]   --->   Operation 18 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 20 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%buf_load = load i4 %buf_addr" [../maxpool.h:87->../maxpool.h:110]   --->   Operation 21 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %inter3, i64 %buf_load" [../maxpool.h:87->../maxpool.h:110]   --->   Operation 22 'write' 'write_ln87' <Predicate = true> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 128> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc39.i" [../maxpool.h:85->../maxpool.h:110]   --->   Operation 23 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.645ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln85', ../maxpool.h:85->../maxpool.h:110) of constant 0 on local variable 'outpix', ../maxpool.h:85->../maxpool.h:110 [5]  (1.588 ns)
	'load' operation 4 bit ('outpix', ../maxpool.h:85->../maxpool.h:110) on local variable 'outpix', ../maxpool.h:85->../maxpool.h:110 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln85', ../maxpool.h:85->../maxpool.h:110) [9]  (1.735 ns)
	'store' operation 0 bit ('store_ln89', ../maxpool.h:89->../maxpool.h:110) of constant 0 on array 'buf_r' [20]  (2.322 ns)

 <State 2>: 5.850ns
The critical path consists of the following:
	'load' operation 64 bit ('buf_load', ../maxpool.h:87->../maxpool.h:110) on array 'buf_r' [18]  (2.322 ns)
	fifo write operation ('write_ln87', ../maxpool.h:87->../maxpool.h:110) on port 'inter3' (../maxpool.h:87->../maxpool.h:110) [19]  (3.528 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
