# FPGA-MODELS

THIS FILE CONTAINS ONLY THE AND GATE 
USE THE INTER QUARTUS YOU CAN ABLE TO SYNTHESIS VERILOG HDL FOR FPGA
