#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb 22 22:29:03 2019
# Process ID: 11968
# Log file: D:/ARCHIVE/CPU/vivado.log
# Journal file: D:/ARCHIVE/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ARCHIVE/CPU/CPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/ARCHIVE/VIVADO_WORKPLACE/CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/VIVADO/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 754.480 ; gain = 196.508
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v:1]
[Fri Feb 22 22:30:01 2019] Launched synth_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Fri Feb 22 22:33:30 2019] Launched impl_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 22 22:35:13 2019] Launched impl_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 765.344 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746685A
set_property PROGRAM.FILE {D:/ARCHIVE/CPU/CPU.runs/impl_1/View.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ARCHIVE/CPU/CPU.runs/impl_1/View.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v:1]
[Fri Feb 22 22:39:10 2019] Launched synth_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v:1]
[Fri Feb 22 22:39:42 2019] Launched synth_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Fri Feb 22 22:42:35 2019] Launched impl_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 22 22:45:42 2019] Launched impl_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 843.316 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746685A
set_property PROGRAM.FILE {D:/ARCHIVE/CPU/CPU.runs/impl_1/View.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ARCHIVE/CPU/CPU.runs/impl_1/View.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 22 22:54:36 2019...
