Adaptive test program generation: planning for the unplanned, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop, p.83, October 27-29, 2002
Allon Adir , Eitan Marcus , Michal Rimon , Amir Voskoboynik, Improving Test Quality Through Resource Reallocation, Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01), p.64, December 07-09, 2001
A. Adir , G. Shurek, Generating concurrent test-programs with collisions for multi-processor verification, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop, p.77, October 27-29, 2002
A. Aharon , B. Dorfman , E. Gofman , M. Leibowitz , V. Schwartzburd , A. Bar-David, Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator, IBM Systems Journal, v.30 n.4, p.527-538, 1991[doi>10.1147/sj.304.0527]
Aharon Aharon , Dave Goodman , Moshe Levinger , Yossi Lichtenstein , Yossi Malka , Charlotte Metzger , Moshe Molcho , Gil Shurek, Test program generation for functional verification of PowerPC processors in IBM, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.279-285, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217542]
Al-Arian, S. A. and Nordenso, M. 1989. FUNTEST: A functional automatic test pattern generator. In Proceedings of the 1989 International Test Conference (Aug. 1989). 945--946.
E. Bin , R. Emek , G. Shurek , A. Ziv, Using a constraint satisfaction formulation and solution techniques for random test program generation, IBM Systems Journal, v.41 n.3, p.386-402, July 2002[doi>10.1147/sj.413.0386]
Brahame, D. and Abraham, J. A. 1984. Functional testing of microprocessors. IEEE Trans. Comput, C-33, 6 (June), 475--485.
A. Chandra , V. Iyengar , D. Jameson , R. Jawalekar , I. Nair , B. Rosen , M. Mullen , J. Yoon , R. Armoni , D. Geist , Y. Wolfsthal, AVPGEN—a test generator for architecture verification, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.188-200, June 1995[doi>10.1109/92.386220]
R. Emek , I. Jaeger , Y. Naveh , G. Bergman , G. Aloni , Y. Katz , M. Farkash , I. Dozoretz , A. Goldin, X-Gen: a random test-case generator for systems and SoCs, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop, p.145, October 27-29, 2002
Shai Fine , Avi Ziv, Coverage directed test generation for functional verification using bayesian networks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775907]
Charles N. Fischer , Richard J. LeBlanc, Jr., Crafting a compiler, Benjamin-Cummings Publishing Co., Inc., Redwood City, CA, 1988
Laurent Fournier , Yaron Arbetman , Moshe Levinger, Functional verification methodology for microprocessors using the Genesys test-program generator, Proceedings of the conference on Design, automation and test in Europe, p.92-es, January 1999, Munich, Germany[doi>10.1145/307418.307540]
Raanan Grinwald , Eran Harel , Michael Orgad , Shmuel Ur , Avi Ziv, User defined coverage—a tool supported methodology for design verification, Proceedings of the 35th annual Design Automation Conference, p.158-163, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277081]
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Allen Holub, Compiler design in C, Prentice-Hall, Inc., Upper Saddle River, NJ, 1990
Hu, E., Yeh, B., and Chan, T. 1994. A methodology for design verification. In Proceedings of the IEEE ICC (Sep. 1994). 236--239.
Hwang, K. 1993. Advanced Computer Architecture. McGraw-Hill, New York, NY, 312--313.
Intel Corporation. 1996a. Pentium Pro Family Developer's Manual, Vol. 2: Programmer's Reference Manual. Intel, Santa Clara, CA.
Intel Corporation. 1996b. Pentium Pro Processor User's Manual, Volume 3: Architecture and Programming Manual. Intel, Santa Clara, CA.
Intel Corporation. 1997a. Intel Architecture Software Developer's Manual, Vol. 2: Instruction Set Reference. Intel, Santa Clara, CA.
Intel Corporation. 1997b. Intel Architecture Software Developer's Manual, Vol. 3: System Programming Guide. Intel, Santa Clara, CA.
Darren Jones , Rongken Yang , Mark Kwong , George Harper, Verification Techniques for a MIPS Compatibvle Embedded Control Processor, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.329-332, October 14-16, 1991
Klug, H. P. 1988. Microprocessor testing by instruction sequences derived from random patterns. In Proceedings of the 1988 International Test Conference (Sep. 1988). 73--80.
Lichtenstein, Y., Malka, Y., and Aharon, A. 1994. Model based test generation for processor verification. In Proceedings of the Sixth Innovative Applications of Artificial Intelligence Conference. 83--94.
Liu, T. T. 1999. Super TRacer Program. Available online at http://www.netease.com/ayliutt/ eng.htm.
Nadeem Malik , Steven Roberts , Alan Pita , Ryan Dobson, Automaton: An Autonomous Coverage-Based Multiprocessor System Verification Environment, Proceedings of the 8th International Workshop on Rapid System Prototyping (RSP '97) Shortening the Path from Specification to Prototype, p.168, June 24-26, 1997
Miyake, J. and Brown, G. 1992. Functional testing of modern microprocessors. In Proceedings of the European Conference on Design Automation (March 1992). 350--354.
Miyake, J. and Brown, G. 1994. Automatic test generation for functional verification of microprocessors. In Proceedings of the Third Asian Test Symposium (Nov. 1994). 292--297.
O'Krafka, B., Mandyam, S., Kreulen, J., Raghavan, R., Saha, A., and Malik, N. 1995. MPTG: A portable test generator for cache-coherent multiprocessors. In Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix Conference. 38--44.
Savir, J. and Bardell, P. H. 1984. On random pattern test length. IEEE Trans. Comput. C-33, 6 (June), 467--474.
Thatte, S. M. and Abraham, J. A. 1980. Test generation for microprocessors. IEEE Trans. Comput. C-29, 6 (June), 429--441.
Babu Turumella , Aiman Kabakibo , Manjunath Bogadi , Karunakara Menon , Shalesh Thusoo , Michael Chow, Design Verification of a Super-Scalar RISC Processor, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.472, June 27-30, 1995
Wang, K. C. and Liu, S. J. 1998. Coverage evaluation for test programs of X86 compatible microprocessors. In Proceedings of the 1998 International Computer Symposium. 60--64.
