// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "11/22/2023 00:28:47"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	reset,
	btn,
	h_sync,
	v_sync,
	red,
	green,
	blue,
	clk_25MHz,
	sync_n,
	blank_n,
	q,
	x,
	y);
input 	clk;
input 	reset;
input 	[2:0] btn;
output 	h_sync;
output 	v_sync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	clk_25MHz;
output 	sync_n;
output 	blank_n;
output 	[31:0] q;
output 	[9:0] x;
output 	[9:0] y;

// Design Ports Information
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_25MHz	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \vgat|vgapll|toggle~0_combout ;
wire \vgat|vgapll|toggle~q ;
wire \vgat|vgaCont|Add0~21_sumout ;
wire \vgat|vgaCont|Equal0~0_combout ;
wire \vgat|vgaCont|Equal0~1_combout ;
wire \vgat|vgaCont|Add0~22 ;
wire \vgat|vgaCont|Add0~25_sumout ;
wire \vgat|vgaCont|Add0~26 ;
wire \vgat|vgaCont|Add0~29_sumout ;
wire \vgat|vgaCont|Add0~30 ;
wire \vgat|vgaCont|Add0~33_sumout ;
wire \vgat|vgaCont|Add0~34 ;
wire \vgat|vgaCont|Add0~37_sumout ;
wire \vgat|vgaCont|Add0~38 ;
wire \vgat|vgaCont|Add0~5_sumout ;
wire \vgat|vgaCont|Add0~6 ;
wire \vgat|vgaCont|Add0~9_sumout ;
wire \vgat|vgaCont|x[6]~feeder_combout ;
wire \vgat|vgaCont|Add0~10 ;
wire \vgat|vgaCont|Add0~1_sumout ;
wire \vgat|vgaCont|x[7]~DUPLICATE_q ;
wire \vgat|vgaCont|Add0~2 ;
wire \vgat|vgaCont|Add0~13_sumout ;
wire \vgat|vgaCont|Add0~14 ;
wire \vgat|vgaCont|Add0~17_sumout ;
wire \vgat|vgaCont|x[4]~DUPLICATE_q ;
wire \vgat|vgaCont|hsync~0_combout ;
wire \vgat|vgaCont|Add1~25_sumout ;
wire \vgat|vgaCont|Add1~26 ;
wire \vgat|vgaCont|Add1~2 ;
wire \vgat|vgaCont|Add1~29_sumout ;
wire \vgat|vgaCont|Add1~30 ;
wire \vgat|vgaCont|Add1~33_sumout ;
wire \vgat|vgaCont|Add1~34 ;
wire \vgat|vgaCont|Add1~37_sumout ;
wire \vgat|vgaCont|Add1~38 ;
wire \vgat|vgaCont|Add1~9_sumout ;
wire \vgat|vgaCont|Add1~10 ;
wire \vgat|vgaCont|Add1~13_sumout ;
wire \vgat|vgaCont|Add1~14 ;
wire \vgat|vgaCont|Add1~17_sumout ;
wire \vgat|vgaCont|Add1~18 ;
wire \vgat|vgaCont|Add1~21_sumout ;
wire \vgat|vgaCont|Add1~22 ;
wire \vgat|vgaCont|Add1~5_sumout ;
wire \vgat|vgaCont|Equal1~0_combout ;
wire \vgat|vgaCont|Equal1~1_combout ;
wire \vgat|vgaCont|y[1]~DUPLICATE_q ;
wire \vgat|vgaCont|Add1~1_sumout ;
wire \vgat|vgaCont|vsync~1_combout ;
wire \vgat|vgaCont|vsync~0_combout ;
wire \vgat|vgaCont|vsync~2_combout ;
wire \reset~input_o ;
wire \topR|hhclock|divider~0_combout ;
wire \topR|hhclock|divider~feeder_combout ;
wire \topR|hhclock|divider~q ;
wire \topR|cont|Add0~13_sumout ;
wire \topR|cont|Add0~6 ;
wire \topR|cont|Add0~9_sumout ;
wire \topR|cont|Add0~10 ;
wire \topR|cont|Add0~1_sumout ;
wire \topR|cont|memAddress[4]~0_combout ;
wire \topR|cont|memAddress[4]~3_combout ;
wire \topR|cont|memAddress[4]~1_combout ;
wire \topR|cont|memAddress[4]~2_combout ;
wire \topR|cont|memAddress[4]~4_combout ;
wire \topR|cont|Add0~14 ;
wire \topR|cont|Add0~17_sumout ;
wire \topR|cont|Add0~18 ;
wire \topR|cont|Add0~21_sumout ;
wire \topR|cont|Add0~22 ;
wire \topR|cont|Add0~25_sumout ;
wire \topR|cont|Add0~26 ;
wire \topR|cont|Add0~29_sumout ;
wire \topR|cont|Add0~30 ;
wire \topR|cont|Add0~33_sumout ;
wire \topR|cont|Add0~34 ;
wire \topR|cont|Add0~37_sumout ;
wire \topR|cont|Add0~38 ;
wire \topR|cont|Add0~41_sumout ;
wire \topR|cont|Add0~42 ;
wire \topR|cont|Add0~45_sumout ;
wire \topR|cont|Add0~46 ;
wire \topR|cont|Add0~49_sumout ;
wire \topR|cont|Add0~50 ;
wire \topR|cont|Add0~53_sumout ;
wire \topR|cont|Add0~54 ;
wire \topR|cont|Add0~57_sumout ;
wire \topR|cont|Add0~58 ;
wire \topR|cont|Add0~61_sumout ;
wire \topR|cont|Add0~62 ;
wire \topR|cont|Add0~5_sumout ;
wire \btn[1]~input_o ;
wire \btn[2]~input_o ;
wire \btn[0]~input_o ;
wire \topR|escribir|enable~0_combout ;
wire \topR|mux_21|C[0]~1_combout ;
wire \topR|mux_21|C[1]~2_combout ;
wire \topR|mux_21|C[2]~3_combout ;
wire \topR|mux_21|C[3]~4_combout ;
wire \topR|mux_21|C[4]~5_combout ;
wire \topR|mux_21|C[5]~6_combout ;
wire \topR|mux_21|C[6]~7_combout ;
wire \topR|mux_21|C[7]~8_combout ;
wire \topR|mux_21|C[8]~9_combout ;
wire \topR|mux_21|C[9]~10_combout ;
wire \topR|mux_21|C[10]~11_combout ;
wire \topR|mux_21|C[11]~12_combout ;
wire \topR|mux_21|C[12]~13_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \topR|mux_21|C[13]~14_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \topR|mux_21|C[14]~15_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \vgat|vgaCont|x[2]~DUPLICATE_q ;
wire \vgat|generar_g|rectImage|in_rectangle~1_combout ;
wire \topR|mux_21|C[15]~0_combout ;
wire \vgat|generar_g|rectImage|in_rectangle~2_combout ;
wire \vgat|generar_g|rectImage|in_rectangle~0_combout ;
wire \vgat|generar_g|red[0]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \vgat|generar_g|red[1]~1_combout ;
wire \~GND~combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \vgat|generar_g|red[2]~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \vgat|generar_g|red[3]~3_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \vgat|generar_g|red[4]~4_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \vgat|generar_g|red[5]~5_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \vgat|generar_g|red[6]~6_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \vgat|generar_g|red[7]~7_combout ;
wire \vgat|vgaCont|sync_b~combout ;
wire \vgat|vgaCont|blank_b~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w ;
wire [9:0] \vgat|vgaCont|x ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w ;
wire [9:0] \vgat|vgaCont|y ;
wire [2:0] \topR|mem|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w ;
wire [15:0] \topR|cont|memAddress ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [31:0] \topR|escribir|data ;

wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vgat|vgaCont|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\vgat|vgaCont|vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\vgat|generar_g|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\vgat|generar_g|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\vgat|generar_g|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\vgat|generar_g|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\vgat|generar_g|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\vgat|generar_g|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\vgat|generar_g|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\vgat|generar_g|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\vgat|generar_g|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\vgat|generar_g|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\vgat|generar_g|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\vgat|generar_g|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\vgat|generar_g|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\vgat|generar_g|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\vgat|generar_g|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\vgat|generar_g|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\vgat|generar_g|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\vgat|generar_g|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\vgat|generar_g|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\vgat|generar_g|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\vgat|generar_g|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\vgat|generar_g|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\vgat|generar_g|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\vgat|generar_g|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25MHz~output (
	.i(\vgat|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25MHz),
	.obar());
// synopsys translate_off
defparam \clk_25MHz~output .bus_hold = "false";
defparam \clk_25MHz~output .open_drain_output = "false";
defparam \clk_25MHz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_n~output (
	.i(!\vgat|vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_n),
	.obar());
// synopsys translate_off
defparam \sync_n~output .bus_hold = "false";
defparam \sync_n~output .open_drain_output = "false";
defparam \sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_n~output (
	.i(\vgat|vgaCont|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_n),
	.obar());
// synopsys translate_off
defparam \blank_n~output .bus_hold = "false";
defparam \blank_n~output .open_drain_output = "false";
defparam \blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \q[0]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \q[1]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \q[2]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \q[3]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \q[4]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \q[5]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \q[6]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \q[7]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \q[8]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[8]),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
defparam \q[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \q[9]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[9]),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
defparam \q[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \q[10]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[10]),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
defparam \q[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \q[11]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[11]),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
defparam \q[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \q[12]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[12]),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
defparam \q[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \q[13]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[13]),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
defparam \q[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \q[14]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[14]),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
defparam \q[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \q[15]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[15]),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
defparam \q[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \q[16]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[16]),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
defparam \q[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \q[17]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[17]),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
defparam \q[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q[18]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[18]),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
defparam \q[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \q[19]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[19]),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
defparam \q[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \q[20]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[20]),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
defparam \q[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \q[21]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[21]),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
defparam \q[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \q[22]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[22]),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
defparam \q[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \q[23]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[23]),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
defparam \q[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \q[24]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[24]),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
defparam \q[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \q[25]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[25]),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
defparam \q[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \q[26]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[26]),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
defparam \q[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \q[27]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[27]),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
defparam \q[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \q[28]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[28]),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
defparam \q[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \q[29]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[29]),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
defparam \q[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \q[30]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[30]),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
defparam \q[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \q[31]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[31]),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
defparam \q[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \x[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[0]),
	.obar());
// synopsys translate_off
defparam \x[0]~output .bus_hold = "false";
defparam \x[0]~output .open_drain_output = "false";
defparam \x[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \x[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[1]),
	.obar());
// synopsys translate_off
defparam \x[1]~output .bus_hold = "false";
defparam \x[1]~output .open_drain_output = "false";
defparam \x[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \x[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[2]),
	.obar());
// synopsys translate_off
defparam \x[2]~output .bus_hold = "false";
defparam \x[2]~output .open_drain_output = "false";
defparam \x[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \x[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[3]),
	.obar());
// synopsys translate_off
defparam \x[3]~output .bus_hold = "false";
defparam \x[3]~output .open_drain_output = "false";
defparam \x[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \x[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[4]),
	.obar());
// synopsys translate_off
defparam \x[4]~output .bus_hold = "false";
defparam \x[4]~output .open_drain_output = "false";
defparam \x[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \x[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[5]),
	.obar());
// synopsys translate_off
defparam \x[5]~output .bus_hold = "false";
defparam \x[5]~output .open_drain_output = "false";
defparam \x[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \x[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[6]),
	.obar());
// synopsys translate_off
defparam \x[6]~output .bus_hold = "false";
defparam \x[6]~output .open_drain_output = "false";
defparam \x[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \x[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[7]),
	.obar());
// synopsys translate_off
defparam \x[7]~output .bus_hold = "false";
defparam \x[7]~output .open_drain_output = "false";
defparam \x[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \x[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[8]),
	.obar());
// synopsys translate_off
defparam \x[8]~output .bus_hold = "false";
defparam \x[8]~output .open_drain_output = "false";
defparam \x[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \x[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[9]),
	.obar());
// synopsys translate_off
defparam \x[9]~output .bus_hold = "false";
defparam \x[9]~output .open_drain_output = "false";
defparam \x[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \y[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \y[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \y[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \y[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \y[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \y[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \y[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \y[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \y[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \y[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N39
cyclonev_lcell_comb \vgat|vgapll|toggle~0 (
// Equation(s):
// \vgat|vgapll|toggle~0_combout  = !\vgat|vgapll|toggle~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgapll|toggle~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgapll|toggle~0 .extended_lut = "off";
defparam \vgat|vgapll|toggle~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \vgat|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N59
dffeas \vgat|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vgat|vgapll|toggle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgapll|toggle .is_wysiwyg = "true";
defparam \vgat|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N0
cyclonev_lcell_comb \vgat|vgaCont|Add0~21 (
// Equation(s):
// \vgat|vgaCont|Add0~21_sumout  = SUM(( \vgat|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vgat|vgaCont|Add0~22  = CARRY(( \vgat|vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~21_sumout ),
	.cout(\vgat|vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~21 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vgat|vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N42
cyclonev_lcell_comb \vgat|vgaCont|Equal0~0 (
// Equation(s):
// \vgat|vgaCont|Equal0~0_combout  = ( !\vgat|vgaCont|Add0~25_sumout  & ( !\vgat|vgaCont|Add0~33_sumout  & ( (!\vgat|vgaCont|Add0~37_sumout  & (!\vgat|vgaCont|Add0~21_sumout  & !\vgat|vgaCont|Add0~29_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\vgat|vgaCont|Add0~37_sumout ),
	.datac(!\vgat|vgaCont|Add0~21_sumout ),
	.datad(!\vgat|vgaCont|Add0~29_sumout ),
	.datae(!\vgat|vgaCont|Add0~25_sumout ),
	.dataf(!\vgat|vgaCont|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Equal0~0 .extended_lut = "off";
defparam \vgat|vgaCont|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \vgat|vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \vgat|vgaCont|Equal0~1 (
// Equation(s):
// \vgat|vgaCont|Equal0~1_combout  = ( \vgat|vgaCont|Add0~17_sumout  & ( \vgat|vgaCont|Add0~13_sumout  & ( (!\vgat|vgaCont|Add0~1_sumout  & (\vgat|vgaCont|Add0~5_sumout  & (!\vgat|vgaCont|Add0~9_sumout  & \vgat|vgaCont|Equal0~0_combout ))) ) ) )

	.dataa(!\vgat|vgaCont|Add0~1_sumout ),
	.datab(!\vgat|vgaCont|Add0~5_sumout ),
	.datac(!\vgat|vgaCont|Add0~9_sumout ),
	.datad(!\vgat|vgaCont|Equal0~0_combout ),
	.datae(!\vgat|vgaCont|Add0~17_sumout ),
	.dataf(!\vgat|vgaCont|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Equal0~1 .extended_lut = "off";
defparam \vgat|vgaCont|Equal0~1 .lut_mask = 64'h0000000000000020;
defparam \vgat|vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N59
dffeas \vgat|vgaCont|x[0] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[0] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N3
cyclonev_lcell_comb \vgat|vgaCont|Add0~25 (
// Equation(s):
// \vgat|vgaCont|Add0~25_sumout  = SUM(( \vgat|vgaCont|x [1] ) + ( GND ) + ( \vgat|vgaCont|Add0~22  ))
// \vgat|vgaCont|Add0~26  = CARRY(( \vgat|vgaCont|x [1] ) + ( GND ) + ( \vgat|vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~25_sumout ),
	.cout(\vgat|vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~25 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N41
dffeas \vgat|vgaCont|x[1] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[1] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N6
cyclonev_lcell_comb \vgat|vgaCont|Add0~29 (
// Equation(s):
// \vgat|vgaCont|Add0~29_sumout  = SUM(( \vgat|vgaCont|x [2] ) + ( GND ) + ( \vgat|vgaCont|Add0~26  ))
// \vgat|vgaCont|Add0~30  = CARRY(( \vgat|vgaCont|x [2] ) + ( GND ) + ( \vgat|vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~29_sumout ),
	.cout(\vgat|vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~29 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N53
dffeas \vgat|vgaCont|x[2] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[2] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N9
cyclonev_lcell_comb \vgat|vgaCont|Add0~33 (
// Equation(s):
// \vgat|vgaCont|Add0~33_sumout  = SUM(( \vgat|vgaCont|x [3] ) + ( GND ) + ( \vgat|vgaCont|Add0~30  ))
// \vgat|vgaCont|Add0~34  = CARRY(( \vgat|vgaCont|x [3] ) + ( GND ) + ( \vgat|vgaCont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~33_sumout ),
	.cout(\vgat|vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~33 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N38
dffeas \vgat|vgaCont|x[3] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[3] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \vgat|vgaCont|Add0~37 (
// Equation(s):
// \vgat|vgaCont|Add0~37_sumout  = SUM(( \vgat|vgaCont|x [4] ) + ( GND ) + ( \vgat|vgaCont|Add0~34  ))
// \vgat|vgaCont|Add0~38  = CARRY(( \vgat|vgaCont|x [4] ) + ( GND ) + ( \vgat|vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~37_sumout ),
	.cout(\vgat|vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~37 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N35
dffeas \vgat|vgaCont|x[4] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[4] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N15
cyclonev_lcell_comb \vgat|vgaCont|Add0~5 (
// Equation(s):
// \vgat|vgaCont|Add0~5_sumout  = SUM(( \vgat|vgaCont|x [5] ) + ( GND ) + ( \vgat|vgaCont|Add0~38  ))
// \vgat|vgaCont|Add0~6  = CARRY(( \vgat|vgaCont|x [5] ) + ( GND ) + ( \vgat|vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~5_sumout ),
	.cout(\vgat|vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~5 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N32
dffeas \vgat|vgaCont|x[5] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[5] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N18
cyclonev_lcell_comb \vgat|vgaCont|Add0~9 (
// Equation(s):
// \vgat|vgaCont|Add0~9_sumout  = SUM(( \vgat|vgaCont|x [6] ) + ( GND ) + ( \vgat|vgaCont|Add0~6  ))
// \vgat|vgaCont|Add0~10  = CARRY(( \vgat|vgaCont|x [6] ) + ( GND ) + ( \vgat|vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~9_sumout ),
	.cout(\vgat|vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~9 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N54
cyclonev_lcell_comb \vgat|vgaCont|x[6]~feeder (
// Equation(s):
// \vgat|vgaCont|x[6]~feeder_combout  = ( \vgat|vgaCont|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgat|vgaCont|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|x[6]~feeder .extended_lut = "off";
defparam \vgat|vgaCont|x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgat|vgaCont|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N56
dffeas \vgat|vgaCont|x[6] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(\vgat|vgaCont|x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[6] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N21
cyclonev_lcell_comb \vgat|vgaCont|Add0~1 (
// Equation(s):
// \vgat|vgaCont|Add0~1_sumout  = SUM(( \vgat|vgaCont|x[7]~DUPLICATE_q  ) + ( GND ) + ( \vgat|vgaCont|Add0~10  ))
// \vgat|vgaCont|Add0~2  = CARRY(( \vgat|vgaCont|x[7]~DUPLICATE_q  ) + ( GND ) + ( \vgat|vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|x[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~1_sumout ),
	.cout(\vgat|vgaCont|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~1 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N47
dffeas \vgat|vgaCont|x[7]~DUPLICATE (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N24
cyclonev_lcell_comb \vgat|vgaCont|Add0~13 (
// Equation(s):
// \vgat|vgaCont|Add0~13_sumout  = SUM(( \vgat|vgaCont|x [8] ) + ( GND ) + ( \vgat|vgaCont|Add0~2  ))
// \vgat|vgaCont|Add0~14  = CARRY(( \vgat|vgaCont|x [8] ) + ( GND ) + ( \vgat|vgaCont|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~13_sumout ),
	.cout(\vgat|vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~13 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N44
dffeas \vgat|vgaCont|x[8] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[8] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \vgat|vgaCont|Add0~17 (
// Equation(s):
// \vgat|vgaCont|Add0~17_sumout  = SUM(( \vgat|vgaCont|x [9] ) + ( GND ) + ( \vgat|vgaCont|Add0~14  ))

	.dataa(!\vgat|vgaCont|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add0~17 .extended_lut = "off";
defparam \vgat|vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vgat|vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N50
dffeas \vgat|vgaCont|x[9] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[9] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N34
dffeas \vgat|vgaCont|x[4]~DUPLICATE (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N30
cyclonev_lcell_comb \vgat|vgaCont|hsync~0 (
// Equation(s):
// \vgat|vgaCont|hsync~0_combout  = ( \vgat|vgaCont|x [5] & ( \vgat|vgaCont|x[4]~DUPLICATE_q  & ( (!\vgat|vgaCont|x [9]) # (((!\vgat|vgaCont|x[7]~DUPLICATE_q ) # (\vgat|vgaCont|x [6])) # (\vgat|vgaCont|x [8])) ) ) ) # ( !\vgat|vgaCont|x [5] & ( 
// \vgat|vgaCont|x[4]~DUPLICATE_q  & ( (!\vgat|vgaCont|x [9]) # ((!\vgat|vgaCont|x[7]~DUPLICATE_q ) # (\vgat|vgaCont|x [8])) ) ) ) # ( \vgat|vgaCont|x [5] & ( !\vgat|vgaCont|x[4]~DUPLICATE_q  & ( (!\vgat|vgaCont|x [9]) # ((!\vgat|vgaCont|x[7]~DUPLICATE_q ) # 
// (\vgat|vgaCont|x [8])) ) ) ) # ( !\vgat|vgaCont|x [5] & ( !\vgat|vgaCont|x[4]~DUPLICATE_q  & ( (!\vgat|vgaCont|x [9]) # (((!\vgat|vgaCont|x [6]) # (!\vgat|vgaCont|x[7]~DUPLICATE_q )) # (\vgat|vgaCont|x [8])) ) ) )

	.dataa(!\vgat|vgaCont|x [9]),
	.datab(!\vgat|vgaCont|x [8]),
	.datac(!\vgat|vgaCont|x [6]),
	.datad(!\vgat|vgaCont|x[7]~DUPLICATE_q ),
	.datae(!\vgat|vgaCont|x [5]),
	.dataf(!\vgat|vgaCont|x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|hsync~0 .extended_lut = "off";
defparam \vgat|vgaCont|hsync~0 .lut_mask = 64'hFFFBFFBBFFBBFFBF;
defparam \vgat|vgaCont|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N44
dffeas \vgat|vgaCont|y[6] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[6] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \vgat|vgaCont|Add1~25 (
// Equation(s):
// \vgat|vgaCont|Add1~25_sumout  = SUM(( \vgat|vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vgat|vgaCont|Add1~26  = CARRY(( \vgat|vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgat|vgaCont|y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~25_sumout ),
	.cout(\vgat|vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~25 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \vgat|vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N32
dffeas \vgat|vgaCont|y[0] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[0] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N3
cyclonev_lcell_comb \vgat|vgaCont|Add1~1 (
// Equation(s):
// \vgat|vgaCont|Add1~1_sumout  = SUM(( \vgat|vgaCont|y[1]~DUPLICATE_q  ) + ( GND ) + ( \vgat|vgaCont|Add1~26  ))
// \vgat|vgaCont|Add1~2  = CARRY(( \vgat|vgaCont|y[1]~DUPLICATE_q  ) + ( GND ) + ( \vgat|vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|y[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~1_sumout ),
	.cout(\vgat|vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~1 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \vgat|vgaCont|Add1~29 (
// Equation(s):
// \vgat|vgaCont|Add1~29_sumout  = SUM(( \vgat|vgaCont|y [2] ) + ( GND ) + ( \vgat|vgaCont|Add1~2  ))
// \vgat|vgaCont|Add1~30  = CARRY(( \vgat|vgaCont|y [2] ) + ( GND ) + ( \vgat|vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~29_sumout ),
	.cout(\vgat|vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~29 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N50
dffeas \vgat|vgaCont|y[2] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[2] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N9
cyclonev_lcell_comb \vgat|vgaCont|Add1~33 (
// Equation(s):
// \vgat|vgaCont|Add1~33_sumout  = SUM(( \vgat|vgaCont|y [3] ) + ( GND ) + ( \vgat|vgaCont|Add1~30  ))
// \vgat|vgaCont|Add1~34  = CARRY(( \vgat|vgaCont|y [3] ) + ( GND ) + ( \vgat|vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~33_sumout ),
	.cout(\vgat|vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~33 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N52
dffeas \vgat|vgaCont|y[3] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[3] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \vgat|vgaCont|Add1~37 (
// Equation(s):
// \vgat|vgaCont|Add1~37_sumout  = SUM(( \vgat|vgaCont|y [4] ) + ( GND ) + ( \vgat|vgaCont|Add1~34  ))
// \vgat|vgaCont|Add1~38  = CARRY(( \vgat|vgaCont|y [4] ) + ( GND ) + ( \vgat|vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~37_sumout ),
	.cout(\vgat|vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~37 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N38
dffeas \vgat|vgaCont|y[4] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[4] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N15
cyclonev_lcell_comb \vgat|vgaCont|Add1~9 (
// Equation(s):
// \vgat|vgaCont|Add1~9_sumout  = SUM(( \vgat|vgaCont|y [5] ) + ( GND ) + ( \vgat|vgaCont|Add1~38  ))
// \vgat|vgaCont|Add1~10  = CARRY(( \vgat|vgaCont|y [5] ) + ( GND ) + ( \vgat|vgaCont|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~9_sumout ),
	.cout(\vgat|vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~9 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N41
dffeas \vgat|vgaCont|y[5] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[5] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \vgat|vgaCont|Add1~13 (
// Equation(s):
// \vgat|vgaCont|Add1~13_sumout  = SUM(( \vgat|vgaCont|y [6] ) + ( GND ) + ( \vgat|vgaCont|Add1~10  ))
// \vgat|vgaCont|Add1~14  = CARRY(( \vgat|vgaCont|y [6] ) + ( GND ) + ( \vgat|vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~13_sumout ),
	.cout(\vgat|vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~13 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgat|vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \vgat|vgaCont|y[7] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[7] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N21
cyclonev_lcell_comb \vgat|vgaCont|Add1~17 (
// Equation(s):
// \vgat|vgaCont|Add1~17_sumout  = SUM(( \vgat|vgaCont|y [7] ) + ( GND ) + ( \vgat|vgaCont|Add1~14  ))
// \vgat|vgaCont|Add1~18  = CARRY(( \vgat|vgaCont|y [7] ) + ( GND ) + ( \vgat|vgaCont|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~17_sumout ),
	.cout(\vgat|vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~17 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \vgat|vgaCont|y[8] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[8] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N24
cyclonev_lcell_comb \vgat|vgaCont|Add1~21 (
// Equation(s):
// \vgat|vgaCont|Add1~21_sumout  = SUM(( \vgat|vgaCont|y [8] ) + ( GND ) + ( \vgat|vgaCont|Add1~18  ))
// \vgat|vgaCont|Add1~22  = CARRY(( \vgat|vgaCont|y [8] ) + ( GND ) + ( \vgat|vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~21_sumout ),
	.cout(\vgat|vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~21 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N8
dffeas \vgat|vgaCont|y[9] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[9] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N27
cyclonev_lcell_comb \vgat|vgaCont|Add1~5 (
// Equation(s):
// \vgat|vgaCont|Add1~5_sumout  = SUM(( \vgat|vgaCont|y [9] ) + ( GND ) + ( \vgat|vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgat|vgaCont|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgat|vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgat|vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Add1~5 .extended_lut = "off";
defparam \vgat|vgaCont|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgat|vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N42
cyclonev_lcell_comb \vgat|vgaCont|Equal1~0 (
// Equation(s):
// \vgat|vgaCont|Equal1~0_combout  = ( \vgat|vgaCont|Add1~29_sumout  & ( \vgat|vgaCont|Add1~33_sumout  & ( (\vgat|vgaCont|Add1~25_sumout  & (!\vgat|vgaCont|Add1~1_sumout  & !\vgat|vgaCont|Add1~37_sumout )) ) ) )

	.dataa(!\vgat|vgaCont|Add1~25_sumout ),
	.datab(gnd),
	.datac(!\vgat|vgaCont|Add1~1_sumout ),
	.datad(!\vgat|vgaCont|Add1~37_sumout ),
	.datae(!\vgat|vgaCont|Add1~29_sumout ),
	.dataf(!\vgat|vgaCont|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Equal1~0 .extended_lut = "off";
defparam \vgat|vgaCont|Equal1~0 .lut_mask = 64'h0000000000005000;
defparam \vgat|vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N54
cyclonev_lcell_comb \vgat|vgaCont|Equal1~1 (
// Equation(s):
// \vgat|vgaCont|Equal1~1_combout  = ( \vgat|vgaCont|Add1~5_sumout  & ( \vgat|vgaCont|Equal1~0_combout  & ( (!\vgat|vgaCont|Add1~13_sumout  & (!\vgat|vgaCont|Add1~17_sumout  & (!\vgat|vgaCont|Add1~21_sumout  & !\vgat|vgaCont|Add1~9_sumout ))) ) ) )

	.dataa(!\vgat|vgaCont|Add1~13_sumout ),
	.datab(!\vgat|vgaCont|Add1~17_sumout ),
	.datac(!\vgat|vgaCont|Add1~21_sumout ),
	.datad(!\vgat|vgaCont|Add1~9_sumout ),
	.datae(!\vgat|vgaCont|Add1~5_sumout ),
	.dataf(!\vgat|vgaCont|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|Equal1~1 .extended_lut = "off";
defparam \vgat|vgaCont|Equal1~1 .lut_mask = 64'h0000000000008000;
defparam \vgat|vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N47
dffeas \vgat|vgaCont|y[1]~DUPLICATE (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N46
dffeas \vgat|vgaCont|y[1] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgat|vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|y[1] .is_wysiwyg = "true";
defparam \vgat|vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \vgat|vgaCont|vsync~1 (
// Equation(s):
// \vgat|vgaCont|vsync~1_combout  = ( !\vgat|vgaCont|y [4] & ( (\vgat|vgaCont|y [3] & !\vgat|vgaCont|y [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgat|vgaCont|y [3]),
	.datad(!\vgat|vgaCont|y [9]),
	.datae(gnd),
	.dataf(!\vgat|vgaCont|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|vsync~1 .extended_lut = "off";
defparam \vgat|vgaCont|vsync~1 .lut_mask = 64'h0F000F0000000000;
defparam \vgat|vgaCont|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \vgat|vgaCont|vsync~0 (
// Equation(s):
// \vgat|vgaCont|vsync~0_combout  = ( \vgat|vgaCont|y [6] & ( (\vgat|vgaCont|y [8] & (\vgat|vgaCont|y [5] & \vgat|vgaCont|y [7])) ) )

	.dataa(!\vgat|vgaCont|y [8]),
	.datab(!\vgat|vgaCont|y [5]),
	.datac(!\vgat|vgaCont|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgat|vgaCont|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|vsync~0 .extended_lut = "off";
defparam \vgat|vgaCont|vsync~0 .lut_mask = 64'h0000000001010101;
defparam \vgat|vgaCont|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \vgat|vgaCont|vsync~2 (
// Equation(s):
// \vgat|vgaCont|vsync~2_combout  = ( \vgat|vgaCont|y [0] & ( (!\vgat|vgaCont|y [1]) # ((!\vgat|vgaCont|vsync~1_combout ) # ((!\vgat|vgaCont|vsync~0_combout ) # (\vgat|vgaCont|y [2]))) ) ) # ( !\vgat|vgaCont|y [0] & ( ((!\vgat|vgaCont|vsync~1_combout ) # 
// ((!\vgat|vgaCont|vsync~0_combout ) # (!\vgat|vgaCont|y [2]))) # (\vgat|vgaCont|y [1]) ) )

	.dataa(!\vgat|vgaCont|y [1]),
	.datab(!\vgat|vgaCont|vsync~1_combout ),
	.datac(!\vgat|vgaCont|vsync~0_combout ),
	.datad(!\vgat|vgaCont|y [2]),
	.datae(gnd),
	.dataf(!\vgat|vgaCont|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|vsync~2 .extended_lut = "off";
defparam \vgat|vgaCont|vsync~2 .lut_mask = 64'hFFFDFFFDFEFFFEFF;
defparam \vgat|vgaCont|vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \topR|hhclock|divider~0 (
// Equation(s):
// \topR|hhclock|divider~0_combout  = ( !\topR|hhclock|divider~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|hhclock|divider~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|hhclock|divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|hhclock|divider~0 .extended_lut = "off";
defparam \topR|hhclock|divider~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \topR|hhclock|divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \topR|hhclock|divider~feeder (
// Equation(s):
// \topR|hhclock|divider~feeder_combout  = ( \topR|hhclock|divider~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|hhclock|divider~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|hhclock|divider~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|hhclock|divider~feeder .extended_lut = "off";
defparam \topR|hhclock|divider~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \topR|hhclock|divider~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N20
dffeas \topR|hhclock|divider (
	.clk(\clk~input_o ),
	.d(\topR|hhclock|divider~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|hhclock|divider~q ),
	.prn(vcc));
// synopsys translate_off
defparam \topR|hhclock|divider .is_wysiwyg = "true";
defparam \topR|hhclock|divider .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \topR|cont|Add0~13 (
// Equation(s):
// \topR|cont|Add0~13_sumout  = SUM(( \topR|cont|memAddress [0] ) + ( VCC ) + ( !VCC ))
// \topR|cont|Add0~14  = CARRY(( \topR|cont|memAddress [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\topR|cont|memAddress [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~13_sumout ),
	.cout(\topR|cont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~13 .extended_lut = "off";
defparam \topR|cont|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \topR|cont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N39
cyclonev_lcell_comb \topR|cont|Add0~5 (
// Equation(s):
// \topR|cont|Add0~5_sumout  = SUM(( \topR|cont|memAddress [13] ) + ( GND ) + ( \topR|cont|Add0~62  ))
// \topR|cont|Add0~6  = CARRY(( \topR|cont|memAddress [13] ) + ( GND ) + ( \topR|cont|Add0~62  ))

	.dataa(!\topR|cont|memAddress [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~5_sumout ),
	.cout(\topR|cont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~5 .extended_lut = "off";
defparam \topR|cont|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \topR|cont|Add0~9 (
// Equation(s):
// \topR|cont|Add0~9_sumout  = SUM(( \topR|cont|memAddress [14] ) + ( GND ) + ( \topR|cont|Add0~6  ))
// \topR|cont|Add0~10  = CARRY(( \topR|cont|memAddress [14] ) + ( GND ) + ( \topR|cont|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~9_sumout ),
	.cout(\topR|cont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~9 .extended_lut = "off";
defparam \topR|cont|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N44
dffeas \topR|cont|memAddress[14] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[14] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \topR|cont|Add0~1 (
// Equation(s):
// \topR|cont|Add0~1_sumout  = SUM(( \topR|cont|memAddress [15] ) + ( GND ) + ( \topR|cont|Add0~10  ))

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~1 .extended_lut = "off";
defparam \topR|cont|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N47
dffeas \topR|cont|memAddress[15] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[15] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N15
cyclonev_lcell_comb \topR|cont|memAddress[4]~0 (
// Equation(s):
// \topR|cont|memAddress[4]~0_combout  = ( \topR|cont|memAddress [13] & ( (\topR|cont|memAddress [12]) # (\topR|cont|memAddress [11]) ) )

	.dataa(!\topR|cont|memAddress [11]),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|cont|memAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|memAddress[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|memAddress[4]~0 .extended_lut = "off";
defparam \topR|cont|memAddress[4]~0 .lut_mask = 64'h000000005F5F5F5F;
defparam \topR|cont|memAddress[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \topR|cont|memAddress[4]~3 (
// Equation(s):
// \topR|cont|memAddress[4]~3_combout  = ( \topR|cont|memAddress [13] & ( (\topR|cont|memAddress [10] & (\topR|cont|memAddress [9] & \topR|cont|memAddress [8])) ) )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [10]),
	.datac(!\topR|cont|memAddress [9]),
	.datad(!\topR|cont|memAddress [8]),
	.datae(gnd),
	.dataf(!\topR|cont|memAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|memAddress[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|memAddress[4]~3 .extended_lut = "off";
defparam \topR|cont|memAddress[4]~3 .lut_mask = 64'h0000000000030003;
defparam \topR|cont|memAddress[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \topR|cont|memAddress[4]~1 (
// Equation(s):
// \topR|cont|memAddress[4]~1_combout  = ( \topR|cont|memAddress [2] & ( \topR|cont|memAddress [1] & ( (\topR|cont|memAddress [3] & \topR|cont|memAddress [0]) ) ) )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [3]),
	.datac(!\topR|cont|memAddress [0]),
	.datad(gnd),
	.datae(!\topR|cont|memAddress [2]),
	.dataf(!\topR|cont|memAddress [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|memAddress[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|memAddress[4]~1 .extended_lut = "off";
defparam \topR|cont|memAddress[4]~1 .lut_mask = 64'h0000000000000303;
defparam \topR|cont|memAddress[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \topR|cont|memAddress[4]~2 (
// Equation(s):
// \topR|cont|memAddress[4]~2_combout  = ( !\topR|cont|memAddress [5] & ( !\topR|cont|memAddress[4]~1_combout  & ( (!\topR|cont|memAddress [7] & (!\topR|cont|memAddress [4] & !\topR|cont|memAddress [6])) ) ) )

	.dataa(!\topR|cont|memAddress [7]),
	.datab(!\topR|cont|memAddress [4]),
	.datac(!\topR|cont|memAddress [6]),
	.datad(gnd),
	.datae(!\topR|cont|memAddress [5]),
	.dataf(!\topR|cont|memAddress[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|memAddress[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|memAddress[4]~2 .extended_lut = "off";
defparam \topR|cont|memAddress[4]~2 .lut_mask = 64'h8080000000000000;
defparam \topR|cont|memAddress[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N57
cyclonev_lcell_comb \topR|cont|memAddress[4]~4 (
// Equation(s):
// \topR|cont|memAddress[4]~4_combout  = ( \topR|cont|memAddress[4]~3_combout  & ( \topR|cont|memAddress[4]~2_combout  & ( (((\topR|cont|memAddress [14]) # (\topR|cont|memAddress[4]~0_combout )) # (\reset~input_o )) # (\topR|cont|memAddress [15]) ) ) ) # ( 
// !\topR|cont|memAddress[4]~3_combout  & ( \topR|cont|memAddress[4]~2_combout  & ( (((\topR|cont|memAddress [14]) # (\topR|cont|memAddress[4]~0_combout )) # (\reset~input_o )) # (\topR|cont|memAddress [15]) ) ) ) # ( \topR|cont|memAddress[4]~3_combout  & ( 
// !\topR|cont|memAddress[4]~2_combout  ) ) # ( !\topR|cont|memAddress[4]~3_combout  & ( !\topR|cont|memAddress[4]~2_combout  & ( (((\topR|cont|memAddress [14]) # (\topR|cont|memAddress[4]~0_combout )) # (\reset~input_o )) # (\topR|cont|memAddress [15]) ) ) 
// )

	.dataa(!\topR|cont|memAddress [15]),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress[4]~0_combout ),
	.datad(!\topR|cont|memAddress [14]),
	.datae(!\topR|cont|memAddress[4]~3_combout ),
	.dataf(!\topR|cont|memAddress[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|memAddress[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|memAddress[4]~4 .extended_lut = "off";
defparam \topR|cont|memAddress[4]~4 .lut_mask = 64'h7FFFFFFF7FFF7FFF;
defparam \topR|cont|memAddress[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N2
dffeas \topR|cont|memAddress[0] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[0] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \topR|cont|Add0~17 (
// Equation(s):
// \topR|cont|Add0~17_sumout  = SUM(( \topR|cont|memAddress [1] ) + ( GND ) + ( \topR|cont|Add0~14  ))
// \topR|cont|Add0~18  = CARRY(( \topR|cont|memAddress [1] ) + ( GND ) + ( \topR|cont|Add0~14  ))

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~17_sumout ),
	.cout(\topR|cont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~17 .extended_lut = "off";
defparam \topR|cont|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \topR|cont|memAddress[1] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[1] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \topR|cont|Add0~21 (
// Equation(s):
// \topR|cont|Add0~21_sumout  = SUM(( \topR|cont|memAddress [2] ) + ( GND ) + ( \topR|cont|Add0~18  ))
// \topR|cont|Add0~22  = CARRY(( \topR|cont|memAddress [2] ) + ( GND ) + ( \topR|cont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~21_sumout ),
	.cout(\topR|cont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~21 .extended_lut = "off";
defparam \topR|cont|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N8
dffeas \topR|cont|memAddress[2] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[2] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \topR|cont|Add0~25 (
// Equation(s):
// \topR|cont|Add0~25_sumout  = SUM(( \topR|cont|memAddress [3] ) + ( GND ) + ( \topR|cont|Add0~22  ))
// \topR|cont|Add0~26  = CARRY(( \topR|cont|memAddress [3] ) + ( GND ) + ( \topR|cont|Add0~22  ))

	.dataa(!\topR|cont|memAddress [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~25_sumout ),
	.cout(\topR|cont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~25 .extended_lut = "off";
defparam \topR|cont|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \topR|cont|memAddress[3] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[3] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \topR|cont|Add0~29 (
// Equation(s):
// \topR|cont|Add0~29_sumout  = SUM(( \topR|cont|memAddress [4] ) + ( GND ) + ( \topR|cont|Add0~26  ))
// \topR|cont|Add0~30  = CARRY(( \topR|cont|memAddress [4] ) + ( GND ) + ( \topR|cont|Add0~26  ))

	.dataa(!\topR|cont|memAddress [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~29_sumout ),
	.cout(\topR|cont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~29 .extended_lut = "off";
defparam \topR|cont|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N14
dffeas \topR|cont|memAddress[4] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[4] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N15
cyclonev_lcell_comb \topR|cont|Add0~33 (
// Equation(s):
// \topR|cont|Add0~33_sumout  = SUM(( \topR|cont|memAddress [5] ) + ( GND ) + ( \topR|cont|Add0~30  ))
// \topR|cont|Add0~34  = CARRY(( \topR|cont|memAddress [5] ) + ( GND ) + ( \topR|cont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~33_sumout ),
	.cout(\topR|cont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~33 .extended_lut = "off";
defparam \topR|cont|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \topR|cont|memAddress[5] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[5] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \topR|cont|Add0~37 (
// Equation(s):
// \topR|cont|Add0~37_sumout  = SUM(( \topR|cont|memAddress [6] ) + ( GND ) + ( \topR|cont|Add0~34  ))
// \topR|cont|Add0~38  = CARRY(( \topR|cont|memAddress [6] ) + ( GND ) + ( \topR|cont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~37_sumout ),
	.cout(\topR|cont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~37 .extended_lut = "off";
defparam \topR|cont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N20
dffeas \topR|cont|memAddress[6] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[6] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N21
cyclonev_lcell_comb \topR|cont|Add0~41 (
// Equation(s):
// \topR|cont|Add0~41_sumout  = SUM(( \topR|cont|memAddress [7] ) + ( GND ) + ( \topR|cont|Add0~38  ))
// \topR|cont|Add0~42  = CARRY(( \topR|cont|memAddress [7] ) + ( GND ) + ( \topR|cont|Add0~38  ))

	.dataa(!\topR|cont|memAddress [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~41_sumout ),
	.cout(\topR|cont|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~41 .extended_lut = "off";
defparam \topR|cont|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N23
dffeas \topR|cont|memAddress[7] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[7] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \topR|cont|Add0~45 (
// Equation(s):
// \topR|cont|Add0~45_sumout  = SUM(( \topR|cont|memAddress [8] ) + ( GND ) + ( \topR|cont|Add0~42  ))
// \topR|cont|Add0~46  = CARRY(( \topR|cont|memAddress [8] ) + ( GND ) + ( \topR|cont|Add0~42  ))

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~45_sumout ),
	.cout(\topR|cont|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~45 .extended_lut = "off";
defparam \topR|cont|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N26
dffeas \topR|cont|memAddress[8] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[8] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \topR|cont|Add0~49 (
// Equation(s):
// \topR|cont|Add0~49_sumout  = SUM(( \topR|cont|memAddress [9] ) + ( GND ) + ( \topR|cont|Add0~46  ))
// \topR|cont|Add0~50  = CARRY(( \topR|cont|memAddress [9] ) + ( GND ) + ( \topR|cont|Add0~46  ))

	.dataa(!\topR|cont|memAddress [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~49_sumout ),
	.cout(\topR|cont|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~49 .extended_lut = "off";
defparam \topR|cont|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N29
dffeas \topR|cont|memAddress[9] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[9] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \topR|cont|Add0~53 (
// Equation(s):
// \topR|cont|Add0~53_sumout  = SUM(( \topR|cont|memAddress [10] ) + ( GND ) + ( \topR|cont|Add0~50  ))
// \topR|cont|Add0~54  = CARRY(( \topR|cont|memAddress [10] ) + ( GND ) + ( \topR|cont|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~53_sumout ),
	.cout(\topR|cont|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~53 .extended_lut = "off";
defparam \topR|cont|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N32
dffeas \topR|cont|memAddress[10] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[10] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \topR|cont|Add0~57 (
// Equation(s):
// \topR|cont|Add0~57_sumout  = SUM(( \topR|cont|memAddress [11] ) + ( GND ) + ( \topR|cont|Add0~54  ))
// \topR|cont|Add0~58  = CARRY(( \topR|cont|memAddress [11] ) + ( GND ) + ( \topR|cont|Add0~54  ))

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~57_sumout ),
	.cout(\topR|cont|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~57 .extended_lut = "off";
defparam \topR|cont|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N35
dffeas \topR|cont|memAddress[11] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[11] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \topR|cont|Add0~61 (
// Equation(s):
// \topR|cont|Add0~61_sumout  = SUM(( \topR|cont|memAddress [12] ) + ( GND ) + ( \topR|cont|Add0~58  ))
// \topR|cont|Add0~62  = CARRY(( \topR|cont|memAddress [12] ) + ( GND ) + ( \topR|cont|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~61_sumout ),
	.cout(\topR|cont|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~61 .extended_lut = "off";
defparam \topR|cont|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N38
dffeas \topR|cont|memAddress[12] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[12] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N41
dffeas \topR|cont|memAddress[13] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|cont|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\topR|cont|memAddress[4]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|memAddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|memAddress[13] .is_wysiwyg = "true";
defparam \topR|cont|memAddress[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn[1]~input (
	.i(btn[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[1]~input_o ));
// synopsys translate_off
defparam \btn[1]~input .bus_hold = "false";
defparam \btn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \btn[2]~input (
	.i(btn[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[2]~input_o ));
// synopsys translate_off
defparam \btn[2]~input .bus_hold = "false";
defparam \btn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn[0]~input (
	.i(btn[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[0]~input_o ));
// synopsys translate_off
defparam \btn[0]~input .bus_hold = "false";
defparam \btn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \topR|escribir|enable~0 (
// Equation(s):
// \topR|escribir|enable~0_combout  = ( \btn[2]~input_o  & ( \btn[0]~input_o  & ( !\btn[1]~input_o  ) ) ) # ( \btn[2]~input_o  & ( !\btn[0]~input_o  & ( \btn[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\btn[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\btn[2]~input_o ),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|escribir|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|escribir|enable~0 .extended_lut = "off";
defparam \topR|escribir|enable~0 .lut_mask = 64'h000033330000CCCC;
defparam \topR|escribir|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3] = ( \topR|cont|memAddress [14] & ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (!\topR|cont|memAddress [13] & !\topR|cont|memAddress [15])) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [13]),
	.datad(!\topR|cont|memAddress [15]),
	.datae(!\topR|cont|memAddress [14]),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .lut_mask = 64'h000000000000C000;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N15
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3] = ( !\topR|cont|memAddress [13] & ( \topR|cont|memAddress [14] & ( (!\topR|cont|memAddress [15] & !\reset~input_o ) ) ) )

	.dataa(!\topR|cont|memAddress [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|cont|memAddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] .lut_mask = 64'h00000000AA000000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \topR|escribir|data[0] (
// Equation(s):
// \topR|escribir|data [0] = ( !\topR|escribir|enable~0_combout  & ( \btn[0]~input_o  & ( \topR|escribir|data [0] ) ) ) # ( \topR|escribir|enable~0_combout  & ( !\btn[0]~input_o  ) ) # ( !\topR|escribir|enable~0_combout  & ( !\btn[0]~input_o  & ( 
// \topR|escribir|data [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\topR|escribir|data [0]),
	.datae(!\topR|escribir|enable~0_combout ),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|escribir|data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|escribir|data[0] .extended_lut = "off";
defparam \topR|escribir|data[0] .lut_mask = 64'h00FFFFFF00FF0000;
defparam \topR|escribir|data[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \topR|mux_21|C[0]~1 (
// Equation(s):
// \topR|mux_21|C[0]~1_combout  = ( \topR|cont|memAddress [0] & ( \btn[0]~input_o  & ( (!\reset~input_o ) # (!\btn[2]~input_o  $ (!\btn[1]~input_o )) ) ) ) # ( !\topR|cont|memAddress [0] & ( \btn[0]~input_o  & ( (\reset~input_o  & (!\btn[2]~input_o  $ 
// (!\btn[1]~input_o ))) ) ) ) # ( \topR|cont|memAddress [0] & ( !\btn[0]~input_o  & ( (!\reset~input_o ) # ((\btn[2]~input_o  & \btn[1]~input_o )) ) ) ) # ( !\topR|cont|memAddress [0] & ( !\btn[0]~input_o  & ( (\btn[2]~input_o  & (\reset~input_o  & 
// \btn[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\btn[2]~input_o ),
	.datac(!\reset~input_o ),
	.datad(!\btn[1]~input_o ),
	.datae(!\topR|cont|memAddress [0]),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[0]~1 .extended_lut = "off";
defparam \topR|mux_21|C[0]~1 .lut_mask = 64'h0003F0F3030CF3FC;
defparam \topR|mux_21|C[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \topR|mux_21|C[1]~2 (
// Equation(s):
// \topR|mux_21|C[1]~2_combout  = (!\reset~input_o  & \topR|cont|memAddress [1])

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|memAddress [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[1]~2 .extended_lut = "off";
defparam \topR|mux_21|C[1]~2 .lut_mask = 64'h2222222222222222;
defparam \topR|mux_21|C[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \topR|mux_21|C[2]~3 (
// Equation(s):
// \topR|mux_21|C[2]~3_combout  = (\topR|cont|memAddress [2] & !\reset~input_o )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [2]),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[2]~3 .extended_lut = "off";
defparam \topR|mux_21|C[2]~3 .lut_mask = 64'h3300330033003300;
defparam \topR|mux_21|C[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \topR|mux_21|C[3]~4 (
// Equation(s):
// \topR|mux_21|C[3]~4_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [3] ) )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[3]~4 .extended_lut = "off";
defparam \topR|mux_21|C[3]~4 .lut_mask = 64'h3333000033330000;
defparam \topR|mux_21|C[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \topR|mux_21|C[4]~5 (
// Equation(s):
// \topR|mux_21|C[4]~5_combout  = ( \btn[2]~input_o  & ( \btn[0]~input_o  & ( (!\reset~input_o  & ((\topR|cont|memAddress [4]))) # (\reset~input_o  & (\btn[1]~input_o )) ) ) ) # ( !\btn[2]~input_o  & ( \btn[0]~input_o  & ( (!\reset~input_o  & 
// ((\topR|cont|memAddress [4]))) # (\reset~input_o  & (!\btn[1]~input_o )) ) ) ) # ( \btn[2]~input_o  & ( !\btn[0]~input_o  & ( (!\reset~input_o  & ((\topR|cont|memAddress [4]))) # (\reset~input_o  & (!\btn[1]~input_o )) ) ) ) # ( !\btn[2]~input_o  & ( 
// !\btn[0]~input_o  & ( (\topR|cont|memAddress [4]) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\btn[1]~input_o ),
	.datac(!\topR|cont|memAddress [4]),
	.datad(gnd),
	.datae(!\btn[2]~input_o ),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[4]~5 .extended_lut = "off";
defparam \topR|mux_21|C[4]~5 .lut_mask = 64'h5F5F4E4E4E4E1B1B;
defparam \topR|mux_21|C[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \topR|mux_21|C[5]~6 (
// Equation(s):
// \topR|mux_21|C[5]~6_combout  = (!\reset~input_o  & \topR|cont|memAddress [5])

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[5]~6 .extended_lut = "off";
defparam \topR|mux_21|C[5]~6 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \topR|mux_21|C[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \topR|mux_21|C[6]~7 (
// Equation(s):
// \topR|mux_21|C[6]~7_combout  = (\topR|cont|memAddress [6] & !\reset~input_o )

	.dataa(!\topR|cont|memAddress [6]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[6]~7 .extended_lut = "off";
defparam \topR|mux_21|C[6]~7 .lut_mask = 64'h5050505050505050;
defparam \topR|mux_21|C[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \topR|mux_21|C[7]~8 (
// Equation(s):
// \topR|mux_21|C[7]~8_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [7] ) )

	.dataa(!\topR|cont|memAddress [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[7]~8 .extended_lut = "off";
defparam \topR|mux_21|C[7]~8 .lut_mask = 64'h5555000055550000;
defparam \topR|mux_21|C[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \topR|mux_21|C[8]~9 (
// Equation(s):
// \topR|mux_21|C[8]~9_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[8]~9 .extended_lut = "off";
defparam \topR|mux_21|C[8]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \topR|mux_21|C[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N51
cyclonev_lcell_comb \topR|mux_21|C[9]~10 (
// Equation(s):
// \topR|mux_21|C[9]~10_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [9] ) )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[9]~10 .extended_lut = "off";
defparam \topR|mux_21|C[9]~10 .lut_mask = 64'h3333000033330000;
defparam \topR|mux_21|C[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N57
cyclonev_lcell_comb \topR|mux_21|C[10]~11 (
// Equation(s):
// \topR|mux_21|C[10]~11_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [10] ) )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[10]~11 .extended_lut = "off";
defparam \topR|mux_21|C[10]~11 .lut_mask = 64'h3333333300000000;
defparam \topR|mux_21|C[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \topR|mux_21|C[11]~12 (
// Equation(s):
// \topR|mux_21|C[11]~12_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [11] ) )

	.dataa(!\topR|cont|memAddress [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[11]~12 .extended_lut = "off";
defparam \topR|mux_21|C[11]~12 .lut_mask = 64'h5555000055550000;
defparam \topR|mux_21|C[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N3
cyclonev_lcell_comb \topR|mux_21|C[12]~13 (
// Equation(s):
// \topR|mux_21|C[12]~13_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [12] ) )

	.dataa(gnd),
	.datab(!\topR|cont|memAddress [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[12]~13 .extended_lut = "off";
defparam \topR|mux_21|C[12]~13 .lut_mask = 64'h3333000033330000;
defparam \topR|mux_21|C[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \topR|mux_21|C[13]~14 (
// Equation(s):
// \topR|mux_21|C[13]~14_combout  = ( !\reset~input_o  & ( \topR|cont|memAddress [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\topR|cont|memAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[13]~14 .extended_lut = "off";
defparam \topR|mux_21|C[13]~14 .lut_mask = 64'h00000000FFFF0000;
defparam \topR|mux_21|C[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N32
dffeas \topR|mem|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|mux_21|C[13]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3] = ( \topR|cont|memAddress [13] & ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (!\topR|cont|memAddress [15] & !\topR|cont|memAddress [14])) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [15]),
	.datad(!\topR|cont|memAddress [14]),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .lut_mask = 64'h000000000000C000;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = ( \topR|cont|memAddress [13] & ( !\topR|cont|memAddress [15] & ( (!\reset~input_o  & !\topR|cont|memAddress [14]) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\topR|cont|memAddress [14]),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 64'h0000CC0000000000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000001FFE01FFC00000000000000000008050050000000000000000400204002000000000000000040020400200000000000000004BE2041A200000000000000004D62046F200000000000000004A6204652000000000000000B4CE7FC551E00000000000000C8942034F1500000000000000F010BFF593B0000000000000086786045C360000000000000860CE00025012000000000000CDF43FFFD3FD00000000000004C0460006704000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3] = ( \topR|cont|memAddress [13] & ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (\topR|cont|memAddress [14] & !\topR|cont|memAddress [15])) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [14]),
	.datad(!\topR|cont|memAddress [15]),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .lut_mask = 64'h0000000000000C00;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3] = ( \topR|cont|memAddress [13] & ( \topR|cont|memAddress [14] & ( (!\topR|cont|memAddress [15] & !\reset~input_o ) ) ) )

	.dataa(!\topR|cont|memAddress [15]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|cont|memAddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] .lut_mask = 64'h000000000000A0A0;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N33
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3] = ( \topR|cont|memAddress [13] & ( \topR|escribir|enable~0_combout  & ( \reset~input_o  ) ) ) # ( !\topR|cont|memAddress [13] & ( \topR|escribir|enable~0_combout  & ( 
// ((!\topR|cont|memAddress [15] & !\topR|cont|memAddress [14])) # (\reset~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [15]),
	.datad(!\topR|cont|memAddress [14]),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .lut_mask = 64'h00000000F3333333;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout  = ( \topR|cont|memAddress [13] & ( \topR|cont|memAddress [14] & ( \reset~input_o  ) ) ) # ( !\topR|cont|memAddress [13] & ( \topR|cont|memAddress [14] & ( \reset~input_o  
// ) ) ) # ( \topR|cont|memAddress [13] & ( !\topR|cont|memAddress [14] & ( \reset~input_o  ) ) ) # ( !\topR|cont|memAddress [13] & ( !\topR|cont|memAddress [14] & ( (!\topR|cont|memAddress [15]) # (\reset~input_o ) ) ) )

	.dataa(!\topR|cont|memAddress [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|cont|memAddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .lut_mask = 64'hAAFF00FF00FF00FF;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "0000EE084000720620000000000007E0000000005D020000000140760000000007F0300000000408000000000018038000000040920000000003F0080000019F83FF8003FC001C1E90000018B8E00A0040000340CB8000017386002003FC00471C7000000BB0BFFC0060400290FF0000019F8FFF400309002F1E98000019F4FFF4002F3002F1E980000188CFFF4005FB002F201800001918FFF400405002F13980000108BFFF400000001DD01800001B87FF54003E0A018F2D000000F8B1F940F7F1D04A03F000001601DF9607FFF902922E800000007801FF9FFFEFC47000000001BFE0BFF7FFFCFC67F800000000F9F000FFFF9017F200000001DB205FFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F9FC6FB80000000185FBFFFFFFFFD4180000000008C030003FFFF8010000000000820B4001FFFFB0100000000008BFDBFFDFFFFED1000000000085F3800DFFFFFB100000000008FFFBF8EFFFFFF100000000008FFF3F686FFFFF100000000008FFF9F225FFFFF100000000008FFF00823FFFFF100000000008FFF96BFB003FF100000000008FFFDDBF9007FF100000000008FFFB2101002FF100000000008FFFC2203FFBFF100000000008FFF7A20005F7F100000000008FFF425FFF807F100000000008FFF9080004EFF100000000008FFFBAE00005CF100000000008FFFA0DFFFE83F100000000008FFFA0DC02E83F100000000008FFFA0D804E83F1000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00008FFFA0DA00E83F100000000008800E0DE06E8771000000000085FF80DE06E85D100000000008800C0DE06E805100000000008FFFC0DE06E80F10000000000800040DA06E81010000000000800040DC04E81010000000000800040DE04E81010000000000800040D9F8E81010000000000800040DFFFE810100000000008600A0DFFF9807100000000008400401FFFA813100000000008E006040000851100000000008800601FFFF831100000000008FFF1CA000029F100000000008FFFB0400006DF100000000008FFFE03FFFFE4F100000000008FFFA61FFFFF3F100000000008FFFF7FFFFFCFF100000000008FFFF3FFFFF9FF100000000008FFFF9FF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFEFF100000000008FFFFFFFFFFFFF100000000005BBFFFFFFFFF8A90000000000459FFFFFFFFF8EF0000000000CADFFFFFFFFFD1300000000004D9FFFFFFFFFEC100000000000E3F3FFFFF9F8400000000000045F5FFFFFBFC3000000000000F5FFFFFFF8FDD0000000000001C09FFFFFA00D0000000000000DFE000006FA000000000000009FFFFFFFFF90000000000000000E00000701000000000000003F8000002FF000000000000000040000020000000000000000002000006000000000000000000FFFFFFA0000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \topR|mux_21|C[14]~15 (
// Equation(s):
// \topR|mux_21|C[14]~15_combout  = (\topR|cont|memAddress [14] & !\reset~input_o )

	.dataa(!\topR|cont|memAddress [14]),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[14]~15 .extended_lut = "off";
defparam \topR|mux_21|C[14]~15 .lut_mask = 64'h4444444444444444;
defparam \topR|mux_21|C[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N44
dffeas \topR|mem|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|mux_21|C[14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0303CFCF44774477;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N9
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3] = ( !\topR|cont|memAddress [14] & ( \topR|cont|memAddress [15] & ( (!\reset~input_o  & (\topR|escribir|enable~0_combout  & !\topR|cont|memAddress [13])) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|escribir|enable~0_combout ),
	.datad(!\topR|cont|memAddress [13]),
	.datae(!\topR|cont|memAddress [14]),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .lut_mask = 64'h000000000A000000;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3] = ( !\topR|cont|memAddress [14] & ( \topR|cont|memAddress [15] & ( (!\reset~input_o  & !\topR|cont|memAddress [13]) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|cont|memAddress [13]),
	.datad(gnd),
	.datae(!\topR|cont|memAddress [14]),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] .lut_mask = 64'h00000000A0A00000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3] = ( \topR|cont|memAddress [13] & ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (!\topR|cont|memAddress [14] & \topR|cont|memAddress [15])) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [14]),
	.datad(!\topR|cont|memAddress [15]),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .lut_mask = 64'h00000000000000C0;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout  = ( \topR|cont|memAddress [13] & ( \topR|cont|memAddress [15] & ( (!\reset~input_o  & !\topR|cont|memAddress [14]) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [14]),
	.datad(gnd),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 .lut_mask = 64'h000000000000C0C0;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3] = ( \topR|cont|memAddress [13] & ( \topR|cont|memAddress [15] & ( (!\reset~input_o  & (\topR|escribir|enable~0_combout  & \topR|cont|memAddress [14])) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|escribir|enable~0_combout ),
	.datad(!\topR|cont|memAddress [14]),
	.datae(!\topR|cont|memAddress [13]),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .lut_mask = 64'h000000000000000A;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout  = ( \topR|cont|memAddress [15] & ( (!\reset~input_o  & (\topR|cont|memAddress [13] & \topR|cont|memAddress [14])) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [13]),
	.datad(!\topR|cont|memAddress [14]),
	.datae(gnd),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 .lut_mask = 64'h00000000000C000C;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3] = ( \topR|escribir|enable~0_combout  & ( !\topR|cont|memAddress [13] & ( (\topR|cont|memAddress [15] & (\topR|cont|memAddress [14] & !\reset~input_o )) ) ) )

	.dataa(!\topR|cont|memAddress [15]),
	.datab(!\topR|cont|memAddress [14]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\topR|escribir|enable~0_combout ),
	.dataf(!\topR|cont|memAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .lut_mask = 64'h0000101000000000;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout  = ( \topR|cont|memAddress [14] & ( \topR|cont|memAddress [15] & ( (!\reset~input_o  & !\topR|cont|memAddress [13]) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|memAddress [13]),
	.datad(gnd),
	.datae(!\topR|cont|memAddress [14]),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 .lut_mask = 64'h000000000000C0C0;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h555500FF33330F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N52
dffeas \vgat|vgaCont|x[2]~DUPLICATE (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N36
cyclonev_lcell_comb \vgat|generar_g|rectImage|in_rectangle~1 (
// Equation(s):
// \vgat|generar_g|rectImage|in_rectangle~1_combout  = ( \vgat|vgaCont|x [3] & ( !\vgat|vgaCont|x [9] & ( (!\vgat|vgaCont|x [5]) # (!\vgat|vgaCont|x [6]) ) ) ) # ( !\vgat|vgaCont|x [3] & ( !\vgat|vgaCont|x [9] & ( (!\vgat|vgaCont|x [5]) # ((!\vgat|vgaCont|x 
// [6]) # ((!\vgat|vgaCont|x[4]~DUPLICATE_q  & !\vgat|vgaCont|x[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\vgat|vgaCont|x [5]),
	.datab(!\vgat|vgaCont|x[4]~DUPLICATE_q ),
	.datac(!\vgat|vgaCont|x [6]),
	.datad(!\vgat|vgaCont|x[2]~DUPLICATE_q ),
	.datae(!\vgat|vgaCont|x [3]),
	.dataf(!\vgat|vgaCont|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|rectImage|in_rectangle~1 .extended_lut = "off";
defparam \vgat|generar_g|rectImage|in_rectangle~1 .lut_mask = 64'hFEFAFAFA00000000;
defparam \vgat|generar_g|rectImage|in_rectangle~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \topR|mux_21|C[15]~0 (
// Equation(s):
// \topR|mux_21|C[15]~0_combout  = ( \topR|cont|memAddress [15] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|cont|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[15]~0 .extended_lut = "off";
defparam \topR|mux_21|C[15]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \topR|mux_21|C[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N50
dffeas \topR|mem|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\topR|hhclock|divider~q ),
	.d(\topR|mux_21|C[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N18
cyclonev_lcell_comb \vgat|generar_g|rectImage|in_rectangle~2 (
// Equation(s):
// \vgat|generar_g|rectImage|in_rectangle~2_combout  = ( \vgat|vgaCont|y [5] & ( \vgat|vgaCont|y [2] & ( (!\vgat|vgaCont|y [6] & !\vgat|vgaCont|y [9]) ) ) ) # ( !\vgat|vgaCont|y [5] & ( \vgat|vgaCont|y [2] & ( !\vgat|vgaCont|y [9] ) ) ) # ( \vgat|vgaCont|y 
// [5] & ( !\vgat|vgaCont|y [2] & ( (!\vgat|vgaCont|y [9] & ((!\vgat|vgaCont|y [6]) # ((!\vgat|vgaCont|y [3] & !\vgat|vgaCont|y [4])))) ) ) ) # ( !\vgat|vgaCont|y [5] & ( !\vgat|vgaCont|y [2] & ( !\vgat|vgaCont|y [9] ) ) )

	.dataa(!\vgat|vgaCont|y [6]),
	.datab(!\vgat|vgaCont|y [9]),
	.datac(!\vgat|vgaCont|y [3]),
	.datad(!\vgat|vgaCont|y [4]),
	.datae(!\vgat|vgaCont|y [5]),
	.dataf(!\vgat|vgaCont|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|rectImage|in_rectangle~2 .extended_lut = "off";
defparam \vgat|generar_g|rectImage|in_rectangle~2 .lut_mask = 64'hCCCCC888CCCC8888;
defparam \vgat|generar_g|rectImage|in_rectangle~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N46
dffeas \vgat|vgaCont|x[7] (
	.clk(\vgat|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\vgat|vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgat|vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgat|vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgat|vgaCont|x[7] .is_wysiwyg = "true";
defparam \vgat|vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N36
cyclonev_lcell_comb \vgat|generar_g|rectImage|in_rectangle~0 (
// Equation(s):
// \vgat|generar_g|rectImage|in_rectangle~0_combout  = ( !\vgat|vgaCont|y [7] & ( !\vgat|vgaCont|y [8] & ( (!\vgat|vgaCont|x [8] & !\vgat|vgaCont|x [7]) ) ) )

	.dataa(!\vgat|vgaCont|x [8]),
	.datab(gnd),
	.datac(!\vgat|vgaCont|x [7]),
	.datad(gnd),
	.datae(!\vgat|vgaCont|y [7]),
	.dataf(!\vgat|vgaCont|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|rectImage|in_rectangle~0 .extended_lut = "off";
defparam \vgat|generar_g|rectImage|in_rectangle~0 .lut_mask = 64'hA0A0000000000000;
defparam \vgat|generar_g|rectImage|in_rectangle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \vgat|generar_g|red[0]~0 (
// Equation(s):
// \vgat|generar_g|red[0]~0_combout  = ( \vgat|generar_g|rectImage|in_rectangle~2_combout  & ( \vgat|generar_g|rectImage|in_rectangle~0_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~1_combout ) # 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )))) ) ) ) # ( !\vgat|generar_g|rectImage|in_rectangle~2_combout  & ( \vgat|generar_g|rectImage|in_rectangle~0_combout  ) ) # ( 
// \vgat|generar_g|rectImage|in_rectangle~2_combout  & ( !\vgat|generar_g|rectImage|in_rectangle~0_combout  ) ) # ( !\vgat|generar_g|rectImage|in_rectangle~2_combout  & ( !\vgat|generar_g|rectImage|in_rectangle~0_combout  ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.dataf(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[0]~0 .extended_lut = "off";
defparam \vgat|generar_g|red[0]~0 .lut_mask = 64'hFFFFFFFFFFFFF5F3;
defparam \vgat|generar_g|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \topR|escribir|data[1] (
// Equation(s):
// \topR|escribir|data [1] = ( \btn[0]~input_o  & ( (\topR|escribir|enable~0_combout ) # (\topR|escribir|data [1]) ) ) # ( !\btn[0]~input_o  & ( (\topR|escribir|data [1] & !\topR|escribir|enable~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|escribir|data [1]),
	.datac(!\topR|escribir|enable~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|escribir|data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|escribir|data[1] .extended_lut = "off";
defparam \topR|escribir|data[1] .lut_mask = 64'h303030303F3F3F3F;
defparam \topR|escribir|data[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFF1FA5FFFD2FFAFFFFFFFFFF7FAC00000000014FFFFFFFFFFC0380000000007B03FFFFFFFEC0CC0000000007801FFFFFFFF40D20000000000E01FFFFFFE8408000003FC0001020FFFFFF24C8008001F8003320E7FFFFF144FFF600005003E318FFFFFFE8C3FFE007FC0068325FFFFFEDC07FFA007FB004E03B7FFFFEDB07FFA0010D004E2FB7FFFFECC87FFA00004004E2037FFFFEC907FFA005FF004E2237FFFFE23CFFFA00000005D3D57FFFFFA00FFFE04000007832FFFFFFFEFB5FD404000001E0FD7FFFFE97A7F04080003005CD97FFFFFF4780DFF5FFF8FC062FFFFFFFFC720FFF1FFF8FE341FFFFFFFE703F8001FFF90553E7FFFFFFE2BBFA005FF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FC070C57FFFFFFFECDF7FFFFFFFFB137FFFFFFFFFCC07FFF9FFFF933FFFFFFFFFFC80DDFF9FFFFE23FFFFFFFFFFC7FF4001FFFFCD3FFFFFFFFFFCFFFDFF3FFFFFE3FFFFFFFFFFC7FFC00B9FFFFE3FFFFFFFFFFC7FF600B9FFFFE3FFFFFFFFFFC7FF5FA5AFFFFE3FFFFFFFFFFC7FF80821FFFFE3FFFFFFFFFFC7FF15602001FE3FFFFFFFFFFC7FF283F8000FE3FFFFFFFFFFC7FF919FF006FE3FFFFFFFFFFC7FF863FA003FE3FFFFFFFFFFC7FF685FFF9A1E3FFFFFFFFFFC7FFF8FFFFF20E3FFFFFFFFFFC7FF669FFFBE5E3FFFFFFFFFFC7FFFAE000275E3FFFFFFFFFFC7FFA0C6066D6E3FFFFFFFFFFC7FFA0C7F96D6E3FFFFFFFFFFC7FFA0C4036D6E3FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFC7FFA0C3FD6D6E3FFFFFFFFFFC00060C2066D103FFFFFFFFFFCDFF40C2066D5A3FFFFFFFFFFC60060C2066D663FFFFFFFFFFC00060C2066D233FFFFFFFFFFC00040C6066D203FFFFFFFFFFC00040C1FD6D203FFFFFFFFFFC00040C3FA6D203FFFFFFFFFFC00040C5FE6D203FFFFFFFFFFC00040C0006D203FFFFFFFFFFC60060BFFF9D553FFFFFFFFFFCDFFC0E0007D683FFFFFFFFFFCC008080002D303FFFFFFFFFFC7FFE09FFFFD6E3FFFFFFFFFFC7FF787FFFFE8E3FFFFFFFFFFC7FF1A5FFFF8CE3FFFFFFFFFFC7FFB05FFFF8DE3FFFFFFFFFFC7FFF0000007FE3FFFFFFFFFFC7FFF7FFFFF8FE3FFFFFFFFFFC7FFFFFFFFFAFE3FFFFFFFFFFC7FFFDFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFDFE3FFFFFFFFFFC7FFFFFFFFFFFE3FFFFFFFFFFE07FFFFFFFFFF44FFFFFFFFFFBBFFFFFFFFFFECDFFFFFFFFFF82DFFFFFFFFFD01FFFFFFFFFFF13FFFFFFFFFABEFFFFFFFFFFFF5F7FFFFFDFFDFFFFFFFFFFFF13FDFFFFFCF8EFFFFFFFFFFFF9409FFFFFC04FFFFFFFFFFFFF9FF1FFFFFAFCCFFFFFFFFFFFFFDF0000005F9FFFFFFFFFFFFFF9F7FFFFFCFAFFFFFFFFFFFFFF1F3FFFFFAFFFFFFFFFFFFFFFFC0C00000200FFFFFFFFFFFFFFFF4000002FFFFFFFFFFFFFFFFFF9FFFFF8FFFFFFFFFFFFFFFFFF4000006FFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFBFFDFFFFFFFFFFFFFFFFE003FC004FFFFFFFFFFFFFFFF2009FB007FFFFFFFFFFFFFFFF2001F8004FFFFFFFFFFFFFFFF2001F8004FFFFFFFFFFFFFFFF24C1F8624FFFFFFFFFFFFFFFF2F61F8094FFFFFFFFFFFFFFFF2841F8214FFFFFFFFFFFFFFF3AA47FC014DFFFFFFFFFFFFFF246AE017165FFFFFFFFFFFFFF78505F92D6BFFFFFFFFFFFFFFC4DA2065B12FFFFFFFFFFFFF43FA5FFF86FE3FFFFFFFFFFFFC7F47FFFC2FA7FFFFFFFFFFFF01F0FFFFF2FB7FFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h447744770303CFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \vgat|generar_g|red[1]~1 (
// Equation(s):
// \vgat|generar_g|red[1]~1_combout  = ( \vgat|generar_g|rectImage|in_rectangle~2_combout  & ( \vgat|generar_g|rectImage|in_rectangle~0_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~1_combout  & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.dataf(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[1]~1 .extended_lut = "off";
defparam \vgat|generar_g|red[1]~1 .lut_mask = 64'h0000000000000305;
defparam \vgat|generar_g|red[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFEA06600033000FFFFFFFFFF802C0000000001401FFFFFFFEFF1C0000000000BFDFFFFFFFEC0B200000000051027FFFFFFF80360000000002A03FFFFFFF0C0E000003FC0007031FFFFFE5F0A00C005FA00151E2FFFFFF97C60040000700163EA7FFFFF148E00E001FF003310BFFFFFF8CCDFF200204000B331FFFFFF874DFF200602000B2C1FFFFFF9F8DFF2003FB000B0F9FFFFFF920DFF200603000B0E9FFFFFF4B4DFF20000000192D3FFFFFF5B79F8E03FFFC022DD9FFFFFE378BF2605FFF8011DFE7FFFFFCFCFF1804000401F3E0FFFFFFF4B807FF7FFFBFC252FFFFFFFFBF1FE00BFFF80025DFFFFFFFE40403FFDFFFDFA6017FFFFFFF809F2003FF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FE05512FFFFFFFFFCBF9FFFFFFFFF73FFFFFFFFFFCDF1BFFBFFFFCB3FFFFFFFFFFC5FB7FFFFFFFE83FFFFFFFFFFC9FBA001FFFFE83FFFFFFFFFFCDFF3FF9FFFFFB3FFFFFFFFFFCDFF3FF5BFFFFB3FFFFFFFFFFCDFFDFB5BFFFFB3FFFFFFFFFFCDFFBFB87FFFFB3FFFFFFFFFFCDFFDF5E2FFFFB3FFFFFFFFFFCDFFCC200FFFFB3FFFFFFFFFFCDFF9A5FAFFDFB3FFFFFFFFFFCDFF47DFF001FB3FFFFFFFFFFCDFF3FC06006FB3FFFFFFFFFFCDFFA83FFFE6FB3FFFFFFFFFFCDFFD61FFFE1DB3FFFFFFFFFFCDFF741FFF970B3FFFFFFFFFFCDFF664000312B3FFFFFFFFFFCDFF005BFDC70B3FFFFFFFFFFCDFF005A04C70B3FFFFFFFFFFCDFF005A04C70B3FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFCDFF005800C70B3FFFFFFFFFFCDFF405E02C71B3FFFFFFFFFFC800C05E02C7623FFFFFFFFFFC200605E02C7173FFFFFFFFFFC3FFE05E02C73C3FFFFFFFFFFC000605E02C7003FFFFFFFFFFC000605C06C7003FFFFFFFFFFC000605C01C7003FFFFFFFFFFC000605807C7003FFFFFFFFFFC000605FFFC7003FFFFFFFFFFCA00A05FFF97343FFFFFFFFFFC7FF004000774D3FFFFFFFFFFC1FF40200037283FFFFFFFFFFCDFF400000070B3FFFFFFFFFFCDFFA05FFFF86B3FFFFFFFFFFCDFF98600002FB3FFFFFFFFFFCDFFC23FFFF83B3FFFFFFFFFFCDFFFA000002FB3FFFFFFFFFFCDFFFA000005FB3FFFFFFFFFFCDFFF9FFFFFBFB3FFFFFFFFFFCDFFFE00";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0003FB3FFFFFFFFFFCDFFFFFFFFFFFB3FFFFFFFFFF397FFFFFFFFFDACFFFFFFFFFF347FFFFFFFFF91CFFFFFFFFFF705FFFFFFFFFD4CFFFFFFFFFF803FFFFFFFFFE01FFFFFFFFFFFD00FFFFFFE02BFFFFFFFFFFFF8FFBFFFFFCFE5FFFFFFFFFFFF5BFBFFFFFBFDEFFFFFFFFFFFFE609FFFFFB053FFFFFFFFFFFFF80FFFFFFD01FFFFFFFFFFFFFFC0DFFFFFF06FFFFFFFFFFFFFF9F8000003FCFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFA000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FC003FFFFFFFFFFFFFFFF400BFE006FFFFFFFFFFFFFFFF7FF1F8FF8FFFFFFFFFFFFFFFF2005FA004FFFFFFFFFFFFFFFF2005FA004FFFFFFFFFFFFFFFF2485FA204FFFFFFFFFFFFFFFF2885FA714FFFFFFFFFFFFFFFF2E65FA674FFFFFFFFFFFFFFFCAE62064753FFFFFFFFFFFFFFBA26FFF650CFFFFFFFFFFFFFFF0A25FE401CFFFFFFFFFFFFFF98F21F84F08FFFFFFFFFFFFF8A0A800014061FFFFFFFFFFFF760860001402EFFFFFFFFFFFF59F4BFFF87F99FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N9
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h447744770C0C3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h335533550F000FFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \vgat|generar_g|red[2]~2 (
// Equation(s):
// \vgat|generar_g|red[2]~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \vgat|generar_g|rectImage|in_rectangle~0_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~2_combout ) # 
// ((!\vgat|generar_g|rectImage|in_rectangle~1_combout ) # ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \vgat|generar_g|rectImage|in_rectangle~0_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~2_combout ) # ((!\vgat|generar_g|rectImage|in_rectangle~1_combout ) # 
// ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// !\vgat|generar_g|rectImage|in_rectangle~0_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\vgat|generar_g|rectImage|in_rectangle~0_combout  ) )

	.dataa(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.datab(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[2]~2 .extended_lut = "off";
defparam \vgat|generar_g|red[2]~2 .lut_mask = 64'hFFFFFFFFEFEEEFFF;
defparam \vgat|generar_g|red[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C006020020000000000000000BFF600FFB0000000000000000800C030010000000000000000800C030010000000000000000830C031C10000000000000000816C03681000000000000000080EC03701000000000000000000EE07500000000000000000F0F27F84E2C0000000000000022F46042F1100000000000000C0C8000130200000000000000E09A00058050000000000000C5F77FFFFDFA000000000000091F55FFF88FE900000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000BE0180000C05A00000000000081FFFFFFFFFA100000000007F65FFFFFFFFF96FD0000000040C9FFFFFFFFFB200000000014031FFFFFFFFFCE0280000001C01FFFFFC03FFF8038000000638600FFF9F9FFF61C7000001AB0A003FF9FEFFD50C500000103CA00FFFC04FFD13C08000018048003FFE04FFE12018000018B48003FFDF8FFE12D18000018088003FF9FAFFE10018000018748003FF800FFE12C180000110C8003FFFFFFFF3309800001F84C00FFFFFFFFD230E800000F404043FFFFFDFD021C000000E88401FFA0007FFD32700000014C7F600A000303CB2800000010C80FFFE0000FFE90800000007B003FF80003FDBFF00000000C3BF200000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "0005BE1000000000800800000000181000000000083F03FF800002C100000000008BFC600200002D100000000008BF8DFF800000D10000000000880080020000011000000000088008005800001100000000008800BFC3E00001100000000008800C006200001100000000008800FFA1800001100000000008800FC7F800001100000000008800C25F9FFC01100000000008800B21F90020110000000000880088001FFC011000000000088009FFFFFFC01100000000008800F380003FC1100000000008800519FFFFA21100000000008800019FFFB9C11000000000088007FBC0389C11000000000088007FBE0789C11000000000088007FB80489C11000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "000088007FBA0589C11000000000088003FBE0589D11000000000084003FBE0589831000000000089FF7FBE0589A91000000000087FFDFBE05898E1000000000080001FBE0589901000000000080001FBA0189901000000000080001FB9FC89901000000000080001FBDFD89901000000000080001FBFFF89901000000000081FF1F800019B8100000000008400DFC00059A3100000000008C007FC00039E31000000000088003FDFFFF9C11000000000088007FA00000C110000000000880023E000032110000000000880007FFFFFA0110000000000880007FFFFFC0110000000000880007FFFFFE0110000000000880002000006011000000000088000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000011000000000088000000000001100000000003300000000001DC000000000078000000000030D00000000003C800000000040D00000000000A600000000045000000000000A200000000045000000000000E60800000700200000000000059FC000001F8D0000000000000A040000000700000000000000C02000006030000000000000000BFFFFFA04000000000000005F6000001FD000000000000000080000010000000000000000008000001000000000000000000FFFFFFD0000000000000000007FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N42
cyclonev_lcell_comb \vgat|generar_g|red[3]~3 (
// Equation(s):
// \vgat|generar_g|red[3]~3_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~2_combout  & 
// (\vgat|generar_g|rectImage|in_rectangle~1_combout  & \vgat|generar_g|rectImage|in_rectangle~0_combout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~2_combout  & (\vgat|generar_g|rectImage|in_rectangle~1_combout  & (\vgat|generar_g|rectImage|in_rectangle~0_combout  & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( 
// (\vgat|generar_g|rectImage|in_rectangle~2_combout  & (\vgat|generar_g|rectImage|in_rectangle~1_combout  & (\vgat|generar_g|rectImage|in_rectangle~0_combout  & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.datab(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[3]~3 .extended_lut = "off";
defparam \vgat|generar_g|red[3]~3 .lut_mask = 64'h0001000000010101;
defparam \vgat|generar_g|red[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFF0E00000000075FFFFFFFFFFFF0C00000000030FFFFFFFFFF00B40000000000E02FFFFFFFF00FC0000000003D03FFFFFFFEBF300000000000EFD7FFFFFFE408000000000001027FFFFFF0809FF0001F80009010FFFFFECC0E004002020037032FFFFFE3089FF4005FE002D10C7FFFFECB0BFF8007FE003D0D37FFFFECF8BFF8005FA003D1F37FFFFEC44BFF800206003D3237FFFFECCCBFF800000003D3337FFFFE4BCBFF800000002D3D37FFFFE3CB3FF400000002DC2C7FFFFF4437F8403FFFE032E02FFFFFF7B43FA005FFFA0030CEFFFFFFECFFFC005FFFE003F37FFFFFFEF07F4005FFFD0002F7FFFFFFFC0C03FFBFFFDFE202FFFFFFFF7F409FFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFF80FEFFFFFFFFF0803FFFFFFFFC10FFFFFFFFFF080BC007FFFFD10FFFFFFFFFF0FFBC005FFFFCF0FFFFFFFFFF08071FFDFFFFF10FFFFFFFFFF0BFF2003FFFFFD0FFFFFFFFFF0BFF20067FFFFD0FFFFFFFFFF0BFF20065FFFFD0FFFFFFFFFF0BFF1FC27FFFFD0FFFFFFFFFF0BFF1FC03FFFFD0FFFFFFFFFF0BFF1C403FFFFD0FFFFFFFFFF0BFF199FE003FD0FFFFFFFFFF0BFF2A1FB001FD0FFFFFFFFFF0BFF21FFFFFDFD0FFFFFFFFFF0BFF21FFFFFDFD0FFFFFFFFFF0BFF15BFFFC03D0FFFFFFFFFF0BFFD3FFFFDC1D0FFFFFFFFFF0BFFBFDFFFE3DD0FFFFFFFFFF0BFFBFDFFFD3DD0FFFFFFFFFF0BFFBFD801D3DD0FFFFFFFFFF0BFFBFDC05D3DD0FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFF0BFFBFD9FCD3DD0FFFFFFFFFF0BFFBFDE02D3CD0FFFFFFFFFF0BFFFFDE02D3FD0FFFFFFFFFF04009FDE02D3F20FFFFFFFFFF00009FDE02D3C00FFFFFFFFFF00009FDE02D3D00FFFFFFFFFF00009FDA00D3D00FFFFFFFFFF00009FDBFBD3D00FFFFFFFFFF00009FDE03D3D00FFFFFFFFFF00009FDFFFD3D00FFFFFFFFFF07FF5FDFFFC3CE0FFFFFFFFFF08007FA00063D00FFFFFFFFFF0C007F9FFFC3E30FFFFFFFFFF0BFFBF800003DD0FFFFFFFFFF0BFFBFA00002DD0FFFFFFFFFF0BFFC3DFFFFC1D0FFFFFFFFFF0BFFFBFFFFF9FD0FFFFFFFFFF0BFFFBFFFFFDFD0FFFFFFFFFF0BFFFBFFFFFDFD0FFFFFFFFFF0BFFFC000001FD0FFFFFFFFFF0BFFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFD0FFFFFFFFFF0BFFFFFFFFFFFD0FFFFFFFFFFC0FFFFFFFFFFE03FFFFFFFFFF7B3FFFFFFFFFFEFFFFFFFFFFFC0BFFFFFFFFF932FFFFFFFFFFF05FFFFFFFFFA0FFFFFFFFFFFF05FFFFFFFFFA0FFFFFFFFFFFFC603FFFFFA031FFFFFFFFFFFFE5F1FFFFF8F92FFFFFFFFFFFFF40DFFFFFB02FFFFFFFFFFFFFF60FFFFFFF06FFFFFFFFFFFFFFE05FFFFFD01FFFFFFFFFFFFFF9F5FFFFFCFCFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0005F8003FFFFFFFFFFFFFFFFE00DFB003FFFFFFFFFFFFFFFFE001F8007FFFFFFFFFFFFFFFFE001F8007FFFFFFFFFFFFFFFFE001F8007FFFFFFFFFFFFFFFFE001F8007FFFFFFFFFFFFFFFFE101F8087FFFFFFFFFFFFFFFFE103FC287FFFFFFFFFFFFFFF4A1C6003871FFFFFFFFFFFFFFF85A1FA5A29FFFFFFFFFFFFFF606E0007607FFFFFFFFFFFFFF402E0007502FFFFFFFFFFFFF0DF25FFFB6F83FFFFFFFFFFFFE9F05FFFA2FC5FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h444403CF777703CF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N30
cyclonev_lcell_comb \vgat|generar_g|red[4]~4 (
// Equation(s):
// \vgat|generar_g|red[4]~4_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( \vgat|generar_g|rectImage|in_rectangle~1_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~2_combout ) # 
// (((!\vgat|generar_g|rectImage|in_rectangle~0_combout ) # (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2])) # (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( \vgat|generar_g|rectImage|in_rectangle~1_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~2_combout ) # ((!\vgat|generar_g|rectImage|in_rectangle~0_combout ) # 
// ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( 
// !\vgat|generar_g|rectImage|in_rectangle~1_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( !\vgat|generar_g|rectImage|in_rectangle~1_combout  ) )

	.dataa(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[4]~4 .extended_lut = "off";
defparam \vgat|generar_g|red[4]~4 .lut_mask = 64'hFFFFFFFFFAFBFFFB;
defparam \vgat|generar_g|red[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFF0200000000040FFFFFFFFFFFF0000000000000FFFFFFFFFF80880000000003301FFFFFFFF7F0400000000020FEFFFFFFFFC0F00000000000D03FFFFFFFF80400000000000201FFFFFFF8404000001F80002021FFFFFFF785FF8003FE000A1EEFFFFFFC883FF800602001C113FFFFFF0003FFC00402001C000FFFFFF0003FFC00606001C000FFFFFF0C83FFC003FE001C130FFFFFF0B03FFC00000001C0D0FFFFFF8F03FFC00000001C0F0FFFFFFCB4BFF800000001D2C3FFFFFF7BCBFF800000000D1FEFFFFFF84BFFC003FFFC000D31FFFFFFF83FF8003FFFC001C1FFFFFFFFCBFF8003FFFE001D3FFFFFFFF7FBFC007FFFE003FEFFFFFFFF8CC07FFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFE331FFFFFFFFF4407FFFFFFFFE22FFFFFFFFFF4407FFFFFFFFE22FFFFFFFFFF44078003FFFFF22FFFFFFFFFF43FFA007FFFFFC2FFFFFFFFFF43FF8005FFFFFC2FFFFFFFFFF43FF8001FFFFFC2FFFFFFFFFF43FF80023FFFFC2FFFFFFFFFF43FFA001DFFFFC2FFFFFFFFFF43FFA0005FFFFC2FFFFFFFFFF43FFA3805FFFFC2FFFFFFFFFF43FFA7E05FFFFC2FFFFFFFFFF43FF861F8FFFFC2FFFFFFFFFF43FF84000003FC2FFFFFFFFFF43FF84000003FC2FFFFFFFFFF43FFAC7FFFFFFC2FFFFFFFFFF43FF9040001FFC2FFFFFFFFFF43FFC07FFFC23C2FFFFFFFFFF43FFC07FFFE23C2FFFFFFFFFF43FFC07C03E23C2FFFFFFFFFF43FFC079FDE23C2FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFF43FFC07807E23C2FFFFFFFFFF43FFC07E05E23C2FFFFFFFFFF4400007E05E2022FFFFFFFFFF4400407E05E2222FFFFFFFFFF4000007E05E2302FFFFFFFFFF4000007E05E2202FFFFFFFFFF40000079FBE2202FFFFFFFFFF4000007E05E2202FFFFFFFFFF4000007FFFE2202FFFFFFFFFF4000007FFFE2202FFFFFFFFFF4000807FFFE2302FFFFFFFFFF43FFC05FFF821C2FFFFFFFFFF47FF804000021E2FFFFFFFFFF43FFC04000023C2FFFFFFFFFF43FFC06000033C2FFFFFFFFFF43FFFC3FFFFFFC2FFFFFFFFFF43FFFC000007FC2FFFFFFFFFF43FFFC000003FC2FFFFFFFFFF43FFFC000003FC2FFFFFFFFFF43FFFFFFFFFFFC2FFFFFFFFFF43FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFC2FFFFFFFFFF43FFFFFFFFFFFC2FFFFFFFFFF4BFFFFFFFFFFFD2FFFFFFFFFFC77FFFFFFFFFDF2FFFFFFFFFF8BBFFFFFFFFFDD1FFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF4207FFFFFC022FFFFFFFFFFFF8A0FFFFFFF071FFFFFFFFFFFFF003FFFFFC00FFFFFFFFFFFFFF001FFFFF800FFFFFFFFFFFFFF7F8000003FEFFFFFFFFFFFFFFE0600000403FFFFFFFFFFFFFFFF2000004FFFFFFFFFFFFFFFFFF2000004FFFFFFFFFFFFFFFFFF2000004FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF4001F8006FFFFFFFFFFFFFFFF4001F8002FFFFFFFFFFFFFFFF4001F8002FFFFFFFFFFFFFFFF4001F8002FFFFFFFFFFFFFFFF4441F8222FFFFFFFFFFFFFFFF4441F8222FFFFFFFFFFFFFFFF4443FC222FFFFFFFFFFFFFFF8C444042213FFFFFFFFFFFFFF7C783FC1E18FFFFFFFFFFFFFF00680001600FFFFFFFFFFFFFF00280001400FFFFFFFFFFFFF8A0A200055051FFFFFFFFFFFF460C600063000FFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N3
cyclonev_lcell_comb \vgat|generar_g|red[5]~5 (
// Equation(s):
// \vgat|generar_g|red[5]~5_combout  = ( \vgat|generar_g|rectImage|in_rectangle~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~2_combout  & 
// (\vgat|generar_g|rectImage|in_rectangle~1_combout  & ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \vgat|generar_g|rectImage|in_rectangle~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~2_combout  & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & (\vgat|generar_g|rectImage|in_rectangle~1_combout  & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datae(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[5]~5 .extended_lut = "off";
defparam \vgat|generar_g|red[5]~5 .lut_mask = 64'h0000000400000105;
defparam \vgat|generar_g|red[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h00FF333355550F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FE003FFFFFFFFFFFFFFFFC007FE003FFFFFFFFFFFFFFFFC007FE003FFFFFFFFFFFFFFFFC007FE003FFFFFFFFFFFFFFFFC387FE1C3FFFFFFFFFFFFFFFFC387FE1C3FFFFFFFFFFFFFFFFC385FA1C3FFFFFFFFFFFFFFFF4381FA1C2FFFFFFFFFFFFFFFC03C0003C05FFFFFFFFFFFFFFC02C0003403FFFFFFFFFFFFFFC06C0003603FFFFFFFFFFFFFF40640003602FFFFFFFFFFFFFFFFC7FFFE3FFDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFC600000000063FFFFFFFFFFFFC400000000023FFFFFFFFFFFF4400000000020FFFFFFFFFFFFFC0000000003FFFFFFFFFFF00700000000000E00FFFFFFFF00400000000000200FFFFFFFF004000001F8000200FFFFFFF7804000003FE000201FFFFFFF0700000007FE00000E0FFFFFF0780000007FE00001E0FFFFFF0780000007FE00001E0FFFFFF0480000003FE0000120FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF0000000000000000010FFFFFFFFF8000000000001FFFFFFFFFF00000000000000000FFFFFFFF00000000000000000FFFFFFFF00000000000000000FFFFFFFFFF8000000000003FFFFFFFFFFF040000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "000020FFFFFFFFFF840000000000021FFFFFFFFFF840000000000021FFFFFFFFFF840000000000021FFFFFFFFFF80003FFC0000001FFFFFFFFFF80003FFC0000001FFFFFFFFFF80003FFC0000001FFFFFFFFFF80003FFE0000001FFFFFFFFFF80003FFFC000001FFFFFFFFFF80003FFFC000001FFFFFFFFFF80003FFFC000001FFFFFFFFFF80003FFFC000001FFFFFFFFFF80003E1F8000001FFFFFFFFFF80003C000000001FFFFFFFFFF80003C000000001FFFFFFFFFF80003C000000001FFFFFFFFFF8000103FFFE0001FFFFFFFFFF8000003FFFFC001FFFFFFFFFF8000003FFFFC001FFFFFFFFFF8000003FFFFC001FFFFFFFFFF8000003DFFFC001FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFF8000003E01FC001FFFFFFFFFF8000003801FC001FFFFFFFFFF8400003801FC021FFFFFFFFFF83FFC03801FC3C1FFFFFFFFFF8000403801FC201FFFFFFFFFF8000403801FC201FFFFFFFFFF8000403E05FC201FFFFFFFFFF8000403C03FC201FFFFFFFFFF8000403FFFFC201FFFFFFFFFF8000403FFFFC201FFFFFFFFFF8000403FFFFC201FFFFFFFFFF87FFC03FFFFC1E1FFFFFFFFFF8400003FFFFC021FFFFFFFFFF8000003FFFFC001FFFFFFFFFF8000001FFFFC001FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFF80000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000001FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFFFF00000000001FFFFFFFFFFFFF4000000000002FFFFFFFFFFFFC400000000023FFFFFFFFFFFFC400000000023FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFF40400000202FFFFFFFFFFFFFFC0400000203FFFFFFFFFFFFFFC0400000203FFFFFFFFFFFFFFC0400000203FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \vgat|generar_g|red[6]~6 (
// Equation(s):
// \vgat|generar_g|red[6]~6_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( \vgat|generar_g|rectImage|in_rectangle~1_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~2_combout ) # 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\vgat|generar_g|rectImage|in_rectangle~0_combout ) # (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( \vgat|generar_g|rectImage|in_rectangle~1_combout  & ( (!\vgat|generar_g|rectImage|in_rectangle~2_combout ) # ((!\vgat|generar_g|rectImage|in_rectangle~0_combout ) # 
// ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( 
// !\vgat|generar_g|rectImage|in_rectangle~1_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( !\vgat|generar_g|rectImage|in_rectangle~1_combout  ) )

	.dataa(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.dataf(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[6]~6 .extended_lut = "off";
defparam \vgat|generar_g|red[6]~6 .lut_mask = 64'hFFFFFFFFFAFBFEFF;
defparam \vgat|generar_g|red[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFFF8003FC001FFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF80100000801FFFFFFFFFFFFFF80100000801FFFFFFFFFFFFFF80180000801FFFFFFFFFFFFF800380001C003FFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFF81FFFFFFFFF81FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFF8003FFFFFFFFFC001FFFFFFFF800FFFFFFFFFFF001FFFFFFFF803FFFFFFFFFFFC01FFFFFFFF803FFFFFE07FFFC01FFFFFFF8003FFFFFC01FFFC001FFFFFF8007FFFFF801FFFE001FFFFFF8007FFFFF801FFFE001FFFFFF8007FFFFF801FFFE001FFFFFF8307FFFFFC01FFFE0C1FFFFFF8787FFFFFFFFFFFE1E1FFFFFF8787FFFFFFFFFFFE1E1FFFFFF8787FFFFFFFFFFFE1E1FFFFFF8007FFFFFFFFFFFE001FFFFFFF87FFFFFFFFFFFFFE1FFFFFFFF87FFFFFFFFFFFFFE1FFFFFFFF87FFFFFFFFFFFFFE1FFFFFFFF807FFFFFFFFFFFC01FFFFFFFFF83FFFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFC1FFFFFFFFFF83FFFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFC1FFFFFFFFFF87FFC003FFFFFE1FFFFFFFFFF87FFC003FFFFFE1FFFFFFFFFF87FFC003FFFFFE1FFFFFFFFFF87FFC001FFFFFE1FFFFFFFFFF87FFC0003FFFFE1FFFFFFFFFF87FFC0003FFFFE1FFFFFFFFFF87FFC0003FFFFE1FFFFFFFFFF87FFC0003FFFFE1FFFFFFFFFF87FFC1E07FFFFE1FFFFFFFFFF87FFC3FFFFFFFE1FFFFFFFFFF87FFC3FFFFFFFE1FFFFFFFFFF87FFC3FFFFFFFE1FFFFFFFFFF87FFEFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFE03FFFE1FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFF87FFFFFC03FFFE1FFFFFFFFFF87FFFFFC03FFFE1FFFFFFFFFF83FFFFFC03FFFC1FFFFFFFFFF80003FFC03FFC01FFFFFFFFFF80003FFC03FFC01FFFFFFFFFF80003FFC03FFC01FFFFFFFFFF80003FFC03FFC01FFFFFFFFFF80003FFFFFFFC01FFFFFFFFFF80003FFFFFFFC01FFFFFFFFFF80003FFFFFFFC01FFFFFFFFFF80003FFFFFFFC01FFFFFFFFFF80003FFFFFFFE01FFFFFFFFFF83FFFFFFFFFFFC1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF80FFFFFFFFFFE01FFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFFFF81FFFFFFFFFC1FFFFFFFFFFFFF803FFFFFC01FFFFFFFFFFFFFF803FFFFFC01FFFFFFFFFFFFFF803FFFFFC01FFFFFFFFFFFFFF803FFFFFC01FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y29_N3
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h00FF555533330F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N36
cyclonev_lcell_comb \vgat|generar_g|red[7]~7 (
// Equation(s):
// \vgat|generar_g|red[7]~7_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~0_combout  & 
// (\vgat|generar_g|rectImage|in_rectangle~1_combout  & (\vgat|generar_g|rectImage|in_rectangle~2_combout  & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~0_combout  & 
// (\vgat|generar_g|rectImage|in_rectangle~1_combout  & \vgat|generar_g|rectImage|in_rectangle~2_combout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (\vgat|generar_g|rectImage|in_rectangle~0_combout  & (\vgat|generar_g|rectImage|in_rectangle~1_combout  & (\vgat|generar_g|rectImage|in_rectangle~2_combout  & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\vgat|generar_g|rectImage|in_rectangle~0_combout ),
	.datab(!\vgat|generar_g|rectImage|in_rectangle~1_combout ),
	.datac(!\vgat|generar_g|rectImage|in_rectangle~2_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|generar_g|red[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|generar_g|red[7]~7 .extended_lut = "off";
defparam \vgat|generar_g|red[7]~7 .lut_mask = 64'h0000000101010001;
defparam \vgat|generar_g|red[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \vgat|vgaCont|sync_b (
// Equation(s):
// \vgat|vgaCont|sync_b~combout  = ( \vgat|vgaCont|y [2] & ( \vgat|vgaCont|y [1] & ( !\vgat|vgaCont|hsync~0_combout  ) ) ) # ( !\vgat|vgaCont|y [2] & ( \vgat|vgaCont|y [1] & ( (!\vgat|vgaCont|hsync~0_combout ) # ((\vgat|vgaCont|vsync~0_combout  & 
// (\vgat|vgaCont|y [0] & \vgat|vgaCont|vsync~1_combout ))) ) ) ) # ( \vgat|vgaCont|y [2] & ( !\vgat|vgaCont|y [1] & ( (!\vgat|vgaCont|hsync~0_combout ) # ((\vgat|vgaCont|vsync~0_combout  & (!\vgat|vgaCont|y [0] & \vgat|vgaCont|vsync~1_combout ))) ) ) ) # ( 
// !\vgat|vgaCont|y [2] & ( !\vgat|vgaCont|y [1] & ( !\vgat|vgaCont|hsync~0_combout  ) ) )

	.dataa(!\vgat|vgaCont|vsync~0_combout ),
	.datab(!\vgat|vgaCont|y [0]),
	.datac(!\vgat|vgaCont|hsync~0_combout ),
	.datad(!\vgat|vgaCont|vsync~1_combout ),
	.datae(!\vgat|vgaCont|y [2]),
	.dataf(!\vgat|vgaCont|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|sync_b .extended_lut = "off";
defparam \vgat|vgaCont|sync_b .lut_mask = 64'hF0F0F0F4F0F1F0F0;
defparam \vgat|vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N12
cyclonev_lcell_comb \vgat|vgaCont|blank_b~0 (
// Equation(s):
// \vgat|vgaCont|blank_b~0_combout  = ( !\vgat|vgaCont|vsync~0_combout  & ( (!\vgat|vgaCont|y [9] & ((!\vgat|vgaCont|x [9]) # ((!\vgat|vgaCont|x [8] & !\vgat|vgaCont|x [7])))) ) )

	.dataa(!\vgat|vgaCont|x [8]),
	.datab(!\vgat|vgaCont|y [9]),
	.datac(!\vgat|vgaCont|x [7]),
	.datad(!\vgat|vgaCont|x [9]),
	.datae(gnd),
	.dataf(!\vgat|vgaCont|vsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgat|vgaCont|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgat|vgaCont|blank_b~0 .extended_lut = "off";
defparam \vgat|vgaCont|blank_b~0 .lut_mask = 64'hCC80CC8000000000;
defparam \vgat|vgaCont|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h3333333355555555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF55555555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h555555550000FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout 
//  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # 
// ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h00330033FF33FF33;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h00003333FFFF3333;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0055AAFF27272727;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0303CFCF44774477;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF33333333;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h272727270055AAFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0530053FF530F53F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N3
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h474747470033CCFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h555555550000FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h0C440C773F443F77;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h33330F0F555500FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h35353535000FF0FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h3300330033FF33FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N3
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h555500005555FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h474700334747CCFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N15
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h0F000FFF33553355;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N9
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h05F505F530303F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h404C707C434F737F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF55555555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h447703034477CFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ))))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ))))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .lut_mask = 64'h333300003333FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .lut_mask = 64'h55550F0F55550F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h444403CF777703CF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h030311DDCFCF11DD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h03F3050503F3F5F5;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h03F303F350505F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\topR|hhclock|divider~q ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  & 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

endmodule
