Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Tue Sep  1 18:32:26 2020
| Host         : th-wvd-8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5top_control_sets_placed.rpt
| Design       : lab5top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            3 |
|      6 |            1 |
|      8 |            1 |
|      9 |            2 |
|     10 |            2 |
|     11 |            2 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           18 |
| Yes          | No                    | No                     |              52 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+--------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG |                                  |                                      |                1 |              2 |
| ~clk10         |                                  |                                      |                1 |              3 |
|  clk10         | Receiver/shift                   |                                      |                1 |              4 |
|  clk10         | Receiver/E[0]                    |                                      |                1 |              4 |
|  clk10         | Datapath1/control/divcount_0     |                                      |                2 |              4 |
|  clk10         | Datapath1/control/E[0]           | Datapath1/control/divcount_reg[0][0] |                3 |              6 |
|  clk10         | Receiver/load                    |                                      |                3 |              8 |
|  clk10         |                                  | Datapath1/control/SR[0]              |                3 |              9 |
|  clk10         | Receiver/shift                   | Receiver/clear                       |                3 |              9 |
|  clk10         | Datapath1/control/E[0]           |                                      |                8 |             10 |
| ~clk10         | bin2bcd/shift_counter[3]_i_2_n_0 |                                      |                3 |             10 |
|  clk10         |                                  | display/cdcount[10]_i_1_n_0          |                3 |             11 |
|  clk10         |                                  | Receiver/b_count[10]_i_1_n_0         |                4 |             11 |
| ~clk10         | bin2bcd/bcds_out_reg_next        |                                      |                4 |             12 |
|  clk10         | Receiver/rx_done_tick            | Receiver/SR[0]                       |                5 |             16 |
| ~clk10         | bin2bcd/shift_counter[3]_i_2_n_0 | bin2bcd/shift_counter[3]_i_1_n_0     |                3 |             16 |
|  Clk_IBUF_BUFG |                                  | clk_en                               |                8 |             31 |
|  clk10         |                                  |                                      |               22 |             49 |
+----------------+----------------------------------+--------------------------------------+------------------+----------------+


