/Microcontroller/ilias
/Microcontroller/pictures

Microcontroller/mem3_EmbeddedSys_Microcontroller_SGL_stst.lyx~
/Microcontroller/sgl_data
Wireless Networks/Project00_FindMeProfile/iprintf.zip
Hardware Description Languages/lab01_majority_vote/sim_sv/work/_lib.qdb
Hardware Description Languages/lab02_7segmentDriver/sim_sv/modelsim.ini
Hardware Description Languages/lab01_majority_vote/sim_sv/work/_lib1_0.qdb
Hardware Description Languages/lab01_majority_vote/sim_sv/work/_lib1_0.qpg
Hardware Description Languages/lab01_majority_vote/sim_sv/work/_lib1_0.qtl
Hardware Description Languages/lab01_majority_vote/sim_sv/work/_vmake
*.wlf
*.qdb
Hardware Description Languages/lab02_7segmentDriver/sim_sv/work/_lib1_0.qpg
*.qtl
Hardware Description Languages/lab02_7segmentDriver/sim_sv/work/_info
Hardware Description Languages/lab02_7segmentDriver/sim_sv/work/_vmake
*.zip
*.kpt
*.hsd
*.qmsg
*.hif
*.html
*.txt
*.ammdb
*.bpm
*.logdb
Hardware Description Languages/lab02_7segmentDriver/src_sv/sevenseg.sv.bak
Hardware Description Languages/50_FPGA/c5g_rev_B.pdf
Hardware Description Languages/50_FPGA/cv_5v1.pdf
Hardware Description Languages/lab04_upcounter/sim_sv/modelsim.ini
Hardware Description Languages/lab04_upcounter/sim_sv/work/_info
Hardware Description Languages/lab04_upcounter/sim_sv/work/_lib1_0.qpg
Hardware Description Languages/lab04_upcounter/sim_sv/work/_vmake
*.rpt
*.cdb
*.hdb
Hardware Description Languages/lab04_upcounter/fpga/Toplevel_C5G_GPIO.sv.bak
*.bak
Hardware Description Languages/lab05_garage_door/sim_sv/work/_info
Hardware Description Languages/lab05_garage_door/sim_sv/work/_vmake
Hardware Description Languages/lab05_garage_door/sim_sv/modelsim.ini
Hardware Description Languages/lab05_garage_door/sim_sv/work/_lib1_0.qpg
Hardware Description Languages/proj_CRC generation/ilias/circuit-cellar-january-2010-crc.pdf
Hardware Description Languages/proj_CRC generation/ilias/crc16_usb_8bitdata.sv
Hardware Description Languages/proj_CRC generation/ilias/Project_CRC_generation_v00.pdf
Hardware Description Languages/exam_preparation/lab01_majority_vote/ilias_10_majority_vote/10_majority_vote/sim_sv/modelsim.ini
*.ini
Hardware Description Languages/exam_preparation/lab01_majority_vote/sim_sv/work/_info
*.qpg
Hardware Description Languages/exam_preparation/lab01_majority_vote/sim_sv/work/_vmake
Hardware Description Languages/exam_preparation/lab04_counter/sim_sv/vish_stacktrace.vstf
Hardware Description Languages/exam_preparation/lab04_counter/sim_sv/work/_info
Hardware Description Languages/exam_preparation/lab04_counter/sim_sv/work/_vmake
Hardware Description Languages/proj_CRC generation/sim_sv/vish_stacktrace.vstf
Hardware Description Languages/proj_CRC generation/sim_sv/wave.do
Hardware Description Languages/proj_CRC generation/sim_sv/work/_info
Hardware Description Languages/proj_CRC generation/src_sv/crc_fsm.sv
Hardware Description Languages/proj_CRC generation/sim_sv/work/_info
