

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 16:23:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrixmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |      159|      159|        53|          -|          -|     3|        no|
        | + Col        |       51|       51|        17|          -|          -|     3|        no|
        |  ++ Product  |       15|       15|         5|          -|          -|     3|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     104|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      85|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      46|     189|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U1  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_141_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_171_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln24_fu_201_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln26_1_fu_235_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln26_fu_211_p2    |         +|   0|  0|  12|           4|           4|
    |add_ln28_fu_181_p2    |         +|   0|  0|  12|           4|           4|
    |sub_ln26_1_fu_229_p2  |         -|   0|  0|   7|           4|           4|
    |sub_ln26_fu_159_p2    |         -|   0|  0|  12|           4|           4|
    |icmp_ln19_fu_135_p2   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln21_fu_165_p2   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln24_fu_195_p2   |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 104|          32|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  49|          9|    1|          9|
    |i_fu_50      |   9|          2|    2|          4|
    |j_reg_92     |   9|          2|    2|          4|
    |k_reg_103    |   9|          2|    2|          4|
    |tmp_reg_114  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  85|         17|   23|         53|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln19_reg_271   |   2|   0|    2|          0|
    |add_ln21_reg_285   |   2|   0|    2|          0|
    |add_ln24_reg_303   |   2|   0|    2|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i_fu_50            |   2|   0|    2|          0|
    |j_reg_92           |   2|   0|    2|          0|
    |k_reg_103          |   2|   0|    2|          0|
    |res_addr_reg_295   |   4|   0|    4|          0|
    |sub_ln26_reg_276   |   4|   0|    4|          0|
    |tmp_reg_114        |  16|   0|   16|          0|
    |zext_ln28_reg_290  |   2|   0|    4|          2|
    +-------------------+----+----+-----+-----------+
    |Total              |  46|   0|   48|          2|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

