
*** Running vivado
    with args -log div_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source div_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 522.055 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (12#1) [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.055 ; gain = 0.000
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.055 ; gain = 0.000
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.466 . Memory (MB): peak = 1145.152 ; gain = 1.004
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 1145.152 ; gain = 623.098
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 1145.152 ; gain = 623.098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 1145.152 ; gain = 623.098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:33 . Memory (MB): peak = 1145.152 ; gain = 623.098
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 1145.152 ; gain = 623.098
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:02:22 . Memory (MB): peak = 1715.406 ; gain = 1193.352
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:22 . Memory (MB): peak = 1725.551 ; gain = 1203.496
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:02:23 . Memory (MB): peak = 1739.703 ; gain = 1217.648
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:02:23 . Memory (MB): peak = 1739.703 ; gain = 1217.648
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:02:23 . Memory (MB): peak = 1739.703 ; gain = 1217.648
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1739.703 ; gain = 1217.648
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1739.703 ; gain = 1217.648
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1739.703 ; gain = 1217.648
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1739.703 ; gain = 1217.648

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     8|
|2     |LUT1    |    68|
|3     |LUT2    |    94|
|4     |LUT3    |   336|
|5     |LUT4    |     1|
|6     |LUT5    |     2|
|7     |LUT6    |     5|
|8     |MUXCY   |   364|
|9     |SRLC32E |     3|
|10    |XORCY   |   364|
|11    |FDRE    |  1090|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1739.703 ; gain = 1217.648
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:30 . Memory (MB): peak = 1765.375 ; gain = 1243.320
