module !!!!!!_shifter(right_left_in, clk, reset_al_in, d_in, q_out);

input clk;
input reset_al_in;
input d_in;
input right_left_in;

output reg [3:0] q_out;

always @(posedge clk, negedge reset_al_in) begin

	if (~reset_al_in)
		q_out <=0;
	else begin
		if (right_left_in)
			q_out <={d_in,q_out[N-1:0]};
		else 
			q_out <={q_out[N-2:0],d_in};
	end
end

endmodule;