# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 15:48:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz   | 
Clock: clk_app           | Frequency: 237.11 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 93.29 MHz   | Target: 48.01 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             993         N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            10111       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                   Setup Times  Clock Reference:Phase  
---------  -------------------------------------------  -----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  1545         clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  895          clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                   Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  ------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  14892         clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  14892         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                   Hold Times  Clock Reference:Phase  
---------  -------------------------------------------  ----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  -687        clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  336         clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  --------------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  11424                 clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout  11899                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 237.11 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_18_25_2/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/clk
Setup Constraint : 5210p
Path slack       : 992p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3422
---------------------------------------   ---- 
End-of-path arrival time (ps)             4900
 
Launch Clock Path
pin name                                                                           model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1712/I                                                                          GlobalMux                               0                 0  RISE       1
I__1712/O                                                                          GlobalMux                             227               227  RISE       1
I__1718/I                                                                          ClkMux                                  0               227  RISE       1
I__1718/O                                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_18_25_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_18_25_2/lcout      LogicCell40_SEQ_MODE_1010    796              1478    993  RISE       4
I__1728/I                                                                                LocalMux                       0              1478    993  RISE       1
I__1728/O                                                                                LocalMux                     486              1964    993  RISE       1
I__1730/I                                                                                InMux                          0              1964    993  RISE       1
I__1730/O                                                                                InMux                        382              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_RNO_LC_17_24_0/in0    LogicCell40_SEQ_MODE_0000      0              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_RNO_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_0000    662              3008    993  RISE       1
I__1559/I                                                                                Odrv4                          0              3008    993  RISE       1
I__1559/O                                                                                Odrv4                        517              3525    993  RISE       1
I__1560/I                                                                                LocalMux                       0              3525    993  RISE       1
I__1560/O                                                                                LocalMux                     486              4011    993  RISE       1
I__1561/I                                                                                CEMux                          0              4011    993  RISE       1
I__1561/O                                                                                CEMux                        889              4900    993  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/ce         LogicCell40_SEQ_MODE_1010      0              4900    993  RISE       1

Capture Clock Path
pin name                                                                           model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1712/I                                                                          GlobalMux                               0                 0  RISE       1
I__1712/O                                                                          GlobalMux                             227               227  RISE       1
I__1716/I                                                                          ClkMux                                  0               227  RISE       1
I__1716/O                                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 93.29 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_0_LC_17_28_1/lcout
Path End         : u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/ce
Capture Clock    : u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/clk
Setup Constraint : 20830p
Path slack       : 10111p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3277
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             24107

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3277
+ Clock To Q                                796
+ Data Path Delay                          9923
---------------------------------------   ----- 
End-of-path arrival time (ps)             13996
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1212/I                                            Odrv4                          0                 0  RISE       1
I__1212/O                                            Odrv4                        517               517  RISE       1
I__1214/I                                            Span4Mux_s0_v                  0               517  RISE       1
I__1214/O                                            Span4Mux_s0_v                300               817  RISE       1
I__1215/I                                            LocalMux                       0               817  RISE       1
I__1215/O                                            LocalMux                     486              1302  RISE       1
I__1216/I                                            IoInMux                        0              1302  RISE       1
I__1216/O                                            IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              2595  RISE     388
I__9954/I                                            gio2CtrlBuf                    0              2595  RISE       1
I__9954/O                                            gio2CtrlBuf                    0              2595  RISE       1
I__9955/I                                            GlobalMux                      0              2595  RISE       1
I__9955/O                                            GlobalMux                    227              2822  RISE       1
I__10027/I                                           ClkMux                         0              2822  RISE       1
I__10027/O                                           ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_0_LC_17_28_1/clk  LogicCell40_SEQ_MODE_1010      0              3277  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_0_LC_17_28_1/lcout                    LogicCell40_SEQ_MODE_1010    796              4073  10111  RISE       3
I__1608/I                                                                LocalMux                       0              4073  10111  RISE       1
I__1608/O                                                                LocalMux                     486              4559  10111  RISE       1
I__1610/I                                                                InMux                          0              4559  10111  RISE       1
I__1610/O                                                                InMux                        382              4941  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_29_6/in1              LogicCell40_SEQ_MODE_0000      0              4941  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_29_6/lcout            LogicCell40_SEQ_MODE_0000    589              5530  10111  RISE       1
I__1601/I                                                                Odrv12                         0              5530  10111  RISE       1
I__1601/O                                                                Odrv12                       724              6254  10111  RISE       1
I__1602/I                                                                LocalMux                       0              6254  10111  RISE       1
I__1602/O                                                                LocalMux                     486              6740  10111  RISE       1
I__1603/I                                                                IoInMux                        0              6740  10111  RISE       1
I__1603/O                                                                IoInMux                      382              7122  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7122  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8032  10111  RISE      38
I__5661/I                                                                gio2CtrlBuf                    0              8032  10111  RISE       1
I__5661/O                                                                gio2CtrlBuf                    0              8032  10111  RISE       1
I__5662/I                                                                GlobalMux                      0              8032  10111  RISE       1
I__5662/O                                                                GlobalMux                    227              8259  10111  RISE       1
I__5665/I                                                                Glb2LocalMux                   0              8259  10111  RISE       1
I__5665/O                                                                Glb2LocalMux                 662              8921  10111  RISE       1
I__5681/I                                                                LocalMux                       0              8921  10111  RISE       1
I__5681/O                                                                LocalMux                     486              9407  10111  RISE       1
I__5686/I                                                                InMux                          0              9407  10111  RISE       1
I__5686/O                                                                InMux                        382              9789  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIK49T1_2_LC_18_26_4/in3            LogicCell40_SEQ_MODE_0000      0              9789  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIK49T1_2_LC_18_26_4/lcout          LogicCell40_SEQ_MODE_0000    465             10254  10111  RISE       9
I__2030/I                                                                Odrv4                          0             10254  10111  RISE       1
I__2030/O                                                                Odrv4                        517             10771  10111  RISE       1
I__2032/I                                                                Span4Mux_h                     0             10771  10111  RISE       1
I__2032/O                                                                Span4Mux_h                   444             11216  10111  RISE       1
I__2035/I                                                                Span4Mux_h                     0             11216  10111  RISE       1
I__2035/O                                                                Span4Mux_h                   444             11660  10111  RISE       1
I__2038/I                                                                Span4Mux_v                     0             11660  10111  RISE       1
I__2038/O                                                                Span4Mux_v                   517             12177  10111  RISE       1
I__2041/I                                                                Span4Mux_h                     0             12177  10111  RISE       1
I__2041/O                                                                Span4Mux_h                   444             12621  10111  RISE       1
I__2044/I                                                                LocalMux                       0             12621  10111  RISE       1
I__2044/O                                                                LocalMux                     486             13107  10111  RISE       1
I__2045/I                                                                CEMux                          0             13107  10111  RISE       1
I__2045/O                                                                CEMux                        889             13996  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/ce                          LogicCell40_SEQ_MODE_1010      0             13996  10111  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout       LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1212/I                                         Odrv4                          0                 0  RISE       1
I__1212/O                                         Odrv4                        517               517  RISE       1
I__1214/I                                         Span4Mux_s0_v                  0               517  RISE       1
I__1214/O                                         Span4Mux_s0_v                300               817  RISE       1
I__1215/I                                         LocalMux                       0               817  RISE       1
I__1215/O                                         LocalMux                     486              1302  RISE       1
I__1216/I                                         IoInMux                        0              1302  RISE       1
I__1216/O                                         IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT          ICE_GB                       910              2595  RISE     388
I__9954/I                                         gio2CtrlBuf                    0              2595  RISE       1
I__9954/O                                         gio2CtrlBuf                    0              2595  RISE       1
I__9955/I                                         GlobalMux                      0              2595  RISE       1
I__9955/O                                         GlobalMux                    227              2822  RISE       1
I__10030/I                                        ClkMux                         0              2822  RISE       1
I__10030/O                                        ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/clk  LogicCell40_SEQ_MODE_1010      0              3277  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_18_25_2/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/clk
Setup Constraint : 5210p
Path slack       : 992p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3422
---------------------------------------   ---- 
End-of-path arrival time (ps)             4900
 
Launch Clock Path
pin name                                                                           model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1712/I                                                                          GlobalMux                               0                 0  RISE       1
I__1712/O                                                                          GlobalMux                             227               227  RISE       1
I__1718/I                                                                          ClkMux                                  0               227  RISE       1
I__1718/O                                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_18_25_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_out_fifo.u_ltx4_async_data_out_ovalid_sq_0_LC_18_25_2/lcout      LogicCell40_SEQ_MODE_1010    796              1478    993  RISE       4
I__1728/I                                                                                LocalMux                       0              1478    993  RISE       1
I__1728/O                                                                                LocalMux                     486              1964    993  RISE       1
I__1730/I                                                                                InMux                          0              1964    993  RISE       1
I__1730/O                                                                                InMux                        382              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_RNO_LC_17_24_0/in0    LogicCell40_SEQ_MODE_0000      0              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_RNO_LC_17_24_0/lcout  LogicCell40_SEQ_MODE_0000    662              3008    993  RISE       1
I__1559/I                                                                                Odrv4                          0              3008    993  RISE       1
I__1559/O                                                                                Odrv4                        517              3525    993  RISE       1
I__1560/I                                                                                LocalMux                       0              3525    993  RISE       1
I__1560/O                                                                                LocalMux                     486              4011    993  RISE       1
I__1561/I                                                                                CEMux                          0              4011    993  RISE       1
I__1561/O                                                                                CEMux                        889              4900    993  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/ce         LogicCell40_SEQ_MODE_1010      0              4900    993  RISE       1

Capture Clock Path
pin name                                                                           model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__1712/I                                                                          GlobalMux                               0                 0  RISE       1
I__1712/O                                                                          GlobalMux                             227               227  RISE       1
I__1716/I                                                                          ClkMux                                  0               227  RISE       1
I__1716/O                                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_ltx4_async_data_in_iready_mask_q_LC_17_24_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_0_LC_17_28_1/lcout
Path End         : u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/ce
Capture Clock    : u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/clk
Setup Constraint : 20830p
Path slack       : 10111p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3277
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             24107

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3277
+ Clock To Q                                796
+ Data Path Delay                          9923
---------------------------------------   ----- 
End-of-path arrival time (ps)             13996
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1212/I                                            Odrv4                          0                 0  RISE       1
I__1212/O                                            Odrv4                        517               517  RISE       1
I__1214/I                                            Span4Mux_s0_v                  0               517  RISE       1
I__1214/O                                            Span4Mux_s0_v                300               817  RISE       1
I__1215/I                                            LocalMux                       0               817  RISE       1
I__1215/O                                            LocalMux                     486              1302  RISE       1
I__1216/I                                            IoInMux                        0              1302  RISE       1
I__1216/O                                            IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              2595  RISE     388
I__9954/I                                            gio2CtrlBuf                    0              2595  RISE       1
I__9954/O                                            gio2CtrlBuf                    0              2595  RISE       1
I__9955/I                                            GlobalMux                      0              2595  RISE       1
I__9955/O                                            GlobalMux                    227              2822  RISE       1
I__10027/I                                           ClkMux                         0              2822  RISE       1
I__10027/O                                           ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_0_LC_17_28_1/clk  LogicCell40_SEQ_MODE_1010      0              3277  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_0_LC_17_28_1/lcout                    LogicCell40_SEQ_MODE_1010    796              4073  10111  RISE       3
I__1608/I                                                                LocalMux                       0              4073  10111  RISE       1
I__1608/O                                                                LocalMux                     486              4559  10111  RISE       1
I__1610/I                                                                InMux                          0              4559  10111  RISE       1
I__1610/O                                                                InMux                        382              4941  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_29_6/in1              LogicCell40_SEQ_MODE_0000      0              4941  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_29_6/lcout            LogicCell40_SEQ_MODE_0000    589              5530  10111  RISE       1
I__1601/I                                                                Odrv12                         0              5530  10111  RISE       1
I__1601/O                                                                Odrv12                       724              6254  10111  RISE       1
I__1602/I                                                                LocalMux                       0              6254  10111  RISE       1
I__1602/O                                                                LocalMux                     486              6740  10111  RISE       1
I__1603/I                                                                IoInMux                        0              6740  10111  RISE       1
I__1603/O                                                                IoInMux                      382              7122  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7122  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910              8032  10111  RISE      38
I__5661/I                                                                gio2CtrlBuf                    0              8032  10111  RISE       1
I__5661/O                                                                gio2CtrlBuf                    0              8032  10111  RISE       1
I__5662/I                                                                GlobalMux                      0              8032  10111  RISE       1
I__5662/O                                                                GlobalMux                    227              8259  10111  RISE       1
I__5665/I                                                                Glb2LocalMux                   0              8259  10111  RISE       1
I__5665/O                                                                Glb2LocalMux                 662              8921  10111  RISE       1
I__5681/I                                                                LocalMux                       0              8921  10111  RISE       1
I__5681/O                                                                LocalMux                     486              9407  10111  RISE       1
I__5686/I                                                                InMux                          0              9407  10111  RISE       1
I__5686/O                                                                InMux                        382              9789  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIK49T1_2_LC_18_26_4/in3            LogicCell40_SEQ_MODE_0000      0              9789  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIK49T1_2_LC_18_26_4/lcout          LogicCell40_SEQ_MODE_0000    465             10254  10111  RISE       9
I__2030/I                                                                Odrv4                          0             10254  10111  RISE       1
I__2030/O                                                                Odrv4                        517             10771  10111  RISE       1
I__2032/I                                                                Span4Mux_h                     0             10771  10111  RISE       1
I__2032/O                                                                Span4Mux_h                   444             11216  10111  RISE       1
I__2035/I                                                                Span4Mux_h                     0             11216  10111  RISE       1
I__2035/O                                                                Span4Mux_h                   444             11660  10111  RISE       1
I__2038/I                                                                Span4Mux_v                     0             11660  10111  RISE       1
I__2038/O                                                                Span4Mux_v                   517             12177  10111  RISE       1
I__2041/I                                                                Span4Mux_h                     0             12177  10111  RISE       1
I__2041/O                                                                Span4Mux_h                   444             12621  10111  RISE       1
I__2044/I                                                                LocalMux                       0             12621  10111  RISE       1
I__2044/O                                                                LocalMux                     486             13107  10111  RISE       1
I__2045/I                                                                CEMux                          0             13107  10111  RISE       1
I__2045/O                                                                CEMux                        889             13996  10111  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/ce                          LogicCell40_SEQ_MODE_1010      0             13996  10111  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout       LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__1212/I                                         Odrv4                          0                 0  RISE       1
I__1212/O                                         Odrv4                        517               517  RISE       1
I__1214/I                                         Span4Mux_s0_v                  0               517  RISE       1
I__1214/O                                         Span4Mux_s0_v                300               817  RISE       1
I__1215/I                                         LocalMux                       0               817  RISE       1
I__1215/O                                         LocalMux                     486              1302  RISE       1
I__1216/I                                         IoInMux                        0              1302  RISE       1
I__1216/O                                         IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT          ICE_GB                       910              2595  RISE     388
I__9954/I                                         gio2CtrlBuf                    0              2595  RISE       1
I__9954/O                                         gio2CtrlBuf                    0              2595  RISE       1
I__9955/I                                         GlobalMux                      0              2595  RISE       1
I__9955/O                                         GlobalMux                    227              2822  RISE       1
I__10030/I                                        ClkMux                         0              2822  RISE       1
I__10030/O                                        ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_5_LC_19_26_2/clk  LogicCell40_SEQ_MODE_1010      0              3277  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference   : clk_usb:R
Setup Time        : 1545


Data Path Delay                4419
+ Setup Time                    403
- Capture Clock Path Delay    -3277
---------------------------- ------
Setup to Clock                 1545

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1624/I                                       Odrv4                      0      1670               RISE  1       
I__1624/O                                       Odrv4                      517    2186               RISE  1       
I__1625/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1625/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1626/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__1626/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__1627/I                                       Span4Mux_v                 0      3034               RISE  1       
I__1627/O                                       Span4Mux_v                 517    3551               RISE  1       
I__1628/I                                       LocalMux                   0      3551               RISE  1       
I__1628/O                                       LocalMux                   486    4037               RISE  1       
I__1629/I                                       InMux                      0      4037               RISE  1       
I__1629/O                                       InMux                      382    4419               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/in3  LogicCell40_SEQ_MODE_1010  0      4419               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                       Odrv4                      0      0                  RISE  1       
I__1212/O                                       Odrv4                      517    517                RISE  1       
I__1214/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                       LocalMux                   0      817                RISE  1       
I__1215/O                                       LocalMux                   486    1302               RISE  1       
I__1216/I                                       IoInMux                    0      1302               RISE  1       
I__1216/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  388     
I__9954/I                                       gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                       gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                       GlobalMux                  0      2595               RISE  1       
I__9955/O                                       GlobalMux                  227    2822               RISE  1       
I__10027/I                                      ClkMux                     0      2822               RISE  1       
I__10027/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference   : clk_usb:R
Setup Time        : 895


Data Path Delay                3479
+ Setup Time                    693
- Capture Clock Path Delay    -3277
---------------------------- ------
Setup to Clock                  895

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1207/I                                       Odrv4                      0      1670               RISE  1       
I__1207/O                                       Odrv4                      517    2186               RISE  1       
I__1208/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1208/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1209/I                                       LocalMux                   0      2610               RISE  1       
I__1209/O                                       LocalMux                   486    3096               RISE  1       
I__1210/I                                       InMux                      0      3096               RISE  1       
I__1210/O                                       InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_32_3/in0  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                       Odrv4                      0      0                  RISE  1       
I__1212/O                                       Odrv4                      517    517                RISE  1       
I__1214/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                       LocalMux                   0      817                RISE  1       
I__1215/O                                       LocalMux                   486    1302               RISE  1       
I__1216/I                                       IoInMux                    0      1302               RISE  1       
I__1216/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  388     
I__9954/I                                       gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                       gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                       GlobalMux                  0      2595               RISE  1       
I__9955/O                                       GlobalMux                  227    2822               RISE  1       
I__10086/I                                      ClkMux                     0      2822               RISE  1       
I__10086/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_32_3/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14892


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay             10819
---------------------------- ------
Clock To Out Delay            14892

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout          LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                            Odrv4                      0      0                  RISE  1       
I__1212/O                                            Odrv4                      517    517                RISE  1       
I__1214/I                                            Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                            Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                            LocalMux                   0      817                RISE  1       
I__1215/O                                            LocalMux                   486    1302               RISE  1       
I__1216/I                                            IoInMux                    0      1302               RISE  1       
I__1216/O                                            IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    2595               RISE  388     
I__9954/I                                            gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                            gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                            GlobalMux                  0      2595               RISE  1       
I__9955/O                                            GlobalMux                  227    2822               RISE  1       
I__10072/I                                           ClkMux                     0      2822               RISE  1       
I__10072/O                                           ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_20_31_0/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_20_31_0/lcout       LogicCell40_SEQ_MODE_1010  796    4073               RISE  4       
I__2890/I                                                   Odrv4                      0      4073               RISE  1       
I__2890/O                                                   Odrv4                      517    4590               RISE  1       
I__2891/I                                                   Span4Mux_h                 0      4590               RISE  1       
I__2891/O                                                   Span4Mux_h                 444    5034               RISE  1       
I__2893/I                                                   Span4Mux_v                 0      5034               RISE  1       
I__2893/O                                                   Span4Mux_v                 517    5551               RISE  1       
I__2896/I                                                   LocalMux                   0      5551               RISE  1       
I__2896/O                                                   LocalMux                   486    6037               RISE  1       
I__2899/I                                                   InMux                      0      6037               RISE  1       
I__2899/O                                                   InMux                      382    6419               RISE  1       
I__2901/I                                                   CascadeMux                 0      6419               RISE  1       
I__2901/O                                                   CascadeMux                 0      6419               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_15_31_7/in2    LogicCell40_SEQ_MODE_0000  0      6419               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_15_31_7/lcout  LogicCell40_SEQ_MODE_0000  558    6977               RISE  1       
I__1279/I                                                   Odrv4                      0      6977               RISE  1       
I__1279/O                                                   Odrv4                      517    7494               RISE  1       
I__1280/I                                                   Span4Mux_h                 0      7494               RISE  1       
I__1280/O                                                   Span4Mux_h                 444    7939               RISE  1       
I__1281/I                                                   Span4Mux_s1_v              0      7939               RISE  1       
I__1281/O                                                   Span4Mux_s1_v              300    8239               RISE  1       
I__1282/I                                                   LocalMux                   0      8239               RISE  1       
I__1282/O                                                   LocalMux                   486    8724               RISE  1       
I__1283/I                                                   IoInMux                    0      8724               RISE  1       
I__1283/O                                                   IoInMux                    382    9107               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      9107               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   12404              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      12404              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   14892              FALL  1       
usb_n:out                                                   loopback                   0      14892              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14892


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay             10819
---------------------------- ------
Clock To Out Delay            14892

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout          LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                            Odrv4                      0      0                  RISE  1       
I__1212/O                                            Odrv4                      517    517                RISE  1       
I__1214/I                                            Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                            Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                            LocalMux                   0      817                RISE  1       
I__1215/O                                            LocalMux                   486    1302               RISE  1       
I__1216/I                                            IoInMux                    0      1302               RISE  1       
I__1216/O                                            IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                     910    2595               RISE  388     
I__9954/I                                            gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                            gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                            GlobalMux                  0      2595               RISE  1       
I__9955/O                                            GlobalMux                  227    2822               RISE  1       
I__10072/I                                           ClkMux                     0      2822               RISE  1       
I__10072/O                                           ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_20_31_0/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_20_31_0/lcout     LogicCell40_SEQ_MODE_1010  796    4073               RISE  4       
I__2890/I                                                 Odrv4                      0      4073               RISE  1       
I__2890/O                                                 Odrv4                      517    4590               RISE  1       
I__2891/I                                                 Span4Mux_h                 0      4590               RISE  1       
I__2891/O                                                 Span4Mux_h                 444    5034               RISE  1       
I__2893/I                                                 Span4Mux_v                 0      5034               RISE  1       
I__2893/O                                                 Span4Mux_v                 517    5551               RISE  1       
I__2896/I                                                 LocalMux                   0      5551               RISE  1       
I__2896/O                                                 LocalMux                   486    6037               RISE  1       
I__2900/I                                                 InMux                      0      6037               RISE  1       
I__2900/O                                                 InMux                      382    6419               RISE  1       
I__2902/I                                                 CascadeMux                 0      6419               RISE  1       
I__2902/O                                                 CascadeMux                 0      6419               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_15_31_1/in2    LogicCell40_SEQ_MODE_0000  0      6419               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_15_31_1/lcout  LogicCell40_SEQ_MODE_0000  558    6977               RISE  1       
I__1297/I                                                 Odrv4                      0      6977               RISE  1       
I__1297/O                                                 Odrv4                      517    7494               RISE  1       
I__1298/I                                                 Span4Mux_h                 0      7494               RISE  1       
I__1298/O                                                 Span4Mux_h                 444    7939               RISE  1       
I__1299/I                                                 Span4Mux_s1_v              0      7939               RISE  1       
I__1299/O                                                 Span4Mux_s1_v              300    8239               RISE  1       
I__1300/I                                                 LocalMux                   0      8239               RISE  1       
I__1300/O                                                 LocalMux                   486    8724               RISE  1       
I__1301/I                                                 IoInMux                    0      8724               RISE  1       
I__1301/O                                                 IoInMux                    382    9107               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      9107               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   12404              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      12404              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   14892              FALL  1       
usb_p:out                                                 loopback                   0      14892              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference   : clk_usb:R
Hold Time         : -687


Capture Clock Path Delay       3277
+ Hold  Time                      0
- Data Path Delay             -3964
---------------------------- ------
Hold Time                      -687

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1624/I                                       Odrv4                      0      1142               FALL  1       
I__1624/O                                       Odrv4                      548    1690               FALL  1       
I__1625/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1625/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1626/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__1626/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__1627/I                                       Span4Mux_v                 0      2641               FALL  1       
I__1627/O                                       Span4Mux_v                 548    3189               FALL  1       
I__1628/I                                       LocalMux                   0      3189               FALL  1       
I__1628/O                                       LocalMux                   455    3644               FALL  1       
I__1629/I                                       InMux                      0      3644               FALL  1       
I__1629/O                                       InMux                      320    3964               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/in3  LogicCell40_SEQ_MODE_1010  0      3964               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                       Odrv4                      0      0                  RISE  1       
I__1212/O                                       Odrv4                      517    517                RISE  1       
I__1214/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                       LocalMux                   0      817                RISE  1       
I__1215/O                                       LocalMux                   486    1302               RISE  1       
I__1216/I                                       IoInMux                    0      1302               RISE  1       
I__1216/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  388     
I__9954/I                                       gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                       gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                       GlobalMux                  0      2595               RISE  1       
I__9955/O                                       GlobalMux                  227    2822               RISE  1       
I__10027/I                                      ClkMux                     0      2822               RISE  1       
I__10027/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_28_3/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference   : clk_usb:R
Hold Time         : 336


Capture Clock Path Delay       3277
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                       336

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1207/I                                       Odrv4                      0      1142               FALL  1       
I__1207/O                                       Odrv4                      548    1690               FALL  1       
I__1208/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1208/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1209/I                                       LocalMux                   0      2166               FALL  1       
I__1209/O                                       LocalMux                   455    2620               FALL  1       
I__1210/I                                       InMux                      0      2620               FALL  1       
I__1210/O                                       InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_32_3/in0  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                       Odrv4                      0      0                  RISE  1       
I__1212/O                                       Odrv4                      517    517                RISE  1       
I__1214/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                       LocalMux                   0      817                RISE  1       
I__1215/O                                       LocalMux                   486    1302               RISE  1       
I__1216/I                                       IoInMux                    0      1302               RISE  1       
I__1216/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  388     
I__9954/I                                       gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                       gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                       GlobalMux                  0      2595               RISE  1       
I__9955/O                                       GlobalMux                  227    2822               RISE  1       
I__10086/I                                      ClkMux                     0      2822               RISE  1       
I__10086/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_32_3/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 11424


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay              7351
---------------------------- ------
Clock To Out Delay            11424

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                             Odrv4                      0      0                  RISE  1       
I__1212/O                                             Odrv4                      517    517                RISE  1       
I__1214/I                                             Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                             Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                             LocalMux                   0      817                RISE  1       
I__1215/O                                             LocalMux                   486    1302               RISE  1       
I__1216/I                                             IoInMux                    0      1302               RISE  1       
I__1216/O                                             IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    2595               RISE  388     
I__9954/I                                             gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                             gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                             GlobalMux                  0      2595               RISE  1       
I__9955/O                                             GlobalMux                  227    2822               RISE  1       
I__10041/I                                            ClkMux                     0      2822               RISE  1       
I__10041/O                                            ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_7/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_7/lcout            LogicCell40_SEQ_MODE_1010  796    4073               FALL  10      
I__1445/I                                                         Odrv4                      0      4073               FALL  1       
I__1445/O                                                         Odrv4                      548    4621               FALL  1       
I__1451/I                                                         LocalMux                   0      4621               FALL  1       
I__1451/O                                                         LocalMux                   455    5075               FALL  1       
I__1457/I                                                         InMux                      0      5075               FALL  1       
I__1457/O                                                         InMux                      320    5396               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_16_31_6/in3    LogicCell40_SEQ_MODE_0000  0      5396               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_16_31_6/lcout  LogicCell40_SEQ_MODE_0000  424    5820               FALL  4       
I__2705/I                                                         LocalMux                   0      5820               FALL  1       
I__2705/O                                                         LocalMux                   455    6275               FALL  1       
I__2708/I                                                         InMux                      0      6275               FALL  1       
I__2708/O                                                         InMux                      320    6595               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_15_31_6/in0    LogicCell40_SEQ_MODE_0000  0      6595               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_0000  569    7163               FALL  2       
I__1289/I                                                         Odrv4                      0      7163               FALL  1       
I__1289/O                                                         Odrv4                      548    7711               FALL  1       
I__1290/I                                                         Span4Mux_s1_v              0      7711               FALL  1       
I__1290/O                                                         Span4Mux_s1_v              289    8001               FALL  1       
I__1291/I                                                         IoSpan4Mux                 0      8001               FALL  1       
I__1291/O                                                         IoSpan4Mux                 475    8476               FALL  1       
I__1292/I                                                         LocalMux                   0      8476               FALL  1       
I__1292/O                                                         LocalMux                   455    8931               FALL  1       
I__1294/I                                                         IoInMux                    0      8931               FALL  1       
I__1294/O                                                         IoInMux                    320    9252               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      9252               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    9510               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      9510               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   11424              RISE  1       
usb_n:out                                                         loopback                   0      11424              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 11899


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay              7826
---------------------------- ------
Clock To Out Delay            11899

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_13_1_2/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__1212/I                                             Odrv4                      0      0                  RISE  1       
I__1212/O                                             Odrv4                      517    517                RISE  1       
I__1214/I                                             Span4Mux_s0_v              0      517                RISE  1       
I__1214/O                                             Span4Mux_s0_v              300    817                RISE  1       
I__1215/I                                             LocalMux                   0      817                RISE  1       
I__1215/O                                             LocalMux                   486    1302               RISE  1       
I__1216/I                                             IoInMux                    0      1302               RISE  1       
I__1216/O                                             IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    2595               RISE  388     
I__9954/I                                             gio2CtrlBuf                0      2595               RISE  1       
I__9954/O                                             gio2CtrlBuf                0      2595               RISE  1       
I__9955/I                                             GlobalMux                  0      2595               RISE  1       
I__9955/O                                             GlobalMux                  227    2822               RISE  1       
I__10041/I                                            ClkMux                     0      2822               RISE  1       
I__10041/O                                            ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_7/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_7/lcout            LogicCell40_SEQ_MODE_1010  796    4073               FALL  10      
I__1445/I                                                         Odrv4                      0      4073               FALL  1       
I__1445/O                                                         Odrv4                      548    4621               FALL  1       
I__1451/I                                                         LocalMux                   0      4621               FALL  1       
I__1451/O                                                         LocalMux                   455    5075               FALL  1       
I__1457/I                                                         InMux                      0      5075               FALL  1       
I__1457/O                                                         InMux                      320    5396               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_16_31_6/in3    LogicCell40_SEQ_MODE_0000  0      5396               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_16_31_6/lcout  LogicCell40_SEQ_MODE_0000  424    5820               FALL  4       
I__2705/I                                                         LocalMux                   0      5820               FALL  1       
I__2705/O                                                         LocalMux                   455    6275               FALL  1       
I__2708/I                                                         InMux                      0      6275               FALL  1       
I__2708/O                                                         InMux                      320    6595               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_15_31_6/in0    LogicCell40_SEQ_MODE_0000  0      6595               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_0000  569    7163               FALL  2       
I__1289/I                                                         Odrv4                      0      7163               FALL  1       
I__1289/O                                                         Odrv4                      548    7711               FALL  1       
I__1290/I                                                         Span4Mux_s1_v              0      7711               FALL  1       
I__1290/O                                                         Span4Mux_s1_v              289    8001               FALL  1       
I__1291/I                                                         IoSpan4Mux                 0      8001               FALL  1       
I__1291/O                                                         IoSpan4Mux                 475    8476               FALL  1       
I__1293/I                                                         IoSpan4Mux                 0      8476               FALL  1       
I__1293/O                                                         IoSpan4Mux                 475    8952               FALL  1       
I__1295/I                                                         LocalMux                   0      8952               FALL  1       
I__1295/O                                                         LocalMux                   455    9407               FALL  1       
I__1296/I                                                         IoInMux                    0      9407               FALL  1       
I__1296/O                                                         IoInMux                    320    9727               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      9727               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    9985               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      9985               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   11899              RISE  1       
usb_p:out                                                         loopback                   0      11899              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

