{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619693175303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619693175304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 13:46:15 2021 " "Processing started: Thu Apr 29 13:46:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619693175304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619693175304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab6 -c Lab6 --generate_functional_sim_netlist " "Command: quartus_map Lab6 -c Lab6 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619693175304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619693175522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behav " "Found design unit 1: Reg-behav" {  } { { "Reg.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175933 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behav " "Found design unit 1: Adder-behav" {  } { { "Adder.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-struct " "Found design unit 1: Multiplier-struct" {  } { { "Multiplier.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrllogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlLogic-behav " "Found design unit 1: CtrlLogic-behav" {  } { { "CtrlLogic.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/CtrlLogic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175939 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlLogic " "Found entity 1: CtrlLogic" {  } { { "CtrlLogic.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/CtrlLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogicp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrllogicp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlLogicP-behav " "Found design unit 1: CtrlLogicP-behav" {  } { { "CtrlLogicP.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/CtrlLogicP.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175941 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlLogicP " "Found entity 1: CtrlLogicP" {  } { { "CtrlLogicP.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/CtrlLogicP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplierp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplierp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplierP-struct " "Found design unit 1: MultiplierP-struct" {  } { { "MultiplierP.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/MultiplierP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175943 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplierP " "Found entity 1: MultiplierP" {  } { { "MultiplierP.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/MultiplierP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "declare.vhd 1 0 " "Found 1 design units, including 0 entities, in source file declare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Declarations " "Found design unit 1: Declarations" {  } { { "Declare.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Declare.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619693175944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619693175944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619693175971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:R_A " "Elaborating entity \"Reg\" for hierarchy \"Reg:R_A\"" {  } { { "Multiplier.vhd" "R_A" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Multiplier.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619693175983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:R_C " "Elaborating entity \"Reg\" for hierarchy \"Reg:R_C\"" {  } { { "Multiplier.vhd" "R_C" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Multiplier.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619693175986 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Reg.vhd(21) " "VHDL Subtype or Type Declaration warning at Reg.vhd(21): subtype or type has null range" {  } { { "Reg.vhd" "" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Reg.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1619693175987 "|Multiplier|Reg:R_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:U_ADD " "Elaborating entity \"Adder\" for hierarchy \"Adder:U_ADD\"" {  } { { "Multiplier.vhd" "U_ADD" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Multiplier.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619693175990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlLogic CtrlLogic:U_CTL " "Elaborating entity \"CtrlLogic\" for hierarchy \"CtrlLogic:U_CTL\"" {  } { { "Multiplier.vhd" "U_CTL" { Text "E:/Quartus/DigitalDesignII(4202-4089)/Lab6/Multiplier.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619693175993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619693176088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 13:46:16 2021 " "Processing ended: Thu Apr 29 13:46:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619693176088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619693176088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619693176088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619693176088 ""}
