# risc_cpu
Simulated and implemented a RISC CPU on a Cyclone V, including ALU, control unit, bus system, registers and custom ISA, memory and I/O.
![image](https://github.com/user-attachments/assets/75a62630-4565-4e06-bc75-36200a843c14)

