module fsm(x,clk,reset,z);
  input x,clk,reset;
  output reg z;
  parameter s0 =0 ,s1=1,s2=2;
  reg[0:1] ps,ns;
  always@(posedge clk or posedge reset)
    if (reset) ps<=s0 ;
    else ps <= ns;
  always@(ps or x)
    case(ps)
      s0:begin
        z=x?0:0;
        ns=x?s0:s1;
      end 
      s1:begin
        z=x?0:1;
        ns=x?s1:s2;
      end 
      s2:begin
        z=x?1:1;
        ns = x?s0:s0;
        
      end 
    endcase
endmodule