
TTL_TO_RS485.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800457c  0800457c  0001457c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045f0  080045f0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080045f0  080045f0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080045f0  080045f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045f0  080045f0  000145f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045f4  080045f4  000145f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080045f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000e0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000150  20000150  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae6c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ad2  00000000  00000000  0002af0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  0002c9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006e0  00000000  00000000  0002d168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d337  00000000  00000000  0002d848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa37  00000000  00000000  0004ab7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ad864  00000000  00000000  000555b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00102e1a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002118  00000000  00000000  00102e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004564 	.word	0x08004564

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004564 	.word	0x08004564

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <sendData>:
uint8_t TxData[16];
uint8_t RxData[16];
unsigned int indx = 0;

void sendData (uint8_t *data)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	// Pull DE high to enable TX operation
	HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, GPIO_PIN_SET);
 8000288:	2201      	movs	r2, #1
 800028a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800028e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000292:	f000 fdcb 	bl	8000e2c <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, data, strlen (data) , 1000);
 8000296:	6878      	ldr	r0, [r7, #4]
 8000298:	f7ff ff9a 	bl	80001d0 <strlen>
 800029c:	4603      	mov	r3, r0
 800029e:	b29a      	uxth	r2, r3
 80002a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002a4:	6879      	ldr	r1, [r7, #4]
 80002a6:	4807      	ldr	r0, [pc, #28]	; (80002c4 <sendData+0x44>)
 80002a8:	f002 fa4a 	bl	8002740 <HAL_UART_Transmit>
	// Pull RE Low to enable RX operation
	HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002b6:	f000 fdb9 	bl	8000e2c <HAL_GPIO_WritePin>
}
 80002ba:	bf00      	nop
 80002bc:	3708      	adds	r7, #8
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	2000008c 	.word	0x2000008c

080002c8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	460b      	mov	r3, r1
 80002d2:	807b      	strh	r3, [r7, #2]
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 16);
 80002d4:	2210      	movs	r2, #16
 80002d6:	4904      	ldr	r1, [pc, #16]	; (80002e8 <HAL_UARTEx_RxEventCallback+0x20>)
 80002d8:	4804      	ldr	r0, [pc, #16]	; (80002ec <HAL_UARTEx_RxEventCallback+0x24>)
 80002da:	f003 fc4f 	bl	8003b7c <HAL_UARTEx_ReceiveToIdle_IT>
}
 80002de:	bf00      	nop
 80002e0:	3708      	adds	r7, #8
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	20000124 	.word	0x20000124
 80002ec:	2000008c 	.word	0x2000008c

080002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f4:	f000 fa0e 	bl	8000714 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f8:	f000 f826 	bl	8000348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fc:	f000 f8ae 	bl	800045c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000300:	f000 f87c 	bl	80003fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 16);
 8000304:	2210      	movs	r2, #16
 8000306:	490b      	ldr	r1, [pc, #44]	; (8000334 <main+0x44>)
 8000308:	480b      	ldr	r0, [pc, #44]	; (8000338 <main+0x48>)
 800030a:	f003 fc37 	bl	8003b7c <HAL_UARTEx_ReceiveToIdle_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    sprintf(TxData, "F103 %d", indx++);
 800030e:	4b0b      	ldr	r3, [pc, #44]	; (800033c <main+0x4c>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	1c5a      	adds	r2, r3, #1
 8000314:	4909      	ldr	r1, [pc, #36]	; (800033c <main+0x4c>)
 8000316:	600a      	str	r2, [r1, #0]
 8000318:	461a      	mov	r2, r3
 800031a:	4909      	ldr	r1, [pc, #36]	; (8000340 <main+0x50>)
 800031c:	4809      	ldr	r0, [pc, #36]	; (8000344 <main+0x54>)
 800031e:	f003 fcb3 	bl	8003c88 <siprintf>
	    sendData (TxData);
 8000322:	4808      	ldr	r0, [pc, #32]	; (8000344 <main+0x54>)
 8000324:	f7ff ffac 	bl	8000280 <sendData>
	    HAL_Delay(1000);
 8000328:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800032c:	f000 fa58 	bl	80007e0 <HAL_Delay>
	    sprintf(TxData, "F103 %d", indx++);
 8000330:	e7ed      	b.n	800030e <main+0x1e>
 8000332:	bf00      	nop
 8000334:	20000124 	.word	0x20000124
 8000338:	2000008c 	.word	0x2000008c
 800033c:	20000134 	.word	0x20000134
 8000340:	0800457c 	.word	0x0800457c
 8000344:	20000114 	.word	0x20000114

08000348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b09e      	sub	sp, #120	; 0x78
 800034c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800034e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000352:	2228      	movs	r2, #40	; 0x28
 8000354:	2100      	movs	r1, #0
 8000356:	4618      	mov	r0, r3
 8000358:	f003 fc8e 	bl	8003c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800035c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	605a      	str	r2, [r3, #4]
 8000366:	609a      	str	r2, [r3, #8]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800036c:	463b      	mov	r3, r7
 800036e:	223c      	movs	r2, #60	; 0x3c
 8000370:	2100      	movs	r1, #0
 8000372:	4618      	mov	r0, r3
 8000374:	f003 fc80 	bl	8003c78 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000378:	2301      	movs	r3, #1
 800037a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800037c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000380:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000386:	2301      	movs	r3, #1
 8000388:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800038a:	2302      	movs	r3, #2
 800038c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800038e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000392:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000394:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000398:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800039e:	4618      	mov	r0, r3
 80003a0:	f000 fd5c 	bl	8000e5c <HAL_RCC_OscConfig>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80003aa:	f000 f897 	bl	80004dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ae:	230f      	movs	r3, #15
 80003b0:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b2:	2302      	movs	r3, #2
 80003b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003c8:	2102      	movs	r1, #2
 80003ca:	4618      	mov	r0, r3
 80003cc:	f001 fd84 	bl	8001ed8 <HAL_RCC_ClockConfig>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <SystemClock_Config+0x92>
  {
    Error_Handler();
 80003d6:	f000 f881 	bl	80004dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003da:	2301      	movs	r3, #1
 80003dc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80003de:	2300      	movs	r3, #0
 80003e0:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e2:	463b      	mov	r3, r7
 80003e4:	4618      	mov	r0, r3
 80003e6:	f001 ffad 	bl	8002344 <HAL_RCCEx_PeriphCLKConfig>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80003f0:	f000 f874 	bl	80004dc <Error_Handler>
  }
}
 80003f4:	bf00      	nop
 80003f6:	3778      	adds	r7, #120	; 0x78
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}

080003fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000400:	4b14      	ldr	r3, [pc, #80]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000402:	4a15      	ldr	r2, [pc, #84]	; (8000458 <MX_USART1_UART_Init+0x5c>)
 8000404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000406:	4b13      	ldr	r3, [pc, #76]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000408:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800040c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800040e:	4b11      	ldr	r3, [pc, #68]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000414:	4b0f      	ldr	r3, [pc, #60]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000416:	2200      	movs	r2, #0
 8000418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800041a:	4b0e      	ldr	r3, [pc, #56]	; (8000454 <MX_USART1_UART_Init+0x58>)
 800041c:	2200      	movs	r2, #0
 800041e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000420:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000422:	220c      	movs	r2, #12
 8000424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000426:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000428:	2200      	movs	r2, #0
 800042a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800042c:	4b09      	ldr	r3, [pc, #36]	; (8000454 <MX_USART1_UART_Init+0x58>)
 800042e:	2200      	movs	r2, #0
 8000430:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000432:	4b08      	ldr	r3, [pc, #32]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000434:	2200      	movs	r2, #0
 8000436:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <MX_USART1_UART_Init+0x58>)
 800043a:	2200      	movs	r2, #0
 800043c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800043e:	4805      	ldr	r0, [pc, #20]	; (8000454 <MX_USART1_UART_Init+0x58>)
 8000440:	f002 f930 	bl	80026a4 <HAL_UART_Init>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800044a:	f000 f847 	bl	80004dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	2000008c 	.word	0x2000008c
 8000458:	40013800 	.word	0x40013800

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b088      	sub	sp, #32
 8000460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000462:	f107 030c 	add.w	r3, r7, #12
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	609a      	str	r2, [r3, #8]
 800046e:	60da      	str	r2, [r3, #12]
 8000470:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000472:	4b19      	ldr	r3, [pc, #100]	; (80004d8 <MX_GPIO_Init+0x7c>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	4a18      	ldr	r2, [pc, #96]	; (80004d8 <MX_GPIO_Init+0x7c>)
 8000478:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800047c:	6153      	str	r3, [r2, #20]
 800047e:	4b16      	ldr	r3, [pc, #88]	; (80004d8 <MX_GPIO_Init+0x7c>)
 8000480:	695b      	ldr	r3, [r3, #20]
 8000482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000486:	60bb      	str	r3, [r7, #8]
 8000488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048a:	4b13      	ldr	r3, [pc, #76]	; (80004d8 <MX_GPIO_Init+0x7c>)
 800048c:	695b      	ldr	r3, [r3, #20]
 800048e:	4a12      	ldr	r2, [pc, #72]	; (80004d8 <MX_GPIO_Init+0x7c>)
 8000490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000494:	6153      	str	r3, [r2, #20]
 8000496:	4b10      	ldr	r3, [pc, #64]	; (80004d8 <MX_GPIO_Init+0x7c>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, GPIO_PIN_RESET);
 80004a2:	2200      	movs	r2, #0
 80004a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004ac:	f000 fcbe 	bl	8000e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TX_EN_Pin */
  GPIO_InitStruct.Pin = TX_EN_Pin;
 80004b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	2300      	movs	r3, #0
 80004c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 80004c2:	f107 030c 	add.w	r3, r7, #12
 80004c6:	4619      	mov	r1, r3
 80004c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004cc:	f000 fb34 	bl	8000b38 <HAL_GPIO_Init>

}
 80004d0:	bf00      	nop
 80004d2:	3720      	adds	r7, #32
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40021000 	.word	0x40021000

080004dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004e0:	b672      	cpsid	i
}
 80004e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e4:	e7fe      	b.n	80004e4 <Error_Handler+0x8>
	...

080004e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ee:	4b0f      	ldr	r3, [pc, #60]	; (800052c <HAL_MspInit+0x44>)
 80004f0:	699b      	ldr	r3, [r3, #24]
 80004f2:	4a0e      	ldr	r2, [pc, #56]	; (800052c <HAL_MspInit+0x44>)
 80004f4:	f043 0301 	orr.w	r3, r3, #1
 80004f8:	6193      	str	r3, [r2, #24]
 80004fa:	4b0c      	ldr	r3, [pc, #48]	; (800052c <HAL_MspInit+0x44>)
 80004fc:	699b      	ldr	r3, [r3, #24]
 80004fe:	f003 0301 	and.w	r3, r3, #1
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000506:	4b09      	ldr	r3, [pc, #36]	; (800052c <HAL_MspInit+0x44>)
 8000508:	69db      	ldr	r3, [r3, #28]
 800050a:	4a08      	ldr	r2, [pc, #32]	; (800052c <HAL_MspInit+0x44>)
 800050c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000510:	61d3      	str	r3, [r2, #28]
 8000512:	4b06      	ldr	r3, [pc, #24]	; (800052c <HAL_MspInit+0x44>)
 8000514:	69db      	ldr	r3, [r3, #28]
 8000516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800051a:	603b      	str	r3, [r7, #0]
 800051c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800051e:	2007      	movs	r0, #7
 8000520:	f000 fa52 	bl	80009c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40021000 	.word	0x40021000

08000530 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	; 0x28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000538:	f107 0314 	add.w	r3, r7, #20
 800053c:	2200      	movs	r2, #0
 800053e:	601a      	str	r2, [r3, #0]
 8000540:	605a      	str	r2, [r3, #4]
 8000542:	609a      	str	r2, [r3, #8]
 8000544:	60da      	str	r2, [r3, #12]
 8000546:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a1c      	ldr	r2, [pc, #112]	; (80005c0 <HAL_UART_MspInit+0x90>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d131      	bne.n	80005b6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000552:	4b1c      	ldr	r3, [pc, #112]	; (80005c4 <HAL_UART_MspInit+0x94>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	4a1b      	ldr	r2, [pc, #108]	; (80005c4 <HAL_UART_MspInit+0x94>)
 8000558:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800055c:	6193      	str	r3, [r2, #24]
 800055e:	4b19      	ldr	r3, [pc, #100]	; (80005c4 <HAL_UART_MspInit+0x94>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000566:	613b      	str	r3, [r7, #16]
 8000568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800056a:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <HAL_UART_MspInit+0x94>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	4a15      	ldr	r2, [pc, #84]	; (80005c4 <HAL_UART_MspInit+0x94>)
 8000570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000574:	6153      	str	r3, [r2, #20]
 8000576:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <HAL_UART_MspInit+0x94>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000582:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000588:	2302      	movs	r3, #2
 800058a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058c:	2300      	movs	r3, #0
 800058e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000590:	2303      	movs	r3, #3
 8000592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000594:	2307      	movs	r3, #7
 8000596:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000598:	f107 0314 	add.w	r3, r7, #20
 800059c:	4619      	mov	r1, r3
 800059e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a2:	f000 fac9 	bl	8000b38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2100      	movs	r1, #0
 80005aa:	2025      	movs	r0, #37	; 0x25
 80005ac:	f000 fa17 	bl	80009de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80005b0:	2025      	movs	r0, #37	; 0x25
 80005b2:	f000 fa30 	bl	8000a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005b6:	bf00      	nop
 80005b8:	3728      	adds	r7, #40	; 0x28
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40013800 	.word	0x40013800
 80005c4:	40021000 	.word	0x40021000

080005c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005cc:	e7fe      	b.n	80005cc <NMI_Handler+0x4>

080005ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ce:	b480      	push	{r7}
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005d2:	e7fe      	b.n	80005d2 <HardFault_Handler+0x4>

080005d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d8:	e7fe      	b.n	80005d8 <MemManage_Handler+0x4>

080005da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005da:	b480      	push	{r7}
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005de:	e7fe      	b.n	80005de <BusFault_Handler+0x4>

080005e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e4:	e7fe      	b.n	80005e4 <UsageFault_Handler+0x4>

080005e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005e6:	b480      	push	{r7}
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ea:	bf00      	nop
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr

080005f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000602:	b480      	push	{r7}
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000606:	bf00      	nop
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000614:	f000 f8c4 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}

0800061c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000620:	4802      	ldr	r0, [pc, #8]	; (800062c <USART1_IRQHandler+0x10>)
 8000622:	f002 f917 	bl	8002854 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	2000008c 	.word	0x2000008c

08000630 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000638:	4a14      	ldr	r2, [pc, #80]	; (800068c <_sbrk+0x5c>)
 800063a:	4b15      	ldr	r3, [pc, #84]	; (8000690 <_sbrk+0x60>)
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000644:	4b13      	ldr	r3, [pc, #76]	; (8000694 <_sbrk+0x64>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d102      	bne.n	8000652 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800064c:	4b11      	ldr	r3, [pc, #68]	; (8000694 <_sbrk+0x64>)
 800064e:	4a12      	ldr	r2, [pc, #72]	; (8000698 <_sbrk+0x68>)
 8000650:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000652:	4b10      	ldr	r3, [pc, #64]	; (8000694 <_sbrk+0x64>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	4413      	add	r3, r2
 800065a:	693a      	ldr	r2, [r7, #16]
 800065c:	429a      	cmp	r2, r3
 800065e:	d207      	bcs.n	8000670 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000660:	f003 fae0 	bl	8003c24 <__errno>
 8000664:	4603      	mov	r3, r0
 8000666:	220c      	movs	r2, #12
 8000668:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800066a:	f04f 33ff 	mov.w	r3, #4294967295
 800066e:	e009      	b.n	8000684 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000670:	4b08      	ldr	r3, [pc, #32]	; (8000694 <_sbrk+0x64>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000676:	4b07      	ldr	r3, [pc, #28]	; (8000694 <_sbrk+0x64>)
 8000678:	681a      	ldr	r2, [r3, #0]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4413      	add	r3, r2
 800067e:	4a05      	ldr	r2, [pc, #20]	; (8000694 <_sbrk+0x64>)
 8000680:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000682:	68fb      	ldr	r3, [r7, #12]
}
 8000684:	4618      	mov	r0, r3
 8000686:	3718      	adds	r7, #24
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	2000a000 	.word	0x2000a000
 8000690:	00000400 	.word	0x00000400
 8000694:	20000138 	.word	0x20000138
 8000698:	20000150 	.word	0x20000150

0800069c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <SystemInit+0x20>)
 80006a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006a6:	4a05      	ldr	r2, [pc, #20]	; (80006bc <SystemInit+0x20>)
 80006a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006f8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006c4:	f7ff ffea 	bl	800069c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006c8:	480c      	ldr	r0, [pc, #48]	; (80006fc <LoopForever+0x6>)
  ldr r1, =_edata
 80006ca:	490d      	ldr	r1, [pc, #52]	; (8000700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006cc:	4a0d      	ldr	r2, [pc, #52]	; (8000704 <LoopForever+0xe>)
  movs r3, #0
 80006ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006d0:	e002      	b.n	80006d8 <LoopCopyDataInit>

080006d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006d6:	3304      	adds	r3, #4

080006d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006dc:	d3f9      	bcc.n	80006d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006de:	4a0a      	ldr	r2, [pc, #40]	; (8000708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006e0:	4c0a      	ldr	r4, [pc, #40]	; (800070c <LoopForever+0x16>)
  movs r3, #0
 80006e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e4:	e001      	b.n	80006ea <LoopFillZerobss>

080006e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e8:	3204      	adds	r2, #4

080006ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ec:	d3fb      	bcc.n	80006e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ee:	f003 fa9f 	bl	8003c30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006f2:	f7ff fdfd 	bl	80002f0 <main>

080006f6 <LoopForever>:

LoopForever:
    b LoopForever
 80006f6:	e7fe      	b.n	80006f6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006f8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80006fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000700:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000704:	080045f8 	.word	0x080045f8
  ldr r2, =_sbss
 8000708:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800070c:	20000150 	.word	0x20000150

08000710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000710:	e7fe      	b.n	8000710 <ADC1_2_IRQHandler>
	...

08000714 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000718:	4b08      	ldr	r3, [pc, #32]	; (800073c <HAL_Init+0x28>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a07      	ldr	r2, [pc, #28]	; (800073c <HAL_Init+0x28>)
 800071e:	f043 0310 	orr.w	r3, r3, #16
 8000722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000724:	2003      	movs	r0, #3
 8000726:	f000 f94f 	bl	80009c8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800072a:	2000      	movs	r0, #0
 800072c:	f000 f808 	bl	8000740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000730:	f7ff feda 	bl	80004e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000734:	2300      	movs	r3, #0
}
 8000736:	4618      	mov	r0, r3
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40022000 	.word	0x40022000

08000740 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <HAL_InitTick+0x54>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <HAL_InitTick+0x58>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f967 	bl	8000a32 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f92f 	bl	80009de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	; (800079c <HAL_InitTick+0x5c>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000000 	.word	0x20000000
 8000798:	20000008 	.word	0x20000008
 800079c:	20000004 	.word	0x20000004

080007a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000008 	.word	0x20000008
 80007c4:	2000013c 	.word	0x2000013c

080007c8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;  
 80007cc:	4b03      	ldr	r3, [pc, #12]	; (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2000013c 	.word	0x2000013c

080007e0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000008 	.word	0x20000008

08000828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000828:	b480      	push	{r7}
 800082a:	b085      	sub	sp, #20
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	f003 0307 	and.w	r3, r3, #7
 8000836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000838:	4b0c      	ldr	r3, [pc, #48]	; (800086c <__NVIC_SetPriorityGrouping+0x44>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800083e:	68ba      	ldr	r2, [r7, #8]
 8000840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000844:	4013      	ands	r3, r2
 8000846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000850:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800085a:	4a04      	ldr	r2, [pc, #16]	; (800086c <__NVIC_SetPriorityGrouping+0x44>)
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	60d3      	str	r3, [r2, #12]
}
 8000860:	bf00      	nop
 8000862:	3714      	adds	r7, #20
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000874:	4b04      	ldr	r3, [pc, #16]	; (8000888 <__NVIC_GetPriorityGrouping+0x18>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	f003 0307 	and.w	r3, r3, #7
}
 800087e:	4618      	mov	r0, r3
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	2b00      	cmp	r3, #0
 800089c:	db0b      	blt.n	80008b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	f003 021f 	and.w	r2, r3, #31
 80008a4:	4907      	ldr	r1, [pc, #28]	; (80008c4 <__NVIC_EnableIRQ+0x38>)
 80008a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008aa:	095b      	lsrs	r3, r3, #5
 80008ac:	2001      	movs	r0, #1
 80008ae:	fa00 f202 	lsl.w	r2, r0, r2
 80008b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008b6:	bf00      	nop
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800091c:	b480      	push	{r7}
 800091e:	b089      	sub	sp, #36	; 0x24
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	f1c3 0307 	rsb	r3, r3, #7
 8000936:	2b04      	cmp	r3, #4
 8000938:	bf28      	it	cs
 800093a:	2304      	movcs	r3, #4
 800093c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3304      	adds	r3, #4
 8000942:	2b06      	cmp	r3, #6
 8000944:	d902      	bls.n	800094c <NVIC_EncodePriority+0x30>
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	3b03      	subs	r3, #3
 800094a:	e000      	b.n	800094e <NVIC_EncodePriority+0x32>
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000950:	f04f 32ff 	mov.w	r2, #4294967295
 8000954:	69bb      	ldr	r3, [r7, #24]
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43da      	mvns	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	401a      	ands	r2, r3
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000964:	f04f 31ff 	mov.w	r1, #4294967295
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	fa01 f303 	lsl.w	r3, r1, r3
 800096e:	43d9      	mvns	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	4313      	orrs	r3, r2
         );
}
 8000976:	4618      	mov	r0, r3
 8000978:	3724      	adds	r7, #36	; 0x24
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
	...

08000984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3b01      	subs	r3, #1
 8000990:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000994:	d301      	bcc.n	800099a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000996:	2301      	movs	r3, #1
 8000998:	e00f      	b.n	80009ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800099a:	4a0a      	ldr	r2, [pc, #40]	; (80009c4 <SysTick_Config+0x40>)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3b01      	subs	r3, #1
 80009a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009a2:	210f      	movs	r1, #15
 80009a4:	f04f 30ff 	mov.w	r0, #4294967295
 80009a8:	f7ff ff8e 	bl	80008c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <SysTick_Config+0x40>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009b2:	4b04      	ldr	r3, [pc, #16]	; (80009c4 <SysTick_Config+0x40>)
 80009b4:	2207      	movs	r2, #7
 80009b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	e000e010 	.word	0xe000e010

080009c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f7ff ff29 	bl	8000828 <__NVIC_SetPriorityGrouping>
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b086      	sub	sp, #24
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	4603      	mov	r3, r0
 80009e6:	60b9      	str	r1, [r7, #8]
 80009e8:	607a      	str	r2, [r7, #4]
 80009ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009f0:	f7ff ff3e 	bl	8000870 <__NVIC_GetPriorityGrouping>
 80009f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	68b9      	ldr	r1, [r7, #8]
 80009fa:	6978      	ldr	r0, [r7, #20]
 80009fc:	f7ff ff8e 	bl	800091c <NVIC_EncodePriority>
 8000a00:	4602      	mov	r2, r0
 8000a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a06:	4611      	mov	r1, r2
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff ff5d 	bl	80008c8 <__NVIC_SetPriority>
}
 8000a0e:	bf00      	nop
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ff31 	bl	800088c <__NVIC_EnableIRQ>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b082      	sub	sp, #8
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff ffa2 	bl	8000984 <SysTick_Config>
 8000a40:	4603      	mov	r3, r0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	b083      	sub	sp, #12
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d008      	beq.n	8000a6e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2204      	movs	r2, #4
 8000a60:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2200      	movs	r2, #0
 8000a66:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e020      	b.n	8000ab0 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f022 020e 	bic.w	r2, r2, #14
 8000a7c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f022 0201 	bic.w	r2, r2, #1
 8000a8c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a96:	2101      	movs	r1, #1
 8000a98:	fa01 f202 	lsl.w	r2, r1, r2
 8000a9c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000aae:	2300      	movs	r3, #0
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d005      	beq.n	8000ade <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	73fb      	strb	r3, [r7, #15]
 8000adc:	e027      	b.n	8000b2e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f022 020e 	bic.w	r2, r2, #14
 8000aec:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f022 0201 	bic.w	r2, r2, #1
 8000afc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b06:	2101      	movs	r1, #1
 8000b08:	fa01 f202 	lsl.w	r2, r1, r2
 8000b0c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2201      	movs	r2, #1
 8000b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d003      	beq.n	8000b2e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	4798      	blx	r3
    } 
  }
  return status;
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3710      	adds	r7, #16
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b087      	sub	sp, #28
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b46:	e154      	b.n	8000df2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	fa01 f303 	lsl.w	r3, r1, r3
 8000b54:	4013      	ands	r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	f000 8146 	beq.w	8000dec <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	f003 0303 	and.w	r3, r3, #3
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d005      	beq.n	8000b78 <HAL_GPIO_Init+0x40>
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f003 0303 	and.w	r3, r3, #3
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d130      	bne.n	8000bda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	2203      	movs	r2, #3
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	68da      	ldr	r2, [r3, #12]
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9c:	693a      	ldr	r2, [r7, #16]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bae:	2201      	movs	r2, #1
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	091b      	lsrs	r3, r3, #4
 8000bc4:	f003 0201 	and.w	r2, r3, #1
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	f003 0303 	and.w	r3, r3, #3
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d017      	beq.n	8000c16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	68db      	ldr	r3, [r3, #12]
 8000bea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	689a      	ldr	r2, [r3, #8]
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f003 0303 	and.w	r3, r3, #3
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d123      	bne.n	8000c6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	08da      	lsrs	r2, r3, #3
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	3208      	adds	r2, #8
 8000c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	220f      	movs	r2, #15
 8000c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3e:	43db      	mvns	r3, r3
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	4013      	ands	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	691a      	ldr	r2, [r3, #16]
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	f003 0307 	and.w	r3, r3, #7
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	08da      	lsrs	r2, r3, #3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3208      	adds	r2, #8
 8000c64:	6939      	ldr	r1, [r7, #16]
 8000c66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	2203      	movs	r2, #3
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f003 0203 	and.w	r2, r3, #3
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	f000 80a0 	beq.w	8000dec <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cac:	4b58      	ldr	r3, [pc, #352]	; (8000e10 <HAL_GPIO_Init+0x2d8>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a57      	ldr	r2, [pc, #348]	; (8000e10 <HAL_GPIO_Init+0x2d8>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b55      	ldr	r3, [pc, #340]	; (8000e10 <HAL_GPIO_Init+0x2d8>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cc4:	4a53      	ldr	r2, [pc, #332]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	089b      	lsrs	r3, r3, #2
 8000cca:	3302      	adds	r3, #2
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	f003 0303 	and.w	r3, r3, #3
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	220f      	movs	r2, #15
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000cee:	d019      	beq.n	8000d24 <HAL_GPIO_Init+0x1ec>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a49      	ldr	r2, [pc, #292]	; (8000e18 <HAL_GPIO_Init+0x2e0>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d013      	beq.n	8000d20 <HAL_GPIO_Init+0x1e8>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a48      	ldr	r2, [pc, #288]	; (8000e1c <HAL_GPIO_Init+0x2e4>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d00d      	beq.n	8000d1c <HAL_GPIO_Init+0x1e4>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4a47      	ldr	r2, [pc, #284]	; (8000e20 <HAL_GPIO_Init+0x2e8>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d007      	beq.n	8000d18 <HAL_GPIO_Init+0x1e0>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4a46      	ldr	r2, [pc, #280]	; (8000e24 <HAL_GPIO_Init+0x2ec>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d101      	bne.n	8000d14 <HAL_GPIO_Init+0x1dc>
 8000d10:	2304      	movs	r3, #4
 8000d12:	e008      	b.n	8000d26 <HAL_GPIO_Init+0x1ee>
 8000d14:	2305      	movs	r3, #5
 8000d16:	e006      	b.n	8000d26 <HAL_GPIO_Init+0x1ee>
 8000d18:	2303      	movs	r3, #3
 8000d1a:	e004      	b.n	8000d26 <HAL_GPIO_Init+0x1ee>
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	e002      	b.n	8000d26 <HAL_GPIO_Init+0x1ee>
 8000d20:	2301      	movs	r3, #1
 8000d22:	e000      	b.n	8000d26 <HAL_GPIO_Init+0x1ee>
 8000d24:	2300      	movs	r3, #0
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	f002 0203 	and.w	r2, r2, #3
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	4093      	lsls	r3, r2
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d36:	4937      	ldr	r1, [pc, #220]	; (8000e14 <HAL_GPIO_Init+0x2dc>)
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	089b      	lsrs	r3, r3, #2
 8000d3c:	3302      	adds	r3, #2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d44:	4b38      	ldr	r3, [pc, #224]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d003      	beq.n	8000d68 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d68:	4a2f      	ldr	r2, [pc, #188]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d6e:	4b2e      	ldr	r3, [pc, #184]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	43db      	mvns	r3, r3
 8000d78:	693a      	ldr	r2, [r7, #16]
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d003      	beq.n	8000d92 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d92:	4a25      	ldr	r2, [pc, #148]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000d98:	4b23      	ldr	r3, [pc, #140]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d003      	beq.n	8000dbc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000dbc:	4a1a      	ldr	r2, [pc, #104]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dc2:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d003      	beq.n	8000de6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000de6:	4a10      	ldr	r2, [pc, #64]	; (8000e28 <HAL_GPIO_Init+0x2f0>)
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	3301      	adds	r3, #1
 8000df0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	fa22 f303 	lsr.w	r3, r2, r3
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	f47f aea3 	bne.w	8000b48 <HAL_GPIO_Init+0x10>
  }
}
 8000e02:	bf00      	nop
 8000e04:	bf00      	nop
 8000e06:	371c      	adds	r7, #28
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	40021000 	.word	0x40021000
 8000e14:	40010000 	.word	0x40010000
 8000e18:	48000400 	.word	0x48000400
 8000e1c:	48000800 	.word	0x48000800
 8000e20:	48000c00 	.word	0x48000c00
 8000e24:	48001000 	.word	0x48001000
 8000e28:	40010400 	.word	0x40010400

08000e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	807b      	strh	r3, [r7, #2]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e3c:	787b      	ldrb	r3, [r7, #1]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e42:	887a      	ldrh	r2, [r7, #2]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e48:	e002      	b.n	8000e50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e4a:	887a      	ldrh	r2, [r7, #2]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e6c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d102      	bne.n	8000e82 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	f001 b823 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	f000 817d 	beq.w	8001192 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e98:	4bbc      	ldr	r3, [pc, #752]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 030c 	and.w	r3, r3, #12
 8000ea0:	2b04      	cmp	r3, #4
 8000ea2:	d00c      	beq.n	8000ebe <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ea4:	4bb9      	ldr	r3, [pc, #740]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 030c 	and.w	r3, r3, #12
 8000eac:	2b08      	cmp	r3, #8
 8000eae:	d15c      	bne.n	8000f6a <HAL_RCC_OscConfig+0x10e>
 8000eb0:	4bb6      	ldr	r3, [pc, #728]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ebc:	d155      	bne.n	8000f6a <HAL_RCC_OscConfig+0x10e>
 8000ebe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000eca:	fa93 f3a3 	rbit	r3, r3
 8000ece:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ed2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed6:	fab3 f383 	clz	r3, r3
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	095b      	lsrs	r3, r3, #5
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d102      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x94>
 8000eea:	4ba8      	ldr	r3, [pc, #672]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	e015      	b.n	8000f1c <HAL_RCC_OscConfig+0xc0>
 8000ef0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ef4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000efc:	fa93 f3a3 	rbit	r3, r3
 8000f00:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000f04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f08:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000f0c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000f10:	fa93 f3a3 	rbit	r3, r3
 8000f14:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000f18:	4b9c      	ldr	r3, [pc, #624]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f20:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000f24:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000f28:	fa92 f2a2 	rbit	r2, r2
 8000f2c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000f30:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000f34:	fab2 f282 	clz	r2, r2
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	f042 0220 	orr.w	r2, r2, #32
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	f002 021f 	and.w	r2, r2, #31
 8000f44:	2101      	movs	r1, #1
 8000f46:	fa01 f202 	lsl.w	r2, r1, r2
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f000 811f 	beq.w	8001190 <HAL_RCC_OscConfig+0x334>
 8000f52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	f040 8116 	bne.w	8001190 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	f000 bfaf 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f7a:	d106      	bne.n	8000f8a <HAL_RCC_OscConfig+0x12e>
 8000f7c:	4b83      	ldr	r3, [pc, #524]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a82      	ldr	r2, [pc, #520]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	e036      	b.n	8000ff8 <HAL_RCC_OscConfig+0x19c>
 8000f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10c      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x158>
 8000f9a:	4b7c      	ldr	r3, [pc, #496]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a7b      	ldr	r2, [pc, #492]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fa4:	6013      	str	r3, [r2, #0]
 8000fa6:	4b79      	ldr	r3, [pc, #484]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a78      	ldr	r2, [pc, #480]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	e021      	b.n	8000ff8 <HAL_RCC_OscConfig+0x19c>
 8000fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fb8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fc4:	d10c      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x184>
 8000fc6:	4b71      	ldr	r3, [pc, #452]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a70      	ldr	r2, [pc, #448]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fd0:	6013      	str	r3, [r2, #0]
 8000fd2:	4b6e      	ldr	r3, [pc, #440]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a6d      	ldr	r2, [pc, #436]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fdc:	6013      	str	r3, [r2, #0]
 8000fde:	e00b      	b.n	8000ff8 <HAL_RCC_OscConfig+0x19c>
 8000fe0:	4b6a      	ldr	r3, [pc, #424]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a69      	ldr	r2, [pc, #420]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fe6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b67      	ldr	r3, [pc, #412]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a66      	ldr	r2, [pc, #408]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000ff2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ff6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ff8:	4b64      	ldr	r3, [pc, #400]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8000ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ffc:	f023 020f 	bic.w	r2, r3, #15
 8001000:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001004:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	495f      	ldr	r1, [pc, #380]	; (800118c <HAL_RCC_OscConfig+0x330>)
 800100e:	4313      	orrs	r3, r2
 8001010:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001012:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001016:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d059      	beq.n	80010d6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001022:	f7ff fbd1 	bl	80007c8 <HAL_GetTick>
 8001026:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800102a:	e00a      	b.n	8001042 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800102c:	f7ff fbcc 	bl	80007c8 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	2b64      	cmp	r3, #100	; 0x64
 800103a:	d902      	bls.n	8001042 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	f000 bf43 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001042:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001046:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800104e:	fa93 f3a3 	rbit	r3, r3
 8001052:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001056:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800105a:	fab3 f383 	clz	r3, r3
 800105e:	b2db      	uxtb	r3, r3
 8001060:	095b      	lsrs	r3, r3, #5
 8001062:	b2db      	uxtb	r3, r3
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b01      	cmp	r3, #1
 800106c:	d102      	bne.n	8001074 <HAL_RCC_OscConfig+0x218>
 800106e:	4b47      	ldr	r3, [pc, #284]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	e015      	b.n	80010a0 <HAL_RCC_OscConfig+0x244>
 8001074:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001078:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001080:	fa93 f3a3 	rbit	r3, r3
 8001084:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001088:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800108c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001090:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001094:	fa93 f3a3 	rbit	r3, r3
 8001098:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800109c:	4b3b      	ldr	r3, [pc, #236]	; (800118c <HAL_RCC_OscConfig+0x330>)
 800109e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010a4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80010a8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80010ac:	fa92 f2a2 	rbit	r2, r2
 80010b0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80010b4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80010b8:	fab2 f282 	clz	r2, r2
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	f042 0220 	orr.w	r2, r2, #32
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	f002 021f 	and.w	r2, r2, #31
 80010c8:	2101      	movs	r1, #1
 80010ca:	fa01 f202 	lsl.w	r2, r1, r2
 80010ce:	4013      	ands	r3, r2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d0ab      	beq.n	800102c <HAL_RCC_OscConfig+0x1d0>
 80010d4:	e05d      	b.n	8001192 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d6:	f7ff fb77 	bl	80007c8 <HAL_GetTick>
 80010da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010de:	e00a      	b.n	80010f6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010e0:	f7ff fb72 	bl	80007c8 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b64      	cmp	r3, #100	; 0x64
 80010ee:	d902      	bls.n	80010f6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	f000 bee9 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
 80010f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010fa:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001102:	fa93 f3a3 	rbit	r3, r3
 8001106:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800110a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800110e:	fab3 f383 	clz	r3, r3
 8001112:	b2db      	uxtb	r3, r3
 8001114:	095b      	lsrs	r3, r3, #5
 8001116:	b2db      	uxtb	r3, r3
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b01      	cmp	r3, #1
 8001120:	d102      	bne.n	8001128 <HAL_RCC_OscConfig+0x2cc>
 8001122:	4b1a      	ldr	r3, [pc, #104]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	e015      	b.n	8001154 <HAL_RCC_OscConfig+0x2f8>
 8001128:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800112c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001130:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001134:	fa93 f3a3 	rbit	r3, r3
 8001138:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800113c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001140:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001144:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001148:	fa93 f3a3 	rbit	r3, r3
 800114c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001150:	4b0e      	ldr	r3, [pc, #56]	; (800118c <HAL_RCC_OscConfig+0x330>)
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001158:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800115c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001160:	fa92 f2a2 	rbit	r2, r2
 8001164:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001168:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800116c:	fab2 f282 	clz	r2, r2
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	f042 0220 	orr.w	r2, r2, #32
 8001176:	b2d2      	uxtb	r2, r2
 8001178:	f002 021f 	and.w	r2, r2, #31
 800117c:	2101      	movs	r1, #1
 800117e:	fa01 f202 	lsl.w	r2, r1, r2
 8001182:	4013      	ands	r3, r2
 8001184:	2b00      	cmp	r3, #0
 8001186:	d1ab      	bne.n	80010e0 <HAL_RCC_OscConfig+0x284>
 8001188:	e003      	b.n	8001192 <HAL_RCC_OscConfig+0x336>
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001196:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f000 817d 	beq.w	80014a2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011a8:	4ba6      	ldr	r3, [pc, #664]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f003 030c 	and.w	r3, r3, #12
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d00b      	beq.n	80011cc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011b4:	4ba3      	ldr	r3, [pc, #652]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f003 030c 	and.w	r3, r3, #12
 80011bc:	2b08      	cmp	r3, #8
 80011be:	d172      	bne.n	80012a6 <HAL_RCC_OscConfig+0x44a>
 80011c0:	4ba0      	ldr	r3, [pc, #640]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d16c      	bne.n	80012a6 <HAL_RCC_OscConfig+0x44a>
 80011cc:	2302      	movs	r3, #2
 80011ce:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80011d6:	fa93 f3a3 	rbit	r3, r3
 80011da:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80011de:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e2:	fab3 f383 	clz	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	095b      	lsrs	r3, r3, #5
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d102      	bne.n	80011fc <HAL_RCC_OscConfig+0x3a0>
 80011f6:	4b93      	ldr	r3, [pc, #588]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	e013      	b.n	8001224 <HAL_RCC_OscConfig+0x3c8>
 80011fc:	2302      	movs	r3, #2
 80011fe:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001202:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001206:	fa93 f3a3 	rbit	r3, r3
 800120a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800120e:	2302      	movs	r3, #2
 8001210:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001214:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001218:	fa93 f3a3 	rbit	r3, r3
 800121c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001220:	4b88      	ldr	r3, [pc, #544]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 8001222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001224:	2202      	movs	r2, #2
 8001226:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800122a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800122e:	fa92 f2a2 	rbit	r2, r2
 8001232:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001236:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800123a:	fab2 f282 	clz	r2, r2
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	f042 0220 	orr.w	r2, r2, #32
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	f002 021f 	and.w	r2, r2, #31
 800124a:	2101      	movs	r1, #1
 800124c:	fa01 f202 	lsl.w	r2, r1, r2
 8001250:	4013      	ands	r3, r2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d00a      	beq.n	800126c <HAL_RCC_OscConfig+0x410>
 8001256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800125a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d002      	beq.n	800126c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	f000 be2e 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b75      	ldr	r3, [pc, #468]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001278:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	21f8      	movs	r1, #248	; 0xf8
 8001282:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001286:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800128a:	fa91 f1a1 	rbit	r1, r1
 800128e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001292:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001296:	fab1 f181 	clz	r1, r1
 800129a:	b2c9      	uxtb	r1, r1
 800129c:	408b      	lsls	r3, r1
 800129e:	4969      	ldr	r1, [pc, #420]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a4:	e0fd      	b.n	80014a2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f000 8088 	beq.w	80013c8 <HAL_RCC_OscConfig+0x56c>
 80012b8:	2301      	movs	r3, #1
 80012ba:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012be:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80012c2:	fa93 f3a3 	rbit	r3, r3
 80012c6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80012ca:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	461a      	mov	r2, r3
 80012e0:	2301      	movs	r3, #1
 80012e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e4:	f7ff fa70 	bl	80007c8 <HAL_GetTick>
 80012e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ec:	e00a      	b.n	8001304 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012ee:	f7ff fa6b 	bl	80007c8 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d902      	bls.n	8001304 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	f000 bde2 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001304:	2302      	movs	r3, #2
 8001306:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800130e:	fa93 f3a3 	rbit	r3, r3
 8001312:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001316:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800131a:	fab3 f383 	clz	r3, r3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	095b      	lsrs	r3, r3, #5
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b01      	cmp	r3, #1
 800132c:	d102      	bne.n	8001334 <HAL_RCC_OscConfig+0x4d8>
 800132e:	4b45      	ldr	r3, [pc, #276]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	e013      	b.n	800135c <HAL_RCC_OscConfig+0x500>
 8001334:	2302      	movs	r3, #2
 8001336:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800133a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800133e:	fa93 f3a3 	rbit	r3, r3
 8001342:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001346:	2302      	movs	r3, #2
 8001348:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800134c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001350:	fa93 f3a3 	rbit	r3, r3
 8001354:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001358:	4b3a      	ldr	r3, [pc, #232]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 800135a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135c:	2202      	movs	r2, #2
 800135e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001362:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001366:	fa92 f2a2 	rbit	r2, r2
 800136a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800136e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001372:	fab2 f282 	clz	r2, r2
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	f042 0220 	orr.w	r2, r2, #32
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	f002 021f 	and.w	r2, r2, #31
 8001382:	2101      	movs	r1, #1
 8001384:	fa01 f202 	lsl.w	r2, r1, r2
 8001388:	4013      	ands	r3, r2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0af      	beq.n	80012ee <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800138e:	4b2d      	ldr	r3, [pc, #180]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001396:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800139a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	21f8      	movs	r1, #248	; 0xf8
 80013a4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80013ac:	fa91 f1a1 	rbit	r1, r1
 80013b0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80013b4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80013b8:	fab1 f181 	clz	r1, r1
 80013bc:	b2c9      	uxtb	r1, r1
 80013be:	408b      	lsls	r3, r1
 80013c0:	4920      	ldr	r1, [pc, #128]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 80013c2:	4313      	orrs	r3, r2
 80013c4:	600b      	str	r3, [r1, #0]
 80013c6:	e06c      	b.n	80014a2 <HAL_RCC_OscConfig+0x646>
 80013c8:	2301      	movs	r3, #1
 80013ca:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ce:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80013d2:	fa93 f3a3 	rbit	r3, r3
 80013d6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80013da:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013de:	fab3 f383 	clz	r3, r3
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013e8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	461a      	mov	r2, r3
 80013f0:	2300      	movs	r3, #0
 80013f2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f4:	f7ff f9e8 	bl	80007c8 <HAL_GetTick>
 80013f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013fc:	e00a      	b.n	8001414 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013fe:	f7ff f9e3 	bl	80007c8 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d902      	bls.n	8001414 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	f000 bd5a 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001414:	2302      	movs	r3, #2
 8001416:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800141e:	fa93 f3a3 	rbit	r3, r3
 8001422:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001426:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800142a:	fab3 f383 	clz	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	095b      	lsrs	r3, r3, #5
 8001432:	b2db      	uxtb	r3, r3
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b01      	cmp	r3, #1
 800143c:	d104      	bne.n	8001448 <HAL_RCC_OscConfig+0x5ec>
 800143e:	4b01      	ldr	r3, [pc, #4]	; (8001444 <HAL_RCC_OscConfig+0x5e8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	e015      	b.n	8001470 <HAL_RCC_OscConfig+0x614>
 8001444:	40021000 	.word	0x40021000
 8001448:	2302      	movs	r3, #2
 800144a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001452:	fa93 f3a3 	rbit	r3, r3
 8001456:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800145a:	2302      	movs	r3, #2
 800145c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001460:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001464:	fa93 f3a3 	rbit	r3, r3
 8001468:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800146c:	4bc8      	ldr	r3, [pc, #800]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 800146e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001470:	2202      	movs	r2, #2
 8001472:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001476:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800147a:	fa92 f2a2 	rbit	r2, r2
 800147e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001482:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001486:	fab2 f282 	clz	r2, r2
 800148a:	b2d2      	uxtb	r2, r2
 800148c:	f042 0220 	orr.w	r2, r2, #32
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	f002 021f 	and.w	r2, r2, #31
 8001496:	2101      	movs	r1, #1
 8001498:	fa01 f202 	lsl.w	r2, r1, r2
 800149c:	4013      	ands	r3, r2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1ad      	bne.n	80013fe <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f000 8110 	beq.w	80016d8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d079      	beq.n	80015bc <HAL_RCC_OscConfig+0x760>
 80014c8:	2301      	movs	r3, #1
 80014ca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80014d2:	fa93 f3a3 	rbit	r3, r3
 80014d6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80014da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014de:	fab3 f383 	clz	r3, r3
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	461a      	mov	r2, r3
 80014e6:	4bab      	ldr	r3, [pc, #684]	; (8001794 <HAL_RCC_OscConfig+0x938>)
 80014e8:	4413      	add	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	461a      	mov	r2, r3
 80014ee:	2301      	movs	r3, #1
 80014f0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f2:	f7ff f969 	bl	80007c8 <HAL_GetTick>
 80014f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014fa:	e00a      	b.n	8001512 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014fc:	f7ff f964 	bl	80007c8 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d902      	bls.n	8001512 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	f000 bcdb 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001512:	2302      	movs	r3, #2
 8001514:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001518:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800151c:	fa93 f3a3 	rbit	r3, r3
 8001520:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001528:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800152c:	2202      	movs	r2, #2
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001534:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	fa93 f2a3 	rbit	r2, r3
 800153e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001542:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800154c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001550:	2202      	movs	r2, #2
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001558:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	fa93 f2a3 	rbit	r2, r3
 8001562:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001566:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800156a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800156c:	4b88      	ldr	r3, [pc, #544]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 800156e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001574:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001578:	2102      	movs	r1, #2
 800157a:	6019      	str	r1, [r3, #0]
 800157c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001580:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	fa93 f1a3 	rbit	r1, r3
 800158a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800158e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001592:	6019      	str	r1, [r3, #0]
  return result;
 8001594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001598:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	fab3 f383 	clz	r3, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	f003 031f 	and.w	r3, r3, #31
 80015ae:	2101      	movs	r1, #1
 80015b0:	fa01 f303 	lsl.w	r3, r1, r3
 80015b4:	4013      	ands	r3, r2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0a0      	beq.n	80014fc <HAL_RCC_OscConfig+0x6a0>
 80015ba:	e08d      	b.n	80016d8 <HAL_RCC_OscConfig+0x87c>
 80015bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015cc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	fa93 f2a3 	rbit	r2, r3
 80015d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015da:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80015de:	601a      	str	r2, [r3, #0]
  return result;
 80015e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80015e8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015ea:	fab3 f383 	clz	r3, r3
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b68      	ldr	r3, [pc, #416]	; (8001794 <HAL_RCC_OscConfig+0x938>)
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	461a      	mov	r2, r3
 80015fa:	2300      	movs	r3, #0
 80015fc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015fe:	f7ff f8e3 	bl	80007c8 <HAL_GetTick>
 8001602:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001606:	e00a      	b.n	800161e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001608:	f7ff f8de 	bl	80007c8 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d902      	bls.n	800161e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	f000 bc55 	b.w	8001ec8 <HAL_RCC_OscConfig+0x106c>
 800161e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001622:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001626:	2202      	movs	r2, #2
 8001628:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800162e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	fa93 f2a3 	rbit	r2, r3
 8001638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001646:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800164a:	2202      	movs	r2, #2
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001652:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	fa93 f2a3 	rbit	r2, r3
 800165c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001660:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800166a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800166e:	2202      	movs	r2, #2
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001676:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	fa93 f2a3 	rbit	r2, r3
 8001680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001684:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001688:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800168a:	4b41      	ldr	r3, [pc, #260]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 800168c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800168e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001692:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001696:	2102      	movs	r1, #2
 8001698:	6019      	str	r1, [r3, #0]
 800169a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800169e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	fa93 f1a3 	rbit	r1, r3
 80016a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ac:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80016b0:	6019      	str	r1, [r3, #0]
  return result;
 80016b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	fab3 f383 	clz	r3, r3
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	f003 031f 	and.w	r3, r3, #31
 80016cc:	2101      	movs	r1, #1
 80016ce:	fa01 f303 	lsl.w	r3, r1, r3
 80016d2:	4013      	ands	r3, r2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d197      	bne.n	8001608 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0304 	and.w	r3, r3, #4
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 81a1 	beq.w	8001a30 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ee:	2300      	movs	r3, #0
 80016f0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f4:	4b26      	ldr	r3, [pc, #152]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 80016f6:	69db      	ldr	r3, [r3, #28]
 80016f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d116      	bne.n	800172e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001700:	4b23      	ldr	r3, [pc, #140]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	4a22      	ldr	r2, [pc, #136]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 8001706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170a:	61d3      	str	r3, [r2, #28]
 800170c:	4b20      	ldr	r3, [pc, #128]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 800170e:	69db      	ldr	r3, [r3, #28]
 8001710:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001714:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001718:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001722:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001726:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001728:	2301      	movs	r3, #1
 800172a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800172e:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <HAL_RCC_OscConfig+0x93c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001736:	2b00      	cmp	r3, #0
 8001738:	d11a      	bne.n	8001770 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800173a:	4b17      	ldr	r3, [pc, #92]	; (8001798 <HAL_RCC_OscConfig+0x93c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a16      	ldr	r2, [pc, #88]	; (8001798 <HAL_RCC_OscConfig+0x93c>)
 8001740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001744:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001746:	f7ff f83f 	bl	80007c8 <HAL_GetTick>
 800174a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174e:	e009      	b.n	8001764 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001750:	f7ff f83a 	bl	80007c8 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b64      	cmp	r3, #100	; 0x64
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e3b1      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <HAL_RCC_OscConfig+0x93c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0ef      	beq.n	8001750 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001774:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d10d      	bne.n	800179c <HAL_RCC_OscConfig+0x940>
 8001780:	4b03      	ldr	r3, [pc, #12]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	4a02      	ldr	r2, [pc, #8]	; (8001790 <HAL_RCC_OscConfig+0x934>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6213      	str	r3, [r2, #32]
 800178c:	e03c      	b.n	8001808 <HAL_RCC_OscConfig+0x9ac>
 800178e:	bf00      	nop
 8001790:	40021000 	.word	0x40021000
 8001794:	10908120 	.word	0x10908120
 8001798:	40007000 	.word	0x40007000
 800179c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d10c      	bne.n	80017c6 <HAL_RCC_OscConfig+0x96a>
 80017ac:	4bc1      	ldr	r3, [pc, #772]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	4ac0      	ldr	r2, [pc, #768]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017b2:	f023 0301 	bic.w	r3, r3, #1
 80017b6:	6213      	str	r3, [r2, #32]
 80017b8:	4bbe      	ldr	r3, [pc, #760]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4abd      	ldr	r2, [pc, #756]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017be:	f023 0304 	bic.w	r3, r3, #4
 80017c2:	6213      	str	r3, [r2, #32]
 80017c4:	e020      	b.n	8001808 <HAL_RCC_OscConfig+0x9ac>
 80017c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	2b05      	cmp	r3, #5
 80017d4:	d10c      	bne.n	80017f0 <HAL_RCC_OscConfig+0x994>
 80017d6:	4bb7      	ldr	r3, [pc, #732]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4ab6      	ldr	r2, [pc, #728]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017dc:	f043 0304 	orr.w	r3, r3, #4
 80017e0:	6213      	str	r3, [r2, #32]
 80017e2:	4bb4      	ldr	r3, [pc, #720]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017e4:	6a1b      	ldr	r3, [r3, #32]
 80017e6:	4ab3      	ldr	r2, [pc, #716]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6213      	str	r3, [r2, #32]
 80017ee:	e00b      	b.n	8001808 <HAL_RCC_OscConfig+0x9ac>
 80017f0:	4bb0      	ldr	r3, [pc, #704]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	4aaf      	ldr	r2, [pc, #700]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	6213      	str	r3, [r2, #32]
 80017fc:	4bad      	ldr	r3, [pc, #692]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80017fe:	6a1b      	ldr	r3, [r3, #32]
 8001800:	4aac      	ldr	r2, [pc, #688]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 8001802:	f023 0304 	bic.w	r3, r3, #4
 8001806:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	2b00      	cmp	r3, #0
 8001816:	f000 8081 	beq.w	800191c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181a:	f7fe ffd5 	bl	80007c8 <HAL_GetTick>
 800181e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001822:	e00b      	b.n	800183c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001824:	f7fe ffd0 	bl	80007c8 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f241 3288 	movw	r2, #5000	; 0x1388
 8001834:	4293      	cmp	r3, r2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e345      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
 800183c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001840:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001844:	2202      	movs	r2, #2
 8001846:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	fa93 f2a3 	rbit	r2, r3
 8001856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001864:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001868:	2202      	movs	r2, #2
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001870:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	fa93 f2a3 	rbit	r2, r3
 800187a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800187e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001882:	601a      	str	r2, [r3, #0]
  return result;
 8001884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001888:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800188c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800188e:	fab3 f383 	clz	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	095b      	lsrs	r3, r3, #5
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f043 0302 	orr.w	r3, r3, #2
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d102      	bne.n	80018a8 <HAL_RCC_OscConfig+0xa4c>
 80018a2:	4b84      	ldr	r3, [pc, #528]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	e013      	b.n	80018d0 <HAL_RCC_OscConfig+0xa74>
 80018a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ac:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80018b0:	2202      	movs	r2, #2
 80018b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	fa93 f2a3 	rbit	r2, r3
 80018c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	4b79      	ldr	r3, [pc, #484]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80018ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018d4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80018d8:	2102      	movs	r1, #2
 80018da:	6011      	str	r1, [r2, #0]
 80018dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018e0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80018e4:	6812      	ldr	r2, [r2, #0]
 80018e6:	fa92 f1a2 	rbit	r1, r2
 80018ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018ee:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80018f2:	6011      	str	r1, [r2, #0]
  return result;
 80018f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018f8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80018fc:	6812      	ldr	r2, [r2, #0]
 80018fe:	fab2 f282 	clz	r2, r2
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	f002 021f 	and.w	r2, r2, #31
 800190e:	2101      	movs	r1, #1
 8001910:	fa01 f202 	lsl.w	r2, r1, r2
 8001914:	4013      	ands	r3, r2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d084      	beq.n	8001824 <HAL_RCC_OscConfig+0x9c8>
 800191a:	e07f      	b.n	8001a1c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191c:	f7fe ff54 	bl	80007c8 <HAL_GetTick>
 8001920:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001924:	e00b      	b.n	800193e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7fe ff4f 	bl	80007c8 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	f241 3288 	movw	r2, #5000	; 0x1388
 8001936:	4293      	cmp	r3, r2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e2c4      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
 800193e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001942:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001946:	2202      	movs	r2, #2
 8001948:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	fa93 f2a3 	rbit	r2, r3
 8001958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001966:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800196a:	2202      	movs	r2, #2
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001972:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	fa93 f2a3 	rbit	r2, r3
 800197c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001980:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001984:	601a      	str	r2, [r3, #0]
  return result;
 8001986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800198e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001990:	fab3 f383 	clz	r3, r3
 8001994:	b2db      	uxtb	r3, r3
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	b2db      	uxtb	r3, r3
 800199a:	f043 0302 	orr.w	r3, r3, #2
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d102      	bne.n	80019aa <HAL_RCC_OscConfig+0xb4e>
 80019a4:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80019a6:	6a1b      	ldr	r3, [r3, #32]
 80019a8:	e013      	b.n	80019d2 <HAL_RCC_OscConfig+0xb76>
 80019aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ae:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80019b2:	2202      	movs	r2, #2
 80019b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ba:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	fa93 f2a3 	rbit	r2, r3
 80019c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	4b39      	ldr	r3, [pc, #228]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 80019d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019d6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80019da:	2102      	movs	r1, #2
 80019dc:	6011      	str	r1, [r2, #0]
 80019de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019e2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	fa92 f1a2 	rbit	r1, r2
 80019ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019f0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80019f4:	6011      	str	r1, [r2, #0]
  return result;
 80019f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019fa:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80019fe:	6812      	ldr	r2, [r2, #0]
 8001a00:	fab2 f282 	clz	r2, r2
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	f002 021f 	and.w	r2, r2, #31
 8001a10:	2101      	movs	r1, #1
 8001a12:	fa01 f202 	lsl.w	r2, r1, r2
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d184      	bne.n	8001926 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a1c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d105      	bne.n	8001a30 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a24:	4b23      	ldr	r3, [pc, #140]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	4a22      	ldr	r2, [pc, #136]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 8001a2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a2e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a34:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 8242 	beq.w	8001ec6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a42:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <HAL_RCC_OscConfig+0xc58>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 030c 	and.w	r3, r3, #12
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	f000 8213 	beq.w	8001e76 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	69db      	ldr	r3, [r3, #28]
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	f040 8162 	bne.w	8001d26 <HAL_RCC_OscConfig+0xeca>
 8001a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a66:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001a6a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a74:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	fa93 f2a3 	rbit	r2, r3
 8001a7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a82:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001a86:	601a      	str	r2, [r3, #0]
  return result;
 8001a88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a8c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001a90:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a92:	fab3 f383 	clz	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa8:	f7fe fe8e 	bl	80007c8 <HAL_GetTick>
 8001aac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab0:	e00c      	b.n	8001acc <HAL_RCC_OscConfig+0xc70>
 8001ab2:	bf00      	nop
 8001ab4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab8:	f7fe fe86 	bl	80007c8 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e1fd      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001ad4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ad8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ade:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	fa93 f2a3 	rbit	r2, r3
 8001ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aec:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001af0:	601a      	str	r2, [r3, #0]
  return result;
 8001af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001af6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001afa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001afc:	fab3 f383 	clz	r3, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	095b      	lsrs	r3, r3, #5
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d102      	bne.n	8001b16 <HAL_RCC_OscConfig+0xcba>
 8001b10:	4bb0      	ldr	r3, [pc, #704]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	e027      	b.n	8001b66 <HAL_RCC_OscConfig+0xd0a>
 8001b16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001b1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b28:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	fa93 f2a3 	rbit	r2, r3
 8001b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b36:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b40:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b4e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	fa93 f2a3 	rbit	r2, r3
 8001b58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	4b9c      	ldr	r3, [pc, #624]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b6a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001b6e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b72:	6011      	str	r1, [r2, #0]
 8001b74:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b78:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001b7c:	6812      	ldr	r2, [r2, #0]
 8001b7e:	fa92 f1a2 	rbit	r1, r2
 8001b82:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b86:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001b8a:	6011      	str	r1, [r2, #0]
  return result;
 8001b8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b90:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001b94:	6812      	ldr	r2, [r2, #0]
 8001b96:	fab2 f282 	clz	r2, r2
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	f042 0220 	orr.w	r2, r2, #32
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	f002 021f 	and.w	r2, r2, #31
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d182      	bne.n	8001ab8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bb2:	4b88      	ldr	r3, [pc, #544]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	430b      	orrs	r3, r1
 8001bd4:	497f      	ldr	r1, [pc, #508]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	604b      	str	r3, [r1, #4]
 8001bda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bde:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001be2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001be6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bec:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	fa93 f2a3 	rbit	r2, r3
 8001bf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bfa:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001bfe:	601a      	str	r2, [r3, #0]
  return result;
 8001c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c04:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001c08:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c0a:	fab3 f383 	clz	r3, r3
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c14:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7fe fdd2 	bl	80007c8 <HAL_GetTick>
 8001c24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c28:	e009      	b.n	8001c3e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c2a:	f7fe fdcd 	bl	80007c8 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e144      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c42:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001c46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c50:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	fa93 f2a3 	rbit	r2, r3
 8001c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c5e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001c62:	601a      	str	r2, [r3, #0]
  return result;
 8001c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c68:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001c6c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c6e:	fab3 f383 	clz	r3, r3
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	095b      	lsrs	r3, r3, #5
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d102      	bne.n	8001c88 <HAL_RCC_OscConfig+0xe2c>
 8001c82:	4b54      	ldr	r3, [pc, #336]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	e027      	b.n	8001cd8 <HAL_RCC_OscConfig+0xe7c>
 8001c88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c8c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001c90:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c9a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	fa93 f2a3 	rbit	r2, r3
 8001ca4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cb2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001cb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cc0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	fa93 f2a3 	rbit	r2, r3
 8001cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cce:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	4b3f      	ldr	r3, [pc, #252]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cdc:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001ce0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ce4:	6011      	str	r1, [r2, #0]
 8001ce6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cea:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	fa92 f1a2 	rbit	r1, r2
 8001cf4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cf8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001cfc:	6011      	str	r1, [r2, #0]
  return result;
 8001cfe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d02:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	fab2 f282 	clz	r2, r2
 8001d0c:	b2d2      	uxtb	r2, r2
 8001d0e:	f042 0220 	orr.w	r2, r2, #32
 8001d12:	b2d2      	uxtb	r2, r2
 8001d14:	f002 021f 	and.w	r2, r2, #31
 8001d18:	2101      	movs	r1, #1
 8001d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1e:	4013      	ands	r3, r2
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d082      	beq.n	8001c2a <HAL_RCC_OscConfig+0xdce>
 8001d24:	e0cf      	b.n	8001ec6 <HAL_RCC_OscConfig+0x106a>
 8001d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001d2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d38:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	fa93 f2a3 	rbit	r2, r3
 8001d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d46:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001d4a:	601a      	str	r2, [r3, #0]
  return result;
 8001d4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d50:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001d54:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d56:	fab3 f383 	clz	r3, r3
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d60:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	461a      	mov	r2, r3
 8001d68:	2300      	movs	r3, #0
 8001d6a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d6c:	f7fe fd2c 	bl	80007c8 <HAL_GetTick>
 8001d70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d74:	e009      	b.n	8001d8a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d76:	f7fe fd27 	bl	80007c8 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e09e      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
 8001d8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d8e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001d92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d9c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	fa93 f2a3 	rbit	r2, r3
 8001da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001daa:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001dae:	601a      	str	r2, [r3, #0]
  return result;
 8001db0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001db8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	095b      	lsrs	r3, r3, #5
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d104      	bne.n	8001dd8 <HAL_RCC_OscConfig+0xf7c>
 8001dce:	4b01      	ldr	r3, [pc, #4]	; (8001dd4 <HAL_RCC_OscConfig+0xf78>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	e029      	b.n	8001e28 <HAL_RCC_OscConfig+0xfcc>
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ddc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001de0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001de4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dea:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	fa93 f2a3 	rbit	r2, r3
 8001df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001df8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e02:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001e06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e10:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	fa93 f2a3 	rbit	r2, r3
 8001e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e1e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	4b2b      	ldr	r3, [pc, #172]	; (8001ed4 <HAL_RCC_OscConfig+0x1078>)
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e2c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001e30:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e34:	6011      	str	r1, [r2, #0]
 8001e36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e3a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001e3e:	6812      	ldr	r2, [r2, #0]
 8001e40:	fa92 f1a2 	rbit	r1, r2
 8001e44:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e48:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001e4c:	6011      	str	r1, [r2, #0]
  return result;
 8001e4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e52:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001e56:	6812      	ldr	r2, [r2, #0]
 8001e58:	fab2 f282 	clz	r2, r2
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	f042 0220 	orr.w	r2, r2, #32
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	f002 021f 	and.w	r2, r2, #31
 8001e68:	2101      	movs	r1, #1
 8001e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6e:	4013      	ands	r3, r2
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d180      	bne.n	8001d76 <HAL_RCC_OscConfig+0xf1a>
 8001e74:	e027      	b.n	8001ec6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e01e      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e8a:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_RCC_OscConfig+0x1078>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e92:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001e96:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d10b      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001eaa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001eae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d001      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b09e      	sub	sp, #120	; 0x78
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e162      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef0:	4b90      	ldr	r3, [pc, #576]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d910      	bls.n	8001f20 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efe:	4b8d      	ldr	r3, [pc, #564]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f023 0207 	bic.w	r2, r3, #7
 8001f06:	498b      	ldr	r1, [pc, #556]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0e:	4b89      	ldr	r3, [pc, #548]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d001      	beq.n	8001f20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e14a      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d008      	beq.n	8001f3e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f2c:	4b82      	ldr	r3, [pc, #520]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	497f      	ldr	r1, [pc, #508]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 80dc 	beq.w	8002104 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d13c      	bne.n	8001fce <HAL_RCC_ClockConfig+0xf6>
 8001f54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f58:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f5c:	fa93 f3a3 	rbit	r3, r3
 8001f60:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f64:	fab3 f383 	clz	r3, r3
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d102      	bne.n	8001f7e <HAL_RCC_ClockConfig+0xa6>
 8001f78:	4b6f      	ldr	r3, [pc, #444]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	e00f      	b.n	8001f9e <HAL_RCC_ClockConfig+0xc6>
 8001f7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f82:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f86:	fa93 f3a3 	rbit	r3, r3
 8001f8a:	667b      	str	r3, [r7, #100]	; 0x64
 8001f8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f90:	663b      	str	r3, [r7, #96]	; 0x60
 8001f92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f9a:	4b67      	ldr	r3, [pc, #412]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fa2:	65ba      	str	r2, [r7, #88]	; 0x58
 8001fa4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001fa6:	fa92 f2a2 	rbit	r2, r2
 8001faa:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001fac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001fae:	fab2 f282 	clz	r2, r2
 8001fb2:	b2d2      	uxtb	r2, r2
 8001fb4:	f042 0220 	orr.w	r2, r2, #32
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	f002 021f 	and.w	r2, r2, #31
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d17b      	bne.n	80020c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e0f3      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d13c      	bne.n	8002050 <HAL_RCC_ClockConfig+0x178>
 8001fd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fda:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fde:	fa93 f3a3 	rbit	r3, r3
 8001fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001fe4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fe6:	fab3 f383 	clz	r3, r3
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	095b      	lsrs	r3, r3, #5
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d102      	bne.n	8002000 <HAL_RCC_ClockConfig+0x128>
 8001ffa:	4b4f      	ldr	r3, [pc, #316]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	e00f      	b.n	8002020 <HAL_RCC_ClockConfig+0x148>
 8002000:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002004:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002006:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002008:	fa93 f3a3 	rbit	r3, r3
 800200c:	647b      	str	r3, [r7, #68]	; 0x44
 800200e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002012:	643b      	str	r3, [r7, #64]	; 0x40
 8002014:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002016:	fa93 f3a3 	rbit	r3, r3
 800201a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800201c:	4b46      	ldr	r3, [pc, #280]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 800201e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002024:	63ba      	str	r2, [r7, #56]	; 0x38
 8002026:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002028:	fa92 f2a2 	rbit	r2, r2
 800202c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800202e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002030:	fab2 f282 	clz	r2, r2
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	f042 0220 	orr.w	r2, r2, #32
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	f002 021f 	and.w	r2, r2, #31
 8002040:	2101      	movs	r1, #1
 8002042:	fa01 f202 	lsl.w	r2, r1, r2
 8002046:	4013      	ands	r3, r2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d13a      	bne.n	80020c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0b2      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
 8002050:	2302      	movs	r3, #2
 8002052:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002056:	fa93 f3a3 	rbit	r3, r3
 800205a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800205c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205e:	fab3 f383 	clz	r3, r3
 8002062:	b2db      	uxtb	r3, r3
 8002064:	095b      	lsrs	r3, r3, #5
 8002066:	b2db      	uxtb	r3, r3
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b01      	cmp	r3, #1
 8002070:	d102      	bne.n	8002078 <HAL_RCC_ClockConfig+0x1a0>
 8002072:	4b31      	ldr	r3, [pc, #196]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	e00d      	b.n	8002094 <HAL_RCC_ClockConfig+0x1bc>
 8002078:	2302      	movs	r3, #2
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800207e:	fa93 f3a3 	rbit	r3, r3
 8002082:	627b      	str	r3, [r7, #36]	; 0x24
 8002084:	2302      	movs	r3, #2
 8002086:	623b      	str	r3, [r7, #32]
 8002088:	6a3b      	ldr	r3, [r7, #32]
 800208a:	fa93 f3a3 	rbit	r3, r3
 800208e:	61fb      	str	r3, [r7, #28]
 8002090:	4b29      	ldr	r3, [pc, #164]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 8002092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002094:	2202      	movs	r2, #2
 8002096:	61ba      	str	r2, [r7, #24]
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	fa92 f2a2 	rbit	r2, r2
 800209e:	617a      	str	r2, [r7, #20]
  return result;
 80020a0:	697a      	ldr	r2, [r7, #20]
 80020a2:	fab2 f282 	clz	r2, r2
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	f042 0220 	orr.w	r2, r2, #32
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	f002 021f 	and.w	r2, r2, #31
 80020b2:	2101      	movs	r1, #1
 80020b4:	fa01 f202 	lsl.w	r2, r1, r2
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e079      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020c2:	4b1d      	ldr	r3, [pc, #116]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f023 0203 	bic.w	r2, r3, #3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	491a      	ldr	r1, [pc, #104]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020d4:	f7fe fb78 	bl	80007c8 <HAL_GetTick>
 80020d8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020da:	e00a      	b.n	80020f2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020dc:	f7fe fb74 	bl	80007c8 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e061      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <HAL_RCC_ClockConfig+0x260>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f003 020c 	and.w	r2, r3, #12
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	429a      	cmp	r2, r3
 8002102:	d1eb      	bne.n	80020dc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	429a      	cmp	r2, r3
 8002110:	d214      	bcs.n	800213c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f023 0207 	bic.w	r2, r3, #7
 800211a:	4906      	ldr	r1, [pc, #24]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	4313      	orrs	r3, r2
 8002120:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002122:	4b04      	ldr	r3, [pc, #16]	; (8002134 <HAL_RCC_ClockConfig+0x25c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	429a      	cmp	r2, r3
 800212e:	d005      	beq.n	800213c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e040      	b.n	80021b6 <HAL_RCC_ClockConfig+0x2de>
 8002134:	40022000 	.word	0x40022000
 8002138:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d008      	beq.n	800215a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002148:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <HAL_RCC_ClockConfig+0x2e8>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	491a      	ldr	r1, [pc, #104]	; (80021c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d009      	beq.n	800217a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002166:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	4912      	ldr	r1, [pc, #72]	; (80021c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002176:	4313      	orrs	r3, r2
 8002178:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800217a:	f000 f829 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800217e:	4601      	mov	r1, r0
 8002180:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <HAL_RCC_ClockConfig+0x2e8>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002188:	22f0      	movs	r2, #240	; 0xf0
 800218a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	fa92 f2a2 	rbit	r2, r2
 8002192:	60fa      	str	r2, [r7, #12]
  return result;
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	fab2 f282 	clz	r2, r2
 800219a:	b2d2      	uxtb	r2, r2
 800219c:	40d3      	lsrs	r3, r2
 800219e:	4a09      	ldr	r2, [pc, #36]	; (80021c4 <HAL_RCC_ClockConfig+0x2ec>)
 80021a0:	5cd3      	ldrb	r3, [r2, r3]
 80021a2:	fa21 f303 	lsr.w	r3, r1, r3
 80021a6:	4a08      	ldr	r2, [pc, #32]	; (80021c8 <HAL_RCC_ClockConfig+0x2f0>)
 80021a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <HAL_RCC_ClockConfig+0x2f4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe fac6 	bl	8000740 <HAL_InitTick>
  
  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3778      	adds	r7, #120	; 0x78
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40021000 	.word	0x40021000
 80021c4:	08004584 	.word	0x08004584
 80021c8:	20000000 	.word	0x20000000
 80021cc:	20000004 	.word	0x20000004

080021d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b08b      	sub	sp, #44	; 0x2c
 80021d4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80021ea:	4b29      	ldr	r3, [pc, #164]	; (8002290 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d002      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0x30>
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d003      	beq.n	8002206 <HAL_RCC_GetSysClockFreq+0x36>
 80021fe:	e03c      	b.n	800227a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002200:	4b24      	ldr	r3, [pc, #144]	; (8002294 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002202:	623b      	str	r3, [r7, #32]
      break;
 8002204:	e03c      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800220c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002210:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	fa92 f2a2 	rbit	r2, r2
 8002218:	607a      	str	r2, [r7, #4]
  return result;
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	fab2 f282 	clz	r2, r2
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	40d3      	lsrs	r3, r2
 8002224:	4a1c      	ldr	r2, [pc, #112]	; (8002298 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002226:	5cd3      	ldrb	r3, [r2, r3]
 8002228:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800222a:	4b19      	ldr	r3, [pc, #100]	; (8002290 <HAL_RCC_GetSysClockFreq+0xc0>)
 800222c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222e:	f003 030f 	and.w	r3, r3, #15
 8002232:	220f      	movs	r2, #15
 8002234:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	fa92 f2a2 	rbit	r2, r2
 800223c:	60fa      	str	r2, [r7, #12]
  return result;
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	fab2 f282 	clz	r2, r2
 8002244:	b2d2      	uxtb	r2, r2
 8002246:	40d3      	lsrs	r3, r2
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <HAL_RCC_GetSysClockFreq+0xcc>)
 800224a:	5cd3      	ldrb	r3, [r2, r3]
 800224c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d008      	beq.n	800226a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002258:	4a0e      	ldr	r2, [pc, #56]	; (8002294 <HAL_RCC_GetSysClockFreq+0xc4>)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	fb02 f303 	mul.w	r3, r2, r3
 8002266:	627b      	str	r3, [r7, #36]	; 0x24
 8002268:	e004      	b.n	8002274 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	4a0c      	ldr	r2, [pc, #48]	; (80022a0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002276:	623b      	str	r3, [r7, #32]
      break;
 8002278:	e002      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800227a:	4b06      	ldr	r3, [pc, #24]	; (8002294 <HAL_RCC_GetSysClockFreq+0xc4>)
 800227c:	623b      	str	r3, [r7, #32]
      break;
 800227e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002280:	6a3b      	ldr	r3, [r7, #32]
}
 8002282:	4618      	mov	r0, r3
 8002284:	372c      	adds	r7, #44	; 0x2c
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000
 8002294:	007a1200 	.word	0x007a1200
 8002298:	0800459c 	.word	0x0800459c
 800229c:	080045ac 	.word	0x080045ac
 80022a0:	003d0900 	.word	0x003d0900

080022a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022a8:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80022aa:	681b      	ldr	r3, [r3, #0]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000000 	.word	0x20000000

080022bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80022c2:	f7ff ffef 	bl	80022a4 <HAL_RCC_GetHCLKFreq>
 80022c6:	4601      	mov	r1, r0
 80022c8:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022d0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80022d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	fa92 f2a2 	rbit	r2, r2
 80022dc:	603a      	str	r2, [r7, #0]
  return result;
 80022de:	683a      	ldr	r2, [r7, #0]
 80022e0:	fab2 f282 	clz	r2, r2
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	40d3      	lsrs	r3, r2
 80022e8:	4a04      	ldr	r2, [pc, #16]	; (80022fc <HAL_RCC_GetPCLK1Freq+0x40>)
 80022ea:	5cd3      	ldrb	r3, [r2, r3]
 80022ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40021000 	.word	0x40021000
 80022fc:	08004594 	.word	0x08004594

08002300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002306:	f7ff ffcd 	bl	80022a4 <HAL_RCC_GetHCLKFreq>
 800230a:	4601      	mov	r1, r0
 800230c:	4b0b      	ldr	r3, [pc, #44]	; (800233c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002314:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002318:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	fa92 f2a2 	rbit	r2, r2
 8002320:	603a      	str	r2, [r7, #0]
  return result;
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	fab2 f282 	clz	r2, r2
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	40d3      	lsrs	r3, r2
 800232c:	4a04      	ldr	r2, [pc, #16]	; (8002340 <HAL_RCC_GetPCLK2Freq+0x40>)
 800232e:	5cd3      	ldrb	r3, [r2, r3]
 8002330:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002334:	4618      	mov	r0, r3
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40021000 	.word	0x40021000
 8002340:	08004594 	.word	0x08004594

08002344 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b092      	sub	sp, #72	; 0x48
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002350:	2300      	movs	r3, #0
 8002352:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002354:	2300      	movs	r3, #0
 8002356:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 80d4 	beq.w	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002368:	4b4e      	ldr	r3, [pc, #312]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d10e      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002374:	4b4b      	ldr	r3, [pc, #300]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	4a4a      	ldr	r2, [pc, #296]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800237a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800237e:	61d3      	str	r3, [r2, #28]
 8002380:	4b48      	ldr	r3, [pc, #288]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002388:	60bb      	str	r3, [r7, #8]
 800238a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800238c:	2301      	movs	r3, #1
 800238e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002392:	4b45      	ldr	r3, [pc, #276]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800239a:	2b00      	cmp	r3, #0
 800239c:	d118      	bne.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800239e:	4b42      	ldr	r3, [pc, #264]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a41      	ldr	r2, [pc, #260]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023aa:	f7fe fa0d 	bl	80007c8 <HAL_GetTick>
 80023ae:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b0:	e008      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023b2:	f7fe fa09 	bl	80007c8 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b64      	cmp	r3, #100	; 0x64
 80023be:	d901      	bls.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e169      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c4:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0f0      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023d0:	4b34      	ldr	r3, [pc, #208]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 8084 	beq.w	80024ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d07c      	beq.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023f0:	4b2c      	ldr	r3, [pc, #176]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002402:	fa93 f3a3 	rbit	r3, r3
 8002406:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800240a:	fab3 f383 	clz	r3, r3
 800240e:	b2db      	uxtb	r3, r3
 8002410:	461a      	mov	r2, r3
 8002412:	4b26      	ldr	r3, [pc, #152]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002414:	4413      	add	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	461a      	mov	r2, r3
 800241a:	2301      	movs	r3, #1
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002422:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800242c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800242e:	fab3 f383 	clz	r3, r3
 8002432:	b2db      	uxtb	r3, r3
 8002434:	461a      	mov	r2, r3
 8002436:	4b1d      	ldr	r3, [pc, #116]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	461a      	mov	r2, r3
 800243e:	2300      	movs	r3, #0
 8002440:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002442:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002446:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d04b      	beq.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002452:	f7fe f9b9 	bl	80007c8 <HAL_GetTick>
 8002456:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002458:	e00a      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800245a:	f7fe f9b5 	bl	80007c8 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f241 3288 	movw	r2, #5000	; 0x1388
 8002468:	4293      	cmp	r3, r2
 800246a:	d901      	bls.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e113      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002470:	2302      	movs	r3, #2
 8002472:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002476:	fa93 f3a3 	rbit	r3, r3
 800247a:	627b      	str	r3, [r7, #36]	; 0x24
 800247c:	2302      	movs	r3, #2
 800247e:	623b      	str	r3, [r7, #32]
 8002480:	6a3b      	ldr	r3, [r7, #32]
 8002482:	fa93 f3a3 	rbit	r3, r3
 8002486:	61fb      	str	r3, [r7, #28]
  return result;
 8002488:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248a:	fab3 f383 	clz	r3, r3
 800248e:	b2db      	uxtb	r3, r3
 8002490:	095b      	lsrs	r3, r3, #5
 8002492:	b2db      	uxtb	r3, r3
 8002494:	f043 0302 	orr.w	r3, r3, #2
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d108      	bne.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800249e:	4b01      	ldr	r3, [pc, #4]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	e00d      	b.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40007000 	.word	0x40007000
 80024ac:	10908100 	.word	0x10908100
 80024b0:	2302      	movs	r3, #2
 80024b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	fa93 f3a3 	rbit	r3, r3
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	4b78      	ldr	r3, [pc, #480]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	2202      	movs	r2, #2
 80024c2:	613a      	str	r2, [r7, #16]
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	fa92 f2a2 	rbit	r2, r2
 80024ca:	60fa      	str	r2, [r7, #12]
  return result;
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	fab2 f282 	clz	r2, r2
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	f002 021f 	and.w	r2, r2, #31
 80024de:	2101      	movs	r1, #1
 80024e0:	fa01 f202 	lsl.w	r2, r1, r2
 80024e4:	4013      	ands	r3, r2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0b7      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024ea:	4b6d      	ldr	r3, [pc, #436]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	496a      	ldr	r1, [pc, #424]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002500:	2b01      	cmp	r3, #1
 8002502:	d105      	bne.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002504:	4b66      	ldr	r3, [pc, #408]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	4a65      	ldr	r2, [pc, #404]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800250a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800250e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800251c:	4b60      	ldr	r3, [pc, #384]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002520:	f023 0203 	bic.w	r2, r3, #3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	495d      	ldr	r1, [pc, #372]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800252a:	4313      	orrs	r3, r2
 800252c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d008      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800253a:	4b59      	ldr	r3, [pc, #356]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	4956      	ldr	r1, [pc, #344]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002548:	4313      	orrs	r3, r2
 800254a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	2b00      	cmp	r3, #0
 8002556:	d008      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002558:	4b51      	ldr	r3, [pc, #324]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	494e      	ldr	r1, [pc, #312]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002566:	4313      	orrs	r3, r2
 8002568:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0320 	and.w	r3, r3, #32
 8002572:	2b00      	cmp	r3, #0
 8002574:	d008      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002576:	4b4a      	ldr	r3, [pc, #296]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f023 0210 	bic.w	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4947      	ldr	r1, [pc, #284]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002584:	4313      	orrs	r3, r2
 8002586:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002594:	4b42      	ldr	r3, [pc, #264]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a0:	493f      	ldr	r1, [pc, #252]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025b2:	4b3b      	ldr	r3, [pc, #236]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b6:	f023 0220 	bic.w	r2, r3, #32
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	4938      	ldr	r1, [pc, #224]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0308 	and.w	r3, r3, #8
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d008      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025d0:	4b33      	ldr	r3, [pc, #204]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	4930      	ldr	r1, [pc, #192]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0310 	and.w	r3, r3, #16
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d008      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80025ee:	4b2c      	ldr	r3, [pc, #176]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	4929      	ldr	r1, [pc, #164]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002608:	2b00      	cmp	r3, #0
 800260a:	d008      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800260c:	4b24      	ldr	r3, [pc, #144]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	4921      	ldr	r1, [pc, #132]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800261a:	4313      	orrs	r3, r2
 800261c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002626:	2b00      	cmp	r3, #0
 8002628:	d008      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800262a:	4b1d      	ldr	r3, [pc, #116]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800262c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002636:	491a      	ldr	r1, [pc, #104]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002638:	4313      	orrs	r3, r2
 800263a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002648:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002654:	4912      	ldr	r1, [pc, #72]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002656:	4313      	orrs	r3, r2
 8002658:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d008      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	490b      	ldr	r1, [pc, #44]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002674:	4313      	orrs	r3, r2
 8002676:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002690:	4903      	ldr	r1, [pc, #12]	; (80026a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002692:	4313      	orrs	r3, r2
 8002694:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3748      	adds	r7, #72	; 0x48
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40021000 	.word	0x40021000

080026a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e040      	b.n	8002738 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fd ff32 	bl	8000530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2224      	movs	r2, #36	; 0x24
 80026d0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 fbba 	bl	8002e5c <UART_SetConfig>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d101      	bne.n	80026f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e022      	b.n	8002738 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 fd82 	bl	8003204 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800270e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800271e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 fe09 	bl	8003348 <UART_CheckIdleState>
 8002736:	4603      	mov	r3, r0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08a      	sub	sp, #40	; 0x28
 8002744:	af02      	add	r7, sp, #8
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	4613      	mov	r3, r2
 800274e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002754:	2b20      	cmp	r3, #32
 8002756:	d178      	bne.n	800284a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <HAL_UART_Transmit+0x24>
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e071      	b.n	800284c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2221      	movs	r2, #33	; 0x21
 8002774:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002776:	f7fe f827 	bl	80007c8 <HAL_GetTick>
 800277a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	88fa      	ldrh	r2, [r7, #6]
 8002780:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	88fa      	ldrh	r2, [r7, #6]
 8002788:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002794:	d108      	bne.n	80027a8 <HAL_UART_Transmit+0x68>
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d104      	bne.n	80027a8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	e003      	b.n	80027b0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027b0:	e030      	b.n	8002814 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	2200      	movs	r2, #0
 80027ba:	2180      	movs	r1, #128	; 0x80
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 fe6b 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d004      	beq.n	80027d2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2220      	movs	r2, #32
 80027cc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e03c      	b.n	800284c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d10b      	bne.n	80027f0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	881a      	ldrh	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027e4:	b292      	uxth	r2, r2
 80027e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	3302      	adds	r3, #2
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	e008      	b.n	8002802 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	781a      	ldrb	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	b292      	uxth	r2, r2
 80027fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	3301      	adds	r3, #1
 8002800:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800281a:	b29b      	uxth	r3, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1c8      	bne.n	80027b2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	2200      	movs	r2, #0
 8002828:	2140      	movs	r1, #64	; 0x40
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 fe34 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d004      	beq.n	8002840 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2220      	movs	r2, #32
 800283a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e005      	b.n	800284c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	e000      	b.n	800284c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800284a:	2302      	movs	r3, #2
  }
}
 800284c:	4618      	mov	r0, r3
 800284e:	3720      	adds	r7, #32
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b0ba      	sub	sp, #232	; 0xe8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800287a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800287e:	f640 030f 	movw	r3, #2063	; 0x80f
 8002882:	4013      	ands	r3, r2
 8002884:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002888:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800288c:	2b00      	cmp	r3, #0
 800288e:	d115      	bne.n	80028bc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002894:	f003 0320 	and.w	r3, r3, #32
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00f      	beq.n	80028bc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800289c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028a0:	f003 0320 	and.w	r3, r3, #32
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d009      	beq.n	80028bc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 82ab 	beq.w	8002e08 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	4798      	blx	r3
      }
      return;
 80028ba:	e2a5      	b.n	8002e08 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80028bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 8117 	beq.w	8002af4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80028c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d106      	bne.n	80028e0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80028d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80028d6:	4b85      	ldr	r3, [pc, #532]	; (8002aec <HAL_UART_IRQHandler+0x298>)
 80028d8:	4013      	ands	r3, r2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 810a 	beq.w	8002af4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80028e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d011      	beq.n	8002910 <HAL_UART_IRQHandler+0xbc>
 80028ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00b      	beq.n	8002910 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2201      	movs	r2, #1
 80028fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002906:	f043 0201 	orr.w	r2, r3, #1
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d011      	beq.n	8002940 <HAL_UART_IRQHandler+0xec>
 800291c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00b      	beq.n	8002940 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2202      	movs	r2, #2
 800292e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002936:	f043 0204 	orr.w	r2, r3, #4
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002944:	f003 0304 	and.w	r3, r3, #4
 8002948:	2b00      	cmp	r3, #0
 800294a:	d011      	beq.n	8002970 <HAL_UART_IRQHandler+0x11c>
 800294c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d00b      	beq.n	8002970 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2204      	movs	r2, #4
 800295e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002966:	f043 0202 	orr.w	r2, r3, #2
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b00      	cmp	r3, #0
 800297a:	d017      	beq.n	80029ac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800297c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002980:	f003 0320 	and.w	r3, r3, #32
 8002984:	2b00      	cmp	r3, #0
 8002986:	d105      	bne.n	8002994 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002988:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800298c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00b      	beq.n	80029ac <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2208      	movs	r2, #8
 800299a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029a2:	f043 0208 	orr.w	r2, r3, #8
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80029ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d012      	beq.n	80029de <HAL_UART_IRQHandler+0x18a>
 80029b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00c      	beq.n	80029de <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029d4:	f043 0220 	orr.w	r2, r3, #32
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 8211 	beq.w	8002e0c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80029ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029ee:	f003 0320 	and.w	r3, r3, #32
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00d      	beq.n	8002a12 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80029f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029fa:	f003 0320 	and.w	r3, r3, #32
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d007      	beq.n	8002a12 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d003      	beq.n	8002a12 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a26:	2b40      	cmp	r3, #64	; 0x40
 8002a28:	d005      	beq.n	8002a36 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002a2e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d04f      	beq.n	8002ad6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fe4a 	bl	80036d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a46:	2b40      	cmp	r3, #64	; 0x40
 8002a48:	d141      	bne.n	8002ace <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	3308      	adds	r3, #8
 8002a50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a58:	e853 3f00 	ldrex	r3, [r3]
 8002a5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	3308      	adds	r3, #8
 8002a72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a76:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a86:	e841 2300 	strex	r3, r2, [r1]
 8002a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1d9      	bne.n	8002a4a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d013      	beq.n	8002ac6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aa2:	4a13      	ldr	r2, [pc, #76]	; (8002af0 <HAL_UART_IRQHandler+0x29c>)
 8002aa4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe f806 	bl	8000abc <HAL_DMA_Abort_IT>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d017      	beq.n	8002ae6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ac4:	e00f      	b.n	8002ae6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f9be 	bl	8002e48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002acc:	e00b      	b.n	8002ae6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f9ba 	bl	8002e48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad4:	e007      	b.n	8002ae6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 f9b6 	bl	8002e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8002ae4:	e192      	b.n	8002e0c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ae6:	bf00      	nop
    return;
 8002ae8:	e190      	b.n	8002e0c <HAL_UART_IRQHandler+0x5b8>
 8002aea:	bf00      	nop
 8002aec:	04000120 	.word	0x04000120
 8002af0:	08003799 	.word	0x08003799

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	f040 814b 	bne.w	8002d94 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b02:	f003 0310 	and.w	r3, r3, #16
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 8144 	beq.w	8002d94 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f000 813d 	beq.w	8002d94 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2210      	movs	r2, #16
 8002b20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b2c:	2b40      	cmp	r3, #64	; 0x40
 8002b2e:	f040 80b5 	bne.w	8002c9c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b3e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 8164 	beq.w	8002e10 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002b4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b52:	429a      	cmp	r2, r3
 8002b54:	f080 815c 	bcs.w	8002e10 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	f000 8086 	beq.w	8002c7a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b7a:	e853 3f00 	ldrex	r3, [r3]
 8002b7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b8a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002b98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002b9c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002ba4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002ba8:	e841 2300 	strex	r3, r2, [r1]
 8002bac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002bb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1da      	bne.n	8002b6e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	3308      	adds	r3, #8
 8002bbe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bc2:	e853 3f00 	ldrex	r3, [r3]
 8002bc6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002bc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bca:	f023 0301 	bic.w	r3, r3, #1
 8002bce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3308      	adds	r3, #8
 8002bd8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002bdc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002be0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002be4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002be8:	e841 2300 	strex	r3, r2, [r1]
 8002bec:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002bee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1e1      	bne.n	8002bb8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	3308      	adds	r3, #8
 8002bfa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bfe:	e853 3f00 	ldrex	r3, [r3]
 8002c02:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002c04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	3308      	adds	r3, #8
 8002c14:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002c18:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002c1a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002c1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c20:	e841 2300 	strex	r3, r2, [r1]
 8002c24:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002c26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1e3      	bne.n	8002bf4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c42:	e853 3f00 	ldrex	r3, [r3]
 8002c46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c4a:	f023 0310 	bic.w	r3, r3, #16
 8002c4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c5c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c5e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c64:	e841 2300 	strex	r3, r2, [r1]
 8002c68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1e4      	bne.n	8002c3a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd fee8 	bl	8000a4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	4619      	mov	r1, r3
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7fd fb17 	bl	80002c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002c9a:	e0b9      	b.n	8002e10 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80ab 	beq.w	8002e14 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8002cbe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 80a6 	beq.w	8002e14 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cd0:	e853 3f00 	ldrex	r3, [r3]
 8002cd4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002cdc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002cea:	647b      	str	r3, [r7, #68]	; 0x44
 8002cec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002cf0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cf2:	e841 2300 	strex	r3, r2, [r1]
 8002cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1e4      	bne.n	8002cc8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	3308      	adds	r3, #8
 8002d04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d08:	e853 3f00 	ldrex	r3, [r3]
 8002d0c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d0e:	6a3b      	ldr	r3, [r7, #32]
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3308      	adds	r3, #8
 8002d1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002d22:	633a      	str	r2, [r7, #48]	; 0x30
 8002d24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d2a:	e841 2300 	strex	r3, r2, [r1]
 8002d2e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1e3      	bne.n	8002cfe <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	e853 3f00 	ldrex	r3, [r3]
 8002d56:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f023 0310 	bic.w	r3, r3, #16
 8002d5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d6c:	61fb      	str	r3, [r7, #28]
 8002d6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d70:	69b9      	ldr	r1, [r7, #24]
 8002d72:	69fa      	ldr	r2, [r7, #28]
 8002d74:	e841 2300 	strex	r3, r2, [r1]
 8002d78:	617b      	str	r3, [r7, #20]
   return(result);
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1e4      	bne.n	8002d4a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7fd fa9b 	bl	80002c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d92:	e03f      	b.n	8002e14 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00e      	beq.n	8002dbe <HAL_UART_IRQHandler+0x56a>
 8002da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002da4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d008      	beq.n	8002dbe <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002db4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 fed6 	bl	8003b68 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002dbc:	e02d      	b.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00e      	beq.n	8002de8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d008      	beq.n	8002de8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d01c      	beq.n	8002e18 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	4798      	blx	r3
    }
    return;
 8002de6:	e017      	b.n	8002e18 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d012      	beq.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
 8002df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00c      	beq.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 fcdf 	bl	80037c4 <UART_EndTransmit_IT>
    return;
 8002e06:	e008      	b.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
      return;
 8002e08:	bf00      	nop
 8002e0a:	e006      	b.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
    return;
 8002e0c:	bf00      	nop
 8002e0e:	e004      	b.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
      return;
 8002e10:	bf00      	nop
 8002e12:	e002      	b.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
      return;
 8002e14:	bf00      	nop
 8002e16:	e000      	b.n	8002e1a <HAL_UART_IRQHandler+0x5c6>
    return;
 8002e18:	bf00      	nop
  }

}
 8002e1a:	37e8      	adds	r7, #232	; 0xe8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b088      	sub	sp, #32
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002e8a:	f023 030c 	bic.w	r3, r3, #12
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	6979      	ldr	r1, [r7, #20]
 8002e94:	430b      	orrs	r3, r1
 8002e96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4aa7      	ldr	r2, [pc, #668]	; (8003174 <UART_SetConfig+0x318>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d120      	bne.n	8002f1e <UART_SetConfig+0xc2>
 8002edc:	4ba6      	ldr	r3, [pc, #664]	; (8003178 <UART_SetConfig+0x31c>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d817      	bhi.n	8002f18 <UART_SetConfig+0xbc>
 8002ee8:	a201      	add	r2, pc, #4	; (adr r2, 8002ef0 <UART_SetConfig+0x94>)
 8002eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eee:	bf00      	nop
 8002ef0:	08002f01 	.word	0x08002f01
 8002ef4:	08002f0d 	.word	0x08002f0d
 8002ef8:	08002f13 	.word	0x08002f13
 8002efc:	08002f07 	.word	0x08002f07
 8002f00:	2301      	movs	r3, #1
 8002f02:	77fb      	strb	r3, [r7, #31]
 8002f04:	e0b5      	b.n	8003072 <UART_SetConfig+0x216>
 8002f06:	2302      	movs	r3, #2
 8002f08:	77fb      	strb	r3, [r7, #31]
 8002f0a:	e0b2      	b.n	8003072 <UART_SetConfig+0x216>
 8002f0c:	2304      	movs	r3, #4
 8002f0e:	77fb      	strb	r3, [r7, #31]
 8002f10:	e0af      	b.n	8003072 <UART_SetConfig+0x216>
 8002f12:	2308      	movs	r3, #8
 8002f14:	77fb      	strb	r3, [r7, #31]
 8002f16:	e0ac      	b.n	8003072 <UART_SetConfig+0x216>
 8002f18:	2310      	movs	r3, #16
 8002f1a:	77fb      	strb	r3, [r7, #31]
 8002f1c:	e0a9      	b.n	8003072 <UART_SetConfig+0x216>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a96      	ldr	r2, [pc, #600]	; (800317c <UART_SetConfig+0x320>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d124      	bne.n	8002f72 <UART_SetConfig+0x116>
 8002f28:	4b93      	ldr	r3, [pc, #588]	; (8003178 <UART_SetConfig+0x31c>)
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f30:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002f34:	d011      	beq.n	8002f5a <UART_SetConfig+0xfe>
 8002f36:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002f3a:	d817      	bhi.n	8002f6c <UART_SetConfig+0x110>
 8002f3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f40:	d011      	beq.n	8002f66 <UART_SetConfig+0x10a>
 8002f42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f46:	d811      	bhi.n	8002f6c <UART_SetConfig+0x110>
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <UART_SetConfig+0xf8>
 8002f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f50:	d006      	beq.n	8002f60 <UART_SetConfig+0x104>
 8002f52:	e00b      	b.n	8002f6c <UART_SetConfig+0x110>
 8002f54:	2300      	movs	r3, #0
 8002f56:	77fb      	strb	r3, [r7, #31]
 8002f58:	e08b      	b.n	8003072 <UART_SetConfig+0x216>
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	77fb      	strb	r3, [r7, #31]
 8002f5e:	e088      	b.n	8003072 <UART_SetConfig+0x216>
 8002f60:	2304      	movs	r3, #4
 8002f62:	77fb      	strb	r3, [r7, #31]
 8002f64:	e085      	b.n	8003072 <UART_SetConfig+0x216>
 8002f66:	2308      	movs	r3, #8
 8002f68:	77fb      	strb	r3, [r7, #31]
 8002f6a:	e082      	b.n	8003072 <UART_SetConfig+0x216>
 8002f6c:	2310      	movs	r3, #16
 8002f6e:	77fb      	strb	r3, [r7, #31]
 8002f70:	e07f      	b.n	8003072 <UART_SetConfig+0x216>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a82      	ldr	r2, [pc, #520]	; (8003180 <UART_SetConfig+0x324>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d124      	bne.n	8002fc6 <UART_SetConfig+0x16a>
 8002f7c:	4b7e      	ldr	r3, [pc, #504]	; (8003178 <UART_SetConfig+0x31c>)
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f80:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002f84:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002f88:	d011      	beq.n	8002fae <UART_SetConfig+0x152>
 8002f8a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002f8e:	d817      	bhi.n	8002fc0 <UART_SetConfig+0x164>
 8002f90:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002f94:	d011      	beq.n	8002fba <UART_SetConfig+0x15e>
 8002f96:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002f9a:	d811      	bhi.n	8002fc0 <UART_SetConfig+0x164>
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <UART_SetConfig+0x14c>
 8002fa0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fa4:	d006      	beq.n	8002fb4 <UART_SetConfig+0x158>
 8002fa6:	e00b      	b.n	8002fc0 <UART_SetConfig+0x164>
 8002fa8:	2300      	movs	r3, #0
 8002faa:	77fb      	strb	r3, [r7, #31]
 8002fac:	e061      	b.n	8003072 <UART_SetConfig+0x216>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	77fb      	strb	r3, [r7, #31]
 8002fb2:	e05e      	b.n	8003072 <UART_SetConfig+0x216>
 8002fb4:	2304      	movs	r3, #4
 8002fb6:	77fb      	strb	r3, [r7, #31]
 8002fb8:	e05b      	b.n	8003072 <UART_SetConfig+0x216>
 8002fba:	2308      	movs	r3, #8
 8002fbc:	77fb      	strb	r3, [r7, #31]
 8002fbe:	e058      	b.n	8003072 <UART_SetConfig+0x216>
 8002fc0:	2310      	movs	r3, #16
 8002fc2:	77fb      	strb	r3, [r7, #31]
 8002fc4:	e055      	b.n	8003072 <UART_SetConfig+0x216>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6e      	ldr	r2, [pc, #440]	; (8003184 <UART_SetConfig+0x328>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d124      	bne.n	800301a <UART_SetConfig+0x1be>
 8002fd0:	4b69      	ldr	r3, [pc, #420]	; (8003178 <UART_SetConfig+0x31c>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002fd8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002fdc:	d011      	beq.n	8003002 <UART_SetConfig+0x1a6>
 8002fde:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002fe2:	d817      	bhi.n	8003014 <UART_SetConfig+0x1b8>
 8002fe4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002fe8:	d011      	beq.n	800300e <UART_SetConfig+0x1b2>
 8002fea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002fee:	d811      	bhi.n	8003014 <UART_SetConfig+0x1b8>
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <UART_SetConfig+0x1a0>
 8002ff4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ff8:	d006      	beq.n	8003008 <UART_SetConfig+0x1ac>
 8002ffa:	e00b      	b.n	8003014 <UART_SetConfig+0x1b8>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	77fb      	strb	r3, [r7, #31]
 8003000:	e037      	b.n	8003072 <UART_SetConfig+0x216>
 8003002:	2302      	movs	r3, #2
 8003004:	77fb      	strb	r3, [r7, #31]
 8003006:	e034      	b.n	8003072 <UART_SetConfig+0x216>
 8003008:	2304      	movs	r3, #4
 800300a:	77fb      	strb	r3, [r7, #31]
 800300c:	e031      	b.n	8003072 <UART_SetConfig+0x216>
 800300e:	2308      	movs	r3, #8
 8003010:	77fb      	strb	r3, [r7, #31]
 8003012:	e02e      	b.n	8003072 <UART_SetConfig+0x216>
 8003014:	2310      	movs	r3, #16
 8003016:	77fb      	strb	r3, [r7, #31]
 8003018:	e02b      	b.n	8003072 <UART_SetConfig+0x216>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a5a      	ldr	r2, [pc, #360]	; (8003188 <UART_SetConfig+0x32c>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d124      	bne.n	800306e <UART_SetConfig+0x212>
 8003024:	4b54      	ldr	r3, [pc, #336]	; (8003178 <UART_SetConfig+0x31c>)
 8003026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003028:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800302c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003030:	d011      	beq.n	8003056 <UART_SetConfig+0x1fa>
 8003032:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003036:	d817      	bhi.n	8003068 <UART_SetConfig+0x20c>
 8003038:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800303c:	d011      	beq.n	8003062 <UART_SetConfig+0x206>
 800303e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003042:	d811      	bhi.n	8003068 <UART_SetConfig+0x20c>
 8003044:	2b00      	cmp	r3, #0
 8003046:	d003      	beq.n	8003050 <UART_SetConfig+0x1f4>
 8003048:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800304c:	d006      	beq.n	800305c <UART_SetConfig+0x200>
 800304e:	e00b      	b.n	8003068 <UART_SetConfig+0x20c>
 8003050:	2300      	movs	r3, #0
 8003052:	77fb      	strb	r3, [r7, #31]
 8003054:	e00d      	b.n	8003072 <UART_SetConfig+0x216>
 8003056:	2302      	movs	r3, #2
 8003058:	77fb      	strb	r3, [r7, #31]
 800305a:	e00a      	b.n	8003072 <UART_SetConfig+0x216>
 800305c:	2304      	movs	r3, #4
 800305e:	77fb      	strb	r3, [r7, #31]
 8003060:	e007      	b.n	8003072 <UART_SetConfig+0x216>
 8003062:	2308      	movs	r3, #8
 8003064:	77fb      	strb	r3, [r7, #31]
 8003066:	e004      	b.n	8003072 <UART_SetConfig+0x216>
 8003068:	2310      	movs	r3, #16
 800306a:	77fb      	strb	r3, [r7, #31]
 800306c:	e001      	b.n	8003072 <UART_SetConfig+0x216>
 800306e:	2310      	movs	r3, #16
 8003070:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800307a:	d15b      	bne.n	8003134 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800307c:	7ffb      	ldrb	r3, [r7, #31]
 800307e:	2b08      	cmp	r3, #8
 8003080:	d827      	bhi.n	80030d2 <UART_SetConfig+0x276>
 8003082:	a201      	add	r2, pc, #4	; (adr r2, 8003088 <UART_SetConfig+0x22c>)
 8003084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003088:	080030ad 	.word	0x080030ad
 800308c:	080030b5 	.word	0x080030b5
 8003090:	080030bd 	.word	0x080030bd
 8003094:	080030d3 	.word	0x080030d3
 8003098:	080030c3 	.word	0x080030c3
 800309c:	080030d3 	.word	0x080030d3
 80030a0:	080030d3 	.word	0x080030d3
 80030a4:	080030d3 	.word	0x080030d3
 80030a8:	080030cb 	.word	0x080030cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030ac:	f7ff f906 	bl	80022bc <HAL_RCC_GetPCLK1Freq>
 80030b0:	61b8      	str	r0, [r7, #24]
        break;
 80030b2:	e013      	b.n	80030dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030b4:	f7ff f924 	bl	8002300 <HAL_RCC_GetPCLK2Freq>
 80030b8:	61b8      	str	r0, [r7, #24]
        break;
 80030ba:	e00f      	b.n	80030dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030bc:	4b33      	ldr	r3, [pc, #204]	; (800318c <UART_SetConfig+0x330>)
 80030be:	61bb      	str	r3, [r7, #24]
        break;
 80030c0:	e00c      	b.n	80030dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030c2:	f7ff f885 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 80030c6:	61b8      	str	r0, [r7, #24]
        break;
 80030c8:	e008      	b.n	80030dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030ce:	61bb      	str	r3, [r7, #24]
        break;
 80030d0:	e004      	b.n	80030dc <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	77bb      	strb	r3, [r7, #30]
        break;
 80030da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f000 8082 	beq.w	80031e8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	005a      	lsls	r2, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	085b      	lsrs	r3, r3, #1
 80030ee:	441a      	add	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	2b0f      	cmp	r3, #15
 80030fe:	d916      	bls.n	800312e <UART_SetConfig+0x2d2>
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003106:	d212      	bcs.n	800312e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	b29b      	uxth	r3, r3
 800310c:	f023 030f 	bic.w	r3, r3, #15
 8003110:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	085b      	lsrs	r3, r3, #1
 8003116:	b29b      	uxth	r3, r3
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	b29a      	uxth	r2, r3
 800311e:	89fb      	ldrh	r3, [r7, #14]
 8003120:	4313      	orrs	r3, r2
 8003122:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	89fa      	ldrh	r2, [r7, #14]
 800312a:	60da      	str	r2, [r3, #12]
 800312c:	e05c      	b.n	80031e8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	77bb      	strb	r3, [r7, #30]
 8003132:	e059      	b.n	80031e8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003134:	7ffb      	ldrb	r3, [r7, #31]
 8003136:	2b08      	cmp	r3, #8
 8003138:	d835      	bhi.n	80031a6 <UART_SetConfig+0x34a>
 800313a:	a201      	add	r2, pc, #4	; (adr r2, 8003140 <UART_SetConfig+0x2e4>)
 800313c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003140:	08003165 	.word	0x08003165
 8003144:	0800316d 	.word	0x0800316d
 8003148:	08003191 	.word	0x08003191
 800314c:	080031a7 	.word	0x080031a7
 8003150:	08003197 	.word	0x08003197
 8003154:	080031a7 	.word	0x080031a7
 8003158:	080031a7 	.word	0x080031a7
 800315c:	080031a7 	.word	0x080031a7
 8003160:	0800319f 	.word	0x0800319f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003164:	f7ff f8aa 	bl	80022bc <HAL_RCC_GetPCLK1Freq>
 8003168:	61b8      	str	r0, [r7, #24]
        break;
 800316a:	e021      	b.n	80031b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800316c:	f7ff f8c8 	bl	8002300 <HAL_RCC_GetPCLK2Freq>
 8003170:	61b8      	str	r0, [r7, #24]
        break;
 8003172:	e01d      	b.n	80031b0 <UART_SetConfig+0x354>
 8003174:	40013800 	.word	0x40013800
 8003178:	40021000 	.word	0x40021000
 800317c:	40004400 	.word	0x40004400
 8003180:	40004800 	.word	0x40004800
 8003184:	40004c00 	.word	0x40004c00
 8003188:	40005000 	.word	0x40005000
 800318c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003190:	4b1b      	ldr	r3, [pc, #108]	; (8003200 <UART_SetConfig+0x3a4>)
 8003192:	61bb      	str	r3, [r7, #24]
        break;
 8003194:	e00c      	b.n	80031b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003196:	f7ff f81b 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800319a:	61b8      	str	r0, [r7, #24]
        break;
 800319c:	e008      	b.n	80031b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800319e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031a2:	61bb      	str	r3, [r7, #24]
        break;
 80031a4:	e004      	b.n	80031b0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	77bb      	strb	r3, [r7, #30]
        break;
 80031ae:	bf00      	nop
    }

    if (pclk != 0U)
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d018      	beq.n	80031e8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	085a      	lsrs	r2, r3, #1
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	441a      	add	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2b0f      	cmp	r3, #15
 80031ce:	d909      	bls.n	80031e4 <UART_SetConfig+0x388>
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031d6:	d205      	bcs.n	80031e4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	b29a      	uxth	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	60da      	str	r2, [r3, #12]
 80031e2:	e001      	b.n	80031e8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80031f4:	7fbb      	ldrb	r3, [r7, #30]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3720      	adds	r7, #32
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	007a1200 	.word	0x007a1200

08003204 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00a      	beq.n	8003250 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00a      	beq.n	8003272 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00a      	beq.n	8003294 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	430a      	orrs	r2, r1
 8003292:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	f003 0310 	and.w	r3, r3, #16
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00a      	beq.n	80032b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01a      	beq.n	800331a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003302:	d10a      	bne.n	800331a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00a      	beq.n	800333c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	605a      	str	r2, [r3, #4]
  }
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b098      	sub	sp, #96	; 0x60
 800334c:	af02      	add	r7, sp, #8
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003358:	f7fd fa36 	bl	80007c8 <HAL_GetTick>
 800335c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b08      	cmp	r3, #8
 800336a:	d12e      	bne.n	80033ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800336c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003374:	2200      	movs	r2, #0
 8003376:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f88c 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d021      	beq.n	80033ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338e:	e853 3f00 	ldrex	r3, [r3]
 8003392:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003396:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800339a:	653b      	str	r3, [r7, #80]	; 0x50
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033a4:	647b      	str	r3, [r7, #68]	; 0x44
 80033a6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80033aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033ac:	e841 2300 	strex	r3, r2, [r1]
 80033b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80033b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1e6      	bne.n	8003386 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2220      	movs	r2, #32
 80033bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e062      	b.n	8003490 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0304 	and.w	r3, r3, #4
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d149      	bne.n	800346c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033e0:	2200      	movs	r2, #0
 80033e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f856 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d03c      	beq.n	800346c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fa:	e853 3f00 	ldrex	r3, [r3]
 80033fe:	623b      	str	r3, [r7, #32]
   return(result);
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003406:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003410:	633b      	str	r3, [r7, #48]	; 0x30
 8003412:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003414:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003416:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003418:	e841 2300 	strex	r3, r2, [r1]
 800341c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800341e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1e6      	bne.n	80033f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3308      	adds	r3, #8
 800342a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	e853 3f00 	ldrex	r3, [r3]
 8003432:	60fb      	str	r3, [r7, #12]
   return(result);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f023 0301 	bic.w	r3, r3, #1
 800343a:	64bb      	str	r3, [r7, #72]	; 0x48
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	3308      	adds	r3, #8
 8003442:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003444:	61fa      	str	r2, [r7, #28]
 8003446:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003448:	69b9      	ldr	r1, [r7, #24]
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	e841 2300 	strex	r3, r2, [r1]
 8003450:	617b      	str	r3, [r7, #20]
   return(result);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1e5      	bne.n	8003424 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2220      	movs	r2, #32
 800345c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e011      	b.n	8003490 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2220      	movs	r2, #32
 8003470:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3758      	adds	r7, #88	; 0x58
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	4613      	mov	r3, r2
 80034a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034a8:	e049      	b.n	800353e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b0:	d045      	beq.n	800353e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b2:	f7fd f989 	bl	80007c8 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d302      	bcc.n	80034c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e048      	b.n	800355e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0304 	and.w	r3, r3, #4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d031      	beq.n	800353e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	f003 0308 	and.w	r3, r3, #8
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	d110      	bne.n	800350a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2208      	movs	r2, #8
 80034ee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f000 f8ed 	bl	80036d0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2208      	movs	r2, #8
 80034fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e029      	b.n	800355e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003514:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003518:	d111      	bne.n	800353e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003522:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f000 f8d3 	bl	80036d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e00f      	b.n	800355e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69da      	ldr	r2, [r3, #28]
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	4013      	ands	r3, r2
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	429a      	cmp	r2, r3
 800354c:	bf0c      	ite	eq
 800354e:	2301      	moveq	r3, #1
 8003550:	2300      	movne	r3, #0
 8003552:	b2db      	uxtb	r3, r3
 8003554:	461a      	mov	r2, r3
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	429a      	cmp	r2, r3
 800355a:	d0a6      	beq.n	80034aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
	...

08003568 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003568:	b480      	push	{r7}
 800356a:	b097      	sub	sp, #92	; 0x5c
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	4613      	mov	r3, r2
 8003574:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	68ba      	ldr	r2, [r7, #8]
 800357a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	88fa      	ldrh	r2, [r7, #6]
 8003580:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	88fa      	ldrh	r2, [r7, #6]
 8003588:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800359a:	d10e      	bne.n	80035ba <UART_Start_Receive_IT+0x52>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d105      	bne.n	80035b0 <UART_Start_Receive_IT+0x48>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80035aa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80035ae:	e01a      	b.n	80035e6 <UART_Start_Receive_IT+0x7e>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	22ff      	movs	r2, #255	; 0xff
 80035b4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80035b8:	e015      	b.n	80035e6 <UART_Start_Receive_IT+0x7e>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10d      	bne.n	80035de <UART_Start_Receive_IT+0x76>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d104      	bne.n	80035d4 <UART_Start_Receive_IT+0x6c>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	22ff      	movs	r2, #255	; 0xff
 80035ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80035d2:	e008      	b.n	80035e6 <UART_Start_Receive_IT+0x7e>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	227f      	movs	r2, #127	; 0x7f
 80035d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80035dc:	e003      	b.n	80035e6 <UART_Start_Receive_IT+0x7e>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2222      	movs	r2, #34	; 0x22
 80035f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	3308      	adds	r3, #8
 80035fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003600:	e853 3f00 	ldrex	r3, [r3]
 8003604:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	657b      	str	r3, [r7, #84]	; 0x54
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	3308      	adds	r3, #8
 8003614:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003616:	64ba      	str	r2, [r7, #72]	; 0x48
 8003618:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800361a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800361c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800361e:	e841 2300 	strex	r3, r2, [r1]
 8003622:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003624:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1e5      	bne.n	80035f6 <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003632:	d107      	bne.n	8003644 <UART_Start_Receive_IT+0xdc>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d103      	bne.n	8003644 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a22      	ldr	r2, [pc, #136]	; (80036c8 <UART_Start_Receive_IT+0x160>)
 8003640:	669a      	str	r2, [r3, #104]	; 0x68
 8003642:	e002      	b.n	800364a <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4a21      	ldr	r2, [pc, #132]	; (80036cc <UART_Start_Receive_IT+0x164>)
 8003648:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d019      	beq.n	8003686 <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800365a:	e853 3f00 	ldrex	r3, [r3]
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003662:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003666:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003670:	637b      	str	r3, [r7, #52]	; 0x34
 8003672:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003674:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003676:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003678:	e841 2300 	strex	r3, r2, [r1]
 800367c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800367e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1e6      	bne.n	8003652 <UART_Start_Receive_IT+0xea>
 8003684:	e018      	b.n	80036b8 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	e853 3f00 	ldrex	r3, [r3]
 8003692:	613b      	str	r3, [r7, #16]
   return(result);
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f043 0320 	orr.w	r3, r3, #32
 800369a:	653b      	str	r3, [r7, #80]	; 0x50
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	461a      	mov	r2, r3
 80036a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036a4:	623b      	str	r3, [r7, #32]
 80036a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a8:	69f9      	ldr	r1, [r7, #28]
 80036aa:	6a3a      	ldr	r2, [r7, #32]
 80036ac:	e841 2300 	strex	r3, r2, [r1]
 80036b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1e6      	bne.n	8003686 <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	375c      	adds	r7, #92	; 0x5c
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	080039c1 	.word	0x080039c1
 80036cc:	08003819 	.word	0x08003819

080036d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b095      	sub	sp, #84	; 0x54
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e0:	e853 3f00 	ldrex	r3, [r3]
 80036e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80036e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80036ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036f6:	643b      	str	r3, [r7, #64]	; 0x40
 80036f8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80036fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80036fe:	e841 2300 	strex	r3, r2, [r1]
 8003702:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1e6      	bne.n	80036d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3308      	adds	r3, #8
 8003710:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003712:	6a3b      	ldr	r3, [r7, #32]
 8003714:	e853 3f00 	ldrex	r3, [r3]
 8003718:	61fb      	str	r3, [r7, #28]
   return(result);
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	64bb      	str	r3, [r7, #72]	; 0x48
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	3308      	adds	r3, #8
 8003728:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800372a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800372c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003730:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003732:	e841 2300 	strex	r3, r2, [r1]
 8003736:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1e5      	bne.n	800370a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003742:	2b01      	cmp	r3, #1
 8003744:	d118      	bne.n	8003778 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	e853 3f00 	ldrex	r3, [r3]
 8003752:	60bb      	str	r3, [r7, #8]
   return(result);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f023 0310 	bic.w	r3, r3, #16
 800375a:	647b      	str	r3, [r7, #68]	; 0x44
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003764:	61bb      	str	r3, [r7, #24]
 8003766:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003768:	6979      	ldr	r1, [r7, #20]
 800376a:	69ba      	ldr	r2, [r7, #24]
 800376c:	e841 2300 	strex	r3, r2, [r1]
 8003770:	613b      	str	r3, [r7, #16]
   return(result);
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1e6      	bne.n	8003746 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800378c:	bf00      	nop
 800378e:	3754      	adds	r7, #84	; 0x54
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f7ff fb46 	bl	8002e48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037bc:	bf00      	nop
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	e853 3f00 	ldrex	r3, [r3]
 80037d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037e0:	61fb      	str	r3, [r7, #28]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	61bb      	str	r3, [r7, #24]
 80037ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ee:	6979      	ldr	r1, [r7, #20]
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	e841 2300 	strex	r3, r2, [r1]
 80037f6:	613b      	str	r3, [r7, #16]
   return(result);
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1e6      	bne.n	80037cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2220      	movs	r2, #32
 8003802:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7ff fb08 	bl	8002e20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003810:	bf00      	nop
 8003812:	3720      	adds	r7, #32
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b09c      	sub	sp, #112	; 0x70
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003826:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003830:	2b22      	cmp	r3, #34	; 0x22
 8003832:	f040 80b9 	bne.w	80039a8 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800383c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003840:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003844:	b2d9      	uxtb	r1, r3
 8003846:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800384a:	b2da      	uxtb	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003850:	400a      	ands	r2, r1
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003866:	b29b      	uxth	r3, r3
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003878:	b29b      	uxth	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	f040 809c 	bne.w	80039b8 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003888:	e853 3f00 	ldrex	r3, [r3]
 800388c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800388e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003890:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003894:	66bb      	str	r3, [r7, #104]	; 0x68
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800389e:	65bb      	str	r3, [r7, #88]	; 0x58
 80038a0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038a6:	e841 2300 	strex	r3, r2, [r1]
 80038aa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80038ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1e6      	bne.n	8003880 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	3308      	adds	r3, #8
 80038b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038bc:	e853 3f00 	ldrex	r3, [r3]
 80038c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80038c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c4:	f023 0301 	bic.w	r3, r3, #1
 80038c8:	667b      	str	r3, [r7, #100]	; 0x64
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	3308      	adds	r3, #8
 80038d0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80038d2:	647a      	str	r2, [r7, #68]	; 0x44
 80038d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80038d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80038da:	e841 2300 	strex	r3, r2, [r1]
 80038de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80038e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1e5      	bne.n	80038b2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2220      	movs	r2, #32
 80038ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d018      	beq.n	800393a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	e853 3f00 	ldrex	r3, [r3]
 8003914:	623b      	str	r3, [r7, #32]
   return(result);
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800391c:	663b      	str	r3, [r7, #96]	; 0x60
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003926:	633b      	str	r3, [r7, #48]	; 0x30
 8003928:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800392c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800392e:	e841 2300 	strex	r3, r2, [r1]
 8003932:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1e6      	bne.n	8003908 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800393e:	2b01      	cmp	r3, #1
 8003940:	d12e      	bne.n	80039a0 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	60fb      	str	r3, [r7, #12]
   return(result);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f023 0310 	bic.w	r3, r3, #16
 800395c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	461a      	mov	r2, r3
 8003964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003966:	61fb      	str	r3, [r7, #28]
 8003968:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396a:	69b9      	ldr	r1, [r7, #24]
 800396c:	69fa      	ldr	r2, [r7, #28]
 800396e:	e841 2300 	strex	r3, r2, [r1]
 8003972:	617b      	str	r3, [r7, #20]
   return(result);
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1e6      	bne.n	8003948 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	2b10      	cmp	r3, #16
 8003986:	d103      	bne.n	8003990 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2210      	movs	r2, #16
 800398e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003996:	4619      	mov	r1, r3
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f7fc fc95 	bl	80002c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800399e:	e00b      	b.n	80039b8 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff fa47 	bl	8002e34 <HAL_UART_RxCpltCallback>
}
 80039a6:	e007      	b.n	80039b8 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	699a      	ldr	r2, [r3, #24]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0208 	orr.w	r2, r2, #8
 80039b6:	619a      	str	r2, [r3, #24]
}
 80039b8:	bf00      	nop
 80039ba:	3770      	adds	r7, #112	; 0x70
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b09c      	sub	sp, #112	; 0x70
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80039ce:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039d8:	2b22      	cmp	r3, #34	; 0x22
 80039da:	f040 80b9 	bne.w	8003b50 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80039e4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ec:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80039ee:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80039f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80039f6:	4013      	ands	r3, r2
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80039fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a02:	1c9a      	adds	r2, r3, #2
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f040 809c 	bne.w	8003b60 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a30:	e853 3f00 	ldrex	r3, [r3]
 8003a34:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a3c:	667b      	str	r3, [r7, #100]	; 0x64
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a46:	657b      	str	r3, [r7, #84]	; 0x54
 8003a48:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e6      	bne.n	8003a28 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3308      	adds	r3, #8
 8003a60:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	663b      	str	r3, [r7, #96]	; 0x60
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3308      	adds	r3, #8
 8003a78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a7a:	643a      	str	r2, [r7, #64]	; 0x40
 8003a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a80:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1e5      	bne.n	8003a5a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2220      	movs	r2, #32
 8003a92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d018      	beq.n	8003ae2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	e853 3f00 	ldrex	r3, [r3]
 8003abc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ac4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ace:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ad0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ad4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ad6:	e841 2300 	strex	r3, r2, [r1]
 8003ada:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1e6      	bne.n	8003ab0 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d12e      	bne.n	8003b48 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	e853 3f00 	ldrex	r3, [r3]
 8003afc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	f023 0310 	bic.w	r3, r3, #16
 8003b04:	65bb      	str	r3, [r7, #88]	; 0x58
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b0e:	61bb      	str	r3, [r7, #24]
 8003b10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	6979      	ldr	r1, [r7, #20]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	e841 2300 	strex	r3, r2, [r1]
 8003b1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e6      	bne.n	8003af0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b10      	cmp	r3, #16
 8003b2e:	d103      	bne.n	8003b38 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2210      	movs	r2, #16
 8003b36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003b3e:	4619      	mov	r1, r3
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f7fc fbc1 	bl	80002c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003b46:	e00b      	b.n	8003b60 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff f973 	bl	8002e34 <HAL_UART_RxCpltCallback>
}
 8003b4e:	e007      	b.n	8003b60 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699a      	ldr	r2, [r3, #24]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0208 	orr.w	r2, r2, #8
 8003b5e:	619a      	str	r2, [r3, #24]
}
 8003b60:	bf00      	nop
 8003b62:	3770      	adds	r7, #112	; 0x70
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08c      	sub	sp, #48	; 0x30
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	4613      	mov	r3, r2
 8003b88:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b90:	2b20      	cmp	r3, #32
 8003b92:	d142      	bne.n	8003c1a <HAL_UARTEx_ReceiveToIdle_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d002      	beq.n	8003ba0 <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 8003b9a:	88fb      	ldrh	r3, [r7, #6]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e03b      	b.n	8003c1c <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	68b9      	ldr	r1, [r7, #8]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f7ff fcd6 	bl	8003568 <UART_Start_Receive_IT>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d124      	bne.n	8003c14 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d11d      	bne.n	8003c0e <HAL_UARTEx_ReceiveToIdle_IT+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2210      	movs	r2, #16
 8003bd8:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	e853 3f00 	ldrex	r3, [r3]
 8003be6:	617b      	str	r3, [r7, #20]
   return(result);
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f043 0310 	orr.w	r3, r3, #16
 8003bee:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bfa:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfc:	6a39      	ldr	r1, [r7, #32]
 8003bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c00:	e841 2300 	strex	r3, r2, [r1]
 8003c04:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1e6      	bne.n	8003bda <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
 8003c0c:	e002      	b.n	8003c14 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003c14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003c18:	e000      	b.n	8003c1c <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003c1a:	2302      	movs	r3, #2
  }
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3730      	adds	r7, #48	; 0x30
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <__errno>:
 8003c24:	4b01      	ldr	r3, [pc, #4]	; (8003c2c <__errno+0x8>)
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	2000000c 	.word	0x2000000c

08003c30 <__libc_init_array>:
 8003c30:	b570      	push	{r4, r5, r6, lr}
 8003c32:	4d0d      	ldr	r5, [pc, #52]	; (8003c68 <__libc_init_array+0x38>)
 8003c34:	4c0d      	ldr	r4, [pc, #52]	; (8003c6c <__libc_init_array+0x3c>)
 8003c36:	1b64      	subs	r4, r4, r5
 8003c38:	10a4      	asrs	r4, r4, #2
 8003c3a:	2600      	movs	r6, #0
 8003c3c:	42a6      	cmp	r6, r4
 8003c3e:	d109      	bne.n	8003c54 <__libc_init_array+0x24>
 8003c40:	4d0b      	ldr	r5, [pc, #44]	; (8003c70 <__libc_init_array+0x40>)
 8003c42:	4c0c      	ldr	r4, [pc, #48]	; (8003c74 <__libc_init_array+0x44>)
 8003c44:	f000 fc8e 	bl	8004564 <_init>
 8003c48:	1b64      	subs	r4, r4, r5
 8003c4a:	10a4      	asrs	r4, r4, #2
 8003c4c:	2600      	movs	r6, #0
 8003c4e:	42a6      	cmp	r6, r4
 8003c50:	d105      	bne.n	8003c5e <__libc_init_array+0x2e>
 8003c52:	bd70      	pop	{r4, r5, r6, pc}
 8003c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c58:	4798      	blx	r3
 8003c5a:	3601      	adds	r6, #1
 8003c5c:	e7ee      	b.n	8003c3c <__libc_init_array+0xc>
 8003c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c62:	4798      	blx	r3
 8003c64:	3601      	adds	r6, #1
 8003c66:	e7f2      	b.n	8003c4e <__libc_init_array+0x1e>
 8003c68:	080045f0 	.word	0x080045f0
 8003c6c:	080045f0 	.word	0x080045f0
 8003c70:	080045f0 	.word	0x080045f0
 8003c74:	080045f4 	.word	0x080045f4

08003c78 <memset>:
 8003c78:	4402      	add	r2, r0
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d100      	bne.n	8003c82 <memset+0xa>
 8003c80:	4770      	bx	lr
 8003c82:	f803 1b01 	strb.w	r1, [r3], #1
 8003c86:	e7f9      	b.n	8003c7c <memset+0x4>

08003c88 <siprintf>:
 8003c88:	b40e      	push	{r1, r2, r3}
 8003c8a:	b500      	push	{lr}
 8003c8c:	b09c      	sub	sp, #112	; 0x70
 8003c8e:	ab1d      	add	r3, sp, #116	; 0x74
 8003c90:	9002      	str	r0, [sp, #8]
 8003c92:	9006      	str	r0, [sp, #24]
 8003c94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c98:	4809      	ldr	r0, [pc, #36]	; (8003cc0 <siprintf+0x38>)
 8003c9a:	9107      	str	r1, [sp, #28]
 8003c9c:	9104      	str	r1, [sp, #16]
 8003c9e:	4909      	ldr	r1, [pc, #36]	; (8003cc4 <siprintf+0x3c>)
 8003ca0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ca4:	9105      	str	r1, [sp, #20]
 8003ca6:	6800      	ldr	r0, [r0, #0]
 8003ca8:	9301      	str	r3, [sp, #4]
 8003caa:	a902      	add	r1, sp, #8
 8003cac:	f000 f868 	bl	8003d80 <_svfiprintf_r>
 8003cb0:	9b02      	ldr	r3, [sp, #8]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	701a      	strb	r2, [r3, #0]
 8003cb6:	b01c      	add	sp, #112	; 0x70
 8003cb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cbc:	b003      	add	sp, #12
 8003cbe:	4770      	bx	lr
 8003cc0:	2000000c 	.word	0x2000000c
 8003cc4:	ffff0208 	.word	0xffff0208

08003cc8 <__ssputs_r>:
 8003cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ccc:	688e      	ldr	r6, [r1, #8]
 8003cce:	429e      	cmp	r6, r3
 8003cd0:	4682      	mov	sl, r0
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	4690      	mov	r8, r2
 8003cd6:	461f      	mov	r7, r3
 8003cd8:	d838      	bhi.n	8003d4c <__ssputs_r+0x84>
 8003cda:	898a      	ldrh	r2, [r1, #12]
 8003cdc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ce0:	d032      	beq.n	8003d48 <__ssputs_r+0x80>
 8003ce2:	6825      	ldr	r5, [r4, #0]
 8003ce4:	6909      	ldr	r1, [r1, #16]
 8003ce6:	eba5 0901 	sub.w	r9, r5, r1
 8003cea:	6965      	ldr	r5, [r4, #20]
 8003cec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	444b      	add	r3, r9
 8003cf8:	106d      	asrs	r5, r5, #1
 8003cfa:	429d      	cmp	r5, r3
 8003cfc:	bf38      	it	cc
 8003cfe:	461d      	movcc	r5, r3
 8003d00:	0553      	lsls	r3, r2, #21
 8003d02:	d531      	bpl.n	8003d68 <__ssputs_r+0xa0>
 8003d04:	4629      	mov	r1, r5
 8003d06:	f000 fb63 	bl	80043d0 <_malloc_r>
 8003d0a:	4606      	mov	r6, r0
 8003d0c:	b950      	cbnz	r0, 8003d24 <__ssputs_r+0x5c>
 8003d0e:	230c      	movs	r3, #12
 8003d10:	f8ca 3000 	str.w	r3, [sl]
 8003d14:	89a3      	ldrh	r3, [r4, #12]
 8003d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d1a:	81a3      	strh	r3, [r4, #12]
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d24:	6921      	ldr	r1, [r4, #16]
 8003d26:	464a      	mov	r2, r9
 8003d28:	f000 fabe 	bl	80042a8 <memcpy>
 8003d2c:	89a3      	ldrh	r3, [r4, #12]
 8003d2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d36:	81a3      	strh	r3, [r4, #12]
 8003d38:	6126      	str	r6, [r4, #16]
 8003d3a:	6165      	str	r5, [r4, #20]
 8003d3c:	444e      	add	r6, r9
 8003d3e:	eba5 0509 	sub.w	r5, r5, r9
 8003d42:	6026      	str	r6, [r4, #0]
 8003d44:	60a5      	str	r5, [r4, #8]
 8003d46:	463e      	mov	r6, r7
 8003d48:	42be      	cmp	r6, r7
 8003d4a:	d900      	bls.n	8003d4e <__ssputs_r+0x86>
 8003d4c:	463e      	mov	r6, r7
 8003d4e:	6820      	ldr	r0, [r4, #0]
 8003d50:	4632      	mov	r2, r6
 8003d52:	4641      	mov	r1, r8
 8003d54:	f000 fab6 	bl	80042c4 <memmove>
 8003d58:	68a3      	ldr	r3, [r4, #8]
 8003d5a:	1b9b      	subs	r3, r3, r6
 8003d5c:	60a3      	str	r3, [r4, #8]
 8003d5e:	6823      	ldr	r3, [r4, #0]
 8003d60:	4433      	add	r3, r6
 8003d62:	6023      	str	r3, [r4, #0]
 8003d64:	2000      	movs	r0, #0
 8003d66:	e7db      	b.n	8003d20 <__ssputs_r+0x58>
 8003d68:	462a      	mov	r2, r5
 8003d6a:	f000 fba5 	bl	80044b8 <_realloc_r>
 8003d6e:	4606      	mov	r6, r0
 8003d70:	2800      	cmp	r0, #0
 8003d72:	d1e1      	bne.n	8003d38 <__ssputs_r+0x70>
 8003d74:	6921      	ldr	r1, [r4, #16]
 8003d76:	4650      	mov	r0, sl
 8003d78:	f000 fabe 	bl	80042f8 <_free_r>
 8003d7c:	e7c7      	b.n	8003d0e <__ssputs_r+0x46>
	...

08003d80 <_svfiprintf_r>:
 8003d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d84:	4698      	mov	r8, r3
 8003d86:	898b      	ldrh	r3, [r1, #12]
 8003d88:	061b      	lsls	r3, r3, #24
 8003d8a:	b09d      	sub	sp, #116	; 0x74
 8003d8c:	4607      	mov	r7, r0
 8003d8e:	460d      	mov	r5, r1
 8003d90:	4614      	mov	r4, r2
 8003d92:	d50e      	bpl.n	8003db2 <_svfiprintf_r+0x32>
 8003d94:	690b      	ldr	r3, [r1, #16]
 8003d96:	b963      	cbnz	r3, 8003db2 <_svfiprintf_r+0x32>
 8003d98:	2140      	movs	r1, #64	; 0x40
 8003d9a:	f000 fb19 	bl	80043d0 <_malloc_r>
 8003d9e:	6028      	str	r0, [r5, #0]
 8003da0:	6128      	str	r0, [r5, #16]
 8003da2:	b920      	cbnz	r0, 8003dae <_svfiprintf_r+0x2e>
 8003da4:	230c      	movs	r3, #12
 8003da6:	603b      	str	r3, [r7, #0]
 8003da8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dac:	e0d1      	b.n	8003f52 <_svfiprintf_r+0x1d2>
 8003dae:	2340      	movs	r3, #64	; 0x40
 8003db0:	616b      	str	r3, [r5, #20]
 8003db2:	2300      	movs	r3, #0
 8003db4:	9309      	str	r3, [sp, #36]	; 0x24
 8003db6:	2320      	movs	r3, #32
 8003db8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003dbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003dc0:	2330      	movs	r3, #48	; 0x30
 8003dc2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003f6c <_svfiprintf_r+0x1ec>
 8003dc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003dca:	f04f 0901 	mov.w	r9, #1
 8003dce:	4623      	mov	r3, r4
 8003dd0:	469a      	mov	sl, r3
 8003dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003dd6:	b10a      	cbz	r2, 8003ddc <_svfiprintf_r+0x5c>
 8003dd8:	2a25      	cmp	r2, #37	; 0x25
 8003dda:	d1f9      	bne.n	8003dd0 <_svfiprintf_r+0x50>
 8003ddc:	ebba 0b04 	subs.w	fp, sl, r4
 8003de0:	d00b      	beq.n	8003dfa <_svfiprintf_r+0x7a>
 8003de2:	465b      	mov	r3, fp
 8003de4:	4622      	mov	r2, r4
 8003de6:	4629      	mov	r1, r5
 8003de8:	4638      	mov	r0, r7
 8003dea:	f7ff ff6d 	bl	8003cc8 <__ssputs_r>
 8003dee:	3001      	adds	r0, #1
 8003df0:	f000 80aa 	beq.w	8003f48 <_svfiprintf_r+0x1c8>
 8003df4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003df6:	445a      	add	r2, fp
 8003df8:	9209      	str	r2, [sp, #36]	; 0x24
 8003dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 80a2 	beq.w	8003f48 <_svfiprintf_r+0x1c8>
 8003e04:	2300      	movs	r3, #0
 8003e06:	f04f 32ff 	mov.w	r2, #4294967295
 8003e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e0e:	f10a 0a01 	add.w	sl, sl, #1
 8003e12:	9304      	str	r3, [sp, #16]
 8003e14:	9307      	str	r3, [sp, #28]
 8003e16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e1a:	931a      	str	r3, [sp, #104]	; 0x68
 8003e1c:	4654      	mov	r4, sl
 8003e1e:	2205      	movs	r2, #5
 8003e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e24:	4851      	ldr	r0, [pc, #324]	; (8003f6c <_svfiprintf_r+0x1ec>)
 8003e26:	f7fc f9db 	bl	80001e0 <memchr>
 8003e2a:	9a04      	ldr	r2, [sp, #16]
 8003e2c:	b9d8      	cbnz	r0, 8003e66 <_svfiprintf_r+0xe6>
 8003e2e:	06d0      	lsls	r0, r2, #27
 8003e30:	bf44      	itt	mi
 8003e32:	2320      	movmi	r3, #32
 8003e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e38:	0711      	lsls	r1, r2, #28
 8003e3a:	bf44      	itt	mi
 8003e3c:	232b      	movmi	r3, #43	; 0x2b
 8003e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e42:	f89a 3000 	ldrb.w	r3, [sl]
 8003e46:	2b2a      	cmp	r3, #42	; 0x2a
 8003e48:	d015      	beq.n	8003e76 <_svfiprintf_r+0xf6>
 8003e4a:	9a07      	ldr	r2, [sp, #28]
 8003e4c:	4654      	mov	r4, sl
 8003e4e:	2000      	movs	r0, #0
 8003e50:	f04f 0c0a 	mov.w	ip, #10
 8003e54:	4621      	mov	r1, r4
 8003e56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e5a:	3b30      	subs	r3, #48	; 0x30
 8003e5c:	2b09      	cmp	r3, #9
 8003e5e:	d94e      	bls.n	8003efe <_svfiprintf_r+0x17e>
 8003e60:	b1b0      	cbz	r0, 8003e90 <_svfiprintf_r+0x110>
 8003e62:	9207      	str	r2, [sp, #28]
 8003e64:	e014      	b.n	8003e90 <_svfiprintf_r+0x110>
 8003e66:	eba0 0308 	sub.w	r3, r0, r8
 8003e6a:	fa09 f303 	lsl.w	r3, r9, r3
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	9304      	str	r3, [sp, #16]
 8003e72:	46a2      	mov	sl, r4
 8003e74:	e7d2      	b.n	8003e1c <_svfiprintf_r+0x9c>
 8003e76:	9b03      	ldr	r3, [sp, #12]
 8003e78:	1d19      	adds	r1, r3, #4
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	9103      	str	r1, [sp, #12]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	bfbb      	ittet	lt
 8003e82:	425b      	neglt	r3, r3
 8003e84:	f042 0202 	orrlt.w	r2, r2, #2
 8003e88:	9307      	strge	r3, [sp, #28]
 8003e8a:	9307      	strlt	r3, [sp, #28]
 8003e8c:	bfb8      	it	lt
 8003e8e:	9204      	strlt	r2, [sp, #16]
 8003e90:	7823      	ldrb	r3, [r4, #0]
 8003e92:	2b2e      	cmp	r3, #46	; 0x2e
 8003e94:	d10c      	bne.n	8003eb0 <_svfiprintf_r+0x130>
 8003e96:	7863      	ldrb	r3, [r4, #1]
 8003e98:	2b2a      	cmp	r3, #42	; 0x2a
 8003e9a:	d135      	bne.n	8003f08 <_svfiprintf_r+0x188>
 8003e9c:	9b03      	ldr	r3, [sp, #12]
 8003e9e:	1d1a      	adds	r2, r3, #4
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	9203      	str	r2, [sp, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	bfb8      	it	lt
 8003ea8:	f04f 33ff 	movlt.w	r3, #4294967295
 8003eac:	3402      	adds	r4, #2
 8003eae:	9305      	str	r3, [sp, #20]
 8003eb0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003f7c <_svfiprintf_r+0x1fc>
 8003eb4:	7821      	ldrb	r1, [r4, #0]
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	4650      	mov	r0, sl
 8003eba:	f7fc f991 	bl	80001e0 <memchr>
 8003ebe:	b140      	cbz	r0, 8003ed2 <_svfiprintf_r+0x152>
 8003ec0:	2340      	movs	r3, #64	; 0x40
 8003ec2:	eba0 000a 	sub.w	r0, r0, sl
 8003ec6:	fa03 f000 	lsl.w	r0, r3, r0
 8003eca:	9b04      	ldr	r3, [sp, #16]
 8003ecc:	4303      	orrs	r3, r0
 8003ece:	3401      	adds	r4, #1
 8003ed0:	9304      	str	r3, [sp, #16]
 8003ed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ed6:	4826      	ldr	r0, [pc, #152]	; (8003f70 <_svfiprintf_r+0x1f0>)
 8003ed8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003edc:	2206      	movs	r2, #6
 8003ede:	f7fc f97f 	bl	80001e0 <memchr>
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	d038      	beq.n	8003f58 <_svfiprintf_r+0x1d8>
 8003ee6:	4b23      	ldr	r3, [pc, #140]	; (8003f74 <_svfiprintf_r+0x1f4>)
 8003ee8:	bb1b      	cbnz	r3, 8003f32 <_svfiprintf_r+0x1b2>
 8003eea:	9b03      	ldr	r3, [sp, #12]
 8003eec:	3307      	adds	r3, #7
 8003eee:	f023 0307 	bic.w	r3, r3, #7
 8003ef2:	3308      	adds	r3, #8
 8003ef4:	9303      	str	r3, [sp, #12]
 8003ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ef8:	4433      	add	r3, r6
 8003efa:	9309      	str	r3, [sp, #36]	; 0x24
 8003efc:	e767      	b.n	8003dce <_svfiprintf_r+0x4e>
 8003efe:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f02:	460c      	mov	r4, r1
 8003f04:	2001      	movs	r0, #1
 8003f06:	e7a5      	b.n	8003e54 <_svfiprintf_r+0xd4>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	3401      	adds	r4, #1
 8003f0c:	9305      	str	r3, [sp, #20]
 8003f0e:	4619      	mov	r1, r3
 8003f10:	f04f 0c0a 	mov.w	ip, #10
 8003f14:	4620      	mov	r0, r4
 8003f16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f1a:	3a30      	subs	r2, #48	; 0x30
 8003f1c:	2a09      	cmp	r2, #9
 8003f1e:	d903      	bls.n	8003f28 <_svfiprintf_r+0x1a8>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0c5      	beq.n	8003eb0 <_svfiprintf_r+0x130>
 8003f24:	9105      	str	r1, [sp, #20]
 8003f26:	e7c3      	b.n	8003eb0 <_svfiprintf_r+0x130>
 8003f28:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f2c:	4604      	mov	r4, r0
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e7f0      	b.n	8003f14 <_svfiprintf_r+0x194>
 8003f32:	ab03      	add	r3, sp, #12
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	462a      	mov	r2, r5
 8003f38:	4b0f      	ldr	r3, [pc, #60]	; (8003f78 <_svfiprintf_r+0x1f8>)
 8003f3a:	a904      	add	r1, sp, #16
 8003f3c:	4638      	mov	r0, r7
 8003f3e:	f3af 8000 	nop.w
 8003f42:	1c42      	adds	r2, r0, #1
 8003f44:	4606      	mov	r6, r0
 8003f46:	d1d6      	bne.n	8003ef6 <_svfiprintf_r+0x176>
 8003f48:	89ab      	ldrh	r3, [r5, #12]
 8003f4a:	065b      	lsls	r3, r3, #25
 8003f4c:	f53f af2c 	bmi.w	8003da8 <_svfiprintf_r+0x28>
 8003f50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f52:	b01d      	add	sp, #116	; 0x74
 8003f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f58:	ab03      	add	r3, sp, #12
 8003f5a:	9300      	str	r3, [sp, #0]
 8003f5c:	462a      	mov	r2, r5
 8003f5e:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <_svfiprintf_r+0x1f8>)
 8003f60:	a904      	add	r1, sp, #16
 8003f62:	4638      	mov	r0, r7
 8003f64:	f000 f87a 	bl	800405c <_printf_i>
 8003f68:	e7eb      	b.n	8003f42 <_svfiprintf_r+0x1c2>
 8003f6a:	bf00      	nop
 8003f6c:	080045bc 	.word	0x080045bc
 8003f70:	080045c6 	.word	0x080045c6
 8003f74:	00000000 	.word	0x00000000
 8003f78:	08003cc9 	.word	0x08003cc9
 8003f7c:	080045c2 	.word	0x080045c2

08003f80 <_printf_common>:
 8003f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f84:	4616      	mov	r6, r2
 8003f86:	4699      	mov	r9, r3
 8003f88:	688a      	ldr	r2, [r1, #8]
 8003f8a:	690b      	ldr	r3, [r1, #16]
 8003f8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f90:	4293      	cmp	r3, r2
 8003f92:	bfb8      	it	lt
 8003f94:	4613      	movlt	r3, r2
 8003f96:	6033      	str	r3, [r6, #0]
 8003f98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f9c:	4607      	mov	r7, r0
 8003f9e:	460c      	mov	r4, r1
 8003fa0:	b10a      	cbz	r2, 8003fa6 <_printf_common+0x26>
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	6033      	str	r3, [r6, #0]
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	0699      	lsls	r1, r3, #26
 8003faa:	bf42      	ittt	mi
 8003fac:	6833      	ldrmi	r3, [r6, #0]
 8003fae:	3302      	addmi	r3, #2
 8003fb0:	6033      	strmi	r3, [r6, #0]
 8003fb2:	6825      	ldr	r5, [r4, #0]
 8003fb4:	f015 0506 	ands.w	r5, r5, #6
 8003fb8:	d106      	bne.n	8003fc8 <_printf_common+0x48>
 8003fba:	f104 0a19 	add.w	sl, r4, #25
 8003fbe:	68e3      	ldr	r3, [r4, #12]
 8003fc0:	6832      	ldr	r2, [r6, #0]
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	42ab      	cmp	r3, r5
 8003fc6:	dc26      	bgt.n	8004016 <_printf_common+0x96>
 8003fc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fcc:	1e13      	subs	r3, r2, #0
 8003fce:	6822      	ldr	r2, [r4, #0]
 8003fd0:	bf18      	it	ne
 8003fd2:	2301      	movne	r3, #1
 8003fd4:	0692      	lsls	r2, r2, #26
 8003fd6:	d42b      	bmi.n	8004030 <_printf_common+0xb0>
 8003fd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fdc:	4649      	mov	r1, r9
 8003fde:	4638      	mov	r0, r7
 8003fe0:	47c0      	blx	r8
 8003fe2:	3001      	adds	r0, #1
 8003fe4:	d01e      	beq.n	8004024 <_printf_common+0xa4>
 8003fe6:	6823      	ldr	r3, [r4, #0]
 8003fe8:	68e5      	ldr	r5, [r4, #12]
 8003fea:	6832      	ldr	r2, [r6, #0]
 8003fec:	f003 0306 	and.w	r3, r3, #6
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	bf08      	it	eq
 8003ff4:	1aad      	subeq	r5, r5, r2
 8003ff6:	68a3      	ldr	r3, [r4, #8]
 8003ff8:	6922      	ldr	r2, [r4, #16]
 8003ffa:	bf0c      	ite	eq
 8003ffc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004000:	2500      	movne	r5, #0
 8004002:	4293      	cmp	r3, r2
 8004004:	bfc4      	itt	gt
 8004006:	1a9b      	subgt	r3, r3, r2
 8004008:	18ed      	addgt	r5, r5, r3
 800400a:	2600      	movs	r6, #0
 800400c:	341a      	adds	r4, #26
 800400e:	42b5      	cmp	r5, r6
 8004010:	d11a      	bne.n	8004048 <_printf_common+0xc8>
 8004012:	2000      	movs	r0, #0
 8004014:	e008      	b.n	8004028 <_printf_common+0xa8>
 8004016:	2301      	movs	r3, #1
 8004018:	4652      	mov	r2, sl
 800401a:	4649      	mov	r1, r9
 800401c:	4638      	mov	r0, r7
 800401e:	47c0      	blx	r8
 8004020:	3001      	adds	r0, #1
 8004022:	d103      	bne.n	800402c <_printf_common+0xac>
 8004024:	f04f 30ff 	mov.w	r0, #4294967295
 8004028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800402c:	3501      	adds	r5, #1
 800402e:	e7c6      	b.n	8003fbe <_printf_common+0x3e>
 8004030:	18e1      	adds	r1, r4, r3
 8004032:	1c5a      	adds	r2, r3, #1
 8004034:	2030      	movs	r0, #48	; 0x30
 8004036:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800403a:	4422      	add	r2, r4
 800403c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004040:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004044:	3302      	adds	r3, #2
 8004046:	e7c7      	b.n	8003fd8 <_printf_common+0x58>
 8004048:	2301      	movs	r3, #1
 800404a:	4622      	mov	r2, r4
 800404c:	4649      	mov	r1, r9
 800404e:	4638      	mov	r0, r7
 8004050:	47c0      	blx	r8
 8004052:	3001      	adds	r0, #1
 8004054:	d0e6      	beq.n	8004024 <_printf_common+0xa4>
 8004056:	3601      	adds	r6, #1
 8004058:	e7d9      	b.n	800400e <_printf_common+0x8e>
	...

0800405c <_printf_i>:
 800405c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004060:	7e0f      	ldrb	r7, [r1, #24]
 8004062:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004064:	2f78      	cmp	r7, #120	; 0x78
 8004066:	4691      	mov	r9, r2
 8004068:	4680      	mov	r8, r0
 800406a:	460c      	mov	r4, r1
 800406c:	469a      	mov	sl, r3
 800406e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004072:	d807      	bhi.n	8004084 <_printf_i+0x28>
 8004074:	2f62      	cmp	r7, #98	; 0x62
 8004076:	d80a      	bhi.n	800408e <_printf_i+0x32>
 8004078:	2f00      	cmp	r7, #0
 800407a:	f000 80d8 	beq.w	800422e <_printf_i+0x1d2>
 800407e:	2f58      	cmp	r7, #88	; 0x58
 8004080:	f000 80a3 	beq.w	80041ca <_printf_i+0x16e>
 8004084:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004088:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800408c:	e03a      	b.n	8004104 <_printf_i+0xa8>
 800408e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004092:	2b15      	cmp	r3, #21
 8004094:	d8f6      	bhi.n	8004084 <_printf_i+0x28>
 8004096:	a101      	add	r1, pc, #4	; (adr r1, 800409c <_printf_i+0x40>)
 8004098:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800409c:	080040f5 	.word	0x080040f5
 80040a0:	08004109 	.word	0x08004109
 80040a4:	08004085 	.word	0x08004085
 80040a8:	08004085 	.word	0x08004085
 80040ac:	08004085 	.word	0x08004085
 80040b0:	08004085 	.word	0x08004085
 80040b4:	08004109 	.word	0x08004109
 80040b8:	08004085 	.word	0x08004085
 80040bc:	08004085 	.word	0x08004085
 80040c0:	08004085 	.word	0x08004085
 80040c4:	08004085 	.word	0x08004085
 80040c8:	08004215 	.word	0x08004215
 80040cc:	08004139 	.word	0x08004139
 80040d0:	080041f7 	.word	0x080041f7
 80040d4:	08004085 	.word	0x08004085
 80040d8:	08004085 	.word	0x08004085
 80040dc:	08004237 	.word	0x08004237
 80040e0:	08004085 	.word	0x08004085
 80040e4:	08004139 	.word	0x08004139
 80040e8:	08004085 	.word	0x08004085
 80040ec:	08004085 	.word	0x08004085
 80040f0:	080041ff 	.word	0x080041ff
 80040f4:	682b      	ldr	r3, [r5, #0]
 80040f6:	1d1a      	adds	r2, r3, #4
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	602a      	str	r2, [r5, #0]
 80040fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004100:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004104:	2301      	movs	r3, #1
 8004106:	e0a3      	b.n	8004250 <_printf_i+0x1f4>
 8004108:	6820      	ldr	r0, [r4, #0]
 800410a:	6829      	ldr	r1, [r5, #0]
 800410c:	0606      	lsls	r6, r0, #24
 800410e:	f101 0304 	add.w	r3, r1, #4
 8004112:	d50a      	bpl.n	800412a <_printf_i+0xce>
 8004114:	680e      	ldr	r6, [r1, #0]
 8004116:	602b      	str	r3, [r5, #0]
 8004118:	2e00      	cmp	r6, #0
 800411a:	da03      	bge.n	8004124 <_printf_i+0xc8>
 800411c:	232d      	movs	r3, #45	; 0x2d
 800411e:	4276      	negs	r6, r6
 8004120:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004124:	485e      	ldr	r0, [pc, #376]	; (80042a0 <_printf_i+0x244>)
 8004126:	230a      	movs	r3, #10
 8004128:	e019      	b.n	800415e <_printf_i+0x102>
 800412a:	680e      	ldr	r6, [r1, #0]
 800412c:	602b      	str	r3, [r5, #0]
 800412e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004132:	bf18      	it	ne
 8004134:	b236      	sxthne	r6, r6
 8004136:	e7ef      	b.n	8004118 <_printf_i+0xbc>
 8004138:	682b      	ldr	r3, [r5, #0]
 800413a:	6820      	ldr	r0, [r4, #0]
 800413c:	1d19      	adds	r1, r3, #4
 800413e:	6029      	str	r1, [r5, #0]
 8004140:	0601      	lsls	r1, r0, #24
 8004142:	d501      	bpl.n	8004148 <_printf_i+0xec>
 8004144:	681e      	ldr	r6, [r3, #0]
 8004146:	e002      	b.n	800414e <_printf_i+0xf2>
 8004148:	0646      	lsls	r6, r0, #25
 800414a:	d5fb      	bpl.n	8004144 <_printf_i+0xe8>
 800414c:	881e      	ldrh	r6, [r3, #0]
 800414e:	4854      	ldr	r0, [pc, #336]	; (80042a0 <_printf_i+0x244>)
 8004150:	2f6f      	cmp	r7, #111	; 0x6f
 8004152:	bf0c      	ite	eq
 8004154:	2308      	moveq	r3, #8
 8004156:	230a      	movne	r3, #10
 8004158:	2100      	movs	r1, #0
 800415a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800415e:	6865      	ldr	r5, [r4, #4]
 8004160:	60a5      	str	r5, [r4, #8]
 8004162:	2d00      	cmp	r5, #0
 8004164:	bfa2      	ittt	ge
 8004166:	6821      	ldrge	r1, [r4, #0]
 8004168:	f021 0104 	bicge.w	r1, r1, #4
 800416c:	6021      	strge	r1, [r4, #0]
 800416e:	b90e      	cbnz	r6, 8004174 <_printf_i+0x118>
 8004170:	2d00      	cmp	r5, #0
 8004172:	d04d      	beq.n	8004210 <_printf_i+0x1b4>
 8004174:	4615      	mov	r5, r2
 8004176:	fbb6 f1f3 	udiv	r1, r6, r3
 800417a:	fb03 6711 	mls	r7, r3, r1, r6
 800417e:	5dc7      	ldrb	r7, [r0, r7]
 8004180:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004184:	4637      	mov	r7, r6
 8004186:	42bb      	cmp	r3, r7
 8004188:	460e      	mov	r6, r1
 800418a:	d9f4      	bls.n	8004176 <_printf_i+0x11a>
 800418c:	2b08      	cmp	r3, #8
 800418e:	d10b      	bne.n	80041a8 <_printf_i+0x14c>
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	07de      	lsls	r6, r3, #31
 8004194:	d508      	bpl.n	80041a8 <_printf_i+0x14c>
 8004196:	6923      	ldr	r3, [r4, #16]
 8004198:	6861      	ldr	r1, [r4, #4]
 800419a:	4299      	cmp	r1, r3
 800419c:	bfde      	ittt	le
 800419e:	2330      	movle	r3, #48	; 0x30
 80041a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041a8:	1b52      	subs	r2, r2, r5
 80041aa:	6122      	str	r2, [r4, #16]
 80041ac:	f8cd a000 	str.w	sl, [sp]
 80041b0:	464b      	mov	r3, r9
 80041b2:	aa03      	add	r2, sp, #12
 80041b4:	4621      	mov	r1, r4
 80041b6:	4640      	mov	r0, r8
 80041b8:	f7ff fee2 	bl	8003f80 <_printf_common>
 80041bc:	3001      	adds	r0, #1
 80041be:	d14c      	bne.n	800425a <_printf_i+0x1fe>
 80041c0:	f04f 30ff 	mov.w	r0, #4294967295
 80041c4:	b004      	add	sp, #16
 80041c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ca:	4835      	ldr	r0, [pc, #212]	; (80042a0 <_printf_i+0x244>)
 80041cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041d0:	6829      	ldr	r1, [r5, #0]
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80041d8:	6029      	str	r1, [r5, #0]
 80041da:	061d      	lsls	r5, r3, #24
 80041dc:	d514      	bpl.n	8004208 <_printf_i+0x1ac>
 80041de:	07df      	lsls	r7, r3, #31
 80041e0:	bf44      	itt	mi
 80041e2:	f043 0320 	orrmi.w	r3, r3, #32
 80041e6:	6023      	strmi	r3, [r4, #0]
 80041e8:	b91e      	cbnz	r6, 80041f2 <_printf_i+0x196>
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	f023 0320 	bic.w	r3, r3, #32
 80041f0:	6023      	str	r3, [r4, #0]
 80041f2:	2310      	movs	r3, #16
 80041f4:	e7b0      	b.n	8004158 <_printf_i+0xfc>
 80041f6:	6823      	ldr	r3, [r4, #0]
 80041f8:	f043 0320 	orr.w	r3, r3, #32
 80041fc:	6023      	str	r3, [r4, #0]
 80041fe:	2378      	movs	r3, #120	; 0x78
 8004200:	4828      	ldr	r0, [pc, #160]	; (80042a4 <_printf_i+0x248>)
 8004202:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004206:	e7e3      	b.n	80041d0 <_printf_i+0x174>
 8004208:	0659      	lsls	r1, r3, #25
 800420a:	bf48      	it	mi
 800420c:	b2b6      	uxthmi	r6, r6
 800420e:	e7e6      	b.n	80041de <_printf_i+0x182>
 8004210:	4615      	mov	r5, r2
 8004212:	e7bb      	b.n	800418c <_printf_i+0x130>
 8004214:	682b      	ldr	r3, [r5, #0]
 8004216:	6826      	ldr	r6, [r4, #0]
 8004218:	6961      	ldr	r1, [r4, #20]
 800421a:	1d18      	adds	r0, r3, #4
 800421c:	6028      	str	r0, [r5, #0]
 800421e:	0635      	lsls	r5, r6, #24
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	d501      	bpl.n	8004228 <_printf_i+0x1cc>
 8004224:	6019      	str	r1, [r3, #0]
 8004226:	e002      	b.n	800422e <_printf_i+0x1d2>
 8004228:	0670      	lsls	r0, r6, #25
 800422a:	d5fb      	bpl.n	8004224 <_printf_i+0x1c8>
 800422c:	8019      	strh	r1, [r3, #0]
 800422e:	2300      	movs	r3, #0
 8004230:	6123      	str	r3, [r4, #16]
 8004232:	4615      	mov	r5, r2
 8004234:	e7ba      	b.n	80041ac <_printf_i+0x150>
 8004236:	682b      	ldr	r3, [r5, #0]
 8004238:	1d1a      	adds	r2, r3, #4
 800423a:	602a      	str	r2, [r5, #0]
 800423c:	681d      	ldr	r5, [r3, #0]
 800423e:	6862      	ldr	r2, [r4, #4]
 8004240:	2100      	movs	r1, #0
 8004242:	4628      	mov	r0, r5
 8004244:	f7fb ffcc 	bl	80001e0 <memchr>
 8004248:	b108      	cbz	r0, 800424e <_printf_i+0x1f2>
 800424a:	1b40      	subs	r0, r0, r5
 800424c:	6060      	str	r0, [r4, #4]
 800424e:	6863      	ldr	r3, [r4, #4]
 8004250:	6123      	str	r3, [r4, #16]
 8004252:	2300      	movs	r3, #0
 8004254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004258:	e7a8      	b.n	80041ac <_printf_i+0x150>
 800425a:	6923      	ldr	r3, [r4, #16]
 800425c:	462a      	mov	r2, r5
 800425e:	4649      	mov	r1, r9
 8004260:	4640      	mov	r0, r8
 8004262:	47d0      	blx	sl
 8004264:	3001      	adds	r0, #1
 8004266:	d0ab      	beq.n	80041c0 <_printf_i+0x164>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	079b      	lsls	r3, r3, #30
 800426c:	d413      	bmi.n	8004296 <_printf_i+0x23a>
 800426e:	68e0      	ldr	r0, [r4, #12]
 8004270:	9b03      	ldr	r3, [sp, #12]
 8004272:	4298      	cmp	r0, r3
 8004274:	bfb8      	it	lt
 8004276:	4618      	movlt	r0, r3
 8004278:	e7a4      	b.n	80041c4 <_printf_i+0x168>
 800427a:	2301      	movs	r3, #1
 800427c:	4632      	mov	r2, r6
 800427e:	4649      	mov	r1, r9
 8004280:	4640      	mov	r0, r8
 8004282:	47d0      	blx	sl
 8004284:	3001      	adds	r0, #1
 8004286:	d09b      	beq.n	80041c0 <_printf_i+0x164>
 8004288:	3501      	adds	r5, #1
 800428a:	68e3      	ldr	r3, [r4, #12]
 800428c:	9903      	ldr	r1, [sp, #12]
 800428e:	1a5b      	subs	r3, r3, r1
 8004290:	42ab      	cmp	r3, r5
 8004292:	dcf2      	bgt.n	800427a <_printf_i+0x21e>
 8004294:	e7eb      	b.n	800426e <_printf_i+0x212>
 8004296:	2500      	movs	r5, #0
 8004298:	f104 0619 	add.w	r6, r4, #25
 800429c:	e7f5      	b.n	800428a <_printf_i+0x22e>
 800429e:	bf00      	nop
 80042a0:	080045cd 	.word	0x080045cd
 80042a4:	080045de 	.word	0x080045de

080042a8 <memcpy>:
 80042a8:	440a      	add	r2, r1
 80042aa:	4291      	cmp	r1, r2
 80042ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80042b0:	d100      	bne.n	80042b4 <memcpy+0xc>
 80042b2:	4770      	bx	lr
 80042b4:	b510      	push	{r4, lr}
 80042b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042be:	4291      	cmp	r1, r2
 80042c0:	d1f9      	bne.n	80042b6 <memcpy+0xe>
 80042c2:	bd10      	pop	{r4, pc}

080042c4 <memmove>:
 80042c4:	4288      	cmp	r0, r1
 80042c6:	b510      	push	{r4, lr}
 80042c8:	eb01 0402 	add.w	r4, r1, r2
 80042cc:	d902      	bls.n	80042d4 <memmove+0x10>
 80042ce:	4284      	cmp	r4, r0
 80042d0:	4623      	mov	r3, r4
 80042d2:	d807      	bhi.n	80042e4 <memmove+0x20>
 80042d4:	1e43      	subs	r3, r0, #1
 80042d6:	42a1      	cmp	r1, r4
 80042d8:	d008      	beq.n	80042ec <memmove+0x28>
 80042da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80042e2:	e7f8      	b.n	80042d6 <memmove+0x12>
 80042e4:	4402      	add	r2, r0
 80042e6:	4601      	mov	r1, r0
 80042e8:	428a      	cmp	r2, r1
 80042ea:	d100      	bne.n	80042ee <memmove+0x2a>
 80042ec:	bd10      	pop	{r4, pc}
 80042ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042f6:	e7f7      	b.n	80042e8 <memmove+0x24>

080042f8 <_free_r>:
 80042f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80042fa:	2900      	cmp	r1, #0
 80042fc:	d044      	beq.n	8004388 <_free_r+0x90>
 80042fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004302:	9001      	str	r0, [sp, #4]
 8004304:	2b00      	cmp	r3, #0
 8004306:	f1a1 0404 	sub.w	r4, r1, #4
 800430a:	bfb8      	it	lt
 800430c:	18e4      	addlt	r4, r4, r3
 800430e:	f000 f913 	bl	8004538 <__malloc_lock>
 8004312:	4a1e      	ldr	r2, [pc, #120]	; (800438c <_free_r+0x94>)
 8004314:	9801      	ldr	r0, [sp, #4]
 8004316:	6813      	ldr	r3, [r2, #0]
 8004318:	b933      	cbnz	r3, 8004328 <_free_r+0x30>
 800431a:	6063      	str	r3, [r4, #4]
 800431c:	6014      	str	r4, [r2, #0]
 800431e:	b003      	add	sp, #12
 8004320:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004324:	f000 b90e 	b.w	8004544 <__malloc_unlock>
 8004328:	42a3      	cmp	r3, r4
 800432a:	d908      	bls.n	800433e <_free_r+0x46>
 800432c:	6825      	ldr	r5, [r4, #0]
 800432e:	1961      	adds	r1, r4, r5
 8004330:	428b      	cmp	r3, r1
 8004332:	bf01      	itttt	eq
 8004334:	6819      	ldreq	r1, [r3, #0]
 8004336:	685b      	ldreq	r3, [r3, #4]
 8004338:	1949      	addeq	r1, r1, r5
 800433a:	6021      	streq	r1, [r4, #0]
 800433c:	e7ed      	b.n	800431a <_free_r+0x22>
 800433e:	461a      	mov	r2, r3
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	b10b      	cbz	r3, 8004348 <_free_r+0x50>
 8004344:	42a3      	cmp	r3, r4
 8004346:	d9fa      	bls.n	800433e <_free_r+0x46>
 8004348:	6811      	ldr	r1, [r2, #0]
 800434a:	1855      	adds	r5, r2, r1
 800434c:	42a5      	cmp	r5, r4
 800434e:	d10b      	bne.n	8004368 <_free_r+0x70>
 8004350:	6824      	ldr	r4, [r4, #0]
 8004352:	4421      	add	r1, r4
 8004354:	1854      	adds	r4, r2, r1
 8004356:	42a3      	cmp	r3, r4
 8004358:	6011      	str	r1, [r2, #0]
 800435a:	d1e0      	bne.n	800431e <_free_r+0x26>
 800435c:	681c      	ldr	r4, [r3, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	6053      	str	r3, [r2, #4]
 8004362:	4421      	add	r1, r4
 8004364:	6011      	str	r1, [r2, #0]
 8004366:	e7da      	b.n	800431e <_free_r+0x26>
 8004368:	d902      	bls.n	8004370 <_free_r+0x78>
 800436a:	230c      	movs	r3, #12
 800436c:	6003      	str	r3, [r0, #0]
 800436e:	e7d6      	b.n	800431e <_free_r+0x26>
 8004370:	6825      	ldr	r5, [r4, #0]
 8004372:	1961      	adds	r1, r4, r5
 8004374:	428b      	cmp	r3, r1
 8004376:	bf04      	itt	eq
 8004378:	6819      	ldreq	r1, [r3, #0]
 800437a:	685b      	ldreq	r3, [r3, #4]
 800437c:	6063      	str	r3, [r4, #4]
 800437e:	bf04      	itt	eq
 8004380:	1949      	addeq	r1, r1, r5
 8004382:	6021      	streq	r1, [r4, #0]
 8004384:	6054      	str	r4, [r2, #4]
 8004386:	e7ca      	b.n	800431e <_free_r+0x26>
 8004388:	b003      	add	sp, #12
 800438a:	bd30      	pop	{r4, r5, pc}
 800438c:	20000140 	.word	0x20000140

08004390 <sbrk_aligned>:
 8004390:	b570      	push	{r4, r5, r6, lr}
 8004392:	4e0e      	ldr	r6, [pc, #56]	; (80043cc <sbrk_aligned+0x3c>)
 8004394:	460c      	mov	r4, r1
 8004396:	6831      	ldr	r1, [r6, #0]
 8004398:	4605      	mov	r5, r0
 800439a:	b911      	cbnz	r1, 80043a2 <sbrk_aligned+0x12>
 800439c:	f000 f8bc 	bl	8004518 <_sbrk_r>
 80043a0:	6030      	str	r0, [r6, #0]
 80043a2:	4621      	mov	r1, r4
 80043a4:	4628      	mov	r0, r5
 80043a6:	f000 f8b7 	bl	8004518 <_sbrk_r>
 80043aa:	1c43      	adds	r3, r0, #1
 80043ac:	d00a      	beq.n	80043c4 <sbrk_aligned+0x34>
 80043ae:	1cc4      	adds	r4, r0, #3
 80043b0:	f024 0403 	bic.w	r4, r4, #3
 80043b4:	42a0      	cmp	r0, r4
 80043b6:	d007      	beq.n	80043c8 <sbrk_aligned+0x38>
 80043b8:	1a21      	subs	r1, r4, r0
 80043ba:	4628      	mov	r0, r5
 80043bc:	f000 f8ac 	bl	8004518 <_sbrk_r>
 80043c0:	3001      	adds	r0, #1
 80043c2:	d101      	bne.n	80043c8 <sbrk_aligned+0x38>
 80043c4:	f04f 34ff 	mov.w	r4, #4294967295
 80043c8:	4620      	mov	r0, r4
 80043ca:	bd70      	pop	{r4, r5, r6, pc}
 80043cc:	20000144 	.word	0x20000144

080043d0 <_malloc_r>:
 80043d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043d4:	1ccd      	adds	r5, r1, #3
 80043d6:	f025 0503 	bic.w	r5, r5, #3
 80043da:	3508      	adds	r5, #8
 80043dc:	2d0c      	cmp	r5, #12
 80043de:	bf38      	it	cc
 80043e0:	250c      	movcc	r5, #12
 80043e2:	2d00      	cmp	r5, #0
 80043e4:	4607      	mov	r7, r0
 80043e6:	db01      	blt.n	80043ec <_malloc_r+0x1c>
 80043e8:	42a9      	cmp	r1, r5
 80043ea:	d905      	bls.n	80043f8 <_malloc_r+0x28>
 80043ec:	230c      	movs	r3, #12
 80043ee:	603b      	str	r3, [r7, #0]
 80043f0:	2600      	movs	r6, #0
 80043f2:	4630      	mov	r0, r6
 80043f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f8:	4e2e      	ldr	r6, [pc, #184]	; (80044b4 <_malloc_r+0xe4>)
 80043fa:	f000 f89d 	bl	8004538 <__malloc_lock>
 80043fe:	6833      	ldr	r3, [r6, #0]
 8004400:	461c      	mov	r4, r3
 8004402:	bb34      	cbnz	r4, 8004452 <_malloc_r+0x82>
 8004404:	4629      	mov	r1, r5
 8004406:	4638      	mov	r0, r7
 8004408:	f7ff ffc2 	bl	8004390 <sbrk_aligned>
 800440c:	1c43      	adds	r3, r0, #1
 800440e:	4604      	mov	r4, r0
 8004410:	d14d      	bne.n	80044ae <_malloc_r+0xde>
 8004412:	6834      	ldr	r4, [r6, #0]
 8004414:	4626      	mov	r6, r4
 8004416:	2e00      	cmp	r6, #0
 8004418:	d140      	bne.n	800449c <_malloc_r+0xcc>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	4631      	mov	r1, r6
 800441e:	4638      	mov	r0, r7
 8004420:	eb04 0803 	add.w	r8, r4, r3
 8004424:	f000 f878 	bl	8004518 <_sbrk_r>
 8004428:	4580      	cmp	r8, r0
 800442a:	d13a      	bne.n	80044a2 <_malloc_r+0xd2>
 800442c:	6821      	ldr	r1, [r4, #0]
 800442e:	3503      	adds	r5, #3
 8004430:	1a6d      	subs	r5, r5, r1
 8004432:	f025 0503 	bic.w	r5, r5, #3
 8004436:	3508      	adds	r5, #8
 8004438:	2d0c      	cmp	r5, #12
 800443a:	bf38      	it	cc
 800443c:	250c      	movcc	r5, #12
 800443e:	4629      	mov	r1, r5
 8004440:	4638      	mov	r0, r7
 8004442:	f7ff ffa5 	bl	8004390 <sbrk_aligned>
 8004446:	3001      	adds	r0, #1
 8004448:	d02b      	beq.n	80044a2 <_malloc_r+0xd2>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	442b      	add	r3, r5
 800444e:	6023      	str	r3, [r4, #0]
 8004450:	e00e      	b.n	8004470 <_malloc_r+0xa0>
 8004452:	6822      	ldr	r2, [r4, #0]
 8004454:	1b52      	subs	r2, r2, r5
 8004456:	d41e      	bmi.n	8004496 <_malloc_r+0xc6>
 8004458:	2a0b      	cmp	r2, #11
 800445a:	d916      	bls.n	800448a <_malloc_r+0xba>
 800445c:	1961      	adds	r1, r4, r5
 800445e:	42a3      	cmp	r3, r4
 8004460:	6025      	str	r5, [r4, #0]
 8004462:	bf18      	it	ne
 8004464:	6059      	strne	r1, [r3, #4]
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	bf08      	it	eq
 800446a:	6031      	streq	r1, [r6, #0]
 800446c:	5162      	str	r2, [r4, r5]
 800446e:	604b      	str	r3, [r1, #4]
 8004470:	4638      	mov	r0, r7
 8004472:	f104 060b 	add.w	r6, r4, #11
 8004476:	f000 f865 	bl	8004544 <__malloc_unlock>
 800447a:	f026 0607 	bic.w	r6, r6, #7
 800447e:	1d23      	adds	r3, r4, #4
 8004480:	1af2      	subs	r2, r6, r3
 8004482:	d0b6      	beq.n	80043f2 <_malloc_r+0x22>
 8004484:	1b9b      	subs	r3, r3, r6
 8004486:	50a3      	str	r3, [r4, r2]
 8004488:	e7b3      	b.n	80043f2 <_malloc_r+0x22>
 800448a:	6862      	ldr	r2, [r4, #4]
 800448c:	42a3      	cmp	r3, r4
 800448e:	bf0c      	ite	eq
 8004490:	6032      	streq	r2, [r6, #0]
 8004492:	605a      	strne	r2, [r3, #4]
 8004494:	e7ec      	b.n	8004470 <_malloc_r+0xa0>
 8004496:	4623      	mov	r3, r4
 8004498:	6864      	ldr	r4, [r4, #4]
 800449a:	e7b2      	b.n	8004402 <_malloc_r+0x32>
 800449c:	4634      	mov	r4, r6
 800449e:	6876      	ldr	r6, [r6, #4]
 80044a0:	e7b9      	b.n	8004416 <_malloc_r+0x46>
 80044a2:	230c      	movs	r3, #12
 80044a4:	603b      	str	r3, [r7, #0]
 80044a6:	4638      	mov	r0, r7
 80044a8:	f000 f84c 	bl	8004544 <__malloc_unlock>
 80044ac:	e7a1      	b.n	80043f2 <_malloc_r+0x22>
 80044ae:	6025      	str	r5, [r4, #0]
 80044b0:	e7de      	b.n	8004470 <_malloc_r+0xa0>
 80044b2:	bf00      	nop
 80044b4:	20000140 	.word	0x20000140

080044b8 <_realloc_r>:
 80044b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044bc:	4680      	mov	r8, r0
 80044be:	4614      	mov	r4, r2
 80044c0:	460e      	mov	r6, r1
 80044c2:	b921      	cbnz	r1, 80044ce <_realloc_r+0x16>
 80044c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044c8:	4611      	mov	r1, r2
 80044ca:	f7ff bf81 	b.w	80043d0 <_malloc_r>
 80044ce:	b92a      	cbnz	r2, 80044dc <_realloc_r+0x24>
 80044d0:	f7ff ff12 	bl	80042f8 <_free_r>
 80044d4:	4625      	mov	r5, r4
 80044d6:	4628      	mov	r0, r5
 80044d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044dc:	f000 f838 	bl	8004550 <_malloc_usable_size_r>
 80044e0:	4284      	cmp	r4, r0
 80044e2:	4607      	mov	r7, r0
 80044e4:	d802      	bhi.n	80044ec <_realloc_r+0x34>
 80044e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044ea:	d812      	bhi.n	8004512 <_realloc_r+0x5a>
 80044ec:	4621      	mov	r1, r4
 80044ee:	4640      	mov	r0, r8
 80044f0:	f7ff ff6e 	bl	80043d0 <_malloc_r>
 80044f4:	4605      	mov	r5, r0
 80044f6:	2800      	cmp	r0, #0
 80044f8:	d0ed      	beq.n	80044d6 <_realloc_r+0x1e>
 80044fa:	42bc      	cmp	r4, r7
 80044fc:	4622      	mov	r2, r4
 80044fe:	4631      	mov	r1, r6
 8004500:	bf28      	it	cs
 8004502:	463a      	movcs	r2, r7
 8004504:	f7ff fed0 	bl	80042a8 <memcpy>
 8004508:	4631      	mov	r1, r6
 800450a:	4640      	mov	r0, r8
 800450c:	f7ff fef4 	bl	80042f8 <_free_r>
 8004510:	e7e1      	b.n	80044d6 <_realloc_r+0x1e>
 8004512:	4635      	mov	r5, r6
 8004514:	e7df      	b.n	80044d6 <_realloc_r+0x1e>
	...

08004518 <_sbrk_r>:
 8004518:	b538      	push	{r3, r4, r5, lr}
 800451a:	4d06      	ldr	r5, [pc, #24]	; (8004534 <_sbrk_r+0x1c>)
 800451c:	2300      	movs	r3, #0
 800451e:	4604      	mov	r4, r0
 8004520:	4608      	mov	r0, r1
 8004522:	602b      	str	r3, [r5, #0]
 8004524:	f7fc f884 	bl	8000630 <_sbrk>
 8004528:	1c43      	adds	r3, r0, #1
 800452a:	d102      	bne.n	8004532 <_sbrk_r+0x1a>
 800452c:	682b      	ldr	r3, [r5, #0]
 800452e:	b103      	cbz	r3, 8004532 <_sbrk_r+0x1a>
 8004530:	6023      	str	r3, [r4, #0]
 8004532:	bd38      	pop	{r3, r4, r5, pc}
 8004534:	20000148 	.word	0x20000148

08004538 <__malloc_lock>:
 8004538:	4801      	ldr	r0, [pc, #4]	; (8004540 <__malloc_lock+0x8>)
 800453a:	f000 b811 	b.w	8004560 <__retarget_lock_acquire_recursive>
 800453e:	bf00      	nop
 8004540:	2000014c 	.word	0x2000014c

08004544 <__malloc_unlock>:
 8004544:	4801      	ldr	r0, [pc, #4]	; (800454c <__malloc_unlock+0x8>)
 8004546:	f000 b80c 	b.w	8004562 <__retarget_lock_release_recursive>
 800454a:	bf00      	nop
 800454c:	2000014c 	.word	0x2000014c

08004550 <_malloc_usable_size_r>:
 8004550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004554:	1f18      	subs	r0, r3, #4
 8004556:	2b00      	cmp	r3, #0
 8004558:	bfbc      	itt	lt
 800455a:	580b      	ldrlt	r3, [r1, r0]
 800455c:	18c0      	addlt	r0, r0, r3
 800455e:	4770      	bx	lr

08004560 <__retarget_lock_acquire_recursive>:
 8004560:	4770      	bx	lr

08004562 <__retarget_lock_release_recursive>:
 8004562:	4770      	bx	lr

08004564 <_init>:
 8004564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004566:	bf00      	nop
 8004568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800456a:	bc08      	pop	{r3}
 800456c:	469e      	mov	lr, r3
 800456e:	4770      	bx	lr

08004570 <_fini>:
 8004570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004572:	bf00      	nop
 8004574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004576:	bc08      	pop	{r3}
 8004578:	469e      	mov	lr, r3
 800457a:	4770      	bx	lr
