/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  reg [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = in_data[174] | ~(celloutsig_1_3z[1]);
  assign celloutsig_1_10z = celloutsig_1_5z | ~(celloutsig_1_9z);
  assign celloutsig_1_11z = celloutsig_1_0z | ~(celloutsig_1_8z);
  assign celloutsig_1_12z = celloutsig_1_4z | ~(celloutsig_1_8z);
  assign celloutsig_1_17z = celloutsig_1_1z | ~(celloutsig_1_10z);
  assign celloutsig_0_6z = in_data[40] | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_7z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_14z = in_data[58] | ~(celloutsig_0_2z);
  assign celloutsig_0_19z = celloutsig_0_10z | ~(celloutsig_0_2z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_29z = celloutsig_0_5z | ~(celloutsig_0_13z);
  assign celloutsig_0_30z = celloutsig_0_14z | ~(celloutsig_0_19z);
  assign celloutsig_1_0z = in_data[187] | ~(in_data[117]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[189]);
  assign celloutsig_0_0z = in_data[83:66] >= in_data[63:46];
  assign celloutsig_1_5z = { in_data[179:158], celloutsig_1_1z, celloutsig_1_1z } >= { in_data[140:132], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:4], celloutsig_1_0z } >= { celloutsig_1_3z[5:0], celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[190:173], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z } >= in_data[182:158];
  assign celloutsig_1_8z = { celloutsig_1_3z[8:0], celloutsig_1_6z } >= { in_data[155:148], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z[3], celloutsig_1_2z, celloutsig_1_7z } >= { in_data[145], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_4z } >= in_data[118:108];
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } >= { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_3z[6:4], celloutsig_1_0z, celloutsig_1_14z } >= { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_3z[1:0], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } >= { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_4z = in_data[46:40] >= { in_data[9:4], celloutsig_0_0z };
  assign celloutsig_1_19z = { in_data[179:163], celloutsig_1_18z, celloutsig_1_2z } >= { in_data[133:129], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[44:31] >= { celloutsig_0_1z[5:1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = in_data[84:78] >= { in_data[95:90], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:2], celloutsig_0_2z } >= { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z } >= { celloutsig_0_3z[5:4], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_1z[4:1], celloutsig_0_4z } >= in_data[24:20];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[5:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_18z = { in_data[128:124], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_1z = { in_data[6:3], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
