<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Sun Dec  1 13:02:35 2024-->
<file-format version="2.0" name="netlisting-timestamps">
<module contextID="switched: tarea4 flip_flop schematic vl: auCdl cmos_sch schematic sl: auCdl" isSubcircuit="1" viewStopList="auCdl" timestamp="133248" viewSearchList="auCdl cmos_sch schematic">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="133218"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<Terms timestamp="132984"/>
<PortOrder><![CDATA[CNDQQNgnd!vdd!]]></PortOrder>
<ShortOptions timestamp="1009512283"/>
</module>
</file-format>
