// Seed: 1076690423
module module_0;
  assign module_1.id_10 = 0;
  tri1 id_2, id_3, id_4;
  logic [7:0][1  ==  -1] id_5 ($display(1'b0, 1, -1, id_2, id_1, "" ? 1 : id_3)), id_6;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input tri id_3,
    output wor id_4,
    output wor id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12
);
  always id_4 = id_0 & 1;
  module_0 modCall_1 ();
endmodule
