// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_layer2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        image_V_address0,
        image_V_ce0,
        image_V_q0,
        image_V_address1,
        image_V_ce1,
        image_V_q1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state23 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [23:0] output_V_d0;
output  [10:0] image_V_address0;
output   image_V_ce0;
input  [23:0] image_V_q0;
output  [10:0] image_V_address1;
output   image_V_ce1;
input  [23:0] image_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_V_ce0;
reg output_V_we0;
reg[10:0] image_V_address0;
reg image_V_ce0;
reg[10:0] image_V_address1;
reg image_V_ce1;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] conv_layer2_weights_63_address0;
reg    conv_layer2_weights_63_ce0;
wire   [18:0] conv_layer2_weights_63_q0;
wire   [3:0] conv_layer2_weights_61_address0;
reg    conv_layer2_weights_61_ce0;
wire   [18:0] conv_layer2_weights_61_q0;
wire   [3:0] conv_layer2_weights_59_address0;
reg    conv_layer2_weights_59_ce0;
wire   [18:0] conv_layer2_weights_59_q0;
wire   [3:0] conv_layer2_weights_57_address0;
reg    conv_layer2_weights_57_ce0;
wire   [18:0] conv_layer2_weights_57_q0;
wire   [3:0] conv_layer2_weights_55_address0;
reg    conv_layer2_weights_55_ce0;
wire   [18:0] conv_layer2_weights_55_q0;
wire   [3:0] conv_layer2_weights_53_address0;
reg    conv_layer2_weights_53_ce0;
wire   [18:0] conv_layer2_weights_53_q0;
wire   [3:0] conv_layer2_weights_51_address0;
reg    conv_layer2_weights_51_ce0;
wire   [18:0] conv_layer2_weights_51_q0;
wire   [3:0] conv_layer2_weights_49_address0;
reg    conv_layer2_weights_49_ce0;
wire   [18:0] conv_layer2_weights_49_q0;
wire   [3:0] conv_layer2_weights_47_address0;
reg    conv_layer2_weights_47_ce0;
wire   [18:0] conv_layer2_weights_47_q0;
wire   [3:0] conv_layer2_weights_45_address0;
reg    conv_layer2_weights_45_ce0;
wire   [18:0] conv_layer2_weights_45_q0;
wire   [3:0] conv_layer2_weights_43_address0;
reg    conv_layer2_weights_43_ce0;
wire   [18:0] conv_layer2_weights_43_q0;
wire   [3:0] conv_layer2_weights_41_address0;
reg    conv_layer2_weights_41_ce0;
wire   [18:0] conv_layer2_weights_41_q0;
wire   [3:0] conv_layer2_weights_39_address0;
reg    conv_layer2_weights_39_ce0;
wire   [18:0] conv_layer2_weights_39_q0;
wire   [3:0] conv_layer2_weights_37_address0;
reg    conv_layer2_weights_37_ce0;
wire   [18:0] conv_layer2_weights_37_q0;
wire   [3:0] conv_layer2_weights_35_address0;
reg    conv_layer2_weights_35_ce0;
wire   [18:0] conv_layer2_weights_35_q0;
wire   [3:0] conv_layer2_weights_33_address0;
reg    conv_layer2_weights_33_ce0;
wire   [18:0] conv_layer2_weights_33_q0;
wire   [3:0] conv_layer2_weights_31_address0;
reg    conv_layer2_weights_31_ce0;
wire   [18:0] conv_layer2_weights_31_q0;
wire   [3:0] conv_layer2_weights_29_address0;
reg    conv_layer2_weights_29_ce0;
wire   [18:0] conv_layer2_weights_29_q0;
wire   [3:0] conv_layer2_weights_27_address0;
reg    conv_layer2_weights_27_ce0;
wire   [18:0] conv_layer2_weights_27_q0;
wire   [3:0] conv_layer2_weights_25_address0;
reg    conv_layer2_weights_25_ce0;
wire   [18:0] conv_layer2_weights_25_q0;
wire   [3:0] conv_layer2_weights_23_address0;
reg    conv_layer2_weights_23_ce0;
wire   [18:0] conv_layer2_weights_23_q0;
wire   [3:0] conv_layer2_weights_21_address0;
reg    conv_layer2_weights_21_ce0;
wire   [18:0] conv_layer2_weights_21_q0;
wire   [3:0] conv_layer2_weights_19_address0;
reg    conv_layer2_weights_19_ce0;
wire   [18:0] conv_layer2_weights_19_q0;
wire   [3:0] conv_layer2_weights_17_address0;
reg    conv_layer2_weights_17_ce0;
wire   [18:0] conv_layer2_weights_17_q0;
wire   [3:0] conv_layer2_weights_15_address0;
reg    conv_layer2_weights_15_ce0;
wire   [18:0] conv_layer2_weights_15_q0;
wire   [3:0] conv_layer2_weights_13_address0;
reg    conv_layer2_weights_13_ce0;
wire   [18:0] conv_layer2_weights_13_q0;
wire   [3:0] conv_layer2_weights_11_address0;
reg    conv_layer2_weights_11_ce0;
wire   [18:0] conv_layer2_weights_11_q0;
wire   [3:0] conv_layer2_weights_9_address0;
reg    conv_layer2_weights_9_ce0;
wire   [18:0] conv_layer2_weights_9_q0;
wire   [3:0] conv_layer2_weights_7_address0;
reg    conv_layer2_weights_7_ce0;
wire   [18:0] conv_layer2_weights_7_q0;
wire   [3:0] conv_layer2_weights_5_address0;
reg    conv_layer2_weights_5_ce0;
wire   [18:0] conv_layer2_weights_5_q0;
wire   [3:0] conv_layer2_weights_3_address0;
reg    conv_layer2_weights_3_ce0;
wire   [18:0] conv_layer2_weights_3_q0;
wire   [3:0] conv_layer2_weights_1_address0;
reg    conv_layer2_weights_1_ce0;
wire   [18:0] conv_layer2_weights_1_q0;
wire   [3:0] conv_layer2_bias_V_address0;
reg    conv_layer2_bias_V_ce0;
wire   [19:0] conv_layer2_bias_V_q0;
reg   [11:0] indvar_flatten1_reg_845;
reg   [4:0] filter_reg_856;
reg   [7:0] indvar_flatten_reg_867;
reg   [3:0] i_reg_878;
reg   [3:0] j_reg_889;
reg  signed [23:0] reg_900;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state20_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] exitcond_flatten1_reg_2823;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state21_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state22_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state18_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state19_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten1_reg_2823;
reg  signed [23:0] reg_904;
wire   [0:0] exitcond_flatten1_fu_914_p2;
wire   [11:0] indvar_flatten_next1_fu_920_p2;
reg   [11:0] indvar_flatten_next1_reg_2827;
wire   [4:0] tmp_mid2_v_fu_946_p3;
reg   [4:0] tmp_mid2_v_reg_2832;
reg   [4:0] ap_reg_pp0_iter1_tmp_mid2_v_reg_2832;
wire   [3:0] j_mid2_fu_992_p3;
reg   [3:0] j_mid2_reg_2839;
wire   [3:0] tmp_mid2_34_fu_1000_p3;
reg   [3:0] tmp_mid2_34_reg_2846;
wire   [3:0] tmp_62_1_mid2_fu_1014_p3;
reg   [3:0] tmp_62_1_mid2_reg_2854;
wire   [7:0] indvar_flatten_next_fu_1028_p3;
reg   [7:0] indvar_flatten_next_reg_2860;
wire   [63:0] tmp_mid2_fu_1036_p1;
reg   [63:0] tmp_mid2_reg_2865;
wire   [63:0] tmp_1753_fu_1066_p2;
reg   [63:0] tmp_1753_reg_2910;
wire   [63:0] tmp_1_fu_1072_p1;
reg   [63:0] tmp_1_reg_2915;
wire   [7:0] grp_fu_2622_p3;
reg   [7:0] tmp_1755_reg_2920;
reg   [7:0] ap_reg_pp0_iter1_tmp_1755_reg_2920;
wire   [11:0] tmp_1816_cast_fu_1095_p3;
reg   [11:0] tmp_1816_cast_reg_2925;
reg  signed [18:0] conv_layer2_weights_1_reg_2945;
reg  signed [18:0] conv_layer2_weights_3_reg_2950;
reg  signed [18:0] conv_layer2_weights_5_reg_2975;
reg  signed [18:0] conv_layer2_weights_7_reg_2980;
wire  signed [42:0] p_Val2_19_0_0_1_fu_2637_p2;
reg  signed [42:0] p_Val2_19_0_0_1_reg_3005;
reg   [22:0] tmp_82_reg_3010;
reg  signed [18:0] conv_layer2_weights_9_reg_3015;
reg  signed [18:0] conv_layer2_weights_11_reg_3020;
wire  signed [42:0] p_Val2_19_0_0_2_fu_2643_p2;
reg  signed [42:0] p_Val2_19_0_0_2_reg_3045;
reg   [23:0] tmp_1773_reg_3050;
wire  signed [42:0] p_Val2_19_0_0_3_fu_2649_p2;
reg  signed [42:0] p_Val2_19_0_0_3_reg_3055;
reg  signed [18:0] conv_layer2_weights_13_reg_3060;
reg  signed [18:0] conv_layer2_weights_15_reg_3065;
wire  signed [42:0] p_Val2_19_0_0_4_fu_2655_p2;
reg  signed [42:0] p_Val2_19_0_0_4_reg_3080;
reg   [23:0] tmp_1775_reg_3085;
wire  signed [42:0] p_Val2_19_0_0_5_fu_2661_p2;
reg  signed [42:0] p_Val2_19_0_0_5_reg_3090;
wire   [3:0] j_2_fu_1308_p2;
reg   [3:0] j_2_reg_3095;
wire   [63:0] tmp_65_0_1_fu_1313_p1;
reg   [63:0] tmp_65_0_1_reg_3100;
wire   [11:0] tmp_1843_cast_fu_1333_p3;
reg   [11:0] tmp_1843_cast_reg_3105;
reg  signed [18:0] conv_layer2_weights_17_reg_3125;
reg  signed [18:0] conv_layer2_weights_19_reg_3130;
wire  signed [42:0] p_Val2_19_0_0_6_fu_2667_p2;
reg  signed [42:0] p_Val2_19_0_0_6_reg_3145;
reg   [23:0] tmp_1777_reg_3150;
wire  signed [42:0] p_Val2_19_0_0_7_fu_2673_p2;
reg  signed [42:0] p_Val2_19_0_0_7_reg_3155;
reg  signed [18:0] conv_layer2_weights_21_reg_3170;
reg  signed [18:0] conv_layer2_weights_23_reg_3175;
wire  signed [42:0] p_Val2_19_0_1_fu_2679_p2;
reg  signed [42:0] p_Val2_19_0_1_reg_3200;
reg   [23:0] tmp_1795_reg_3205;
wire  signed [42:0] p_Val2_19_0_1_1_fu_2685_p2;
reg  signed [42:0] p_Val2_19_0_1_1_reg_3210;
reg  signed [18:0] conv_layer2_weights_25_reg_3215;
reg  signed [18:0] conv_layer2_weights_27_reg_3220;
wire  signed [42:0] p_Val2_19_0_1_2_fu_2691_p2;
reg  signed [42:0] p_Val2_19_0_1_2_reg_3245;
reg   [23:0] tmp_1797_reg_3250;
wire  signed [42:0] p_Val2_19_0_1_3_fu_2697_p2;
reg  signed [42:0] p_Val2_19_0_1_3_reg_3255;
reg  signed [18:0] conv_layer2_weights_29_reg_3260;
reg  signed [18:0] conv_layer2_weights_31_reg_3265;
wire   [11:0] tmp_1826_cast_fu_1663_p3;
reg   [11:0] tmp_1826_cast_reg_3280;
wire   [63:0] tmp_1787_fu_1682_p2;
reg   [63:0] tmp_1787_reg_3300;
wire   [8:0] tmp_86_fu_1687_p1;
reg   [8:0] tmp_86_reg_3305;
wire  signed [42:0] p_Val2_19_0_1_4_fu_2703_p2;
reg  signed [42:0] p_Val2_19_0_1_4_reg_3310;
reg   [23:0] tmp_1799_reg_3315;
wire  signed [42:0] p_Val2_19_0_1_5_fu_2709_p2;
reg  signed [42:0] p_Val2_19_0_1_5_reg_3320;
reg  signed [18:0] conv_layer2_weights_33_reg_3325;
reg  signed [18:0] conv_layer2_weights_35_reg_3330;
wire  signed [42:0] p_Val2_19_0_1_6_fu_2715_p2;
reg  signed [42:0] p_Val2_19_0_1_6_reg_3355;
reg   [23:0] tmp_1801_reg_3360;
wire  signed [42:0] p_Val2_19_0_1_7_fu_2721_p2;
reg  signed [42:0] p_Val2_19_0_1_7_reg_3365;
reg  signed [18:0] conv_layer2_weights_37_reg_3370;
reg  signed [18:0] conv_layer2_weights_39_reg_3375;
wire  signed [42:0] p_Val2_19_1_fu_2727_p2;
reg  signed [42:0] p_Val2_19_1_reg_3400;
reg   [23:0] tmp_1803_reg_3405;
wire  signed [42:0] p_Val2_19_1_0_1_fu_2733_p2;
reg  signed [42:0] p_Val2_19_1_0_1_reg_3410;
reg  signed [18:0] conv_layer2_weights_41_reg_3415;
reg  signed [18:0] conv_layer2_weights_43_reg_3420;
wire  signed [42:0] p_Val2_19_1_0_2_fu_2739_p2;
reg  signed [42:0] p_Val2_19_1_0_2_reg_3445;
reg   [23:0] tmp_1805_reg_3450;
wire  signed [42:0] p_Val2_19_1_0_3_fu_2745_p2;
reg  signed [42:0] p_Val2_19_1_0_3_reg_3455;
reg  signed [18:0] conv_layer2_weights_45_reg_3460;
reg  signed [18:0] conv_layer2_weights_47_reg_3465;
wire   [11:0] tmp_1853_cast_fu_2025_p3;
reg   [11:0] tmp_1853_cast_reg_3480;
wire  signed [42:0] p_Val2_19_1_0_4_fu_2751_p2;
reg  signed [42:0] p_Val2_19_1_0_4_reg_3500;
reg   [23:0] tmp_1807_reg_3505;
wire  signed [42:0] p_Val2_19_1_0_5_fu_2757_p2;
reg  signed [42:0] p_Val2_19_1_0_5_reg_3510;
reg  signed [18:0] conv_layer2_weights_49_reg_3515;
reg  signed [18:0] conv_layer2_weights_51_reg_3520;
wire  signed [42:0] p_Val2_19_1_0_6_fu_2763_p2;
reg  signed [42:0] p_Val2_19_1_0_6_reg_3545;
reg   [23:0] tmp_1809_reg_3550;
wire  signed [42:0] p_Val2_19_1_0_7_fu_2769_p2;
reg  signed [42:0] p_Val2_19_1_0_7_reg_3555;
reg  signed [18:0] conv_layer2_weights_53_reg_3560;
reg  signed [18:0] conv_layer2_weights_55_reg_3565;
wire  signed [42:0] p_Val2_19_1_1_fu_2775_p2;
reg  signed [42:0] p_Val2_19_1_1_reg_3605;
reg   [23:0] tmp_1811_reg_3610;
wire  signed [42:0] p_Val2_19_1_1_1_fu_2781_p2;
reg  signed [42:0] p_Val2_19_1_1_1_reg_3615;
reg  signed [18:0] conv_layer2_weights_57_reg_3620;
reg  signed [18:0] conv_layer2_weights_59_reg_3625;
reg  signed [18:0] conv_layer2_weights_61_reg_3630;
reg  signed [18:0] conv_layer2_weights_63_reg_3635;
reg   [19:0] conv_layer2_bias_V_l_reg_3640;
wire  signed [42:0] p_Val2_19_1_1_2_fu_2787_p2;
reg  signed [42:0] p_Val2_19_1_1_2_reg_3656;
reg   [23:0] tmp_1813_reg_3661;
wire  signed [42:0] p_Val2_19_1_1_3_fu_2793_p2;
reg  signed [42:0] p_Val2_19_1_1_3_reg_3666;
wire  signed [42:0] p_Val2_19_1_1_4_fu_2799_p2;
reg  signed [42:0] p_Val2_19_1_1_4_reg_3671;
reg   [23:0] tmp_1815_reg_3676;
wire  signed [42:0] p_Val2_19_1_1_5_fu_2805_p2;
reg  signed [42:0] p_Val2_19_1_1_5_reg_3681;
wire  signed [42:0] p_Val2_19_1_1_6_fu_2811_p2;
reg  signed [42:0] p_Val2_19_1_1_6_reg_3686;
reg   [23:0] tmp_1817_reg_3691;
wire  signed [42:0] p_Val2_19_1_1_7_fu_2817_p2;
reg  signed [42:0] p_Val2_19_1_1_7_reg_3696;
wire   [23:0] p_Val2_s_fu_2568_p2;
reg   [23:0] p_Val2_s_reg_3701;
wire   [22:0] p_Val2_cast_fu_2574_p2;
reg   [22:0] p_Val2_cast_reg_3706;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage4_subdone;
reg   [11:0] ap_phi_mux_indvar_flatten1_phi_fu_849_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_filter_phi_fu_860_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_871_p4;
reg   [3:0] ap_phi_mux_i_phi_fu_882_p4;
reg   [3:0] ap_phi_mux_j_phi_fu_893_p4;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_79_fu_1088_p2;
wire   [63:0] tmp_1817_cast_fu_1109_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_1818_cast_fu_1119_p1;
wire   [63:0] tmp_1819_cast_fu_1129_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_1820_cast_fu_1145_p1;
wire   [63:0] tmp_1821_cast_fu_1155_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_1822_cast_fu_1188_p1;
wire   [63:0] tmp_1823_cast_fu_1198_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_85_fu_1326_p2;
wire   [63:0] tmp_1844_cast_fu_1347_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_1845_cast_fu_1424_p1;
wire   [63:0] tmp_1846_cast_fu_1434_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_1847_cast_fu_1493_p1;
wire   [63:0] tmp_1848_cast_fu_1503_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_1849_cast_fu_1537_p1;
wire   [63:0] tmp_1850_cast_fu_1547_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] tmp_81_fu_1656_p2;
wire   [63:0] tmp_1827_cast_fu_1677_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] tmp_1828_cast_fu_1763_p1;
wire   [63:0] tmp_1829_cast_fu_1773_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] tmp_1830_cast_fu_1850_p1;
wire   [63:0] tmp_1831_cast_fu_1860_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_1832_cast_fu_1937_p1;
wire   [63:0] tmp_1833_cast_fu_1947_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] tmp_87_fu_2019_p2;
wire   [63:0] tmp_1854_cast_fu_2038_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] tmp_1855_cast_fu_2115_p1;
wire   [63:0] tmp_1856_cast_fu_2125_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] tmp_1857_cast_fu_2202_p1;
wire   [63:0] tmp_1858_cast_fu_2212_p1;
wire   [63:0] tmp_1859_cast_fu_2289_p1;
wire   [63:0] tmp_1860_cast_fu_2299_p1;
wire   [63:0] tmp_1813_cast_fu_2600_p1;
wire   [0:0] exitcond_flatten_fu_932_p2;
wire   [4:0] filter_1_fu_926_p2;
wire   [3:0] i_7_fu_908_p2;
wire   [0:0] exitcond_fu_968_p2;
wire   [0:0] not_exitcond_flatten_fu_962_p2;
wire   [3:0] i_mid_fu_938_p3;
wire   [0:0] exitcond1_mid_fu_974_p2;
wire   [0:0] tmp_s_fu_986_p2;
wire   [3:0] i_7_dup_fu_980_p2;
wire   [3:0] i_7_mid1_fu_1008_p2;
wire   [3:0] tmp_62_1_mid_fu_954_p3;
wire   [7:0] indvar_flatten_op_fu_1022_p2;
wire   [7:0] tmp_fu_1044_p3;
wire   [4:0] tmp_74_fu_1055_p3;
wire   [63:0] p_shl2_fu_1051_p1;
wire   [63:0] p_shl3_fu_1062_p1;
wire   [63:0] tmp_1757_fu_1078_p2;
wire   [8:0] tmp_78_fu_1084_p1;
wire   [11:0] tmp_1758_fu_1103_p2;
wire   [11:0] tmp_1759_fu_1114_p2;
wire   [11:0] tmp_1760_fu_1124_p2;
wire   [11:0] tmp_1761_fu_1140_p2;
wire   [11:0] tmp_1762_fu_1150_p2;
wire  signed [42:0] p_Val2_1_fu_2630_p2;
wire   [11:0] tmp_1763_fu_1183_p2;
wire   [11:0] tmp_1764_fu_1193_p2;
wire   [42:0] tmp_83_fu_1206_p3;
wire  signed [43:0] p_Val2_19_0_0_1_ca_fu_1203_p1;
wire  signed [43:0] tmp_69_0_0_1_fu_1213_p1;
wire   [43:0] p_Val2_20_0_0_1_fu_1217_p2;
wire  signed [43:0] p_Val2_19_0_0_2_ca_fu_1247_p1;
wire   [43:0] tmp_69_0_0_2_fu_1250_p3;
wire   [43:0] p_Val2_20_0_0_2_fu_1257_p2;
wire   [23:0] tmp_1774_fu_1266_p4;
wire  signed [43:0] p_Val2_19_0_0_3_ca_fu_1263_p1;
wire   [43:0] tmp_69_0_0_3_fu_1276_p3;
wire   [43:0] p_Val2_20_0_0_3_fu_1284_p2;
wire   [63:0] tmp_1779_fu_1317_p2;
wire   [8:0] tmp_84_fu_1322_p1;
wire   [11:0] tmp_1780_fu_1341_p2;
wire  signed [43:0] p_Val2_19_0_0_4_ca_fu_1358_p1;
wire   [43:0] tmp_69_0_0_4_fu_1361_p3;
wire   [43:0] p_Val2_20_0_0_4_fu_1368_p2;
wire   [23:0] tmp_1776_fu_1377_p4;
wire  signed [43:0] p_Val2_19_0_0_5_ca_fu_1374_p1;
wire   [43:0] tmp_69_0_0_5_fu_1387_p3;
wire   [43:0] p_Val2_20_0_0_5_fu_1395_p2;
wire   [11:0] tmp_1781_fu_1419_p2;
wire   [11:0] tmp_1782_fu_1429_p2;
wire  signed [43:0] p_Val2_19_0_0_6_ca_fu_1445_p1;
wire   [43:0] tmp_69_0_0_6_fu_1448_p3;
wire   [43:0] p_Val2_20_0_0_6_fu_1455_p2;
wire   [23:0] tmp_1778_fu_1464_p4;
wire  signed [43:0] p_Val2_19_0_0_7_ca_fu_1461_p1;
wire   [43:0] tmp_69_0_0_7_fu_1474_p3;
wire   [11:0] tmp_1783_fu_1488_p2;
wire   [11:0] tmp_1784_fu_1498_p2;
wire   [43:0] p_Val2_20_0_0_7_fu_1482_p2;
wire   [11:0] tmp_1785_fu_1532_p2;
wire   [11:0] tmp_1786_fu_1542_p2;
wire  signed [43:0] p_Val2_19_0_1_cast_fu_1552_p1;
wire   [43:0] tmp_69_0_1_fu_1555_p3;
wire   [43:0] p_Val2_20_0_1_fu_1562_p2;
wire   [23:0] tmp_1796_fu_1571_p4;
wire  signed [43:0] p_Val2_19_0_1_1_ca_fu_1568_p1;
wire   [43:0] tmp_69_0_1_1_fu_1581_p3;
wire   [43:0] p_Val2_20_0_1_1_fu_1589_p2;
wire   [7:0] tmp_75_fu_1619_p3;
wire   [4:0] tmp_76_fu_1630_p3;
wire   [63:0] p_shl_fu_1626_p1;
wire   [63:0] p_shl1_fu_1637_p1;
wire   [63:0] tmp_1754_fu_1641_p2;
wire   [63:0] tmp_1765_fu_1647_p2;
wire   [8:0] tmp_80_fu_1652_p1;
wire   [11:0] tmp_1766_fu_1671_p2;
wire  signed [43:0] p_Val2_19_0_1_2_ca_fu_1691_p1;
wire   [43:0] tmp_69_0_1_2_fu_1694_p3;
wire   [43:0] p_Val2_20_0_1_2_fu_1701_p2;
wire   [23:0] tmp_1798_fu_1710_p4;
wire  signed [43:0] p_Val2_19_0_1_3_ca_fu_1707_p1;
wire   [43:0] tmp_69_0_1_3_fu_1720_p3;
wire   [43:0] p_Val2_20_0_1_3_fu_1728_p2;
wire   [11:0] tmp_1767_fu_1758_p2;
wire   [11:0] tmp_1768_fu_1768_p2;
wire  signed [43:0] p_Val2_19_0_1_4_ca_fu_1778_p1;
wire   [43:0] tmp_69_0_1_4_fu_1781_p3;
wire   [43:0] p_Val2_20_0_1_4_fu_1788_p2;
wire   [23:0] tmp_1800_fu_1797_p4;
wire  signed [43:0] p_Val2_19_0_1_5_ca_fu_1794_p1;
wire   [43:0] tmp_69_0_1_5_fu_1807_p3;
wire   [43:0] p_Val2_20_0_1_5_fu_1815_p2;
wire   [11:0] tmp_1769_fu_1845_p2;
wire   [11:0] tmp_1770_fu_1855_p2;
wire  signed [43:0] p_Val2_19_0_1_6_ca_fu_1865_p1;
wire   [43:0] tmp_69_0_1_6_fu_1868_p3;
wire   [43:0] p_Val2_20_0_1_6_fu_1875_p2;
wire   [23:0] tmp_1802_fu_1884_p4;
wire  signed [43:0] p_Val2_19_0_1_7_ca_fu_1881_p1;
wire   [43:0] tmp_69_0_1_7_fu_1894_p3;
wire   [43:0] p_Val2_20_0_1_7_fu_1902_p2;
wire   [11:0] tmp_1771_fu_1932_p2;
wire   [11:0] tmp_1772_fu_1942_p2;
wire  signed [43:0] p_Val2_19_1_cast_fu_1952_p1;
wire   [43:0] tmp_69_1_fu_1955_p3;
wire   [43:0] p_Val2_20_1_fu_1962_p2;
wire   [23:0] tmp_1804_fu_1971_p4;
wire  signed [43:0] p_Val2_19_1_0_1_ca_fu_1968_p1;
wire   [43:0] tmp_69_1_0_1_fu_1981_p3;
wire   [43:0] p_Val2_20_1_0_1_fu_1989_p2;
wire   [11:0] tmp_1788_fu_2032_p2;
wire  signed [43:0] p_Val2_19_1_0_2_ca_fu_2043_p1;
wire   [43:0] tmp_69_1_0_2_fu_2046_p3;
wire   [43:0] p_Val2_20_1_0_2_fu_2053_p2;
wire   [23:0] tmp_1806_fu_2062_p4;
wire  signed [43:0] p_Val2_19_1_0_3_ca_fu_2059_p1;
wire   [43:0] tmp_69_1_0_3_fu_2072_p3;
wire   [43:0] p_Val2_20_1_0_3_fu_2080_p2;
wire   [11:0] tmp_1789_fu_2110_p2;
wire   [11:0] tmp_1790_fu_2120_p2;
wire  signed [43:0] p_Val2_19_1_0_4_ca_fu_2130_p1;
wire   [43:0] tmp_69_1_0_4_fu_2133_p3;
wire   [43:0] p_Val2_20_1_0_4_fu_2140_p2;
wire   [23:0] tmp_1808_fu_2149_p4;
wire  signed [43:0] p_Val2_19_1_0_5_ca_fu_2146_p1;
wire   [43:0] tmp_69_1_0_5_fu_2159_p3;
wire   [43:0] p_Val2_20_1_0_5_fu_2167_p2;
wire   [11:0] tmp_1791_fu_2197_p2;
wire   [11:0] tmp_1792_fu_2207_p2;
wire  signed [43:0] p_Val2_19_1_0_6_ca_fu_2217_p1;
wire   [43:0] tmp_69_1_0_6_fu_2220_p3;
wire   [43:0] p_Val2_20_1_0_6_fu_2227_p2;
wire   [23:0] tmp_1810_fu_2236_p4;
wire  signed [43:0] p_Val2_19_1_0_7_ca_fu_2233_p1;
wire   [43:0] tmp_69_1_0_7_fu_2246_p3;
wire   [43:0] p_Val2_20_1_0_7_fu_2254_p2;
wire   [11:0] tmp_1793_fu_2284_p2;
wire   [11:0] tmp_1794_fu_2294_p2;
wire  signed [43:0] p_Val2_19_1_1_cast_fu_2304_p1;
wire   [43:0] tmp_69_1_1_fu_2307_p3;
wire   [43:0] p_Val2_20_1_1_fu_2314_p2;
wire   [23:0] tmp_1812_fu_2323_p4;
wire  signed [43:0] p_Val2_19_1_1_1_ca_fu_2320_p1;
wire   [43:0] tmp_69_1_1_1_fu_2333_p3;
wire   [43:0] p_Val2_20_1_1_1_fu_2341_p2;
wire  signed [43:0] p_Val2_19_1_1_2_ca_fu_2371_p1;
wire   [43:0] tmp_69_1_1_2_fu_2374_p3;
wire   [43:0] p_Val2_20_1_1_2_fu_2381_p2;
wire   [23:0] tmp_1814_fu_2390_p4;
wire  signed [43:0] p_Val2_19_1_1_3_ca_fu_2387_p1;
wire   [43:0] tmp_69_1_1_3_fu_2400_p3;
wire   [43:0] p_Val2_20_1_1_3_fu_2408_p2;
wire  signed [43:0] p_Val2_19_1_1_4_ca_fu_2438_p1;
wire   [43:0] tmp_69_1_1_4_fu_2441_p3;
wire   [43:0] p_Val2_20_1_1_4_fu_2448_p2;
wire   [23:0] tmp_1816_fu_2457_p4;
wire  signed [43:0] p_Val2_19_1_1_5_ca_fu_2454_p1;
wire   [43:0] tmp_69_1_1_5_fu_2467_p3;
wire   [43:0] p_Val2_20_1_1_5_fu_2475_p2;
wire  signed [43:0] p_Val2_19_1_1_6_ca_fu_2505_p1;
wire   [43:0] tmp_69_1_1_6_fu_2508_p3;
wire   [43:0] p_Val2_20_1_1_6_fu_2515_p2;
wire   [23:0] tmp_1818_fu_2524_p4;
wire  signed [43:0] p_Val2_19_1_1_7_ca_fu_2521_p1;
wire   [43:0] tmp_69_1_1_7_fu_2534_p3;
wire   [43:0] p_Val2_20_1_1_7_fu_2542_p2;
wire   [23:0] sum_V_1_1_7_fu_2548_p4;
wire  signed [23:0] p_Val2_cast_mid2_fu_2499_p1;
wire  signed [22:0] tmp_12_mid2_fu_2502_p1;
wire   [22:0] tmp_2_fu_2558_p4;
wire   [11:0] tmp_77_fu_2583_p3;
wire   [12:0] tmp_1812_cast_fu_2590_p1;
wire   [12:0] tmp_mid2_cast_fu_2580_p1;
wire   [12:0] tmp_1756_fu_2594_p2;
wire   [0:0] tmp_i_fu_2605_p2;
wire   [22:0] a_V_i_fu_2610_p3;
wire   [4:0] grp_fu_2622_p0;
wire   [3:0] grp_fu_2622_p1;
wire   [3:0] grp_fu_2622_p2;
wire    ap_CS_fsm_state23;
reg   [17:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [7:0] grp_fu_2622_p10;
wire   [7:0] grp_fu_2622_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

conv_layer2_conv_vdy #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_63_address0),
    .ce0(conv_layer2_weights_63_ce0),
    .q0(conv_layer2_weights_63_q0)
);

conv_layer2_conv_wdI #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_61_address0),
    .ce0(conv_layer2_weights_61_ce0),
    .q0(conv_layer2_weights_61_q0)
);

conv_layer2_conv_xdS #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_59_address0),
    .ce0(conv_layer2_weights_59_ce0),
    .q0(conv_layer2_weights_59_q0)
);

conv_layer2_conv_yd2 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_57_address0),
    .ce0(conv_layer2_weights_57_ce0),
    .q0(conv_layer2_weights_57_q0)
);

conv_layer2_conv_zec #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_55_address0),
    .ce0(conv_layer2_weights_55_ce0),
    .q0(conv_layer2_weights_55_q0)
);

conv_layer2_conv_Aem #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_53_address0),
    .ce0(conv_layer2_weights_53_ce0),
    .q0(conv_layer2_weights_53_q0)
);

conv_layer2_conv_Bew #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_51_address0),
    .ce0(conv_layer2_weights_51_ce0),
    .q0(conv_layer2_weights_51_q0)
);

conv_layer2_conv_CeG #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_49_address0),
    .ce0(conv_layer2_weights_49_ce0),
    .q0(conv_layer2_weights_49_q0)
);

conv_layer2_conv_DeQ #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_47_address0),
    .ce0(conv_layer2_weights_47_ce0),
    .q0(conv_layer2_weights_47_q0)
);

conv_layer2_conv_Ee0 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_45_address0),
    .ce0(conv_layer2_weights_45_ce0),
    .q0(conv_layer2_weights_45_q0)
);

conv_layer2_conv_Ffa #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_43_address0),
    .ce0(conv_layer2_weights_43_ce0),
    .q0(conv_layer2_weights_43_q0)
);

conv_layer2_conv_Gfk #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_41_address0),
    .ce0(conv_layer2_weights_41_ce0),
    .q0(conv_layer2_weights_41_q0)
);

conv_layer2_conv_Hfu #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_39_address0),
    .ce0(conv_layer2_weights_39_ce0),
    .q0(conv_layer2_weights_39_q0)
);

conv_layer2_conv_IfE #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_37_address0),
    .ce0(conv_layer2_weights_37_ce0),
    .q0(conv_layer2_weights_37_q0)
);

conv_layer2_conv_JfO #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_35_address0),
    .ce0(conv_layer2_weights_35_ce0),
    .q0(conv_layer2_weights_35_q0)
);

conv_layer2_conv_KfY #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_33_address0),
    .ce0(conv_layer2_weights_33_ce0),
    .q0(conv_layer2_weights_33_q0)
);

conv_layer2_conv_Lf8 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_31_address0),
    .ce0(conv_layer2_weights_31_ce0),
    .q0(conv_layer2_weights_31_q0)
);

conv_layer2_conv_Mgi #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_29_address0),
    .ce0(conv_layer2_weights_29_ce0),
    .q0(conv_layer2_weights_29_q0)
);

conv_layer2_conv_Ngs #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_27_address0),
    .ce0(conv_layer2_weights_27_ce0),
    .q0(conv_layer2_weights_27_q0)
);

conv_layer2_conv_OgC #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_25_address0),
    .ce0(conv_layer2_weights_25_ce0),
    .q0(conv_layer2_weights_25_q0)
);

conv_layer2_conv_PgM #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_23_address0),
    .ce0(conv_layer2_weights_23_ce0),
    .q0(conv_layer2_weights_23_q0)
);

conv_layer2_conv_QgW #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_21_address0),
    .ce0(conv_layer2_weights_21_ce0),
    .q0(conv_layer2_weights_21_q0)
);

conv_layer2_conv_Rg6 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_19_address0),
    .ce0(conv_layer2_weights_19_ce0),
    .q0(conv_layer2_weights_19_q0)
);

conv_layer2_conv_Shg #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_17_address0),
    .ce0(conv_layer2_weights_17_ce0),
    .q0(conv_layer2_weights_17_q0)
);

conv_layer2_conv_Thq #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_15_address0),
    .ce0(conv_layer2_weights_15_ce0),
    .q0(conv_layer2_weights_15_q0)
);

conv_layer2_conv_UhA #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_13_address0),
    .ce0(conv_layer2_weights_13_ce0),
    .q0(conv_layer2_weights_13_q0)
);

conv_layer2_conv_VhK #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_11_address0),
    .ce0(conv_layer2_weights_11_ce0),
    .q0(conv_layer2_weights_11_q0)
);

conv_layer2_conv_WhU #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_9_address0),
    .ce0(conv_layer2_weights_9_ce0),
    .q0(conv_layer2_weights_9_q0)
);

conv_layer2_conv_Xh4 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_7_address0),
    .ce0(conv_layer2_weights_7_ce0),
    .q0(conv_layer2_weights_7_q0)
);

conv_layer2_conv_Yie #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_5_address0),
    .ce0(conv_layer2_weights_5_ce0),
    .q0(conv_layer2_weights_5_q0)
);

conv_layer2_conv_Zio #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_3_address0),
    .ce0(conv_layer2_weights_3_ce0),
    .q0(conv_layer2_weights_3_q0)
);

conv_layer2_conv_0iy #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_1_address0),
    .ce0(conv_layer2_weights_1_ce0),
    .q0(conv_layer2_weights_1_q0)
);

conv_layer2_conv_1iI #(
    .DataWidth( 20 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_bias_V_address0),
    .ce0(conv_layer2_bias_V_ce0),
    .q0(conv_layer2_bias_V_q0)
);

nnet_mac_muladd_52iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
nnet_mac_muladd_52iS_U41(
    .din0(grp_fu_2622_p0),
    .din1(grp_fu_2622_p1),
    .din2(grp_fu_2622_p2),
    .dout(grp_fu_2622_p3)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U42(
    .din0(conv_layer2_weights_1_reg_2945),
    .din1(reg_900),
    .dout(p_Val2_1_fu_2630_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U43(
    .din0(conv_layer2_weights_3_reg_2950),
    .din1(reg_904),
    .dout(p_Val2_19_0_0_1_fu_2637_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U44(
    .din0(conv_layer2_weights_5_reg_2975),
    .din1(reg_900),
    .dout(p_Val2_19_0_0_2_fu_2643_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U45(
    .din0(conv_layer2_weights_7_reg_2980),
    .din1(reg_904),
    .dout(p_Val2_19_0_0_3_fu_2649_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U46(
    .din0(conv_layer2_weights_9_reg_3015),
    .din1(reg_900),
    .dout(p_Val2_19_0_0_4_fu_2655_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U47(
    .din0(conv_layer2_weights_11_reg_3020),
    .din1(reg_904),
    .dout(p_Val2_19_0_0_5_fu_2661_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U48(
    .din0(conv_layer2_weights_13_reg_3060),
    .din1(reg_900),
    .dout(p_Val2_19_0_0_6_fu_2667_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U49(
    .din0(conv_layer2_weights_15_reg_3065),
    .din1(reg_904),
    .dout(p_Val2_19_0_0_7_fu_2673_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U50(
    .din0(conv_layer2_weights_17_reg_3125),
    .din1(reg_900),
    .dout(p_Val2_19_0_1_fu_2679_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U51(
    .din0(conv_layer2_weights_19_reg_3130),
    .din1(reg_904),
    .dout(p_Val2_19_0_1_1_fu_2685_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U52(
    .din0(conv_layer2_weights_21_reg_3170),
    .din1(reg_900),
    .dout(p_Val2_19_0_1_2_fu_2691_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U53(
    .din0(conv_layer2_weights_23_reg_3175),
    .din1(reg_904),
    .dout(p_Val2_19_0_1_3_fu_2697_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U54(
    .din0(conv_layer2_weights_25_reg_3215),
    .din1(reg_900),
    .dout(p_Val2_19_0_1_4_fu_2703_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U55(
    .din0(conv_layer2_weights_27_reg_3220),
    .din1(reg_904),
    .dout(p_Val2_19_0_1_5_fu_2709_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U56(
    .din0(conv_layer2_weights_29_reg_3260),
    .din1(reg_900),
    .dout(p_Val2_19_0_1_6_fu_2715_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U57(
    .din0(conv_layer2_weights_31_reg_3265),
    .din1(reg_904),
    .dout(p_Val2_19_0_1_7_fu_2721_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U58(
    .din0(conv_layer2_weights_33_reg_3325),
    .din1(reg_900),
    .dout(p_Val2_19_1_fu_2727_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U59(
    .din0(conv_layer2_weights_35_reg_3330),
    .din1(reg_904),
    .dout(p_Val2_19_1_0_1_fu_2733_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U60(
    .din0(conv_layer2_weights_37_reg_3370),
    .din1(reg_900),
    .dout(p_Val2_19_1_0_2_fu_2739_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U61(
    .din0(conv_layer2_weights_39_reg_3375),
    .din1(reg_904),
    .dout(p_Val2_19_1_0_3_fu_2745_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U62(
    .din0(conv_layer2_weights_41_reg_3415),
    .din1(reg_900),
    .dout(p_Val2_19_1_0_4_fu_2751_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U63(
    .din0(conv_layer2_weights_43_reg_3420),
    .din1(reg_904),
    .dout(p_Val2_19_1_0_5_fu_2757_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U64(
    .din0(conv_layer2_weights_45_reg_3460),
    .din1(reg_900),
    .dout(p_Val2_19_1_0_6_fu_2763_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U65(
    .din0(conv_layer2_weights_47_reg_3465),
    .din1(reg_904),
    .dout(p_Val2_19_1_0_7_fu_2769_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U66(
    .din0(conv_layer2_weights_49_reg_3515),
    .din1(reg_900),
    .dout(p_Val2_19_1_1_fu_2775_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U67(
    .din0(conv_layer2_weights_51_reg_3520),
    .din1(reg_904),
    .dout(p_Val2_19_1_1_1_fu_2781_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U68(
    .din0(conv_layer2_weights_53_reg_3560),
    .din1(reg_900),
    .dout(p_Val2_19_1_1_2_fu_2787_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U69(
    .din0(conv_layer2_weights_55_reg_3565),
    .din1(reg_904),
    .dout(p_Val2_19_1_1_3_fu_2793_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U70(
    .din0(conv_layer2_weights_57_reg_3620),
    .din1(reg_900),
    .dout(p_Val2_19_1_1_4_fu_2799_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U71(
    .din0(conv_layer2_weights_59_reg_3625),
    .din1(reg_904),
    .dout(p_Val2_19_1_1_5_fu_2805_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U72(
    .din0(conv_layer2_weights_61_reg_3630),
    .din1(reg_900),
    .dout(p_Val2_19_1_1_6_fu_2811_p2)
);

nnet_mul_mul_19s_3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_3i2_U73(
    .din0(conv_layer2_weights_63_reg_3635),
    .din1(reg_904),
    .dout(p_Val2_19_1_1_7_fu_2817_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_reg_856 <= tmp_mid2_v_reg_2832;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        filter_reg_856 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_878 <= tmp_mid2_34_reg_2846;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_878 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten1_reg_845 <= indvar_flatten_next1_reg_2827;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten1_reg_845 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_867 <= indvar_flatten_next_reg_2860;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_867 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_889 <= j_2_reg_3095;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_889 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 <= exitcond_flatten1_reg_2823;
        ap_reg_pp0_iter1_tmp_mid2_v_reg_2832 <= tmp_mid2_v_reg_2832;
        exitcond_flatten1_reg_2823 <= exitcond_flatten1_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_reg_pp0_iter1_tmp_1755_reg_2920 <= tmp_1755_reg_2920;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_layer2_bias_V_l_reg_3640 <= conv_layer2_bias_V_q0;
        conv_layer2_weights_57_reg_3620 <= conv_layer2_weights_7_q0;
        conv_layer2_weights_59_reg_3625 <= conv_layer2_weights_5_q0;
        conv_layer2_weights_61_reg_3630 <= conv_layer2_weights_3_q0;
        conv_layer2_weights_63_reg_3635 <= conv_layer2_weights_1_q0;
        p_Val2_19_1_1_2_reg_3656 <= p_Val2_19_1_1_2_fu_2787_p2;
        p_Val2_19_1_1_3_reg_3666 <= p_Val2_19_1_1_3_fu_2793_p2;
        tmp_1813_reg_3661 <= {{p_Val2_20_1_1_1_fu_2341_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_layer2_weights_11_reg_3020 <= conv_layer2_weights_53_q0;
        conv_layer2_weights_9_reg_3015 <= conv_layer2_weights_55_q0;
        p_Val2_19_0_0_2_reg_3045 <= p_Val2_19_0_0_2_fu_2643_p2;
        p_Val2_19_0_0_3_reg_3055 <= p_Val2_19_0_0_3_fu_2649_p2;
        tmp_1773_reg_3050 <= {{p_Val2_20_0_0_1_fu_1217_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv_layer2_weights_13_reg_3060 <= conv_layer2_weights_51_q0;
        conv_layer2_weights_15_reg_3065 <= conv_layer2_weights_49_q0;
        p_Val2_19_0_0_4_reg_3080 <= p_Val2_19_0_0_4_fu_2655_p2;
        p_Val2_19_0_0_5_reg_3090 <= p_Val2_19_0_0_5_fu_2661_p2;
        tmp_1775_reg_3085 <= {{p_Val2_20_0_0_3_fu_1284_p2[43:20]}};
        tmp_1843_cast_reg_3105[11 : 3] <= tmp_1843_cast_fu_1333_p3[11 : 3];
        tmp_65_0_1_reg_3100[3 : 0] <= tmp_65_0_1_fu_1313_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv_layer2_weights_17_reg_3125 <= conv_layer2_weights_47_q0;
        conv_layer2_weights_19_reg_3130 <= conv_layer2_weights_45_q0;
        p_Val2_19_0_0_6_reg_3145 <= p_Val2_19_0_0_6_fu_2667_p2;
        p_Val2_19_0_0_7_reg_3155 <= p_Val2_19_0_0_7_fu_2673_p2;
        tmp_1777_reg_3150 <= {{p_Val2_20_0_0_5_fu_1395_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_2823 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_layer2_weights_1_reg_2945 <= conv_layer2_weights_63_q0;
        conv_layer2_weights_3_reg_2950 <= conv_layer2_weights_61_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv_layer2_weights_21_reg_3170 <= conv_layer2_weights_43_q0;
        conv_layer2_weights_23_reg_3175 <= conv_layer2_weights_41_q0;
        p_Val2_19_0_1_1_reg_3210 <= p_Val2_19_0_1_1_fu_2685_p2;
        p_Val2_19_0_1_reg_3200 <= p_Val2_19_0_1_fu_2679_p2;
        tmp_1795_reg_3205 <= {{p_Val2_20_0_0_7_fu_1482_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv_layer2_weights_25_reg_3215 <= conv_layer2_weights_39_q0;
        conv_layer2_weights_27_reg_3220 <= conv_layer2_weights_37_q0;
        p_Val2_19_0_1_2_reg_3245 <= p_Val2_19_0_1_2_fu_2691_p2;
        p_Val2_19_0_1_3_reg_3255 <= p_Val2_19_0_1_3_fu_2697_p2;
        tmp_1797_reg_3250 <= {{p_Val2_20_0_1_1_fu_1589_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv_layer2_weights_29_reg_3260 <= conv_layer2_weights_35_q0;
        conv_layer2_weights_31_reg_3265 <= conv_layer2_weights_33_q0;
        p_Val2_19_0_1_4_reg_3310 <= p_Val2_19_0_1_4_fu_2703_p2;
        p_Val2_19_0_1_5_reg_3320 <= p_Val2_19_0_1_5_fu_2709_p2;
        tmp_1787_reg_3300 <= tmp_1787_fu_1682_p2;
        tmp_1799_reg_3315 <= {{p_Val2_20_0_1_3_fu_1728_p2[43:20]}};
        tmp_1826_cast_reg_3280[11 : 3] <= tmp_1826_cast_fu_1663_p3[11 : 3];
        tmp_86_reg_3305 <= tmp_86_fu_1687_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv_layer2_weights_33_reg_3325 <= conv_layer2_weights_31_q0;
        conv_layer2_weights_35_reg_3330 <= conv_layer2_weights_29_q0;
        p_Val2_19_0_1_6_reg_3355 <= p_Val2_19_0_1_6_fu_2715_p2;
        p_Val2_19_0_1_7_reg_3365 <= p_Val2_19_0_1_7_fu_2721_p2;
        tmp_1801_reg_3360 <= {{p_Val2_20_0_1_5_fu_1815_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv_layer2_weights_37_reg_3370 <= conv_layer2_weights_27_q0;
        conv_layer2_weights_39_reg_3375 <= conv_layer2_weights_25_q0;
        p_Val2_19_1_0_1_reg_3410 <= p_Val2_19_1_0_1_fu_2733_p2;
        p_Val2_19_1_reg_3400 <= p_Val2_19_1_fu_2727_p2;
        tmp_1803_reg_3405 <= {{p_Val2_20_0_1_7_fu_1902_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv_layer2_weights_41_reg_3415 <= conv_layer2_weights_23_q0;
        conv_layer2_weights_43_reg_3420 <= conv_layer2_weights_21_q0;
        p_Val2_19_1_0_2_reg_3445 <= p_Val2_19_1_0_2_fu_2739_p2;
        p_Val2_19_1_0_3_reg_3455 <= p_Val2_19_1_0_3_fu_2745_p2;
        tmp_1805_reg_3450 <= {{p_Val2_20_1_0_1_fu_1989_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv_layer2_weights_45_reg_3460 <= conv_layer2_weights_19_q0;
        conv_layer2_weights_47_reg_3465 <= conv_layer2_weights_17_q0;
        p_Val2_19_1_0_4_reg_3500 <= p_Val2_19_1_0_4_fu_2751_p2;
        p_Val2_19_1_0_5_reg_3510 <= p_Val2_19_1_0_5_fu_2757_p2;
        tmp_1807_reg_3505 <= {{p_Val2_20_1_0_3_fu_2080_p2[43:20]}};
        tmp_1853_cast_reg_3480[11 : 3] <= tmp_1853_cast_fu_2025_p3[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_layer2_weights_49_reg_3515 <= conv_layer2_weights_15_q0;
        conv_layer2_weights_51_reg_3520 <= conv_layer2_weights_13_q0;
        p_Val2_19_1_0_6_reg_3545 <= p_Val2_19_1_0_6_fu_2763_p2;
        p_Val2_19_1_0_7_reg_3555 <= p_Val2_19_1_0_7_fu_2769_p2;
        tmp_1809_reg_3550 <= {{p_Val2_20_1_0_5_fu_2167_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        conv_layer2_weights_53_reg_3560 <= conv_layer2_weights_11_q0;
        conv_layer2_weights_55_reg_3565 <= conv_layer2_weights_9_q0;
        p_Val2_19_1_1_1_reg_3615 <= p_Val2_19_1_1_1_fu_2781_p2;
        p_Val2_19_1_1_reg_3605 <= p_Val2_19_1_1_fu_2775_p2;
        tmp_1811_reg_3610 <= {{p_Val2_20_1_0_7_fu_2254_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_layer2_weights_5_reg_2975 <= conv_layer2_weights_59_q0;
        conv_layer2_weights_7_reg_2980 <= conv_layer2_weights_57_q0;
        p_Val2_19_0_0_1_reg_3005 <= p_Val2_19_0_0_1_fu_2637_p2;
        tmp_82_reg_3010 <= {{p_Val2_1_fu_2630_p2[42:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_next1_reg_2827 <= indvar_flatten_next1_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_next_reg_2860 <= indvar_flatten_next_fu_1028_p3;
        tmp_mid2_34_reg_2846 <= tmp_mid2_34_fu_1000_p3;
        tmp_mid2_v_reg_2832 <= tmp_mid2_v_fu_946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_2_reg_3095 <= j_2_fu_1308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_mid2_reg_2839 <= j_mid2_fu_992_p3;
        tmp_62_1_mid2_reg_2854 <= tmp_62_1_mid2_fu_1014_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_19_1_1_4_reg_3671 <= p_Val2_19_1_1_4_fu_2799_p2;
        p_Val2_19_1_1_5_reg_3681 <= p_Val2_19_1_1_5_fu_2805_p2;
        tmp_1815_reg_3676 <= {{p_Val2_20_1_1_3_fu_2408_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_19_1_1_6_reg_3686 <= p_Val2_19_1_1_6_fu_2811_p2;
        p_Val2_19_1_1_7_reg_3696 <= p_Val2_19_1_1_7_fu_2817_p2;
        tmp_1817_reg_3691 <= {{p_Val2_20_1_1_5_fu_2475_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_cast_reg_3706 <= p_Val2_cast_fu_2574_p2;
        p_Val2_s_reg_3701 <= p_Val2_s_fu_2568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten1_reg_2823 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_900 <= image_V_q0;
        reg_904 <= image_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_1753_reg_2910[63 : 1] <= tmp_1753_fu_1066_p2[63 : 1];
        tmp_1816_cast_reg_2925[11 : 3] <= tmp_1816_cast_fu_1095_p3[11 : 3];
        tmp_1_reg_2915[3 : 0] <= tmp_1_fu_1072_p1[3 : 0];
        tmp_mid2_reg_2865[4 : 0] <= tmp_mid2_fu_1036_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten1_reg_2823 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_1755_reg_2920 <= grp_fu_2622_p3;
    end
end

always @ (*) begin
    if ((exitcond_flatten1_fu_914_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_filter_phi_fu_860_p4 = tmp_mid2_v_reg_2832;
    end else begin
        ap_phi_mux_filter_phi_fu_860_p4 = filter_reg_856;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_882_p4 = tmp_mid2_34_reg_2846;
    end else begin
        ap_phi_mux_i_phi_fu_882_p4 = i_reg_878;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_849_p4 = indvar_flatten_next1_reg_2827;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_849_p4 = indvar_flatten1_reg_845;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_871_p4 = indvar_flatten_next_reg_2860;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_871_p4 = indvar_flatten_reg_867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_893_p4 = j_2_reg_3095;
    end else begin
        ap_phi_mux_j_phi_fu_893_p4 = j_reg_889;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_bias_V_ce0 = 1'b1;
    end else begin
        conv_layer2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_11_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_13_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_15_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_17_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_19_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_1_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_21_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_23_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_25_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_27_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_29_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_31_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_33_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_35_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_37_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_39_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_3_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_41_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_43_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_45_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_47_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_49_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_51_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_53_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_55_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_layer2_weights_57_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_layer2_weights_59_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_5_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_61_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_63_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_7_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_9_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_address0 = tmp_1859_cast_fu_2289_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1857_cast_fu_2202_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1855_cast_fu_2115_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_87_fu_2019_p2;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1832_cast_fu_1937_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1830_cast_fu_1850_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1828_cast_fu_1763_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_81_fu_1656_p2;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1849_cast_fu_1537_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1847_cast_fu_1493_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1845_cast_fu_1424_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_85_fu_1326_p2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1822_cast_fu_1188_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_1820_cast_fu_1145_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        image_V_address0 = tmp_1818_cast_fu_1119_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_79_fu_1088_p2;
    end else begin
        image_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_address1 = tmp_1860_cast_fu_2299_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1858_cast_fu_2212_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1856_cast_fu_2125_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1854_cast_fu_2038_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1833_cast_fu_1947_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1831_cast_fu_1860_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1829_cast_fu_1773_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1827_cast_fu_1677_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1850_cast_fu_1547_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1848_cast_fu_1503_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1846_cast_fu_1434_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1844_cast_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1823_cast_fu_1198_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1821_cast_fu_1155_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        image_V_address1 = tmp_1819_cast_fu_1129_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_1817_cast_fu_1109_p1;
    end else begin
        image_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        image_V_ce0 = 1'b1;
    end else begin
        image_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        image_V_ce1 = 1'b1;
    end else begin
        image_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten1_fu_914_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten1_fu_914_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_i_fu_2610_p3 = ((tmp_i_fu_2605_p2[0:0] === 1'b1) ? p_Val2_cast_reg_3706 : 23'd0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign conv_layer2_bias_V_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_11_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_13_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_15_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_17_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_19_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_1_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_21_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_23_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_25_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_27_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_29_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_31_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_33_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_35_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_37_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_39_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_3_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_41_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_43_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_45_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_47_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_49_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_51_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_53_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_55_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_57_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_59_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_5_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_61_address0 = tmp_mid2_fu_1036_p1;

assign conv_layer2_weights_63_address0 = tmp_mid2_fu_1036_p1;

assign conv_layer2_weights_7_address0 = tmp_mid2_reg_2865;

assign conv_layer2_weights_9_address0 = tmp_mid2_reg_2865;

assign exitcond1_mid_fu_974_p2 = (not_exitcond_flatten_fu_962_p2 & exitcond_fu_968_p2);

assign exitcond_flatten1_fu_914_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_849_p4 == 12'd2704) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_932_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_871_p4 == 8'd169) ? 1'b1 : 1'b0);

assign exitcond_fu_968_p2 = ((ap_phi_mux_j_phi_fu_893_p4 == 4'd13) ? 1'b1 : 1'b0);

assign filter_1_fu_926_p2 = (5'd1 + ap_phi_mux_filter_phi_fu_860_p4);

assign grp_fu_2622_p0 = 8'd13;

assign grp_fu_2622_p1 = grp_fu_2622_p10;

assign grp_fu_2622_p10 = tmp_mid2_34_reg_2846;

assign grp_fu_2622_p2 = grp_fu_2622_p20;

assign grp_fu_2622_p20 = j_mid2_reg_2839;

assign i_7_dup_fu_980_p2 = (4'd1 + i_mid_fu_938_p3);

assign i_7_fu_908_p2 = (ap_phi_mux_i_phi_fu_882_p4 + 4'd1);

assign i_7_mid1_fu_1008_p2 = (4'd2 + i_mid_fu_938_p3);

assign i_mid_fu_938_p3 = ((exitcond_flatten_fu_932_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_i_phi_fu_882_p4);

assign indvar_flatten_next1_fu_920_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_849_p4 + 12'd1);

assign indvar_flatten_next_fu_1028_p3 = ((exitcond_flatten_fu_932_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten_op_fu_1022_p2);

assign indvar_flatten_op_fu_1022_p2 = (8'd1 + ap_phi_mux_indvar_flatten_phi_fu_871_p4);

assign j_2_fu_1308_p2 = (4'd1 + j_mid2_reg_2839);

assign j_mid2_fu_992_p3 = ((tmp_s_fu_986_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j_phi_fu_893_p4);

assign not_exitcond_flatten_fu_962_p2 = (exitcond_flatten_fu_932_p2 ^ 1'd1);

assign output_V_address0 = tmp_1813_cast_fu_2600_p1;

assign output_V_d0 = a_V_i_fu_2610_p3;

assign p_Val2_19_0_0_1_ca_fu_1203_p1 = p_Val2_19_0_0_1_reg_3005;

assign p_Val2_19_0_0_2_ca_fu_1247_p1 = p_Val2_19_0_0_2_reg_3045;

assign p_Val2_19_0_0_3_ca_fu_1263_p1 = p_Val2_19_0_0_3_reg_3055;

assign p_Val2_19_0_0_4_ca_fu_1358_p1 = p_Val2_19_0_0_4_reg_3080;

assign p_Val2_19_0_0_5_ca_fu_1374_p1 = p_Val2_19_0_0_5_reg_3090;

assign p_Val2_19_0_0_6_ca_fu_1445_p1 = p_Val2_19_0_0_6_reg_3145;

assign p_Val2_19_0_0_7_ca_fu_1461_p1 = p_Val2_19_0_0_7_reg_3155;

assign p_Val2_19_0_1_1_ca_fu_1568_p1 = p_Val2_19_0_1_1_reg_3210;

assign p_Val2_19_0_1_2_ca_fu_1691_p1 = p_Val2_19_0_1_2_reg_3245;

assign p_Val2_19_0_1_3_ca_fu_1707_p1 = p_Val2_19_0_1_3_reg_3255;

assign p_Val2_19_0_1_4_ca_fu_1778_p1 = p_Val2_19_0_1_4_reg_3310;

assign p_Val2_19_0_1_5_ca_fu_1794_p1 = p_Val2_19_0_1_5_reg_3320;

assign p_Val2_19_0_1_6_ca_fu_1865_p1 = p_Val2_19_0_1_6_reg_3355;

assign p_Val2_19_0_1_7_ca_fu_1881_p1 = p_Val2_19_0_1_7_reg_3365;

assign p_Val2_19_0_1_cast_fu_1552_p1 = p_Val2_19_0_1_reg_3200;

assign p_Val2_19_1_0_1_ca_fu_1968_p1 = p_Val2_19_1_0_1_reg_3410;

assign p_Val2_19_1_0_2_ca_fu_2043_p1 = p_Val2_19_1_0_2_reg_3445;

assign p_Val2_19_1_0_3_ca_fu_2059_p1 = p_Val2_19_1_0_3_reg_3455;

assign p_Val2_19_1_0_4_ca_fu_2130_p1 = p_Val2_19_1_0_4_reg_3500;

assign p_Val2_19_1_0_5_ca_fu_2146_p1 = p_Val2_19_1_0_5_reg_3510;

assign p_Val2_19_1_0_6_ca_fu_2217_p1 = p_Val2_19_1_0_6_reg_3545;

assign p_Val2_19_1_0_7_ca_fu_2233_p1 = p_Val2_19_1_0_7_reg_3555;

assign p_Val2_19_1_1_1_ca_fu_2320_p1 = p_Val2_19_1_1_1_reg_3615;

assign p_Val2_19_1_1_2_ca_fu_2371_p1 = p_Val2_19_1_1_2_reg_3656;

assign p_Val2_19_1_1_3_ca_fu_2387_p1 = p_Val2_19_1_1_3_reg_3666;

assign p_Val2_19_1_1_4_ca_fu_2438_p1 = p_Val2_19_1_1_4_reg_3671;

assign p_Val2_19_1_1_5_ca_fu_2454_p1 = p_Val2_19_1_1_5_reg_3681;

assign p_Val2_19_1_1_6_ca_fu_2505_p1 = p_Val2_19_1_1_6_reg_3686;

assign p_Val2_19_1_1_7_ca_fu_2521_p1 = p_Val2_19_1_1_7_reg_3696;

assign p_Val2_19_1_1_cast_fu_2304_p1 = p_Val2_19_1_1_reg_3605;

assign p_Val2_19_1_cast_fu_1952_p1 = p_Val2_19_1_reg_3400;

assign p_Val2_20_0_0_1_fu_1217_p2 = ($signed(p_Val2_19_0_0_1_ca_fu_1203_p1) + $signed(tmp_69_0_0_1_fu_1213_p1));

assign p_Val2_20_0_0_2_fu_1257_p2 = ($signed(p_Val2_19_0_0_2_ca_fu_1247_p1) + $signed(tmp_69_0_0_2_fu_1250_p3));

assign p_Val2_20_0_0_3_fu_1284_p2 = ($signed(p_Val2_19_0_0_3_ca_fu_1263_p1) + $signed(tmp_69_0_0_3_fu_1276_p3));

assign p_Val2_20_0_0_4_fu_1368_p2 = ($signed(p_Val2_19_0_0_4_ca_fu_1358_p1) + $signed(tmp_69_0_0_4_fu_1361_p3));

assign p_Val2_20_0_0_5_fu_1395_p2 = ($signed(p_Val2_19_0_0_5_ca_fu_1374_p1) + $signed(tmp_69_0_0_5_fu_1387_p3));

assign p_Val2_20_0_0_6_fu_1455_p2 = ($signed(p_Val2_19_0_0_6_ca_fu_1445_p1) + $signed(tmp_69_0_0_6_fu_1448_p3));

assign p_Val2_20_0_0_7_fu_1482_p2 = ($signed(p_Val2_19_0_0_7_ca_fu_1461_p1) + $signed(tmp_69_0_0_7_fu_1474_p3));

assign p_Val2_20_0_1_1_fu_1589_p2 = ($signed(p_Val2_19_0_1_1_ca_fu_1568_p1) + $signed(tmp_69_0_1_1_fu_1581_p3));

assign p_Val2_20_0_1_2_fu_1701_p2 = ($signed(p_Val2_19_0_1_2_ca_fu_1691_p1) + $signed(tmp_69_0_1_2_fu_1694_p3));

assign p_Val2_20_0_1_3_fu_1728_p2 = ($signed(p_Val2_19_0_1_3_ca_fu_1707_p1) + $signed(tmp_69_0_1_3_fu_1720_p3));

assign p_Val2_20_0_1_4_fu_1788_p2 = ($signed(p_Val2_19_0_1_4_ca_fu_1778_p1) + $signed(tmp_69_0_1_4_fu_1781_p3));

assign p_Val2_20_0_1_5_fu_1815_p2 = ($signed(p_Val2_19_0_1_5_ca_fu_1794_p1) + $signed(tmp_69_0_1_5_fu_1807_p3));

assign p_Val2_20_0_1_6_fu_1875_p2 = ($signed(p_Val2_19_0_1_6_ca_fu_1865_p1) + $signed(tmp_69_0_1_6_fu_1868_p3));

assign p_Val2_20_0_1_7_fu_1902_p2 = ($signed(p_Val2_19_0_1_7_ca_fu_1881_p1) + $signed(tmp_69_0_1_7_fu_1894_p3));

assign p_Val2_20_0_1_fu_1562_p2 = ($signed(p_Val2_19_0_1_cast_fu_1552_p1) + $signed(tmp_69_0_1_fu_1555_p3));

assign p_Val2_20_1_0_1_fu_1989_p2 = ($signed(p_Val2_19_1_0_1_ca_fu_1968_p1) + $signed(tmp_69_1_0_1_fu_1981_p3));

assign p_Val2_20_1_0_2_fu_2053_p2 = ($signed(p_Val2_19_1_0_2_ca_fu_2043_p1) + $signed(tmp_69_1_0_2_fu_2046_p3));

assign p_Val2_20_1_0_3_fu_2080_p2 = ($signed(p_Val2_19_1_0_3_ca_fu_2059_p1) + $signed(tmp_69_1_0_3_fu_2072_p3));

assign p_Val2_20_1_0_4_fu_2140_p2 = ($signed(p_Val2_19_1_0_4_ca_fu_2130_p1) + $signed(tmp_69_1_0_4_fu_2133_p3));

assign p_Val2_20_1_0_5_fu_2167_p2 = ($signed(p_Val2_19_1_0_5_ca_fu_2146_p1) + $signed(tmp_69_1_0_5_fu_2159_p3));

assign p_Val2_20_1_0_6_fu_2227_p2 = ($signed(p_Val2_19_1_0_6_ca_fu_2217_p1) + $signed(tmp_69_1_0_6_fu_2220_p3));

assign p_Val2_20_1_0_7_fu_2254_p2 = ($signed(p_Val2_19_1_0_7_ca_fu_2233_p1) + $signed(tmp_69_1_0_7_fu_2246_p3));

assign p_Val2_20_1_1_1_fu_2341_p2 = ($signed(p_Val2_19_1_1_1_ca_fu_2320_p1) + $signed(tmp_69_1_1_1_fu_2333_p3));

assign p_Val2_20_1_1_2_fu_2381_p2 = ($signed(p_Val2_19_1_1_2_ca_fu_2371_p1) + $signed(tmp_69_1_1_2_fu_2374_p3));

assign p_Val2_20_1_1_3_fu_2408_p2 = ($signed(p_Val2_19_1_1_3_ca_fu_2387_p1) + $signed(tmp_69_1_1_3_fu_2400_p3));

assign p_Val2_20_1_1_4_fu_2448_p2 = ($signed(p_Val2_19_1_1_4_ca_fu_2438_p1) + $signed(tmp_69_1_1_4_fu_2441_p3));

assign p_Val2_20_1_1_5_fu_2475_p2 = ($signed(p_Val2_19_1_1_5_ca_fu_2454_p1) + $signed(tmp_69_1_1_5_fu_2467_p3));

assign p_Val2_20_1_1_6_fu_2515_p2 = ($signed(p_Val2_19_1_1_6_ca_fu_2505_p1) + $signed(tmp_69_1_1_6_fu_2508_p3));

assign p_Val2_20_1_1_7_fu_2542_p2 = ($signed(p_Val2_19_1_1_7_ca_fu_2521_p1) + $signed(tmp_69_1_1_7_fu_2534_p3));

assign p_Val2_20_1_1_fu_2314_p2 = ($signed(p_Val2_19_1_1_cast_fu_2304_p1) + $signed(tmp_69_1_1_fu_2307_p3));

assign p_Val2_20_1_fu_1962_p2 = ($signed(p_Val2_19_1_cast_fu_1952_p1) + $signed(tmp_69_1_fu_1955_p3));

assign p_Val2_cast_fu_2574_p2 = ($signed(tmp_12_mid2_fu_2502_p1) + $signed(tmp_2_fu_2558_p4));

assign p_Val2_cast_mid2_fu_2499_p1 = $signed(conv_layer2_bias_V_l_reg_3640);

assign p_Val2_s_fu_2568_p2 = ($signed(sum_V_1_1_7_fu_2548_p4) + $signed(p_Val2_cast_mid2_fu_2499_p1));

assign p_shl1_fu_1637_p1 = tmp_76_fu_1630_p3;

assign p_shl2_fu_1051_p1 = tmp_fu_1044_p3;

assign p_shl3_fu_1062_p1 = tmp_74_fu_1055_p3;

assign p_shl_fu_1626_p1 = tmp_75_fu_1619_p3;

assign sum_V_1_1_7_fu_2548_p4 = {{p_Val2_20_1_1_7_fu_2542_p2[43:20]}};

assign tmp_12_mid2_fu_2502_p1 = $signed(conv_layer2_bias_V_l_reg_3640);

assign tmp_1753_fu_1066_p2 = (p_shl2_fu_1051_p1 - p_shl3_fu_1062_p1);

assign tmp_1754_fu_1641_p2 = (p_shl_fu_1626_p1 - p_shl1_fu_1637_p1);

assign tmp_1756_fu_2594_p2 = (tmp_1812_cast_fu_2590_p1 + tmp_mid2_cast_fu_2580_p1);

assign tmp_1757_fu_1078_p2 = (tmp_1753_fu_1066_p2 + tmp_1_fu_1072_p1);

assign tmp_1758_fu_1103_p2 = (tmp_1816_cast_fu_1095_p3 | 12'd1);

assign tmp_1759_fu_1114_p2 = (tmp_1816_cast_reg_2925 | 12'd2);

assign tmp_1760_fu_1124_p2 = (tmp_1816_cast_reg_2925 | 12'd3);

assign tmp_1761_fu_1140_p2 = (tmp_1816_cast_reg_2925 | 12'd4);

assign tmp_1762_fu_1150_p2 = (tmp_1816_cast_reg_2925 | 12'd5);

assign tmp_1763_fu_1183_p2 = (tmp_1816_cast_reg_2925 | 12'd6);

assign tmp_1764_fu_1193_p2 = (tmp_1816_cast_reg_2925 | 12'd7);

assign tmp_1765_fu_1647_p2 = (tmp_1754_fu_1641_p2 + tmp_1_reg_2915);

assign tmp_1766_fu_1671_p2 = (tmp_1826_cast_fu_1663_p3 | 12'd1);

assign tmp_1767_fu_1758_p2 = (tmp_1826_cast_reg_3280 | 12'd2);

assign tmp_1768_fu_1768_p2 = (tmp_1826_cast_reg_3280 | 12'd3);

assign tmp_1769_fu_1845_p2 = (tmp_1826_cast_reg_3280 | 12'd4);

assign tmp_1770_fu_1855_p2 = (tmp_1826_cast_reg_3280 | 12'd5);

assign tmp_1771_fu_1932_p2 = (tmp_1826_cast_reg_3280 | 12'd6);

assign tmp_1772_fu_1942_p2 = (tmp_1826_cast_reg_3280 | 12'd7);

assign tmp_1774_fu_1266_p4 = {{p_Val2_20_0_0_2_fu_1257_p2[43:20]}};

assign tmp_1776_fu_1377_p4 = {{p_Val2_20_0_0_4_fu_1368_p2[43:20]}};

assign tmp_1778_fu_1464_p4 = {{p_Val2_20_0_0_6_fu_1455_p2[43:20]}};

assign tmp_1779_fu_1317_p2 = (tmp_1753_reg_2910 + tmp_65_0_1_fu_1313_p1);

assign tmp_1780_fu_1341_p2 = (tmp_1843_cast_fu_1333_p3 | 12'd1);

assign tmp_1781_fu_1419_p2 = (tmp_1843_cast_reg_3105 | 12'd2);

assign tmp_1782_fu_1429_p2 = (tmp_1843_cast_reg_3105 | 12'd3);

assign tmp_1783_fu_1488_p2 = (tmp_1843_cast_reg_3105 | 12'd4);

assign tmp_1784_fu_1498_p2 = (tmp_1843_cast_reg_3105 | 12'd5);

assign tmp_1785_fu_1532_p2 = (tmp_1843_cast_reg_3105 | 12'd6);

assign tmp_1786_fu_1542_p2 = (tmp_1843_cast_reg_3105 | 12'd7);

assign tmp_1787_fu_1682_p2 = (tmp_1754_fu_1641_p2 + tmp_65_0_1_reg_3100);

assign tmp_1788_fu_2032_p2 = (tmp_1853_cast_fu_2025_p3 | 12'd1);

assign tmp_1789_fu_2110_p2 = (tmp_1853_cast_reg_3480 | 12'd2);

assign tmp_1790_fu_2120_p2 = (tmp_1853_cast_reg_3480 | 12'd3);

assign tmp_1791_fu_2197_p2 = (tmp_1853_cast_reg_3480 | 12'd4);

assign tmp_1792_fu_2207_p2 = (tmp_1853_cast_reg_3480 | 12'd5);

assign tmp_1793_fu_2284_p2 = (tmp_1853_cast_reg_3480 | 12'd6);

assign tmp_1794_fu_2294_p2 = (tmp_1853_cast_reg_3480 | 12'd7);

assign tmp_1796_fu_1571_p4 = {{p_Val2_20_0_1_fu_1562_p2[43:20]}};

assign tmp_1798_fu_1710_p4 = {{p_Val2_20_0_1_2_fu_1701_p2[43:20]}};

assign tmp_1800_fu_1797_p4 = {{p_Val2_20_0_1_4_fu_1788_p2[43:20]}};

assign tmp_1802_fu_1884_p4 = {{p_Val2_20_0_1_6_fu_1875_p2[43:20]}};

assign tmp_1804_fu_1971_p4 = {{p_Val2_20_1_fu_1962_p2[43:20]}};

assign tmp_1806_fu_2062_p4 = {{p_Val2_20_1_0_2_fu_2053_p2[43:20]}};

assign tmp_1808_fu_2149_p4 = {{p_Val2_20_1_0_4_fu_2140_p2[43:20]}};

assign tmp_1810_fu_2236_p4 = {{p_Val2_20_1_0_6_fu_2227_p2[43:20]}};

assign tmp_1812_cast_fu_2590_p1 = tmp_77_fu_2583_p3;

assign tmp_1812_fu_2323_p4 = {{p_Val2_20_1_1_fu_2314_p2[43:20]}};

assign tmp_1813_cast_fu_2600_p1 = tmp_1756_fu_2594_p2;

assign tmp_1814_fu_2390_p4 = {{p_Val2_20_1_1_2_fu_2381_p2[43:20]}};

assign tmp_1816_cast_fu_1095_p3 = {{tmp_78_fu_1084_p1}, {3'd0}};

assign tmp_1816_fu_2457_p4 = {{p_Val2_20_1_1_4_fu_2448_p2[43:20]}};

assign tmp_1817_cast_fu_1109_p1 = tmp_1758_fu_1103_p2;

assign tmp_1818_cast_fu_1119_p1 = tmp_1759_fu_1114_p2;

assign tmp_1818_fu_2524_p4 = {{p_Val2_20_1_1_6_fu_2515_p2[43:20]}};

assign tmp_1819_cast_fu_1129_p1 = tmp_1760_fu_1124_p2;

assign tmp_1820_cast_fu_1145_p1 = tmp_1761_fu_1140_p2;

assign tmp_1821_cast_fu_1155_p1 = tmp_1762_fu_1150_p2;

assign tmp_1822_cast_fu_1188_p1 = tmp_1763_fu_1183_p2;

assign tmp_1823_cast_fu_1198_p1 = tmp_1764_fu_1193_p2;

assign tmp_1826_cast_fu_1663_p3 = {{tmp_80_fu_1652_p1}, {3'd0}};

assign tmp_1827_cast_fu_1677_p1 = tmp_1766_fu_1671_p2;

assign tmp_1828_cast_fu_1763_p1 = tmp_1767_fu_1758_p2;

assign tmp_1829_cast_fu_1773_p1 = tmp_1768_fu_1768_p2;

assign tmp_1830_cast_fu_1850_p1 = tmp_1769_fu_1845_p2;

assign tmp_1831_cast_fu_1860_p1 = tmp_1770_fu_1855_p2;

assign tmp_1832_cast_fu_1937_p1 = tmp_1771_fu_1932_p2;

assign tmp_1833_cast_fu_1947_p1 = tmp_1772_fu_1942_p2;

assign tmp_1843_cast_fu_1333_p3 = {{tmp_84_fu_1322_p1}, {3'd0}};

assign tmp_1844_cast_fu_1347_p1 = tmp_1780_fu_1341_p2;

assign tmp_1845_cast_fu_1424_p1 = tmp_1781_fu_1419_p2;

assign tmp_1846_cast_fu_1434_p1 = tmp_1782_fu_1429_p2;

assign tmp_1847_cast_fu_1493_p1 = tmp_1783_fu_1488_p2;

assign tmp_1848_cast_fu_1503_p1 = tmp_1784_fu_1498_p2;

assign tmp_1849_cast_fu_1537_p1 = tmp_1785_fu_1532_p2;

assign tmp_1850_cast_fu_1547_p1 = tmp_1786_fu_1542_p2;

assign tmp_1853_cast_fu_2025_p3 = {{tmp_86_reg_3305}, {3'd0}};

assign tmp_1854_cast_fu_2038_p1 = tmp_1788_fu_2032_p2;

assign tmp_1855_cast_fu_2115_p1 = tmp_1789_fu_2110_p2;

assign tmp_1856_cast_fu_2125_p1 = tmp_1790_fu_2120_p2;

assign tmp_1857_cast_fu_2202_p1 = tmp_1791_fu_2197_p2;

assign tmp_1858_cast_fu_2212_p1 = tmp_1792_fu_2207_p2;

assign tmp_1859_cast_fu_2289_p1 = tmp_1793_fu_2284_p2;

assign tmp_1860_cast_fu_2299_p1 = tmp_1794_fu_2294_p2;

assign tmp_1_fu_1072_p1 = j_mid2_reg_2839;

assign tmp_2_fu_2558_p4 = {{p_Val2_20_1_1_7_fu_2542_p2[42:20]}};

assign tmp_62_1_mid2_fu_1014_p3 = ((exitcond1_mid_fu_974_p2[0:0] === 1'b1) ? i_7_mid1_fu_1008_p2 : tmp_62_1_mid_fu_954_p3);

assign tmp_62_1_mid_fu_954_p3 = ((exitcond_flatten_fu_932_p2[0:0] === 1'b1) ? 4'd1 : i_7_fu_908_p2);

assign tmp_65_0_1_fu_1313_p1 = j_2_fu_1308_p2;

assign tmp_69_0_0_1_fu_1213_p1 = $signed(tmp_83_fu_1206_p3);

assign tmp_69_0_0_2_fu_1250_p3 = {{tmp_1773_reg_3050}, {20'd0}};

assign tmp_69_0_0_3_fu_1276_p3 = {{tmp_1774_fu_1266_p4}, {20'd0}};

assign tmp_69_0_0_4_fu_1361_p3 = {{tmp_1775_reg_3085}, {20'd0}};

assign tmp_69_0_0_5_fu_1387_p3 = {{tmp_1776_fu_1377_p4}, {20'd0}};

assign tmp_69_0_0_6_fu_1448_p3 = {{tmp_1777_reg_3150}, {20'd0}};

assign tmp_69_0_0_7_fu_1474_p3 = {{tmp_1778_fu_1464_p4}, {20'd0}};

assign tmp_69_0_1_1_fu_1581_p3 = {{tmp_1796_fu_1571_p4}, {20'd0}};

assign tmp_69_0_1_2_fu_1694_p3 = {{tmp_1797_reg_3250}, {20'd0}};

assign tmp_69_0_1_3_fu_1720_p3 = {{tmp_1798_fu_1710_p4}, {20'd0}};

assign tmp_69_0_1_4_fu_1781_p3 = {{tmp_1799_reg_3315}, {20'd0}};

assign tmp_69_0_1_5_fu_1807_p3 = {{tmp_1800_fu_1797_p4}, {20'd0}};

assign tmp_69_0_1_6_fu_1868_p3 = {{tmp_1801_reg_3360}, {20'd0}};

assign tmp_69_0_1_7_fu_1894_p3 = {{tmp_1802_fu_1884_p4}, {20'd0}};

assign tmp_69_0_1_fu_1555_p3 = {{tmp_1795_reg_3205}, {20'd0}};

assign tmp_69_1_0_1_fu_1981_p3 = {{tmp_1804_fu_1971_p4}, {20'd0}};

assign tmp_69_1_0_2_fu_2046_p3 = {{tmp_1805_reg_3450}, {20'd0}};

assign tmp_69_1_0_3_fu_2072_p3 = {{tmp_1806_fu_2062_p4}, {20'd0}};

assign tmp_69_1_0_4_fu_2133_p3 = {{tmp_1807_reg_3505}, {20'd0}};

assign tmp_69_1_0_5_fu_2159_p3 = {{tmp_1808_fu_2149_p4}, {20'd0}};

assign tmp_69_1_0_6_fu_2220_p3 = {{tmp_1809_reg_3550}, {20'd0}};

assign tmp_69_1_0_7_fu_2246_p3 = {{tmp_1810_fu_2236_p4}, {20'd0}};

assign tmp_69_1_1_1_fu_2333_p3 = {{tmp_1812_fu_2323_p4}, {20'd0}};

assign tmp_69_1_1_2_fu_2374_p3 = {{tmp_1813_reg_3661}, {20'd0}};

assign tmp_69_1_1_3_fu_2400_p3 = {{tmp_1814_fu_2390_p4}, {20'd0}};

assign tmp_69_1_1_4_fu_2441_p3 = {{tmp_1815_reg_3676}, {20'd0}};

assign tmp_69_1_1_5_fu_2467_p3 = {{tmp_1816_fu_2457_p4}, {20'd0}};

assign tmp_69_1_1_6_fu_2508_p3 = {{tmp_1817_reg_3691}, {20'd0}};

assign tmp_69_1_1_7_fu_2534_p3 = {{tmp_1818_fu_2524_p4}, {20'd0}};

assign tmp_69_1_1_fu_2307_p3 = {{tmp_1811_reg_3610}, {20'd0}};

assign tmp_69_1_fu_1955_p3 = {{tmp_1803_reg_3405}, {20'd0}};

assign tmp_74_fu_1055_p3 = {{tmp_mid2_34_reg_2846}, {1'd0}};

assign tmp_75_fu_1619_p3 = {{tmp_62_1_mid2_reg_2854}, {4'd0}};

assign tmp_76_fu_1630_p3 = {{tmp_62_1_mid2_reg_2854}, {1'd0}};

assign tmp_77_fu_2583_p3 = {{ap_reg_pp0_iter1_tmp_1755_reg_2920}, {4'd0}};

assign tmp_78_fu_1084_p1 = tmp_1757_fu_1078_p2[8:0];

assign tmp_79_fu_1088_p2 = tmp_1757_fu_1078_p2 << 64'd3;

assign tmp_80_fu_1652_p1 = tmp_1765_fu_1647_p2[8:0];

assign tmp_81_fu_1656_p2 = tmp_1765_fu_1647_p2 << 64'd3;

assign tmp_83_fu_1206_p3 = {{tmp_82_reg_3010}, {20'd0}};

assign tmp_84_fu_1322_p1 = tmp_1779_fu_1317_p2[8:0];

assign tmp_85_fu_1326_p2 = tmp_1779_fu_1317_p2 << 64'd3;

assign tmp_86_fu_1687_p1 = tmp_1787_fu_1682_p2[8:0];

assign tmp_87_fu_2019_p2 = tmp_1787_reg_3300 << 64'd3;

assign tmp_fu_1044_p3 = {{tmp_mid2_34_reg_2846}, {4'd0}};

assign tmp_i_fu_2605_p2 = (($signed(p_Val2_s_reg_3701) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign tmp_mid2_34_fu_1000_p3 = ((exitcond1_mid_fu_974_p2[0:0] === 1'b1) ? i_7_dup_fu_980_p2 : i_mid_fu_938_p3);

assign tmp_mid2_cast_fu_2580_p1 = ap_reg_pp0_iter1_tmp_mid2_v_reg_2832;

assign tmp_mid2_fu_1036_p1 = tmp_mid2_v_reg_2832;

assign tmp_mid2_v_fu_946_p3 = ((exitcond_flatten_fu_932_p2[0:0] === 1'b1) ? filter_1_fu_926_p2 : ap_phi_mux_filter_phi_fu_860_p4);

assign tmp_s_fu_986_p2 = (exitcond_flatten_fu_932_p2 | exitcond1_mid_fu_974_p2);

always @ (posedge ap_clk) begin
    tmp_mid2_reg_2865[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_1753_reg_2910[0] <= 1'b0;
    tmp_1_reg_2915[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1816_cast_reg_2925[2:0] <= 3'b000;
    tmp_65_0_1_reg_3100[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1843_cast_reg_3105[2:0] <= 3'b000;
    tmp_1826_cast_reg_3280[2:0] <= 3'b000;
    tmp_1853_cast_reg_3480[2:0] <= 3'b000;
end

endmodule //conv_layer2
