
*** Running vivado
    with args -log top_wrap.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrap.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_wrap.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_wrap -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6744 
WARNING: [Synth 8-2841] use of undefined macro selectorLength [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:48]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.625 ; gain = 241.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:3]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_3' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/synth/PYNQ_wrap_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 30 - type: integer 
	Parameter DIN_TO bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (1#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_3' (2#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/synth/PYNQ_wrap_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_1' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_1/synth/PYNQ_wrap_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (2#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_1' (3#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_1/synth/PYNQ_wrap_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_AddressSelect_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_AddressSelect_0/synth/PYNQ_wrap_AddressSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 36 - type: integer 
	Parameter DIN_TO bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (3#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_AddressSelect_0' (4#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_AddressSelect_0/synth/PYNQ_wrap_AddressSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_bufferRD_in_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_0/synth/PYNQ_wrap_bufferRD_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 40 - type: integer 
	Parameter DIN_TO bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (4#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_bufferRD_in_0' (5#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_0/synth/PYNQ_wrap_bufferRD_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_bufferRD_in_1' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_1/synth/PYNQ_wrap_bufferRD_in_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 41 - type: integer 
	Parameter DIN_TO bound to: 41 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (5#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_bufferRD_in_1' (6#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferRD_in_1/synth/PYNQ_wrap_bufferRD_in_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_clk_wiz_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_clk_wiz_0_0' (7#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_2' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_2/synth/PYNQ_wrap_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (7#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_2' (8#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_2/synth/PYNQ_wrap_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_bufferSelect_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferSelect_0/synth/PYNQ_wrap_bufferSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 42 - type: integer 
	Parameter DIN_TO bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (8#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_bufferSelect_0' (9#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_bufferSelect_0/synth/PYNQ_wrap_bufferSelect_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_mStart_in_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_mStart_in_0/synth/PYNQ_wrap_mStart_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 43 - type: integer 
	Parameter DIN_TO bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (9#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_mStart_in_0' (10#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_mStart_in_0/synth/PYNQ_wrap_mStart_in_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_4' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_4/synth/PYNQ_wrap_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 32 - type: integer 
	Parameter DIN_TO bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (10#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_4' (11#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_4/synth/PYNQ_wrap_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_processing_system7_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_processing_system7_0_0' (12#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PYNQ_wrap_processing_system7_0_0' has 68 connections declared, but only 38 given [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:166]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlconcat_0_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/synth/PYNQ_wrap_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 4 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (13#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlconcat_0_0' (14#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/synth/PYNQ_wrap_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap' (15#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:13]
WARNING: [Synth 8-689] width (16) of port connection 'dataIn' does not match port width (8) of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:20]
WARNING: [Synth 8-689] width (16) of port connection 'dataOut' does not match port width (8) of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'AddressSelect' does not match port width (5) of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'outputSelect' does not match port width (2) of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'bufferRD_in' does not match port width (4) of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:24]
WARNING: [Synth 8-689] width (3) of port connection 'bufferRD_out' does not match port width (4) of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:25]
WARNING: [Synth 8-7023] instance 'nolabel_line18' of module 'PYNQ_wrap' has 34 connections declared, but only 13 given [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:18]
INFO: [Synth 8-6157] synthesizing module 'multiplyXBar' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:7]
INFO: [Synth 8-6157] synthesizing module 'dynamicMulti' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_ParallelBuffer_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap_ParallelBuffer_0_0' (16#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_dataSplit_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/ps_Wrap_dataSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap_dataSplit_0_0' (17#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/ps_Wrap_dataSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap' (18#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v:13]
WARNING: [Synth 8-689] width (16) of port connection 'dataIn' does not match port width (8) of module 'ps_Wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:32]
WARNING: [Synth 8-689] width (32) of port connection 'product_LONG' does not match port width (16) of module 'ps_Wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:42]
INFO: [Synth 8-6157] synthesizing module 'multiplyCompute' [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/multiplyCompute_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiplyCompute' (19#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/.Xil/Vivado-10312-DESKTOP-D9F9TPQ/realtime/multiplyCompute_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dynamicMulti' (20#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mux' (21#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v:8]
WARNING: [Synth 8-689] width (48) of port connection 'inputPort' does not match port width (8) of module 'mux' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:81]
WARNING: [Synth 8-689] width (16) of port connection 'selected_output' does not match port width (4) of module 'mux' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:82]
WARNING: [Synth 8-689] width (2) of port connection 'selector' does not match port width (1) of module 'mux' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:83]
INFO: [Synth 8-6157] synthesizing module 'XBar' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:50]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:72]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:73]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:75]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:77]
INFO: [Synth 8-6155] done synthesizing module 'XBar' (22#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:19]
INFO: [Synth 8-6155] done synthesizing module 'multiplyXBar' (23#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_wrap' (24#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:3]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[15]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[14]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[13]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[12]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[11]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[10]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[9]
WARNING: [Synth 8-3331] design dynamicMulti has unconnected port dataInput[8]
WARNING: [Synth 8-3331] design multiplyXBar has unconnected port outputSelect[-1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[63]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[62]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[61]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[60]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[59]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[58]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[57]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[56]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[55]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[54]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[53]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[52]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[51]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[50]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[49]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[48]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[47]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[46]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[45]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[44]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[43]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[42]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[41]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[40]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[39]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[38]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[37]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[36]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[35]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[34]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[33]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized7 has unconnected port Din[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1053.422 ; gain = 289.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1053.422 ; gain = 289.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1053.422 ; gain = 289.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1053.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/mCompute'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/mCompute'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/mCompute'
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/mCompute'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/mCompute'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/mCompute'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/mCompute'
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/integer_synth_1/multiplyCompute/multiplyCompute_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/mCompute'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[0].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[1].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk3[2].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[0].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[1].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'mxbar/genblk4[2].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line18/processing_system7_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0/PYNQ_wrap_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line18/processing_system7_0'
Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_clk_wiz_0_0/PYNQ_wrap_clk_wiz_0_0/PYNQ_wrap_clk_wiz_0_0_in_context.xdc] for cell 'nolabel_line18/clk_wiz_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_clk_wiz_0_0/PYNQ_wrap_clk_wiz_0_0/PYNQ_wrap_clk_wiz_0_0_in_context.xdc] for cell 'nolabel_line18/clk_wiz_0'
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/dXBM.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Constraints/dXBM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/ReconHardware/PynqSoftware/Constraints/dXBM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1177.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1177.598 ; gain = 413.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1177.598 ; gain = 413.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[0].m_computeBlock_in /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[1].m_computeBlock_in /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk3[2].m_computeBlock_in /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[0].m_computeBlock_out /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[1].m_computeBlock_out /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for mxbar/\genblk4[2].m_computeBlock_out /mCompute. (constraint file  C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[0].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[1].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk3[2].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[0].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[1].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mxbar/\genblk4[2].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/Rst_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/dataIn_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/AddressSelect_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/outputSelect_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/bufferRD_in_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/bufferRD_out_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/bufferSelect_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/mStart_in_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/mStart_out_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line18/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1177.598 ; gain = 413.457
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1177.598 ; gain = 413.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module XBar 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][15]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][14]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][13]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][12]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][11]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][10]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][9]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[0][8]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][15]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][14]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][13]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][12]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][11]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][10]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][9]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[1][8]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][15]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][14]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][13]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][12]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][11]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][10]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][9]) is unused and will be removed from module top_wrap.
WARNING: [Synth 8-3332] Sequential element (mxbar/xbar/OutputSave_reg[2][8]) is unused and will be removed from module top_wrap.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1177.598 ; gain = 413.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1177.598 ; gain = 413.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1189.719 ; gain = 425.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1189.719 ; gain = 425.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |PYNQ_wrap_clk_wiz_0_0            |         1|
|2     |PYNQ_wrap_processing_system7_0_0 |         1|
|3     |ps_Wrap_ParallelBuffer_0_0       |         6|
|4     |ps_Wrap_dataSplit_0_0            |         6|
|5     |multiplyCompute                  |         6|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |PYNQ_wrap_clk_wiz_0_0            |     1|
|2     |PYNQ_wrap_processing_system7_0_0 |     1|
|3     |multiplyCompute                  |     1|
|4     |multiplyCompute__10              |     1|
|5     |multiplyCompute__6               |     1|
|6     |multiplyCompute__7               |     1|
|7     |multiplyCompute__8               |     1|
|8     |multiplyCompute__9               |     1|
|9     |ps_Wrap_ParallelBuffer_0_0       |     1|
|10    |ps_Wrap_ParallelBuffer_0_0__10   |     1|
|11    |ps_Wrap_ParallelBuffer_0_0__6    |     1|
|12    |ps_Wrap_ParallelBuffer_0_0__7    |     1|
|13    |ps_Wrap_ParallelBuffer_0_0__8    |     1|
|14    |ps_Wrap_ParallelBuffer_0_0__9    |     1|
|15    |ps_Wrap_dataSplit_0_0            |     1|
|16    |ps_Wrap_dataSplit_0_0__10        |     1|
|17    |ps_Wrap_dataSplit_0_0__6         |     1|
|18    |ps_Wrap_dataSplit_0_0__7         |     1|
|19    |ps_Wrap_dataSplit_0_0__8         |     1|
|20    |ps_Wrap_dataSplit_0_0__9         |     1|
|21    |LUT2                             |     1|
|22    |LUT3                             |     8|
|23    |LUT4                             |    15|
|24    |LUT5                             |    16|
|25    |LUT6                             |    25|
|26    |FDCE                             |     9|
|27    |LDC                              |    24|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+--------------------------+------+
|      |Instance                            |Module                    |Cells |
+------+------------------------------------+--------------------------+------+
|1     |top                                 |                          |   916|
|2     |  nolabel_line18                    |PYNQ_wrap                 |   320|
|3     |    AddressSelect_RnM               |PYNQ_wrap_xlslice_0_3     |     0|
|4     |    Rst_RnM                         |PYNQ_wrap_xlslice_0_1     |     0|
|5     |    bufferRD_in_RnM                 |PYNQ_wrap_AddressSelect_0 |     0|
|6     |    bufferRD_out_RnM                |PYNQ_wrap_bufferRD_in_0   |     0|
|7     |    bufferSelect_RnM                |PYNQ_wrap_bufferRD_in_1   |     0|
|8     |    dataIn_RnM                      |PYNQ_wrap_xlslice_0_2     |     0|
|9     |    mStart_in_RnM                   |PYNQ_wrap_bufferSelect_0  |     0|
|10    |    mStart_out_RnM                  |PYNQ_wrap_mStart_in_0     |     0|
|11    |    outputSelect_RnM                |PYNQ_wrap_xlslice_0_4     |     0|
|12    |    xlconcat_0                      |PYNQ_wrap_xlconcat_0_0    |     0|
|13    |  mxbar                             |multiplyXBar              |   596|
|14    |    \genblk3[0].m_computeBlock_in   |dynamicMulti__xdcDup__1   |    83|
|15    |      psWrap                        |ps_Wrap__xdcDup__1        |    50|
|16    |    \genblk3[1].m_computeBlock_in   |dynamicMulti__xdcDup__2   |    83|
|17    |      psWrap                        |ps_Wrap__xdcDup__2        |    50|
|18    |    \genblk3[2].m_computeBlock_in   |dynamicMulti__xdcDup__3   |    83|
|19    |      psWrap                        |ps_Wrap__xdcDup__3        |    50|
|20    |    \genblk4[0].m_computeBlock_out  |dynamicMulti__xdcDup__4   |    83|
|21    |      psWrap                        |ps_Wrap__xdcDup__4        |    50|
|22    |    \genblk4[1].m_computeBlock_out  |dynamicMulti__xdcDup__5   |    83|
|23    |      psWrap                        |ps_Wrap__xdcDup__5        |    50|
|24    |    \genblk4[2].m_computeBlock_out  |dynamicMulti              |    83|
|25    |      psWrap                        |ps_Wrap                   |    50|
|26    |    outputMux                       |mux                       |     4|
|27    |    xbar                            |XBar                      |    94|
+------+------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 576 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1199.234 ; gain = 310.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.234 ; gain = 435.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1210.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LDC => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 147 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1210.289 ; gain = 745.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.runs/synth_1/top_wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrap_utilization_synth.rpt -pb top_wrap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 14:11:17 2020...
