<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d6/d48/common__select__symbol_8vhd" kind="file" language="VHDL">
    <compoundname>common_select_symbol.vhd</compoundname>
    <innerclass refid="dd/d43/classcommon__select__symbol" prot="public">common_select_symbol</innerclass>
    <innerclass refid="dd/d03/classcommon__select__symbol_1_1rtl" prot="private">common_select_symbol::rtl</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21" refid="dd/d43/classcommon__select__symbol_1ac14da77d3d5ded18977de50569862ad6" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="22" refid="dd/d43/classcommon__select__symbol_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d5/dc5/classcommon__pipeline__sl_1ac14da77d3d5ded18977de50569862ad6" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23" refid="dd/d43/classcommon__select__symbol_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d5/dc5/classcommon__pipeline__sl_1a88d849b66a6ff92ebc8e591884f9b8d6" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24" refid="dd/d43/classcommon__select__symbol_1ad271a4fccca429b38880faed0ebfa7a7" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">work.<ref refid="d4/daa/classcommon__components__pkg" kindref="compound">common_components_pkg</ref>.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="25"></codeline>
<codeline lineno="26"><highlight class="comment">--<sp/>Purpose:<sp/>Select<sp/>symbol<sp/>from<sp/>input<sp/>data<sp/>stream</highlight></codeline>
<codeline lineno="27"><highlight class="comment">--<sp/>Description:</highlight></codeline>
<codeline lineno="28"><highlight class="comment">--<sp/><sp/><sp/>The<sp/>in_data<sp/>is<sp/>a<sp/>concatenation<sp/>of<sp/>g_nof_symbols,<sp/>that<sp/>are<sp/>each<sp/>g_symbol_w</highlight></codeline>
<codeline lineno="29"><highlight class="comment">--<sp/><sp/><sp/>bits<sp/>wide.<sp/>The<sp/>symbol<sp/>with<sp/>index<sp/>set<sp/>by<sp/>in_sel<sp/>is<sp/>passed<sp/>on<sp/>to<sp/>the<sp/>output</highlight></codeline>
<codeline lineno="30"><highlight class="comment">--<sp/><sp/><sp/>out_dat.</highlight></codeline>
<codeline lineno="31"><highlight class="comment">--<sp/>Remarks:</highlight></codeline>
<codeline lineno="32"><highlight class="comment">--<sp/>.<sp/>If<sp/>the<sp/>in_select<sp/>index<sp/>is<sp/>too<sp/>large<sp/>for<sp/>g_nof_input<sp/>range<sp/>then<sp/>the<sp/>output</highlight></codeline>
<codeline lineno="33"><highlight class="comment">--<sp/><sp/><sp/>passes<sp/>on<sp/>symbol<sp/>0.</highlight></codeline>
<codeline lineno="34"></codeline>
<codeline lineno="35" refid="dd/d43/classcommon__select__symbol" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="dd/d43/classcommon__select__symbol" kindref="compound">common_select_symbol</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="36"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="37" refid="dd/d43/classcommon__select__symbol_1ad41e917a5e60725f3a3fce637b752725" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38" refid="dd/d43/classcommon__select__symbol_1a8a3eccd43f0ac16f34ce180e8ee0c425" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a8a3eccd43f0ac16f34ce180e8ee0c425" kindref="member">g_pipeline_out</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39" refid="dd/d43/classcommon__select__symbol_1a89b0c6393134a2d7851e6e3baaded0eb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a89b0c6393134a2d7851e6e3baaded0eb" kindref="member">g_nof_symbols</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="40" refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">16</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a6db568dde697708b13ebe72fb9f9fa4e" kindref="member">g_sel_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight></codeline>
<codeline lineno="42" refid="dd/d43/classcommon__select__symbol_1a6db568dde697708b13ebe72fb9f9fa4e" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="43"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="44" refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45" refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="47" refid="dd/d43/classcommon__select__symbol_1a80a8e7e37c3f6de29db94c5f4e4f0ef2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a80a8e7e37c3f6de29db94c5f4e4f0ef2" kindref="member">in_data</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a89b0c6393134a2d7851e6e3baaded0eb" kindref="member">g_nof_symbols</ref></highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48" refid="dd/d43/classcommon__select__symbol_1ad08f05bd1d532da5dc8fae3f0940aab8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1ad08f05bd1d532da5dc8fae3f0940aab8" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49" refid="dd/d43/classcommon__select__symbol_1ae34e44625ffe9e1cff084de8d1bc3d55" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1ae34e44625ffe9e1cff084de8d1bc3d55" kindref="member">in_sop</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50" refid="dd/d43/classcommon__select__symbol_1aacbf945d2bc3bed8f239b701beeb8dcf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1aacbf945d2bc3bed8f239b701beeb8dcf" kindref="member">in_eop</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51" refid="dd/d43/classcommon__select__symbol_1abb996775d781b1287a6ef504977b5ad5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1abb996775d781b1287a6ef504977b5ad5" kindref="member">in_sync</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="53" refid="dd/d43/classcommon__select__symbol_1a01a5b22a30aedbdb3a7f919f555590f7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a01a5b22a30aedbdb3a7f919f555590f7" kindref="member">in_sel</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a6db568dde697708b13ebe72fb9f9fa4e" kindref="member">g_sel_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="54" refid="dd/d43/classcommon__select__symbol_1a77df61343b355016b1c2177057ce1248" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a77df61343b355016b1c2177057ce1248" kindref="member">out_sel</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a6db568dde697708b13ebe72fb9f9fa4e" kindref="member">g_sel_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/><sp/>--<sp/>pipelined<sp/>in_sel,<sp/>use<sp/>range<sp/>to<sp/>allow<sp/>leaving<sp/>it<sp/>OPEN</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="56" refid="dd/d43/classcommon__select__symbol_1a16cec97a3c11b4989c280a9e876c00f1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a16cec97a3c11b4989c280a9e876c00f1" kindref="member">out_symbol</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57" refid="dd/d43/classcommon__select__symbol_1ac6e78cd63c6332f3bd9fbe4f61443f23" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1ac6e78cd63c6332f3bd9fbe4f61443f23" kindref="member">out_val</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>pipelined<sp/>in_val</highlight></codeline>
<codeline lineno="58" refid="dd/d43/classcommon__select__symbol_1a7ec5dcbb4089438b9e5287d5c709a200" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a7ec5dcbb4089438b9e5287d5c709a200" kindref="member">out_sop</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>pipelined<sp/>in_sop</highlight></codeline>
<codeline lineno="59" refid="dd/d43/classcommon__select__symbol_1aa683d3f5106d84b60c0d3c2dd5a082a9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1aa683d3f5106d84b60c0d3c2dd5a082a9" kindref="member">out_eop</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>pipelined<sp/>in_eop</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a3fdc8eaeaf69080c4428d9fa87202bdc" kindref="member">out_sync</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>pipelined<sp/>in_sync</highlight></codeline>
<codeline lineno="61" refid="dd/d43/classcommon__select__symbol_1a3fdc8eaeaf69080c4428d9fa87202bdc" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="dd/d43/classcommon__select__symbol" kindref="compound">common_select_symbol</ref>;</highlight></codeline>
<codeline lineno="63"></codeline>
<codeline lineno="64"></codeline>
<codeline lineno="65" refid="dd/d03/classcommon__select__symbol_1_1rtl" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="dd/d43/classcommon__select__symbol" kindref="compound">common_select_symbol</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="66"></codeline>
<codeline lineno="67" refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">CONSTANT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a8a3eccd43f0ac16f34ce180e8ee0c425" kindref="member">g_pipeline_out</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68"></codeline>
<codeline lineno="69" refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" kindref="member">in_data_reg</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a80a8e7e37c3f6de29db94c5f4e4f0ef2" kindref="member">in_data</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70" refid="dd/d03/classcommon__select__symbol_1_1rtl_1a2a929285767badb2a1592e07da5d8c74" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a2a929285767badb2a1592e07da5d8c74" kindref="member">in_sel_reg</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a01a5b22a30aedbdb3a7f919f555590f7" kindref="member">in_sel</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="72" refid="dd/d03/classcommon__select__symbol_1_1rtl_1a34abf71569a8d21363213d81a46e9fb5" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a34abf71569a8d21363213d81a46e9fb5" kindref="member">sel_symbol</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="74"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="75"></codeline>
<codeline lineno="76"><highlight class="comment"><sp/><sp/>--<sp/>pipeline<sp/>input</highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a0a3f959b6cce5857aa6c4ecaafdace20" kindref="member">u_pipe_in_data</ref><sp/>:<sp/><ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(&quot;SIGNED&quot;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/>in_data&apos;LENGTH,<sp/>in_data&apos;LENGTH</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a80a8e7e37c3f6de29db94c5f4e4f0ef2" kindref="member">in_data</ref>,<sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" kindref="member">in_data_reg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a9072d4a7aa5798b714102acf235ab838" kindref="member">u_pipe_in_sel</ref><sp/><sp/>:<sp/><ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(&quot;SIGNED&quot;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a6db568dde697708b13ebe72fb9f9fa4e" kindref="member">g_sel_w</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="dd/d43/classcommon__select__symbol_1a6db568dde697708b13ebe72fb9f9fa4e" kindref="member">g_sel_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a01a5b22a30aedbdb3a7f919f555590f7" kindref="member">in_sel</ref>,<sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a2a929285767badb2a1592e07da5d8c74" kindref="member">in_sel_reg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">no_sel</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a89b0c6393134a2d7851e6e3baaded0eb" kindref="member">g_nof_symbols</ref></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a34abf71569a8d21363213d81a46e9fb5" kindref="member">sel_symbol</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" kindref="member">in_data_reg</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">gen_sel</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a89b0c6393134a2d7851e6e3baaded0eb" kindref="member">g_nof_symbols</ref></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight></codeline>
<codeline lineno="85"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Default<sp/>pass<sp/>on<sp/>symbol<sp/>0<sp/>else<sp/>if<sp/>supported<sp/>pass<sp/>on<sp/>the<sp/>selected<sp/>symbol</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/>p_sel<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a2a929285767badb2a1592e07da5d8c74" kindref="member">in_sel_reg</ref>,<sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" kindref="member">in_data_reg</ref>)</highlight></codeline>
<codeline lineno="87"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a34abf71569a8d21363213d81a46e9fb5" kindref="member">sel_symbol</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" kindref="member">in_data_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FOR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">I</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a89b0c6393134a2d7851e6e3baaded0eb" kindref="member">g_nof_symbols</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_UINT</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a2a929285767badb2a1592e07da5d8c74" kindref="member">in_sel_reg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">I</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a34abf71569a8d21363213d81a46e9fb5" kindref="member">sel_symbol</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aa7da13bc98f98c3322a50f40ff32b338" kindref="member">in_data_reg</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">I</highlight><highlight class="vhdlchar">+</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">I</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96" refid="dd/d03/classcommon__select__symbol_1_1rtl_1a7cf6d5dc6d8e7cafb3e02a72324b2df2" refkind="member"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="98"><highlight class="comment"><sp/><sp/>--<sp/>pipeline<sp/>selected<sp/>symbol<sp/>output<sp/>and<sp/>control<sp/>outputs</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a3f22e3a823a677f166947c2df417a635" kindref="member">u_pipe_out_symbol</ref><sp/>:<sp/><ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(&quot;SIGNED&quot;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a8a3eccd43f0ac16f34ce180e8ee0c425" kindref="member">g_pipeline_out</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref>,<sp/><sp/><sp/><sp/><ref refid="dd/d43/classcommon__select__symbol_1a605be97543411ffeab32968c101938de" kindref="member">g_symbol_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a34abf71569a8d21363213d81a46e9fb5" kindref="member">sel_symbol</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a16cec97a3c11b4989c280a9e876c00f1" kindref="member">out_symbol</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1aaebb3b404163d9fac3f75e0a0c117190" kindref="member">u_pipe_out_sel</ref><sp/><sp/><sp/><sp/>:<sp/><ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(&quot;SIGNED&quot;,<sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref>,<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/>in_sel&apos;LENGTH,<sp/>in_sel&apos;LENGTH</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a01a5b22a30aedbdb3a7f919f555590f7" kindref="member">in_sel</ref>,<sp/><sp/><sp/><sp/><sp/><ref refid="dd/d43/classcommon__select__symbol_1a77df61343b355016b1c2177057ce1248" kindref="member">out_sel</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a8787d2ee1c0b4ca6d3f39523a212103f" kindref="member">u_pipe_out_val</ref><sp/><sp/>:<sp/><ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/>FALSE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1ad08f05bd1d532da5dc8fae3f0940aab8" kindref="member">in_val</ref>,<sp/><sp/><ref refid="dd/d43/classcommon__select__symbol_1ac6e78cd63c6332f3bd9fbe4f61443f23" kindref="member">out_val</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1ac2ea81826475662b484a4c326d689a76" kindref="member">u_pipe_out_sop</ref><sp/><sp/>:<sp/><ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/>FALSE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1ae34e44625ffe9e1cff084de8d1bc3d55" kindref="member">in_sop</ref>,<sp/><sp/><ref refid="dd/d43/classcommon__select__symbol_1a7ec5dcbb4089438b9e5287d5c709a200" kindref="member">out_sop</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a2523675a2904493286afe354929759cd" kindref="member">u_pipe_out_eop</ref><sp/><sp/>:<sp/><ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/>FALSE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1aacbf945d2bc3bed8f239b701beeb8dcf" kindref="member">in_eop</ref>,<sp/><sp/><ref refid="dd/d43/classcommon__select__symbol_1aa683d3f5106d84b60c0d3c2dd5a082a9" kindref="member">out_eop</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a44181c89817f18751ec885c68f48ac03" kindref="member">u_pipe_out_sync</ref><sp/>:<sp/><ref refid="d5/dc5/classcommon__pipeline__sl" kindref="compound">common_pipeline_sl</ref><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d03/classcommon__select__symbol_1_1rtl_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref>,<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,<sp/>FALSE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal"><sp/>(<ref refid="dd/d43/classcommon__select__symbol_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,<sp/>&apos;1&apos;,<sp/>&apos;0&apos;,<sp/>&apos;1&apos;,<sp/><ref refid="dd/d43/classcommon__select__symbol_1abb996775d781b1287a6ef504977b5ad5" kindref="member">in_sync</ref>,<sp/><ref refid="dd/d43/classcommon__select__symbol_1a3fdc8eaeaf69080c4428d9fa87202bdc" kindref="member">out_sync</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106"></codeline>
<codeline lineno="107"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_select_symbol.vhd"/>
  </compounddef>
</doxygen>
