{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649338848392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649338848392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 09:40:48 2022 " "Processing started: Thu Apr 07 09:40:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649338848392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338848392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338848393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649338849075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649338849076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaSync.v(20) " "Verilog HDL information at vgaSync.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649338861572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 2 2 " "Found 2 design units, including 2 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861581 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv25 " "Found entity 2: clkdiv25" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338861581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338861583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file ssdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSDriver " "Found entity 1: SSDriver" {  } { { "SSDriver.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/SSDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338861585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space.v 1 1 " "Found 1 design units, including 1 entities, in source file space.v" { { "Info" "ISGN_ENTITY_NAME" "1 space " "Found entity 1: space" {  } { { "space.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/space.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338861587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338861589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(66) " "Verilog HDL information at game.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649338861590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 2 2 " "Found 2 design units, including 2 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861592 ""} { "Info" "ISGN_ENTITY_NAME" "2 msclock " "Found entity 2: msclock" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649338861592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338861592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649338861635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vs1 " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vs1\"" {  } { { "top.v" "vs1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv25 vgaSync:vs1\|clkdiv25:cd0 " "Elaborating entity \"clkdiv25\" for hierarchy \"vgaSync:vs1\|clkdiv25:cd0\"" {  } { { "vgaSync.v" "cd0" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g1 " "Elaborating entity \"game\" for hierarchy \"game:g1\"" {  } { { "top.v" "g1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861640 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modes game.v(39) " "Verilog HDL Always Construct warning at game.v(39): variable \"modes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861642 "|top|game:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msclock game:g1\|msclock:cl1 " "Elaborating entity \"msclock\" for hierarchy \"game:g1\|msclock:cl1\"" {  } { { "game.v" "cl1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "space game:g1\|space:sq1 " "Elaborating entity \"space\" for hierarchy \"game:g1\|space:sq1\"" {  } { { "game.v" "sq1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDriver SSDriver:ssd1 " "Elaborating entity \"SSDriver\" for hierarchy \"SSDriver:ssd1\"" {  } { { "top.v" "ssd1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:r1 " "Elaborating entity \"renderer\" for hierarchy \"renderer:r1\"" {  } { { "top.v" "r1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338861691 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blanking renderer.v(8) " "Verilog HDL Always Construct warning at renderer.v(8): variable \"blanking\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "render renderer.v(9) " "Verilog HDL Always Construct warning at renderer.v(9): variable \"render\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(10) " "Verilog HDL Always Construct warning at renderer.v(10): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(16) " "Verilog HDL Always Construct warning at renderer.v(16): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(22) " "Verilog HDL Always Construct warning at renderer.v(22): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(28) " "Verilog HDL Always Construct warning at renderer.v(28): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "highlight renderer.v(41) " "Verilog HDL Always Construct warning at renderer.v(41): variable \"highlight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649338861692 "|top|renderer:r1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649338862356 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 74 -1 0 } } { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649338862366 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649338862366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd\[5\] GND " "Pin \"ssd\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649338862477 "|top|ssd[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649338862477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649338862562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338863317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649338863708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649338863708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649338863765 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649338863765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649338863765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649338863765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649338863792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 09:41:03 2022 " "Processing ended: Thu Apr 07 09:41:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649338863792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649338863792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649338863792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649338863792 ""}
