// Seed: 2987126112
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  wor id_3;
  logic id_4, id_5, id_6;
  assign id_3[1] = id_1[1];
  logic id_7 = 1'b0;
endmodule
