$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module register_rw $end
$var wire 1 n0 clk $end
$var wire 32 n1 data_in $end
$var wire 32 n2 data_out $end
$var wire 32 n3 dffreg $end
$var wire 1 n4 f_past_valid $end
$var wire 1 n5 rst $end
$var wire 1 n6 wren $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n0
b00000000000000000000000000000000 n1
b00000000000000000000000000000000 n2
b00000000000000000000000000000000 n3
b0 n4
b1 n5
b0 n6
#5
b0 n0
#10
1!
b00000000000000000000000000000001 t
b1 n0
b10000000000000000000000000000000 n1
b00000000000000000000000000000000 n2
b00000000000000000000000000000000 n3
b1 n4
b0 n5
b1 n6
#15
b0 n0
#20
1!
b00000000000000000000000000000010 t
b1 n0
b00000000000000000000000000000000 n1
b10000000000000000000000000000000 n2
b10000000000000000000000000000000 n3
b1 n4
b0 n5
b1 n6
#25
b0 n0
#30
1!
b00000000000000000000000000000011 t
b1 n0
b00000000000000000000000000000000 n1
b00000000000000000000000000000000 n2
b00000000000000000000000000000000 n3
b1 n4
b0 n5
b0 n6
#35
b0 n0
#40
1!
b00000000000000000000000000000100 t
b1 n0
b00000000000000000000000000000000 n1
b00000000000000000000000000000000 n2
b00000000000000000000000000000000 n3
b1 n4
b0 n5
b0 n6
#45
b0 n0
#50
1!
b00000000000000000000000000000101 t
b1 n0
