{"Source Block": ["hdl/library/axi_ad9625/axi_ad9625_if.v@125:135@HdlStmAssign", "  assign adc_clk = rx_clk;\n  assign adc_or = 1'b0;\n\n  // synchronization mode, multiple instances\n\n  assign adc_raddr_s = (PCORE_ID == 0) ? adc_raddr_out : adc_raddr_in;\n\n  always @(posedge rx_clk) begin\n    adc_data <= adc_rdata_s;\n    if (adc_sref_s != 16'd0) begin\n      adc_sref <= adc_sref_s;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[130, "  assign adc_raddr_s = (PCORE_ID == 0) ? adc_raddr_out : adc_raddr_in;\n"]], "Add": [[130, "  assign adc_raddr_s = (ID == 0) ? adc_raddr_out : adc_raddr_in;\n"]]}}