#add_file options
add_file -vhdl "C:/Users/Sebastian/DigitaleSysteme/FPGA/src/hex4x7seg.vhd"
add_file -vhdl "C:/Users/Sebastian/DigitaleSysteme/FPGA/src/aufgabe1.vhd"
add_file -fpga_constraint "C:/Users/Sebastian/DigitaleSysteme/FPGA/Aufgabe1/designer/aufgabe1/synthesis.fdc"
set_option -vhdl2008 1

#device options
set_option -technology SmartFusion2
set_option -part M2S005
set_option -speed_grade STD
set_option -opcond COMTC
set_option -write_verilog 0
set_option -async_globalthreshold 12
set_option -clock_globalthreshold 2
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -retiming 0
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
set_option -ident_constraint ""
project -result_file "C:/Users/Sebastian/DigitaleSysteme/FPGA/Aufgabe1/synthesis/aufgabe1.vm"



set_option -top_module work.aufgabe1

impl -active "synthesis"
