/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [6:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [20:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_3z ? celloutsig_1_9z : celloutsig_1_8z[0];
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_1z[5];
  assign celloutsig_0_5z = celloutsig_0_4z ? in_data[31] : celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_0z[4] ? celloutsig_0_8z[6] : in_data[94];
  assign celloutsig_0_2z = in_data[36] ? celloutsig_0_0z[4] : in_data[44];
  assign celloutsig_1_0z = in_data[120] ? in_data[125] : in_data[165];
  assign celloutsig_1_6z = { in_data[106:99], celloutsig_1_0z } && { in_data[158], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_3z = in_data[50:34] && { celloutsig_0_0z[7:0], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } && { in_data[173:164], celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_2z[4:1], celloutsig_1_6z } && { celloutsig_1_4z[3:0], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_17z[14:6], celloutsig_1_15z } && { celloutsig_1_8z[5:0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_10z = { in_data[13:12], celloutsig_0_4z } && in_data[20:18];
  assign celloutsig_1_1z = in_data[191:182] && in_data[178:169];
  assign celloutsig_1_3z = { in_data[124], celloutsig_1_1z, celloutsig_1_0z } && in_data[126:124];
  assign celloutsig_1_17z = celloutsig_1_12z ? { celloutsig_1_8z[11], in_data[177], celloutsig_1_8z[9:2], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_16z } : { in_data[142:126], celloutsig_1_16z, celloutsig_1_1z, 1'h0, celloutsig_1_9z };
  assign celloutsig_0_8z = celloutsig_0_3z ? { celloutsig_0_6z[8:6], celloutsig_0_4z, 1'h1, celloutsig_0_2z, celloutsig_0_2z } : celloutsig_0_6z[9:3];
  assign celloutsig_0_1z = in_data[17] ? in_data[74:69] : in_data[32:27];
  assign celloutsig_0_11z = celloutsig_0_4z ? { celloutsig_0_0z[7:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z } : { celloutsig_0_8z[4:3], celloutsig_0_5z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_1_4z = celloutsig_1_3z ? { in_data[126:123], 1'h1, celloutsig_1_1z } : celloutsig_1_2z;
  assign celloutsig_0_0z = in_data[73:65] ~^ in_data[10:2];
  assign celloutsig_0_6z = { celloutsig_0_0z[8:2], celloutsig_0_1z } ~^ { in_data[86], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[133:128] ~^ in_data[123:118];
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_2z[4]);
  assign celloutsig_1_9z = ~((in_data[177] & celloutsig_1_2z[1]) | celloutsig_1_3z);
  assign celloutsig_1_12z = ~((celloutsig_1_5z & celloutsig_1_9z) | celloutsig_1_2z[2]);
  assign celloutsig_1_13z = ~((celloutsig_1_8z[0] & celloutsig_1_5z) | celloutsig_1_5z);
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_9z) | celloutsig_1_8z[1]);
  assign celloutsig_0_21z = ~((celloutsig_0_11z[7] & celloutsig_0_2z) | celloutsig_0_10z);
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_22z = celloutsig_0_0z[8:2];
  assign { celloutsig_1_7z[2], celloutsig_1_7z[7:3], celloutsig_1_7z[0] } = { celloutsig_1_6z, celloutsig_1_4z[4:0], celloutsig_1_1z } ~^ { celloutsig_1_1z, in_data[169:165], celloutsig_1_3z };
  assign { celloutsig_1_8z[11], celloutsig_1_8z[9:0] } = { in_data[178], in_data[176:167] } ~^ { celloutsig_1_7z[2], celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_7z[1] = 1'h1;
  assign celloutsig_1_8z[10] = in_data[177];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
