|teste
clk_vga <= unsaved:inst.video_vga_controller_0_external_interface_CLK
clk => altplldir:inst5.inclk0
reset => unsaved:inst.reset_reset_n
hs <= unsaved:inst.video_vga_controller_0_external_interface_HS
vs <= unsaved:inst.video_vga_controller_0_external_interface_VS
blank <= unsaved:inst.video_vga_controller_0_external_interface_BLANK
sync <= unsaved:inst.video_vga_controller_0_external_interface_SYNC
LEDR0 <= altplldir:inst5.c0
LEDR1 <= unsaved:inst.video_vga_controller_0_external_interface_CLK
LEDR2 <= unsaved:inst.video_vga_controller_0_external_interface_HS
LEDR3 <= unsaved:inst.video_vga_controller_0_external_interface_VS
LEDR4 <= unsaved:inst.video_vga_controller_0_external_interface_SYNC
LEDR5 <= unsaved:inst.video_vga_controller_0_external_interface_BLANK
B[0] <= unsaved:inst.video_vga_controller_0_external_interface_B[0]
B[1] <= unsaved:inst.video_vga_controller_0_external_interface_B[1]
B[2] <= unsaved:inst.video_vga_controller_0_external_interface_B[2]
B[3] <= unsaved:inst.video_vga_controller_0_external_interface_B[3]
B[4] <= unsaved:inst.video_vga_controller_0_external_interface_B[4]
B[5] <= unsaved:inst.video_vga_controller_0_external_interface_B[5]
B[6] <= unsaved:inst.video_vga_controller_0_external_interface_B[6]
B[7] <= unsaved:inst.video_vga_controller_0_external_interface_B[7]
G[0] <= unsaved:inst.video_vga_controller_0_external_interface_G[0]
G[1] <= unsaved:inst.video_vga_controller_0_external_interface_G[1]
G[2] <= unsaved:inst.video_vga_controller_0_external_interface_G[2]
G[3] <= unsaved:inst.video_vga_controller_0_external_interface_G[3]
G[4] <= unsaved:inst.video_vga_controller_0_external_interface_G[4]
G[5] <= unsaved:inst.video_vga_controller_0_external_interface_G[5]
G[6] <= unsaved:inst.video_vga_controller_0_external_interface_G[6]
G[7] <= unsaved:inst.video_vga_controller_0_external_interface_G[7]
R[0] <= unsaved:inst.video_vga_controller_0_external_interface_R[0]
R[1] <= unsaved:inst.video_vga_controller_0_external_interface_R[1]
R[2] <= unsaved:inst.video_vga_controller_0_external_interface_R[2]
R[3] <= unsaved:inst.video_vga_controller_0_external_interface_R[3]
R[4] <= unsaved:inst.video_vga_controller_0_external_interface_R[4]
R[5] <= unsaved:inst.video_vga_controller_0_external_interface_R[5]
R[6] <= unsaved:inst.video_vga_controller_0_external_interface_R[6]
R[7] <= unsaved:inst.video_vga_controller_0_external_interface_R[7]


|teste|unsaved:inst
camera_config_SDAT <> unsaved_camera_config:camera_config.I2C_SDAT
camera_config_SCLK <= unsaved_camera_config:camera_config.I2C_SCLK
camera_in_PIXEL_CLK => camera_in_PIXEL_CLK.IN1
camera_in_LINE_VALID => camera_in_LINE_VALID.IN1
camera_in_FRAME_VALID => camera_in_FRAME_VALID.IN1
camera_in_pixel_clk_reset => camera_in_pixel_clk_reset.IN1
camera_in_PIXEL_DATA[0] => camera_in_PIXEL_DATA[0].IN1
camera_in_PIXEL_DATA[1] => camera_in_PIXEL_DATA[1].IN1
camera_in_PIXEL_DATA[2] => camera_in_PIXEL_DATA[2].IN1
camera_in_PIXEL_DATA[3] => camera_in_PIXEL_DATA[3].IN1
camera_in_PIXEL_DATA[4] => camera_in_PIXEL_DATA[4].IN1
camera_in_PIXEL_DATA[5] => camera_in_PIXEL_DATA[5].IN1
camera_in_PIXEL_DATA[6] => camera_in_PIXEL_DATA[6].IN1
camera_in_PIXEL_DATA[7] => camera_in_PIXEL_DATA[7].IN1
camera_in_PIXEL_DATA[8] => camera_in_PIXEL_DATA[8].IN1
camera_in_PIXEL_DATA[9] => camera_in_PIXEL_DATA[9].IN1
camera_in_PIXEL_DATA[10] => camera_in_PIXEL_DATA[10].IN1
camera_in_PIXEL_DATA[11] => camera_in_PIXEL_DATA[11].IN1
clk_clk => clk_clk.IN9
reset_reset_n => _.IN1
video_vga_controller_0_external_interface_CLK <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_CLK
video_vga_controller_0_external_interface_HS <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_HS
video_vga_controller_0_external_interface_VS <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_VS
video_vga_controller_0_external_interface_BLANK <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_BLANK
video_vga_controller_0_external_interface_SYNC <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_SYNC
video_vga_controller_0_external_interface_R[0] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[1] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[2] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[3] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[4] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[5] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[6] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_R[7] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_R
video_vga_controller_0_external_interface_G[0] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[1] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[2] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[3] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[4] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[5] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[6] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_G[7] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_G
video_vga_controller_0_external_interface_B[0] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[1] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[2] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[3] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[4] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[5] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[6] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B
video_vga_controller_0_external_interface_B[7] <= unsaved_video_vga_controller_0:video_vga_controller_0.VGA_B


|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler
clk => clk.IN1
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => saved_stream_in_startofpacket.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_stream_in_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => last_shift_reg_data.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => pixel_toggle.OUTPUTSELECT
reset => line_toggle.OUTPUTSELECT
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_startofpacket => always1.IN0
stream_in_startofpacket => always3.IN0
stream_in_startofpacket => always5.IN0
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_endofpacket => always5.IN1
stream_in_empty => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.IN1
stream_in_valid => always1.IN1
stream_in_valid => transfer_data.IN1
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler|altshift_taps:bayern_pattern_shift_reg
shiftin[0] => shift_taps_91s:auto_generated.shiftin[0]
shiftin[1] => shift_taps_91s:auto_generated.shiftin[1]
shiftin[2] => shift_taps_91s:auto_generated.shiftin[2]
shiftin[3] => shift_taps_91s:auto_generated.shiftin[3]
shiftin[4] => shift_taps_91s:auto_generated.shiftin[4]
shiftin[5] => shift_taps_91s:auto_generated.shiftin[5]
shiftin[6] => shift_taps_91s:auto_generated.shiftin[6]
shiftin[7] => shift_taps_91s:auto_generated.shiftin[7]
clock => shift_taps_91s:auto_generated.clock
clken => shift_taps_91s:auto_generated.clken
shiftout[0] <= shift_taps_91s:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_91s:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_91s:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_91s:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_91s:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_91s:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_91s:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_91s:auto_generated.shiftout[7]
taps[0] <= <GND>
taps[1] <= <GND>
taps[2] <= <GND>
taps[3] <= <GND>
taps[4] <= <GND>
taps[5] <= <GND>
taps[6] <= <GND>
taps[7] <= <GND>
aclr => ~NO_FANOUT~


|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_91s:auto_generated
clken => altsyncram_ina1:altsyncram2.clocken0
clken => cntr_e3g:cntr1.clk_en
clock => altsyncram_ina1:altsyncram2.clock0
clock => cntr_e3g:cntr1.clock
shiftin[0] => altsyncram_ina1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ina1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ina1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ina1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ina1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ina1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ina1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ina1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_ina1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ina1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ina1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ina1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ina1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ina1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ina1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ina1:altsyncram2.q_b[7]
taps[0] <= altsyncram_ina1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ina1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ina1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ina1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ina1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ina1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ina1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ina1:altsyncram2.q_b[7]


|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_91s:auto_generated|altsyncram_ina1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE


|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_91s:auto_generated|cntr_e3g:cntr1
clk_en => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_91s:auto_generated|cntr_e3g:cntr1|cmpr_3mc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|teste|unsaved:inst|unsaved_camera_config:camera_config
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => always3.IN1
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => control_reg.DATAB
writedata[17] => control_reg.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCEN <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_en
I2C_SCLK <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_clk


|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => rom_address[5]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[0] <= rom_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= rom_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= rom_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= rom_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= rom_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= rom_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM
rom_address[0] => rom_address[0].IN2
rom_address[1] => rom_address[1].IN2
rom_address[2] => rom_address[2].IN2
rom_address[3] => rom_address[3].IN2
rom_address[4] => rom_address[4].IN2
rom_address[5] => rom_address[5].IN2
rom_data[0] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[1] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[10] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[19] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
rom_address[0] => Decoder0.IN5
rom_address[1] => Decoder0.IN4
rom_address[2] => Decoder0.IN3
rom_address[3] => Decoder0.IN2
rom_address[4] => Decoder0.IN1
rom_address[5] => Decoder0.IN0
rom_data[0] <= <GND>
rom_data[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= <GND>
rom_data[10] <= <GND>
rom_data[11] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= <GND>
rom_data[16] <= <GND>
rom_data[17] <= <GND>
rom_data[18] <= <GND>
rom_data[19] <= <GND>
rom_data[20] <= <GND>
rom_data[21] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= <GND>
rom_data[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= <GND>
rom_data[26] <= <GND>


|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
rom_address[0] => Ram0.RADDR
rom_address[1] => Ram0.RADDR1
rom_address[2] => Ram0.RADDR2
rom_address[3] => Ram0.RADDR3
rom_address[4] => Ram0.RADDR4
rom_address[5] => Ram0.RADDR5
rom_data[0] <= <GND>
rom_data[1] <= Ram0.DATAOUT
rom_data[2] <= Ram0.DATAOUT1
rom_data[3] <= Ram0.DATAOUT2
rom_data[4] <= Ram0.DATAOUT3
rom_data[5] <= Ram0.DATAOUT4
rom_data[6] <= Ram0.DATAOUT5
rom_data[7] <= Ram0.DATAOUT6
rom_data[8] <= Ram0.DATAOUT7
rom_data[9] <= <GND>
rom_data[10] <= Ram0.DATAOUT8
rom_data[11] <= Ram0.DATAOUT9
rom_data[12] <= Ram0.DATAOUT10
rom_data[13] <= Ram0.DATAOUT11
rom_data[14] <= Ram0.DATAOUT12
rom_data[15] <= Ram0.DATAOUT13
rom_data[16] <= Ram0.DATAOUT14
rom_data[17] <= Ram0.DATAOUT15
rom_data[18] <= <GND>
rom_data[19] <= Ram0.DATAOUT16
rom_data[20] <= Ram0.DATAOUT17
rom_data[21] <= Ram0.DATAOUT18
rom_data[22] <= Ram0.DATAOUT19
rom_data[23] <= Ram0.DATAOUT20
rom_data[24] <= Ram0.DATAOUT21
rom_data[25] <= Ram0.DATAOUT22
rom_data[26] <= Ram0.DATAOUT23


|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
serial_data <> serial_data
serial_clk <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
serial_en <= serial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= shiftreg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= shiftreg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= shiftreg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= shiftreg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= shiftreg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= shiftreg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= shiftreg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= shiftreg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= shiftreg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= shiftreg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= shiftreg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= shiftreg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= shiftreg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= shiftreg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= shiftreg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= shiftreg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= shiftreg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= shiftreg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= shiftreg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= shiftreg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= shiftreg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= shiftreg_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= shiftreg_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= shiftreg_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= shiftreg_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= shiftreg_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= shiftreg_data[26].DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder
clk => clk.IN1
reset => ~NO_FANOUT~
PIXEL_CLK => video_clk.IN2
LINE_VALID => LINE_VALID.IN1
FRAME_VALID => FRAME_VALID.IN1
PIXEL_DATA[0] => ~NO_FANOUT~
PIXEL_DATA[1] => ~NO_FANOUT~
PIXEL_DATA[2] => ~NO_FANOUT~
PIXEL_DATA[3] => ~NO_FANOUT~
PIXEL_DATA[4] => PIXEL_DATA[4].IN1
PIXEL_DATA[5] => PIXEL_DATA[5].IN1
PIXEL_DATA[6] => PIXEL_DATA[6].IN1
PIXEL_DATA[7] => PIXEL_DATA[7].IN1
PIXEL_DATA[8] => PIXEL_DATA[8].IN1
PIXEL_DATA[9] => PIXEL_DATA[9].IN1
PIXEL_DATA[10] => PIXEL_DATA[10].IN1
PIXEL_DATA[11] => PIXEL_DATA[11].IN1
pixel_clk_reset => video_clk_reset.IN1
stream_out_ready => comb.IN1
overflow_flag <= overflow_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[1] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[2] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[3] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[4] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[5] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[6] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_data[7] <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_startofpacket <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_endofpacket <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.q
stream_out_empty <= <GND>
stream_out_valid <= altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO.rdempty


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_camera_decoder:Camera_Decoder
clk => temp_valid.CLK
clk => temp_end.CLK
clk => temp_start.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => temp_data[7].CLK
clk => frame_sync.CLK
clk => valid~reg0.CLK
clk => endofpacket~reg0.CLK
clk => startofpacket~reg0.CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => io_frame_valid.CLK
clk => io_line_valid.CLK
clk => io_pixel_data[0].CLK
clk => io_pixel_data[1].CLK
clk => io_pixel_data[2].CLK
clk => io_pixel_data[3].CLK
clk => io_pixel_data[4].CLK
clk => io_pixel_data[5].CLK
clk => io_pixel_data[6].CLK
clk => io_pixel_data[7].CLK
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => frame_sync.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_data.OUTPUTSELECT
reset => temp_start.OUTPUTSELECT
reset => temp_end.OUTPUTSELECT
reset => temp_valid.OUTPUTSELECT
PIXEL_DATA[0] => io_pixel_data[0].DATAIN
PIXEL_DATA[1] => io_pixel_data[1].DATAIN
PIXEL_DATA[2] => io_pixel_data[2].DATAIN
PIXEL_DATA[3] => io_pixel_data[3].DATAIN
PIXEL_DATA[4] => io_pixel_data[4].DATAIN
PIXEL_DATA[5] => io_pixel_data[5].DATAIN
PIXEL_DATA[6] => io_pixel_data[6].DATAIN
PIXEL_DATA[7] => io_pixel_data[7].DATAIN
LINE_VALID => io_line_valid.DATAIN
FRAME_VALID => io_frame_valid.DATAIN
ready => valid.OUTPUTSELECT
ready => read_temps.IN1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
startofpacket <= startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO
wrclk => wrclk.IN1
wrreq => wrreq.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdempty <= dcfifo:dcfifo_component.rdempty


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_dal1:auto_generated.data[0]
data[1] => dcfifo_dal1:auto_generated.data[1]
data[2] => dcfifo_dal1:auto_generated.data[2]
data[3] => dcfifo_dal1:auto_generated.data[3]
data[4] => dcfifo_dal1:auto_generated.data[4]
data[5] => dcfifo_dal1:auto_generated.data[5]
data[6] => dcfifo_dal1:auto_generated.data[6]
data[7] => dcfifo_dal1:auto_generated.data[7]
data[8] => dcfifo_dal1:auto_generated.data[8]
data[9] => dcfifo_dal1:auto_generated.data[9]
q[0] <= dcfifo_dal1:auto_generated.q[0]
q[1] <= dcfifo_dal1:auto_generated.q[1]
q[2] <= dcfifo_dal1:auto_generated.q[2]
q[3] <= dcfifo_dal1:auto_generated.q[3]
q[4] <= dcfifo_dal1:auto_generated.q[4]
q[5] <= dcfifo_dal1:auto_generated.q[5]
q[6] <= dcfifo_dal1:auto_generated.q[6]
q[7] <= dcfifo_dal1:auto_generated.q[7]
q[8] <= dcfifo_dal1:auto_generated.q[8]
q[9] <= dcfifo_dal1:auto_generated.q[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_dal1:auto_generated.rdclk
rdreq => dcfifo_dal1:auto_generated.rdreq
wrclk => dcfifo_dal1:auto_generated.wrclk
wrreq => dcfifo_dal1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_dal1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_dal1:auto_generated.wrfull
rdusedw[0] <= dcfifo_dal1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_dal1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_dal1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_dal1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_dal1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_dal1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_dal1:auto_generated.rdusedw[6]
wrusedw[0] <= dcfifo_dal1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dal1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dal1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dal1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dal1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dal1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dal1:auto_generated.wrusedw[6]


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated
data[0] => altsyncram_5821:fifo_ram.data_a[0]
data[1] => altsyncram_5821:fifo_ram.data_a[1]
data[2] => altsyncram_5821:fifo_ram.data_a[2]
data[3] => altsyncram_5821:fifo_ram.data_a[3]
data[4] => altsyncram_5821:fifo_ram.data_a[4]
data[5] => altsyncram_5821:fifo_ram.data_a[5]
data[6] => altsyncram_5821:fifo_ram.data_a[6]
data[7] => altsyncram_5821:fifo_ram.data_a[7]
data[8] => altsyncram_5821:fifo_ram.data_a[8]
data[9] => altsyncram_5821:fifo_ram.data_a[9]
q[0] <= altsyncram_5821:fifo_ram.q_b[0]
q[1] <= altsyncram_5821:fifo_ram.q_b[1]
q[2] <= altsyncram_5821:fifo_ram.q_b[2]
q[3] <= altsyncram_5821:fifo_ram.q_b[3]
q[4] <= altsyncram_5821:fifo_ram.q_b[4]
q[5] <= altsyncram_5821:fifo_ram.q_b[5]
q[6] <= altsyncram_5821:fifo_ram.q_b[6]
q[7] <= altsyncram_5821:fifo_ram.q_b[7]
q[8] <= altsyncram_5821:fifo_ram.q_b[8]
q[9] <= altsyncram_5821:fifo_ram.q_b[9]
rdclk => a_graycounter_kr6:rdptr_g1p.clock
rdclk => altsyncram_5821:fifo_ram.clock1
rdclk => dffpipe_0v8:rs_brp.clock
rdclk => dffpipe_0v8:rs_bwp.clock
rdclk => alt_synch_pipe_g9l:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_g9c:wrptr_g1p.clock
wrclk => altsyncram_5821:fifo_ram.clock0
wrclk => dffpipe_0v8:ws_brp.clock
wrclk => dffpipe_0v8:ws_bwp.clock
wrclk => alt_synch_pipe_h9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|a_graycounter_kr6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|a_graycounter_g9c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|altsyncram_5821:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|dffpipe_0v8:rs_brp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|dffpipe_0v8:rs_bwp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
clock => dffpipe_1v8:dffpipe13.clock
d[0] => dffpipe_1v8:dffpipe13.d[0]
d[1] => dffpipe_1v8:dffpipe13.d[1]
d[2] => dffpipe_1v8:dffpipe13.d[2]
d[3] => dffpipe_1v8:dffpipe13.d[3]
d[4] => dffpipe_1v8:dffpipe13.d[4]
d[5] => dffpipe_1v8:dffpipe13.d[5]
d[6] => dffpipe_1v8:dffpipe13.d[6]
d[7] => dffpipe_1v8:dffpipe13.d[7]
q[0] <= dffpipe_1v8:dffpipe13.q[0]
q[1] <= dffpipe_1v8:dffpipe13.q[1]
q[2] <= dffpipe_1v8:dffpipe13.q[2]
q[3] <= dffpipe_1v8:dffpipe13.q[3]
q[4] <= dffpipe_1v8:dffpipe13.q[4]
q[5] <= dffpipe_1v8:dffpipe13.q[5]
q[6] <= dffpipe_1v8:dffpipe13.q[6]
q[7] <= dffpipe_1v8:dffpipe13.q[7]


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|dffpipe_0v8:ws_brp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|dffpipe_0v8:ws_bwp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
clock => dffpipe_2v8:dffpipe16.clock
d[0] => dffpipe_2v8:dffpipe16.d[0]
d[1] => dffpipe_2v8:dffpipe16.d[1]
d[2] => dffpipe_2v8:dffpipe16.d[2]
d[3] => dffpipe_2v8:dffpipe16.d[3]
d[4] => dffpipe_2v8:dffpipe16.d[4]
d[5] => dffpipe_2v8:dffpipe16.d[5]
d[6] => dffpipe_2v8:dffpipe16.d[6]
d[7] => dffpipe_2v8:dffpipe16.d[7]
q[0] <= dffpipe_2v8:dffpipe16.q[0]
q[1] <= dffpipe_2v8:dffpipe16.q[1]
q[2] <= dffpipe_2v8:dffpipe16.q[2]
q[3] <= dffpipe_2v8:dffpipe16.q[3]
q[4] <= dffpipe_2v8:dffpipe16.q[4]
q[5] <= dffpipe_2v8:dffpipe16.q[5]
q[6] <= dffpipe_2v8:dffpipe16.q[6]
q[7] <= dffpipe_2v8:dffpipe16.q[7]


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|cmpr_8a6:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_dal1:auto_generated|cmpr_8a6:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0
clk => clk.IN2
reset => reset.IN2
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => stream_in_empty[0].IN1
stream_in_empty[1] => stream_in_empty[1].IN1
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_clipper_drop:Clipper_Drop.stream_in_ready
stream_out_data[0] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[1] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[2] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[3] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[4] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[5] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[6] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[7] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[8] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[9] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[10] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[11] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[12] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[13] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[14] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[15] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[16] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[17] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[18] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[19] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[20] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[21] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[22] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_data[23] <= altera_up_video_clipper_add:Clipper_Add.stream_out_data
stream_out_startofpacket <= altera_up_video_clipper_add:Clipper_Add.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_clipper_add:Clipper_Add.stream_out_endofpacket
stream_out_empty[0] <= altera_up_video_clipper_add:Clipper_Add.stream_out_empty
stream_out_empty[1] <= altera_up_video_clipper_add:Clipper_Add.stream_out_empty
stream_out_valid <= altera_up_video_clipper_add:Clipper_Add.stream_out_valid


|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAA
stream_in_data[1] => stream_out_data.DATAA
stream_in_data[2] => stream_out_data.DATAA
stream_in_data[3] => stream_out_data.DATAA
stream_in_data[4] => stream_out_data.DATAA
stream_in_data[5] => stream_out_data.DATAA
stream_in_data[6] => stream_out_data.DATAA
stream_in_data[7] => stream_out_data.DATAA
stream_in_data[8] => stream_out_data.DATAA
stream_in_data[9] => stream_out_data.DATAA
stream_in_data[10] => stream_out_data.DATAA
stream_in_data[11] => stream_out_data.DATAA
stream_in_data[12] => stream_out_data.DATAA
stream_in_data[13] => stream_out_data.DATAA
stream_in_data[14] => stream_out_data.DATAA
stream_in_data[15] => stream_out_data.DATAA
stream_in_data[16] => stream_out_data.DATAA
stream_in_data[17] => stream_out_data.DATAA
stream_in_data[18] => stream_out_data.DATAA
stream_in_data[19] => stream_out_data.DATAA
stream_in_data[20] => stream_out_data.DATAA
stream_in_data[21] => stream_out_data.DATAA
stream_in_data[22] => stream_out_data.DATAA
stream_in_data[23] => stream_out_data.DATAA
stream_in_startofpacket => stream_in_ready.IN0
stream_in_endofpacket => always1.IN0
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.IN1
stream_in_valid => stream_in_ready.IN1
stream_in_valid => increment_counters.IN1
stream_out_ready => always2.IN1
stream_out_ready => stream_in_ready.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => height[8].CLK
clk => height[9].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
clk => width[9].CLK
clk => width[10].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => always1.IN1
increment_counters => inner_width_valid.OUTPUTSELECT
start_of_outer_frame <= start_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_outer_frame <= end_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
start_of_inner_frame <= start_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_inner_frame <= end_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
inner_frame_valid <= inner_frame_valid.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_add:Clipper_Add
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_out_valid.DATAB
stream_in_valid => increment_counters.IN1
stream_out_ready => stream_in_ready.IN1
stream_out_ready => increment_counters.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
clk => inner_height_valid.CLK
clk => inner_width_valid.CLK
clk => height[0].CLK
clk => height[1].CLK
clk => height[2].CLK
clk => height[3].CLK
clk => height[4].CLK
clk => height[5].CLK
clk => height[6].CLK
clk => height[7].CLK
clk => height[8].CLK
clk => height[9].CLK
clk => width[0].CLK
clk => width[1].CLK
clk => width[2].CLK
clk => width[3].CLK
clk => width[4].CLK
clk => width[5].CLK
clk => width[6].CLK
clk => width[7].CLK
clk => width[8].CLK
clk => width[9].CLK
clk => width[10].CLK
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => width.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => height.OUTPUTSELECT
reset => inner_width_valid.OUTPUTSELECT
reset => inner_height_valid.OUTPUTSELECT
increment_counters => always0.IN1
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => width.OUTPUTSELECT
increment_counters => inner_width_valid.OUTPUTSELECT
start_of_outer_frame <= start_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_outer_frame <= end_of_outer_frame.DB_MAX_OUTPUT_PORT_TYPE
start_of_inner_frame <= start_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
end_of_inner_frame <= end_of_inner_frame.DB_MAX_OUTPUT_PORT_TYPE
inner_frame_valid <= inner_frame_valid.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_rgb_resampler_0:video_rgb_resampler_0
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
clk => slave_readdata[0]~reg0.CLK
clk => slave_readdata[1]~reg0.CLK
clk => slave_readdata[2]~reg0.CLK
clk => slave_readdata[3]~reg0.CLK
clk => slave_readdata[4]~reg0.CLK
clk => slave_readdata[5]~reg0.CLK
clk => slave_readdata[6]~reg0.CLK
clk => slave_readdata[7]~reg0.CLK
clk => slave_readdata[8]~reg0.CLK
clk => slave_readdata[9]~reg0.CLK
clk => slave_readdata[10]~reg0.CLK
clk => slave_readdata[11]~reg0.CLK
clk => slave_readdata[12]~reg0.CLK
clk => slave_readdata[13]~reg0.CLK
clk => slave_readdata[14]~reg0.CLK
clk => slave_readdata[15]~reg0.CLK
clk => slave_readdata[16]~reg0.CLK
clk => slave_readdata[17]~reg0.CLK
clk => slave_readdata[18]~reg0.CLK
clk => slave_readdata[19]~reg0.CLK
clk => slave_readdata[20]~reg0.CLK
clk => slave_readdata[21]~reg0.CLK
clk => slave_readdata[22]~reg0.CLK
clk => slave_readdata[23]~reg0.CLK
clk => slave_readdata[24]~reg0.CLK
clk => slave_readdata[25]~reg0.CLK
clk => slave_readdata[26]~reg0.CLK
clk => slave_readdata[27]~reg0.CLK
clk => slave_readdata[28]~reg0.CLK
clk => slave_readdata[29]~reg0.CLK
clk => slave_readdata[30]~reg0.CLK
clk => slave_readdata[31]~reg0.CLK
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_ready => stream_in_ready.IN1
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_scaler_0:video_scaler_0
clk => clk.IN1
reset => reset.IN1
stream_in_data[0] => stream_in_data[0].IN1
stream_in_data[1] => stream_in_data[1].IN1
stream_in_data[2] => stream_in_data[2].IN1
stream_in_data[3] => stream_in_data[3].IN1
stream_in_data[4] => stream_in_data[4].IN1
stream_in_data[5] => stream_in_data[5].IN1
stream_in_data[6] => stream_in_data[6].IN1
stream_in_data[7] => stream_in_data[7].IN1
stream_in_data[8] => stream_in_data[8].IN1
stream_in_data[9] => stream_in_data[9].IN1
stream_in_data[10] => stream_in_data[10].IN1
stream_in_data[11] => stream_in_data[11].IN1
stream_in_data[12] => stream_in_data[12].IN1
stream_in_data[13] => stream_in_data[13].IN1
stream_in_data[14] => stream_in_data[14].IN1
stream_in_data[15] => stream_in_data[15].IN1
stream_in_data[16] => stream_in_data[16].IN1
stream_in_data[17] => stream_in_data[17].IN1
stream_in_data[18] => stream_in_data[18].IN1
stream_in_data[19] => stream_in_data[19].IN1
stream_in_data[20] => stream_in_data[20].IN1
stream_in_data[21] => stream_in_data[21].IN1
stream_in_data[22] => stream_in_data[22].IN1
stream_in_data[23] => stream_in_data[23].IN1
stream_in_startofpacket => stream_in_startofpacket.IN1
stream_in_endofpacket => stream_in_endofpacket.IN1
stream_in_empty[0] => ~NO_FANOUT~
stream_in_empty[1] => ~NO_FANOUT~
stream_in_valid => stream_in_valid.IN1
stream_out_ready => stream_out_ready.IN1
stream_in_ready <= altera_up_video_scaler_shrink:Shrink_Frame.stream_in_ready
stream_out_channel[0] <= <GND>
stream_out_data[0] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[1] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[2] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[3] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[4] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[5] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[6] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[7] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[8] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[9] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[10] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[11] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[12] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[13] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[14] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[15] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[16] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[17] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[18] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[19] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[20] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[21] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[22] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_data[23] <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_data
stream_out_startofpacket <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_startofpacket
stream_out_endofpacket <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_endofpacket
stream_out_empty[0] <= <GND>
stream_out_empty[1] <= <GND>
stream_out_valid <= altera_up_video_scaler_shrink:Shrink_Frame.stream_out_valid


|teste|unsaved:inst|unsaved_video_scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame
clk => drop_line[0].CLK
clk => drop_line[1].CLK
clk => drop_line[2].CLK
clk => drop_line[3].CLK
clk => drop_pixel[0].CLK
clk => drop_pixel[1].CLK
clk => drop_pixel[2].CLK
clk => drop_pixel[3].CLK
clk => width_counter[0].CLK
clk => width_counter[1].CLK
clk => width_counter[2].CLK
clk => width_counter[3].CLK
clk => width_counter[4].CLK
clk => width_counter[5].CLK
clk => width_counter[6].CLK
clk => width_counter[7].CLK
clk => width_counter[8].CLK
clk => width_counter[9].CLK
clk => width_counter[10].CLK
clk => valid.CLK
clk => endofpacket.CLK
clk => startofpacket.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => saved_startofpacket.CLK
clk => stream_out_valid~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
reset => saved_startofpacket.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => startofpacket.OUTPUTSELECT
reset => endofpacket.OUTPUTSELECT
reset => valid.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => width_counter.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_pixel.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
reset => drop_line.OUTPUTSELECT
stream_in_data[0] => data.DATAB
stream_in_data[1] => data.DATAB
stream_in_data[2] => data.DATAB
stream_in_data[3] => data.DATAB
stream_in_data[4] => data.DATAB
stream_in_data[5] => data.DATAB
stream_in_data[6] => data.DATAB
stream_in_data[7] => data.DATAB
stream_in_data[8] => data.DATAB
stream_in_data[9] => data.DATAB
stream_in_data[10] => data.DATAB
stream_in_data[11] => data.DATAB
stream_in_data[12] => data.DATAB
stream_in_data[13] => data.DATAB
stream_in_data[14] => data.DATAB
stream_in_data[15] => data.DATAB
stream_in_data[16] => data.DATAB
stream_in_data[17] => data.DATAB
stream_in_data[18] => data.DATAB
stream_in_data[19] => data.DATAB
stream_in_data[20] => data.DATAB
stream_in_data[21] => data.DATAB
stream_in_data[22] => data.DATAB
stream_in_data[23] => data.DATAB
stream_in_startofpacket => saved_startofpacket.IN1
stream_in_startofpacket => always3.IN1
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_pixel.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_startofpacket => drop_line.OUTPUTSELECT
stream_in_endofpacket => endofpacket.IN1
stream_in_endofpacket => endofpacket.DATAB
stream_in_valid => valid.DATAB
stream_in_valid => stream_in_ready.IN1
stream_in_valid => transfer_data.IN1
stream_out_ready => always0.IN1
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_test_pattern_0:video_test_pattern_0
clk => rate[0].CLK
clk => rate[1].CLK
clk => rate[2].CLK
clk => rate[3].CLK
clk => rate[4].CLK
clk => rate[5].CLK
clk => rate[6].CLK
clk => rate[7].CLK
clk => rate[8].CLK
clk => rate[9].CLK
clk => rate[10].CLK
clk => rate[11].CLK
clk => rate[12].CLK
clk => rate[13].CLK
clk => rate[14].CLK
clk => rate[15].CLK
clk => rate[16].CLK
clk => rate[17].CLK
clk => rate[18].CLK
clk => rate[19].CLK
clk => rate[20].CLK
clk => rate[21].CLK
clk => rate[22].CLK
clk => rate[23].CLK
clk => rate[24].CLK
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => t[14].CLK
clk => t[15].CLK
clk => t[16].CLK
clk => t[17].CLK
clk => t[18].CLK
clk => t[19].CLK
clk => t[20].CLK
clk => t[21].CLK
clk => t[22].CLK
clk => t[23].CLK
clk => t[24].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => q[11].CLK
clk => q[12].CLK
clk => q[13].CLK
clk => q[14].CLK
clk => q[15].CLK
clk => q[16].CLK
clk => q[17].CLK
clk => q[18].CLK
clk => q[19].CLK
clk => q[20].CLK
clk => q[21].CLK
clk => q[22].CLK
clk => q[23].CLK
clk => q[24].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => p[4].CLK
clk => p[5].CLK
clk => p[6].CLK
clk => p[7].CLK
clk => p[8].CLK
clk => p[9].CLK
clk => p[10].CLK
clk => p[11].CLK
clk => p[12].CLK
clk => p[13].CLK
clk => p[14].CLK
clk => p[15].CLK
clk => p[16].CLK
clk => p[17].CLK
clk => p[18].CLK
clk => p[19].CLK
clk => p[20].CLK
clk => p[21].CLK
clk => p[22].CLK
clk => p[23].CLK
clk => hue_i[0].CLK
clk => hue_i[1].CLK
clk => hue_i[2].CLK
clk => hue[0].CLK
clk => hue[1].CLK
clk => hue[2].CLK
clk => hue[3].CLK
clk => hue[4].CLK
clk => hue[5].CLK
clk => hue[6].CLK
clk => hue[7].CLK
clk => hue[8].CLK
clk => hue[9].CLK
clk => hue[10].CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => y[9].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
clk => x[9].CLK
clk => x[10].CLK
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue.OUTPUTSELECT
reset => hue_i.OUTPUTSELECT
reset => hue_i.OUTPUTSELECT
reset => hue_i.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => t.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
reset => rate.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => x.OUTPUTSELECT
ready => always1.IN1
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue.OUTPUTSELECT
ready => hue_i.OUTPUTSELECT
ready => hue_i.OUTPUTSELECT
ready => hue_i.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => p.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => rate.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => q.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
ready => t.OUTPUTSELECT
data[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= green.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= red.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= red.DB_MAX_OUTPUT_PORT_TYPE
startofpacket <= startofpacket.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= endofpacket.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
valid <= <VCC>


|teste|unsaved:inst|unsaved_video_vga_controller_0:video_vga_controller_0
clk => clk.IN1
reset => reset.IN1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|unsaved_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|teste|unsaved:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|teste|unsaved:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|teste|altplldir:inst5
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|teste|altplldir:inst5|altpll:altpll_component
inclk[0] => altplldir_altpll1:auto_generated.inclk[0]
inclk[1] => altplldir_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|teste|altplldir:inst5|altpll:altpll_component|altplldir_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


