{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557336997558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557336997568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 10:36:37 2019 " "Processing started: Wed May 08 10:36:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557336997568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557336997568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProj-DES -c des_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProj-DES -c des_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557336997568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557336998012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557336998012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripledes " "Found entity 1: tripledes" {  } { { "../topmoduleTripleDes.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 s8 " "Found entity 1: s8" {  } { { "../s8.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v" { { "Info" "ISGN_ENTITY_NAME" "1 s7 " "Found entity 1: s7" {  } { { "../s7.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v" { { "Info" "ISGN_ENTITY_NAME" "1 s6 " "Found entity 1: s6" {  } { { "../s6.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v" { { "Info" "ISGN_ENTITY_NAME" "1 s5 " "Found entity 1: s5" {  } { { "../s5.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 s4 " "Found entity 1: s4" {  } { { "../s4.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 s3 " "Found entity 1: s3" {  } { { "../s3.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2 " "Found entity 1: s2" {  } { { "../s2.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 s1 " "Found entity 1: s1" {  } { { "../s1.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_function " "Found entity 1: s_function" {  } { { "../s_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_post_sf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_post_sf.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_post_sf " "Found entity 1: p_post_sf" {  } { { "../p_post_sf.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_post_sf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_keyinit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_keyinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_keyinit " "Found entity 1: p_keyinit" {  } { { "../p_keyinit.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_keyinit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_key2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_key2.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_key2 " "Found entity 1: p_key2" {  } { { "../p_key2.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_key2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_inverse " "Found entity 1: p_inverse" {  } { { "../p_inverse.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_initial " "Found entity 1: p_initial" {  } { { "../p_initial.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_initial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IN in p_function.v(1) " "Verilog HDL Declaration information at p_function.v(1): object \"IN\" differs only in case from object \"in\" in the same scope" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557337010294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out p_function.v(1) " "Verilog HDL Declaration information at p_function.v(1): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557337010294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_function " "Found entity 1: p_function" {  } { { "../p_function.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyMixer " "Found entity 1: keyMixer" {  } { { "../keyMixer.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v" { { "Info" "ISGN_ENTITY_NAME" "1 expon " "Found entity 1: expon" {  } { { "../expon_is_expkc.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expon_is_expkc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 expansion " "Found entity 1: expansion" {  } { { "../expansion.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v" { { "Info" "ISGN_ENTITY_NAME" "1 equals " "Found entity 1: equals" {  } { { "../equals.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/equals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v" { { "Info" "ISGN_ENTITY_NAME" "1 enot " "Found entity 1: enot" {  } { { "../enot.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/enot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt " "Found entity 1: encrypt" {  } { { "../encrypt.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v" { { "Info" "ISGN_ENTITY_NAME" "1 desRounds " "Found entity 1: desRounds" {  } { { "../desRounds.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/desRounds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v" { { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "../des.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt " "Found entity 1: decrypt" {  } { { "../decrypt.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/decrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file des_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 des_top " "Found entity 1: des_top" {  } { { "des_top.bdf" "" { Schematic "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/des_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557337010315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010315 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "round desRounds.v(5) " "Verilog HDL error at desRounds.v(5): value cannot be assigned to input \"round\"" {  } { { "../desRounds.v" "" { Text "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/desRounds.v" 5 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557337010326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "des_top " "Elaborating entity \"des_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557337010359 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557337010362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/output_files/des_top.map.smsg " "Generated suppressed messages file C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesizedes/output_files/des_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010397 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557337010484 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 10:36:50 2019 " "Processing ended: Wed May 08 10:36:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557337010484 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557337010484 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557337010484 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337010484 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557337011120 ""}
