

================================================================
== Vitis HLS Report for 'Filter2DKernel'
================================================================
* Date:           Tue Mar 29 06:54:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        conv_filter_prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   | min |   max   |   Type   |
    +---------+---------+----------+----------+-----+---------+----------+
    |      376|  2211165|  1.253 us|  7.370 ms|  333|  2211166|  dataflow|
    +---------+---------+----------+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+-----------+----------+-----+---------+---------+
        |                |             |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min    |    max   | min |   max   |   Type  |
        +----------------+-------------+---------+---------+-----------+----------+-----+---------+---------+
        |ReadFromMem_U0  |ReadFromMem  |      332|  2211165|   1.107 us|  7.370 ms|  332|  2211165|       no|
        |Window2D_U0     |Window2D     |        8|  2087055|  26.664 ns|  6.956 ms|    8|  2087055|       no|
        |entry_proc_U0   |entry_proc   |        0|        0|       0 ns|      0 ns|    0|        0|       no|
        |Filter2D_U0     |Filter2D     |      234|  2073859|   0.780 us|  6.912 ms|  234|  2073859|       no|
        |WriteToMem_U0   |WriteToMem   |        4|  2210837|  13.332 ns|  7.369 ms|    4|  2210837|       no|
        +----------------+-------------+---------+---------+-----------+----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        0|     -|     3377|     1944|    -|
|Instance             |       44|   139|    23804|    23230|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       44|   139|    27186|    25206|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|     6|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+-----+-------+-------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------+---------------+---------+-----+-------+-------+-----+
    |Filter2D_U0      |Filter2D       |        0|  136|  16412|  17705|    0|
    |ReadFromMem_U0   |ReadFromMem    |        0|    1|   2469|   1484|    0|
    |Window2D_U0      |Window2D       |       14|    1|   2237|    492|    0|
    |WriteToMem_U0    |WriteToMem     |        0|    1|    889|   1299|    0|
    |control_s_axi_U  |control_s_axi  |        0|    0|    379|    618|    0|
    |entry_proc_U0    |entry_proc     |        0|    0|      3|     47|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       30|    0|   1415|   1585|    0|
    +-----------------+---------------+---------+-----+-------+-------+-----+
    |Total            |               |       44|  139|  23804|  23230|    0|
    +-----------------+---------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+------+----+-----+------+------+---------+
    |       Name      | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +-----------------+---------+------+----+-----+------+------+---------+
    |bias_c_U         |        0|     5|   0|    -|     4|    16|       64|
    |coefs_stream_U   |        0|    20|   0|    -|     2|     8|       16|
    |dst_c_U          |        0|     7|   0|    -|     5|    64|      320|
    |factor_c_U       |        0|     5|   0|    -|     4|    32|      128|
    |height_c13_U     |        0|    36|   0|    -|     2|    16|       32|
    |height_c14_U     |        0|    36|   0|    -|     2|    16|       32|
    |height_c_U       |        0|    36|   0|    -|     2|    16|       32|
    |output_stream_U  |        0|     9|   0|    -|    64|     8|      512|
    |pixel_stream_U   |        0|    20|   0|    -|     2|     8|       16|
    |stride_c_U       |        0|     5|   0|    -|     4|    16|       64|
    |width_c11_U      |        0|    36|   0|    -|     2|    16|       32|
    |width_c12_U      |        0|    36|   0|    -|     2|    16|       32|
    |width_c_U        |        0|    36|   0|    -|     2|    16|       32|
    |window_stream_U  |        0|  3090|   0|    -|     3|  1800|     5400|
    +-----------------+---------+------+----+-----+------+------+---------+
    |Total            |        0|  3377|   0|    0|   100|  2048|     6712|
    +-----------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ReadFromMem_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ReadFromMem_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  14|           7|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_ReadFromMem_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready   |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  18|          4|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                         |  1|   0|    1|          0|
    |ap_rst_reg_1                         |  1|   0|    1|          0|
    |ap_rst_reg_2                         |  1|   0|    1|          0|
    |ap_sync_reg_ReadFromMem_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready   |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|            gmem|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

