#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jul  3 21:08:10 2024
# Process ID: 1540
# Current directory: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12720 C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_SD\Test_SD.xpr
# Log file: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/vivado.log
# Journal file: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/Test_SD.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/Test_SD.srcs/sources_1/bd/test_sd/test_sd.bd}
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK0]
endgroup
undo
make_wrapper -files [get_files C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/Test_SD.srcs/sources_1/bd/test_sd/test_sd.bd] -top
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins xadc_wiz_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run test_sd_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/Test_SD.srcs/sources_1/bd/test_sd/test_sd.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/test_sd_wrapper.xsa
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets xadc_wiz_0_ip2intc_irpt] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
undo
undo
undo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets xadc_wiz_0_ip2intc_irpt] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0} CONFIG.PCW_IRQ_F2P_INTR {0}] [get_bd_cells processing_system7_0]
endgroup
make_wrapper -files [get_files C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/Test_SD.srcs/sources_1/bd/test_sd/test_sd.bd] -top
reset_run synth_1
reset_run test_sd_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/Test_SD.srcs/sources_1/bd/test_sd/test_sd.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_SD/test_sd_wrapper.xsa
