\hypertarget{group__UART__Exported__Types}{}\doxysection{U\+A\+RT Exported Types}
\label{group__UART__Exported__Types}\index{UART Exported Types@{UART Exported Types}}
Collaboration diagram for U\+A\+RT Exported Types\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=279pt]{group__UART__Exported__Types}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structUART__InitTypeDef}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group__UART__Exported__Types_ga9f272475ea543a68fd8cb19f03a9bce9}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Type\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em H\+AL U\+A\+RT Reception type definition. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__UART__Exported__Types_ga5de4a49eb132735325e706f406c69d6e}\label{group__UART__Exported__Types_ga5de4a49eb132735325e706f406c69d6e}} 
typedef struct \mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group__UART__Exported__Types_ga5de4a49eb132735325e706f406c69d6e}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__UART__Exported__Types_gaf55d844a35379c204c90be5d1e8e50ba}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}} = 0x00U, 
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY}} = 0x20U, 
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY}} = 0x24U, 
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+TX}} = 0x21U, 
\newline
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+RX}} = 0x22U, 
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+T\+X\+\_\+\+RX}} = 0x23U, 
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT}} = 0x\+A0U, 
\mbox{\hyperlink{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR}} = 0x\+E0U
 \}
\begin{DoxyCompactList}\small\item\em H\+AL U\+A\+RT State structures definition. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group__UART__Exported__Types_ga9f272475ea543a68fd8cb19f03a9bce9}\label{group__UART__Exported__Types_ga9f272475ea543a68fd8cb19f03a9bce9}} 
\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_RxTypeTypeDef@{HAL\_UART\_RxTypeTypeDef}}
\index{HAL\_UART\_RxTypeTypeDef@{HAL\_UART\_RxTypeTypeDef}!UART Exported Types@{UART Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_RxTypeTypeDef}{HAL\_UART\_RxTypeTypeDef}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{group__UART__Exported__Types_ga9f272475ea543a68fd8cb19f03a9bce9}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Type\+Type\+Def}}}



H\+AL U\+A\+RT Reception type definition. 

\begin{DoxyNote}{Note}
H\+AL U\+A\+RT Reception type value aims to identify which type of Reception is ongoing. It is expected to admit following values \+: H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+T\+A\+N\+D\+A\+RD = 0x00U, H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+C\+E\+P\+T\+I\+O\+N\+\_\+\+T\+O\+I\+D\+LE = 0x01U, 
\end{DoxyNote}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__UART__Exported__Types_gaf55d844a35379c204c90be5d1e8e50ba}\label{group__UART__Exported__Types_gaf55d844a35379c204c90be5d1e8e50ba}} 
\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}}
\index{HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}!UART Exported Types@{UART Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_StateTypeDef}{HAL\_UART\_StateTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__Exported__Types_gaf55d844a35379c204c90be5d1e8e50ba}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def}}}



H\+AL U\+A\+RT State structures definition. 

\begin{DoxyNote}{Note}
H\+AL U\+A\+RT State value is a combination of 2 different substates\+: g\+State and Rx\+State.
\begin{DoxyItemize}
\item g\+State contains U\+A\+RT state information related to global Handle management and also information related to Tx operations. g\+State value coding follow below described bitmap \+: b7-\/b6 Error information 00 \+: No Error 01 \+: (Not Used) 10 \+: Timeout 11 \+: Error b5 Peripheral initialization status 0 \+: Reset (Peripheral not initialized) 1 \+: Init done (Peripheral initialized. H\+AL U\+A\+RT Init function already called) b4-\/b3 (not used) xx \+: Should be set to 00 b2 Intrinsic process state 0 \+: Ready 1 \+: Busy (Peripheral busy with some configuration or internal operations) b1 (not used) x \+: Should be set to 0 b0 Tx state 0 \+: Ready (no Tx operation ongoing) 1 \+: Busy (Tx operation ongoing)
\item Rx\+State contains information related to Rx operations. Rx\+State value coding follow below described bitmap \+: b7-\/b6 (not used) xx \+: Should be set to 00 b5 Peripheral initialization status 0 \+: Reset (Peripheral not initialized) 1 \+: Init done (Peripheral initialized) b4-\/b2 (not used) xxx \+: Should be set to 000 b1 Rx state 0 \+: Ready (no Rx operation ongoing) 1 \+: Busy (Rx operation ongoing) b0 (not used) x \+: Should be set to 0. 
\end{DoxyItemize}
\end{DoxyNote}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_RESET@{HAL\_UART\_STATE\_RESET}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_RESET@{HAL\_UART\_STATE\_RESET}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET&Peripheral is not yet Initialized Value is allowed for g\+State and Rx\+State \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_READY@{HAL\_UART\_STATE\_READY}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_READY@{HAL\_UART\_STATE\_READY}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY&Peripheral Initialized and ready for use Value is allowed for g\+State and Rx\+State \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY@{HAL\_UART\_STATE\_BUSY}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_BUSY@{HAL\_UART\_STATE\_BUSY}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY&an internal process is ongoing Value is allowed for g\+State only \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY\_TX@{HAL\_UART\_STATE\_BUSY\_TX}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_BUSY\_TX@{HAL\_UART\_STATE\_BUSY\_TX}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+TX&Data Transmission process is ongoing Value is allowed for g\+State only \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY\_RX@{HAL\_UART\_STATE\_BUSY\_RX}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_BUSY\_RX@{HAL\_UART\_STATE\_BUSY\_RX}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+RX&Data Reception process is ongoing Value is allowed for Rx\+State only \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_BUSY\_TX\_RX@{HAL\_UART\_STATE\_BUSY\_TX\_RX}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_BUSY\_TX\_RX@{HAL\_UART\_STATE\_BUSY\_TX\_RX}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+T\+X\+\_\+\+RX&Data Transmission and Reception process is ongoing Not to be used for neither g\+State nor Rx\+State. Value is result of combination (Or) between g\+State and Rx\+State values \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_TIMEOUT@{HAL\_UART\_STATE\_TIMEOUT}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_TIMEOUT@{HAL\_UART\_STATE\_TIMEOUT}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT&Timeout state Value is allowed for g\+State only \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_UART\_STATE\_ERROR@{HAL\_UART\_STATE\_ERROR}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_STATE\_ERROR@{HAL\_UART\_STATE\_ERROR}}}\mbox{\Hypertarget{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}\label{group__UART__Exported__Types_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}} 
H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR&Error Value is allowed for g\+State only \\
\hline

\end{DoxyEnumFields}
